
ChassisController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006988  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08006b88  08006b88  00016b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c04  08006c04  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08006c04  08006c04  00016c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c0c  08006c0c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c0c  08006c0c  00016c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c10  08006c10  00016c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006c14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a68  20000084  08006c98  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004aec  08006c98  00024aec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d47a  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a40  00000000  00000000  0003d52c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015f0  00000000  00000000  00040f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001428  00000000  00000000  00042560  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00006e73  00000000  00000000  00043988  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000132d2  00000000  00000000  0004a7fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00101a4d  00000000  00000000  0005dacd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015f51a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c0c  00000000  00000000  0015f598  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000084 	.word	0x20000084
 800021c:	00000000 	.word	0x00000000
 8000220:	08006b70 	.word	0x08006b70

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000088 	.word	0x20000088
 800023c:	08006b70 	.word	0x08006b70

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000250:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000254:	f000 b972 	b.w	800053c <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9e08      	ldr	r6, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	4688      	mov	r8, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	d14b      	bne.n	8000316 <__udivmoddi4+0xa6>
 800027e:	428a      	cmp	r2, r1
 8000280:	4615      	mov	r5, r2
 8000282:	d967      	bls.n	8000354 <__udivmoddi4+0xe4>
 8000284:	fab2 f282 	clz	r2, r2
 8000288:	b14a      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028a:	f1c2 0720 	rsb	r7, r2, #32
 800028e:	fa01 f302 	lsl.w	r3, r1, r2
 8000292:	fa20 f707 	lsr.w	r7, r0, r7
 8000296:	4095      	lsls	r5, r2
 8000298:	ea47 0803 	orr.w	r8, r7, r3
 800029c:	4094      	lsls	r4, r2
 800029e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002a8:	fa1f fc85 	uxth.w	ip, r5
 80002ac:	fb0e 8817 	mls	r8, lr, r7, r8
 80002b0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002b4:	fb07 f10c 	mul.w	r1, r7, ip
 80002b8:	4299      	cmp	r1, r3
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x60>
 80002bc:	18eb      	adds	r3, r5, r3
 80002be:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002c2:	f080 811b 	bcs.w	80004fc <__udivmoddi4+0x28c>
 80002c6:	4299      	cmp	r1, r3
 80002c8:	f240 8118 	bls.w	80004fc <__udivmoddi4+0x28c>
 80002cc:	3f02      	subs	r7, #2
 80002ce:	442b      	add	r3, r5
 80002d0:	1a5b      	subs	r3, r3, r1
 80002d2:	b2a4      	uxth	r4, r4
 80002d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002e4:	45a4      	cmp	ip, r4
 80002e6:	d909      	bls.n	80002fc <__udivmoddi4+0x8c>
 80002e8:	192c      	adds	r4, r5, r4
 80002ea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ee:	f080 8107 	bcs.w	8000500 <__udivmoddi4+0x290>
 80002f2:	45a4      	cmp	ip, r4
 80002f4:	f240 8104 	bls.w	8000500 <__udivmoddi4+0x290>
 80002f8:	3802      	subs	r0, #2
 80002fa:	442c      	add	r4, r5
 80002fc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000300:	eba4 040c 	sub.w	r4, r4, ip
 8000304:	2700      	movs	r7, #0
 8000306:	b11e      	cbz	r6, 8000310 <__udivmoddi4+0xa0>
 8000308:	40d4      	lsrs	r4, r2
 800030a:	2300      	movs	r3, #0
 800030c:	e9c6 4300 	strd	r4, r3, [r6]
 8000310:	4639      	mov	r1, r7
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	428b      	cmp	r3, r1
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0xbe>
 800031a:	2e00      	cmp	r6, #0
 800031c:	f000 80eb 	beq.w	80004f6 <__udivmoddi4+0x286>
 8000320:	2700      	movs	r7, #0
 8000322:	e9c6 0100 	strd	r0, r1, [r6]
 8000326:	4638      	mov	r0, r7
 8000328:	4639      	mov	r1, r7
 800032a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032e:	fab3 f783 	clz	r7, r3
 8000332:	2f00      	cmp	r7, #0
 8000334:	d147      	bne.n	80003c6 <__udivmoddi4+0x156>
 8000336:	428b      	cmp	r3, r1
 8000338:	d302      	bcc.n	8000340 <__udivmoddi4+0xd0>
 800033a:	4282      	cmp	r2, r0
 800033c:	f200 80fa 	bhi.w	8000534 <__udivmoddi4+0x2c4>
 8000340:	1a84      	subs	r4, r0, r2
 8000342:	eb61 0303 	sbc.w	r3, r1, r3
 8000346:	2001      	movs	r0, #1
 8000348:	4698      	mov	r8, r3
 800034a:	2e00      	cmp	r6, #0
 800034c:	d0e0      	beq.n	8000310 <__udivmoddi4+0xa0>
 800034e:	e9c6 4800 	strd	r4, r8, [r6]
 8000352:	e7dd      	b.n	8000310 <__udivmoddi4+0xa0>
 8000354:	b902      	cbnz	r2, 8000358 <__udivmoddi4+0xe8>
 8000356:	deff      	udf	#255	; 0xff
 8000358:	fab2 f282 	clz	r2, r2
 800035c:	2a00      	cmp	r2, #0
 800035e:	f040 808f 	bne.w	8000480 <__udivmoddi4+0x210>
 8000362:	1b49      	subs	r1, r1, r5
 8000364:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000368:	fa1f f885 	uxth.w	r8, r5
 800036c:	2701      	movs	r7, #1
 800036e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fb0e 111c 	mls	r1, lr, ip, r1
 8000378:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037c:	fb08 f10c 	mul.w	r1, r8, ip
 8000380:	4299      	cmp	r1, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x124>
 8000384:	18eb      	adds	r3, r5, r3
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x122>
 800038c:	4299      	cmp	r1, r3
 800038e:	f200 80cd 	bhi.w	800052c <__udivmoddi4+0x2bc>
 8000392:	4684      	mov	ip, r0
 8000394:	1a59      	subs	r1, r3, r1
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1410 	mls	r4, lr, r0, r1
 80003a0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x14c>
 80003ac:	192c      	adds	r4, r5, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x14a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80b6 	bhi.w	8000526 <__udivmoddi4+0x2b6>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e79f      	b.n	8000306 <__udivmoddi4+0x96>
 80003c6:	f1c7 0c20 	rsb	ip, r7, #32
 80003ca:	40bb      	lsls	r3, r7
 80003cc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003d0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003d4:	fa01 f407 	lsl.w	r4, r1, r7
 80003d8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003dc:	fa21 f30c 	lsr.w	r3, r1, ip
 80003e0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003e4:	4325      	orrs	r5, r4
 80003e6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ea:	0c2c      	lsrs	r4, r5, #16
 80003ec:	fb08 3319 	mls	r3, r8, r9, r3
 80003f0:	fa1f fa8e 	uxth.w	sl, lr
 80003f4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003f8:	fb09 f40a 	mul.w	r4, r9, sl
 80003fc:	429c      	cmp	r4, r3
 80003fe:	fa02 f207 	lsl.w	r2, r2, r7
 8000402:	fa00 f107 	lsl.w	r1, r0, r7
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x1b0>
 8000408:	eb1e 0303 	adds.w	r3, lr, r3
 800040c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000410:	f080 8087 	bcs.w	8000522 <__udivmoddi4+0x2b2>
 8000414:	429c      	cmp	r4, r3
 8000416:	f240 8084 	bls.w	8000522 <__udivmoddi4+0x2b2>
 800041a:	f1a9 0902 	sub.w	r9, r9, #2
 800041e:	4473      	add	r3, lr
 8000420:	1b1b      	subs	r3, r3, r4
 8000422:	b2ad      	uxth	r5, r5
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000430:	fb00 fa0a 	mul.w	sl, r0, sl
 8000434:	45a2      	cmp	sl, r4
 8000436:	d908      	bls.n	800044a <__udivmoddi4+0x1da>
 8000438:	eb1e 0404 	adds.w	r4, lr, r4
 800043c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000440:	d26b      	bcs.n	800051a <__udivmoddi4+0x2aa>
 8000442:	45a2      	cmp	sl, r4
 8000444:	d969      	bls.n	800051a <__udivmoddi4+0x2aa>
 8000446:	3802      	subs	r0, #2
 8000448:	4474      	add	r4, lr
 800044a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044e:	fba0 8902 	umull	r8, r9, r0, r2
 8000452:	eba4 040a 	sub.w	r4, r4, sl
 8000456:	454c      	cmp	r4, r9
 8000458:	46c2      	mov	sl, r8
 800045a:	464b      	mov	r3, r9
 800045c:	d354      	bcc.n	8000508 <__udivmoddi4+0x298>
 800045e:	d051      	beq.n	8000504 <__udivmoddi4+0x294>
 8000460:	2e00      	cmp	r6, #0
 8000462:	d069      	beq.n	8000538 <__udivmoddi4+0x2c8>
 8000464:	ebb1 050a 	subs.w	r5, r1, sl
 8000468:	eb64 0403 	sbc.w	r4, r4, r3
 800046c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000470:	40fd      	lsrs	r5, r7
 8000472:	40fc      	lsrs	r4, r7
 8000474:	ea4c 0505 	orr.w	r5, ip, r5
 8000478:	e9c6 5400 	strd	r5, r4, [r6]
 800047c:	2700      	movs	r7, #0
 800047e:	e747      	b.n	8000310 <__udivmoddi4+0xa0>
 8000480:	f1c2 0320 	rsb	r3, r2, #32
 8000484:	fa20 f703 	lsr.w	r7, r0, r3
 8000488:	4095      	lsls	r5, r2
 800048a:	fa01 f002 	lsl.w	r0, r1, r2
 800048e:	fa21 f303 	lsr.w	r3, r1, r3
 8000492:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000496:	4338      	orrs	r0, r7
 8000498:	0c01      	lsrs	r1, r0, #16
 800049a:	fbb3 f7fe 	udiv	r7, r3, lr
 800049e:	fa1f f885 	uxth.w	r8, r5
 80004a2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb07 f308 	mul.w	r3, r7, r8
 80004ae:	428b      	cmp	r3, r1
 80004b0:	fa04 f402 	lsl.w	r4, r4, r2
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x256>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004bc:	d22f      	bcs.n	800051e <__udivmoddi4+0x2ae>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d92d      	bls.n	800051e <__udivmoddi4+0x2ae>
 80004c2:	3f02      	subs	r7, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1acb      	subs	r3, r1, r3
 80004c8:	b281      	uxth	r1, r0
 80004ca:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ce:	fb0e 3310 	mls	r3, lr, r0, r3
 80004d2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d6:	fb00 f308 	mul.w	r3, r0, r8
 80004da:	428b      	cmp	r3, r1
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x27e>
 80004de:	1869      	adds	r1, r5, r1
 80004e0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004e4:	d217      	bcs.n	8000516 <__udivmoddi4+0x2a6>
 80004e6:	428b      	cmp	r3, r1
 80004e8:	d915      	bls.n	8000516 <__udivmoddi4+0x2a6>
 80004ea:	3802      	subs	r0, #2
 80004ec:	4429      	add	r1, r5
 80004ee:	1ac9      	subs	r1, r1, r3
 80004f0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004f4:	e73b      	b.n	800036e <__udivmoddi4+0xfe>
 80004f6:	4637      	mov	r7, r6
 80004f8:	4630      	mov	r0, r6
 80004fa:	e709      	b.n	8000310 <__udivmoddi4+0xa0>
 80004fc:	4607      	mov	r7, r0
 80004fe:	e6e7      	b.n	80002d0 <__udivmoddi4+0x60>
 8000500:	4618      	mov	r0, r3
 8000502:	e6fb      	b.n	80002fc <__udivmoddi4+0x8c>
 8000504:	4541      	cmp	r1, r8
 8000506:	d2ab      	bcs.n	8000460 <__udivmoddi4+0x1f0>
 8000508:	ebb8 0a02 	subs.w	sl, r8, r2
 800050c:	eb69 020e 	sbc.w	r2, r9, lr
 8000510:	3801      	subs	r0, #1
 8000512:	4613      	mov	r3, r2
 8000514:	e7a4      	b.n	8000460 <__udivmoddi4+0x1f0>
 8000516:	4660      	mov	r0, ip
 8000518:	e7e9      	b.n	80004ee <__udivmoddi4+0x27e>
 800051a:	4618      	mov	r0, r3
 800051c:	e795      	b.n	800044a <__udivmoddi4+0x1da>
 800051e:	4667      	mov	r7, ip
 8000520:	e7d1      	b.n	80004c6 <__udivmoddi4+0x256>
 8000522:	4681      	mov	r9, r0
 8000524:	e77c      	b.n	8000420 <__udivmoddi4+0x1b0>
 8000526:	3802      	subs	r0, #2
 8000528:	442c      	add	r4, r5
 800052a:	e747      	b.n	80003bc <__udivmoddi4+0x14c>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	442b      	add	r3, r5
 8000532:	e72f      	b.n	8000394 <__udivmoddi4+0x124>
 8000534:	4638      	mov	r0, r7
 8000536:	e708      	b.n	800034a <__udivmoddi4+0xda>
 8000538:	4637      	mov	r7, r6
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0xa0>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <fsm_new>:
 */

#include <FSM.h>

fsm_t *fsm_new(state_t *beginState)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
	// malloc, 0 memory then set state
	fsm_t *fsm = malloc(sizeof(fsm_t));
 8000548:	2010      	movs	r0, #16
 800054a:	f006 fa89 	bl	8006a60 <malloc>
 800054e:	4603      	mov	r3, r0
 8000550:	60fb      	str	r3, [r7, #12]
	memset(fsm, 0, sizeof(fsm_t));
 8000552:	2210      	movs	r2, #16
 8000554:	2100      	movs	r1, #0
 8000556:	68f8      	ldr	r0, [r7, #12]
 8000558:	f006 fa95 	bl	8006a86 <memset>
	fsm->currentState = beginState;
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 8000562:	2200      	movs	r2, #0
 8000564:	2103      	movs	r1, #3
 8000566:	2003      	movs	r0, #3
 8000568:	f003 f86e 	bl	8003648 <osSemaphoreNew>
 800056c:	4602      	mov	r2, r0
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 8000572:	2200      	movs	r2, #0
 8000574:	2103      	movs	r1, #3
 8000576:	2003      	movs	r0, #3
 8000578:	f003 f866 	bl	8003648 <osSemaphoreNew>
 800057c:	4602      	mov	r2, r0
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	689b      	ldr	r3, [r3, #8]
 8000586:	2120      	movs	r1, #32
 8000588:	4618      	mov	r0, r3
 800058a:	f003 f8fb 	bl	8003784 <osSemaphoreAcquire>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d109      	bne.n	80005a8 <fsm_new+0x68>
	{
		fsm->currentState->enter(fsm);
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	68f8      	ldr	r0, [r7, #12]
 800059c:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	689b      	ldr	r3, [r3, #8]
 80005a2:	4618      	mov	r0, r3
 80005a4:	f003 f954 	bl	8003850 <osSemaphoreRelease>
	}

	return fsm;
 80005a8:	68fb      	ldr	r3, [r7, #12]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3710      	adds	r7, #16
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <fsm_setLogFunction>:
	free(fsm);
	fsm = NULL;
}

void fsm_setLogFunction(fsm_t *fsm, fsm_log_function func)
{
 80005b2:	b480      	push	{r7}
 80005b4:	b083      	sub	sp, #12
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
 80005ba:	6039      	str	r1, [r7, #0]
	// To be defined by programmer
	fsm->log = func;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	683a      	ldr	r2, [r7, #0]
 80005c0:	605a      	str	r2, [r3, #4]
}
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
	...

080005d0 <state_idle_enter>:
}

state_t idleState = {&state_idle_enter, &state_idle_iterate, &state_idle_exit, "Idle_s"};

void state_idle_enter(fsm_t *fsm)
{
 80005d0:	b590      	push	{r4, r7, lr}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	if(CC_GlobalState == NULL)
 80005d8:	4b17      	ldr	r3, [pc, #92]	; (8000638 <state_idle_enter+0x68>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d126      	bne.n	800062e <state_idle_enter+0x5e>
	{
		CC_GlobalState = malloc(sizeof(CC_GlobalState_t));
 80005e0:	202c      	movs	r0, #44	; 0x2c
 80005e2:	f006 fa3d 	bl	8006a60 <malloc>
 80005e6:	4603      	mov	r3, r0
 80005e8:	461a      	mov	r2, r3
 80005ea:	4b13      	ldr	r3, [pc, #76]	; (8000638 <state_idle_enter+0x68>)
 80005ec:	601a      	str	r2, [r3, #0]
		memset(CC_GlobalState, 0, sizeof(CC_GlobalState_t));
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <state_idle_enter+0x68>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	222c      	movs	r2, #44	; 0x2c
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f006 fa45 	bl	8006a86 <memset>

		// As CC_GlobalState is accessible across threads, we need to use a semaphore to access it
		CC_GlobalState->sem = osSemaphoreNew(3U, 3U, NULL);
 80005fc:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <state_idle_enter+0x68>)
 80005fe:	681c      	ldr	r4, [r3, #0]
 8000600:	2200      	movs	r2, #0
 8000602:	2103      	movs	r1, #3
 8000604:	2003      	movs	r0, #3
 8000606:	f003 f81f 	bl	8003648 <osSemaphoreNew>
 800060a:	4603      	mov	r3, r0
 800060c:	62a3      	str	r3, [r4, #40]	; 0x28
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800060e:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <state_idle_enter+0x68>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000614:	2120      	movs	r1, #32
 8000616:	4618      	mov	r0, r3
 8000618:	f003 f8b4 	bl	8003784 <osSemaphoreAcquire>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d105      	bne.n	800062e <state_idle_enter+0x5e>
		{
			// TODO Bind and configure initial global states

			osSemaphoreRelease(CC_GlobalState->sem);
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <state_idle_enter+0x68>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000628:	4618      	mov	r0, r3
 800062a:	f003 f911 	bl	8003850 <osSemaphoreRelease>
	 */

	/* Within 100 Seconds, ensure Heartbeats are ok
	 * and shutdown loop closed
	 */
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	bd90      	pop	{r4, r7, pc}
 8000636:	bf00      	nop
 8000638:	200049b4 	.word	0x200049b4

0800063c <state_idle_iterate>:

void state_idle_iterate(fsm_t *fsm)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]

		/* If RTD Button Engaged */

			/* Enter Driving State */
			//fsm_changeState(fsm, &drivingState, "RTD Engaged");
}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <state_idle_exit>:

void state_idle_exit(fsm_t *fsm)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	/* Broadcast RTD on all CAN lines */

	return;
 8000658:	bf00      	nop
}
 800065a:	370c      	adds	r7, #12
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr

08000664 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8000668:	4b16      	ldr	r3, [pc, #88]	; (80006c4 <MX_CAN1_Init+0x60>)
 800066a:	4a17      	ldr	r2, [pc, #92]	; (80006c8 <MX_CAN1_Init+0x64>)
 800066c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800066e:	4b15      	ldr	r3, [pc, #84]	; (80006c4 <MX_CAN1_Init+0x60>)
 8000670:	2210      	movs	r2, #16
 8000672:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <MX_CAN1_Init+0x60>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800067a:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <MX_CAN1_Init+0x60>)
 800067c:	2200      	movs	r2, #0
 800067e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000680:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <MX_CAN1_Init+0x60>)
 8000682:	2200      	movs	r2, #0
 8000684:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000686:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <MX_CAN1_Init+0x60>)
 8000688:	2200      	movs	r2, #0
 800068a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800068c:	4b0d      	ldr	r3, [pc, #52]	; (80006c4 <MX_CAN1_Init+0x60>)
 800068e:	2200      	movs	r2, #0
 8000690:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000692:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_CAN1_Init+0x60>)
 8000694:	2200      	movs	r2, #0
 8000696:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000698:	4b0a      	ldr	r3, [pc, #40]	; (80006c4 <MX_CAN1_Init+0x60>)
 800069a:	2200      	movs	r2, #0
 800069c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800069e:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_CAN1_Init+0x60>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006a4:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <MX_CAN1_Init+0x60>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_CAN1_Init+0x60>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80006b0:	4804      	ldr	r0, [pc, #16]	; (80006c4 <MX_CAN1_Init+0x60>)
 80006b2:	f000 fb09 	bl	8000cc8 <HAL_CAN_Init>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80006bc:	f000 f948 	bl	8000950 <Error_Handler>
  }

}
 80006c0:	bf00      	nop
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	200049b8 	.word	0x200049b8
 80006c8:	40006400 	.word	0x40006400

080006cc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	; 0x28
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a17      	ldr	r2, [pc, #92]	; (8000748 <HAL_CAN_MspInit+0x7c>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d128      	bne.n	8000740 <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80006ee:	4b17      	ldr	r3, [pc, #92]	; (800074c <HAL_CAN_MspInit+0x80>)
 80006f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f2:	4a16      	ldr	r2, [pc, #88]	; (800074c <HAL_CAN_MspInit+0x80>)
 80006f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006f8:	6413      	str	r3, [r2, #64]	; 0x40
 80006fa:	4b14      	ldr	r3, [pc, #80]	; (800074c <HAL_CAN_MspInit+0x80>)
 80006fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000702:	613b      	str	r3, [r7, #16]
 8000704:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b11      	ldr	r3, [pc, #68]	; (800074c <HAL_CAN_MspInit+0x80>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a10      	ldr	r2, [pc, #64]	; (800074c <HAL_CAN_MspInit+0x80>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b0e      	ldr	r3, [pc, #56]	; (800074c <HAL_CAN_MspInit+0x80>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800071e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000724:	2302      	movs	r3, #2
 8000726:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800072c:	2303      	movs	r3, #3
 800072e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000730:	2309      	movs	r3, #9
 8000732:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	4619      	mov	r1, r3
 800073a:	4805      	ldr	r0, [pc, #20]	; (8000750 <HAL_CAN_MspInit+0x84>)
 800073c:	f000 fca2 	bl	8001084 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000740:	bf00      	nop
 8000742:	3728      	adds	r7, #40	; 0x28
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40006400 	.word	0x40006400
 800074c:	40023800 	.word	0x40023800
 8000750:	40020000 	.word	0x40020000

08000754 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000758:	4a04      	ldr	r2, [pc, #16]	; (800076c <MX_FREERTOS_Init+0x18>)
 800075a:	2100      	movs	r1, #0
 800075c:	4804      	ldr	r0, [pc, #16]	; (8000770 <MX_FREERTOS_Init+0x1c>)
 800075e:	f002 fe9f 	bl	80034a0 <osThreadNew>
 8000762:	4602      	mov	r2, r0
 8000764:	4b03      	ldr	r3, [pc, #12]	; (8000774 <MX_FREERTOS_Init+0x20>)
 8000766:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	08006bc8 	.word	0x08006bc8
 8000770:	08000779 	.word	0x08000779
 8000774:	200049e0 	.word	0x200049e0

08000778 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000780:	2001      	movs	r0, #1
 8000782:	f002 ff33 	bl	80035ec <osDelay>
 8000786:	e7fb      	b.n	8000780 <StartDefaultTask+0x8>

08000788 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078e:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_GPIO_Init+0x44>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a0e      	ldr	r2, [pc, #56]	; (80007cc <MX_GPIO_Init+0x44>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_GPIO_Init+0x44>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_GPIO_Init+0x44>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a08      	ldr	r2, [pc, #32]	; (80007cc <MX_GPIO_Init+0x44>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_GPIO_Init+0x44>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]

}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800

080007d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d6:	f000 fa4a 	bl	8000c6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007da:	f000 f819 	bl	8000810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007de:	f7ff ffd3 	bl	8000788 <MX_GPIO_Init>
  MX_CAN1_Init();
 80007e2:	f7ff ff3f 	bl	8000664 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 80007e6:	f000 f9a5 	bl	8000b34 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //Create FSM instance
  fsm_t *fsm = fsm_new(&idleState);
 80007ea:	4807      	ldr	r0, [pc, #28]	; (8000808 <main+0x38>)
 80007ec:	f7ff fea8 	bl	8000540 <fsm_new>
 80007f0:	6078      	str	r0, [r7, #4]

  // Set its log user defined log method
  fsm_setLogFunction(fsm, &CC_LogInfo);
 80007f2:	4906      	ldr	r1, [pc, #24]	; (800080c <main+0x3c>)
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f7ff fedc 	bl	80005b2 <fsm_setLogFunction>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80007fa:	f002 fde7 	bl	80033cc <osKernelInitialize>
  MX_FREERTOS_Init();
 80007fe:	f7ff ffa9 	bl	8000754 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000802:	f002 fe17 	bl	8003434 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000806:	e7fe      	b.n	8000806 <main+0x36>
 8000808:	20000000 	.word	0x20000000
 800080c:	08000905 	.word	0x08000905

08000810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b0b8      	sub	sp, #224	; 0xe0
 8000814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000816:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800081a:	2234      	movs	r2, #52	; 0x34
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f006 f931 	bl	8006a86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000824:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000834:	f107 0308 	add.w	r3, r7, #8
 8000838:	2290      	movs	r2, #144	; 0x90
 800083a:	2100      	movs	r1, #0
 800083c:	4618      	mov	r0, r3
 800083e:	f006 f922 	bl	8006a86 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000842:	4b2e      	ldr	r3, [pc, #184]	; (80008fc <SystemClock_Config+0xec>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	4a2d      	ldr	r2, [pc, #180]	; (80008fc <SystemClock_Config+0xec>)
 8000848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800084c:	6413      	str	r3, [r2, #64]	; 0x40
 800084e:	4b2b      	ldr	r3, [pc, #172]	; (80008fc <SystemClock_Config+0xec>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <SystemClock_Config+0xf0>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000862:	4a27      	ldr	r2, [pc, #156]	; (8000900 <SystemClock_Config+0xf0>)
 8000864:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000868:	6013      	str	r3, [r2, #0]
 800086a:	4b25      	ldr	r3, [pc, #148]	; (8000900 <SystemClock_Config+0xf0>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087c:	2301      	movs	r3, #1
 800087e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000882:	2310      	movs	r3, #16
 8000884:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000888:	2300      	movs	r3, #0
 800088a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fda0 	bl	80013d8 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800089e:	f000 f857 	bl	8000950 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008a8:	2300      	movs	r3, #0
 80008aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008c0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f001 f834 	bl	8001934 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80008d2:	f000 f83d 	bl	8000950 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80008d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008da:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80008dc:	2300      	movs	r3, #0
 80008de:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	4618      	mov	r0, r3
 80008e6:	f001 fa29 	bl	8001d3c <HAL_RCCEx_PeriphCLKConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80008f0:	f000 f82e 	bl	8000950 <Error_Handler>
  }
}
 80008f4:	bf00      	nop
 80008f6:	37e0      	adds	r7, #224	; 0xe0
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40023800 	.word	0x40023800
 8000900:	40007000 	.word	0x40007000

08000904 <CC_LogInfo>:
 * @param Subsystem of error eg. "CAN SEND"
 * @param error Full error string
 * @retval None
 */
void CC_LogInfo(char* msg, size_t length)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)msg, length, HAL_MAX_DELAY);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	b29a      	uxth	r2, r3
 8000912:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000916:	6879      	ldr	r1, [r7, #4]
 8000918:	4803      	ldr	r0, [pc, #12]	; (8000928 <CC_LogInfo+0x24>)
 800091a:	f002 f8b1 	bl	8002a80 <HAL_UART_Transmit>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20004a24 	.word	0x20004a24

0800092c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a04      	ldr	r2, [pc, #16]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d101      	bne.n	8000942 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800093e:	f000 f9a3 	bl	8000c88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40001400 	.word	0x40001400

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
	...

08000960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000966:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <HAL_MspInit+0x44>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <HAL_MspInit+0x44>)
 800096c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000970:	6413      	str	r3, [r2, #64]	; 0x40
 8000972:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <HAL_MspInit+0x44>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800097e:	4b09      	ldr	r3, [pc, #36]	; (80009a4 <HAL_MspInit+0x44>)
 8000980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000982:	4a08      	ldr	r2, [pc, #32]	; (80009a4 <HAL_MspInit+0x44>)
 8000984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000988:	6453      	str	r3, [r2, #68]	; 0x44
 800098a:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <HAL_MspInit+0x44>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000992:	603b      	str	r3, [r7, #0]
 8000994:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000996:	bf00      	nop
 8000998:	370c      	adds	r7, #12
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	40023800 	.word	0x40023800

080009a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08c      	sub	sp, #48	; 0x30
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80009b8:	2200      	movs	r2, #0
 80009ba:	6879      	ldr	r1, [r7, #4]
 80009bc:	2037      	movs	r0, #55	; 0x37
 80009be:	f000 fb37 	bl	8001030 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80009c2:	2037      	movs	r0, #55	; 0x37
 80009c4:	f000 fb50 	bl	8001068 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80009c8:	4b1e      	ldr	r3, [pc, #120]	; (8000a44 <HAL_InitTick+0x9c>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	4a1d      	ldr	r2, [pc, #116]	; (8000a44 <HAL_InitTick+0x9c>)
 80009ce:	f043 0320 	orr.w	r3, r3, #32
 80009d2:	6413      	str	r3, [r2, #64]	; 0x40
 80009d4:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <HAL_InitTick+0x9c>)
 80009d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d8:	f003 0320 	and.w	r3, r3, #32
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009e0:	f107 0210 	add.w	r2, r7, #16
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 f974 	bl	8001cd8 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009f0:	f001 f94a 	bl	8001c88 <HAL_RCC_GetPCLK1Freq>
 80009f4:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80009f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f8:	4a13      	ldr	r2, [pc, #76]	; (8000a48 <HAL_InitTick+0xa0>)
 80009fa:	fba2 2303 	umull	r2, r3, r2, r3
 80009fe:	0c9b      	lsrs	r3, r3, #18
 8000a00:	3b01      	subs	r3, #1
 8000a02:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000a04:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a06:	4a12      	ldr	r2, [pc, #72]	; (8000a50 <HAL_InitTick+0xa8>)
 8000a08:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8000a0a:	4b10      	ldr	r3, [pc, #64]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a10:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000a12:	4a0e      	ldr	r2, [pc, #56]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a16:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000a18:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1e:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000a24:	4809      	ldr	r0, [pc, #36]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a26:	f001 fd77 	bl	8002518 <HAL_TIM_Base_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d104      	bne.n	8000a3a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8000a30:	4806      	ldr	r0, [pc, #24]	; (8000a4c <HAL_InitTick+0xa4>)
 8000a32:	f001 fda7 	bl	8002584 <HAL_TIM_Base_Start_IT>
 8000a36:	4603      	mov	r3, r0
 8000a38:	e000      	b.n	8000a3c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3730      	adds	r7, #48	; 0x30
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40023800 	.word	0x40023800
 8000a48:	431bde83 	.word	0x431bde83
 8000a4c:	200049e4 	.word	0x200049e4
 8000a50:	40001400 	.word	0x40001400

08000a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a66:	e7fe      	b.n	8000a66 <HardFault_Handler+0x4>

08000a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <MemManage_Handler+0x4>

08000a6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a72:	e7fe      	b.n	8000a72 <BusFault_Handler+0x4>

08000a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a78:	e7fe      	b.n	8000a78 <UsageFault_Handler+0x4>

08000a7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000a8c:	4802      	ldr	r0, [pc, #8]	; (8000a98 <TIM7_IRQHandler+0x10>)
 8000a8e:	f001 fda3 	bl	80025d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	200049e4 	.word	0x200049e4

08000a9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa4:	4a14      	ldr	r2, [pc, #80]	; (8000af8 <_sbrk+0x5c>)
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <_sbrk+0x60>)
 8000aa8:	1ad3      	subs	r3, r2, r3
 8000aaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab0:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <_sbrk+0x64>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d102      	bne.n	8000abe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab8:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <_sbrk+0x64>)
 8000aba:	4a12      	ldr	r2, [pc, #72]	; (8000b04 <_sbrk+0x68>)
 8000abc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000abe:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <_sbrk+0x64>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	693a      	ldr	r2, [r7, #16]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d207      	bcs.n	8000adc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000acc:	f005 ff9e 	bl	8006a0c <__errno>
 8000ad0:	4602      	mov	r2, r0
 8000ad2:	230c      	movs	r3, #12
 8000ad4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ad6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ada:	e009      	b.n	8000af0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000adc:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <_sbrk+0x64>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ae2:	4b07      	ldr	r3, [pc, #28]	; (8000b00 <_sbrk+0x64>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4413      	add	r3, r2
 8000aea:	4a05      	ldr	r2, [pc, #20]	; (8000b00 <_sbrk+0x64>)
 8000aec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aee:	68fb      	ldr	r3, [r7, #12]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20080000 	.word	0x20080000
 8000afc:	00000400 	.word	0x00000400
 8000b00:	200000a0 	.word	0x200000a0
 8000b04:	20004af0 	.word	0x20004af0

08000b08 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b0c:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <SystemInit+0x28>)
 8000b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b12:	4a07      	ldr	r2, [pc, #28]	; (8000b30 <SystemInit+0x28>)
 8000b14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b1c:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <SystemInit+0x28>)
 8000b1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b22:	609a      	str	r2, [r3, #8]
#endif
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b3a:	4a15      	ldr	r2, [pc, #84]	; (8000b90 <MX_USART3_UART_Init+0x5c>)
 8000b3c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b3e:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b44:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b4c:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b58:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b5a:	220c      	movs	r2, #12
 8000b5c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b64:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b76:	4805      	ldr	r0, [pc, #20]	; (8000b8c <MX_USART3_UART_Init+0x58>)
 8000b78:	f001 ff34 	bl	80029e4 <HAL_UART_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b82:	f7ff fee5 	bl	8000950 <Error_Handler>
  }

}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20004a24 	.word	0x20004a24
 8000b90:	40004800 	.word	0x40004800

08000b94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	; 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a17      	ldr	r2, [pc, #92]	; (8000c10 <HAL_UART_MspInit+0x7c>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d128      	bne.n	8000c08 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bb6:	4b17      	ldr	r3, [pc, #92]	; (8000c14 <HAL_UART_MspInit+0x80>)
 8000bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bba:	4a16      	ldr	r2, [pc, #88]	; (8000c14 <HAL_UART_MspInit+0x80>)
 8000bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc2:	4b14      	ldr	r3, [pc, #80]	; (8000c14 <HAL_UART_MspInit+0x80>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bca:	613b      	str	r3, [r7, #16]
 8000bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bce:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <HAL_UART_MspInit+0x80>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4a10      	ldr	r2, [pc, #64]	; (8000c14 <HAL_UART_MspInit+0x80>)
 8000bd4:	f043 0302 	orr.w	r3, r3, #2
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b0e      	ldr	r3, [pc, #56]	; (8000c14 <HAL_UART_MspInit+0x80>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0302 	and.w	r3, r3, #2
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000be6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000bf8:	2307      	movs	r3, #7
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	4619      	mov	r1, r3
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <HAL_UART_MspInit+0x84>)
 8000c04:	f000 fa3e 	bl	8001084 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000c08:	bf00      	nop
 8000c0a:	3728      	adds	r7, #40	; 0x28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	40004800 	.word	0x40004800
 8000c14:	40023800 	.word	0x40023800
 8000c18:	40020400 	.word	0x40020400

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c22:	e003      	b.n	8000c2c <LoopCopyDataInit>

08000c24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c2a:	3104      	adds	r1, #4

08000c2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c2c:	480b      	ldr	r0, [pc, #44]	; (8000c5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	; (8000c60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c34:	d3f6      	bcc.n	8000c24 <CopyDataInit>
  ldr  r2, =_sbss
 8000c36:	4a0b      	ldr	r2, [pc, #44]	; (8000c64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c38:	e002      	b.n	8000c40 <LoopFillZerobss>

08000c3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c3c:	f842 3b04 	str.w	r3, [r2], #4

08000c40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c44:	d3f9      	bcc.n	8000c3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c46:	f7ff ff5f 	bl	8000b08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c4a:	f005 fee5 	bl	8006a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4e:	f7ff fdbf 	bl	80007d0 <main>
  bx  lr    
 8000c52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c54:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000c58:	08006c14 	.word	0x08006c14
  ldr  r0, =_sdata
 8000c5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c60:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8000c64:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8000c68:	20004aec 	.word	0x20004aec

08000c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC_IRQHandler>

08000c6e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c72:	2003      	movs	r0, #3
 8000c74:	f000 f9d1 	bl	800101a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f7ff fe95 	bl	80009a8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000c7e:	f7ff fe6f 	bl	8000960 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000c82:	2300      	movs	r3, #0
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_IncTick+0x20>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <HAL_IncTick+0x24>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <HAL_IncTick+0x24>)
 8000c9a:	6013      	str	r3, [r2, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	20000018 	.word	0x20000018
 8000cac:	20004aa4 	.word	0x20004aa4

08000cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <HAL_GetTick+0x14>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	20004aa4 	.word	0x20004aa4

08000cc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e0ed      	b.n	8000eb6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d102      	bne.n	8000cec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff fcf0 	bl	80006cc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f022 0202 	bic.w	r2, r2, #2
 8000cfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cfc:	f7ff ffd8 	bl	8000cb0 <HAL_GetTick>
 8000d00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d02:	e012      	b.n	8000d2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d04:	f7ff ffd4 	bl	8000cb0 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	2b0a      	cmp	r3, #10
 8000d10:	d90b      	bls.n	8000d2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2205      	movs	r2, #5
 8000d22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e0c5      	b.n	8000eb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 0302 	and.w	r3, r3, #2
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d1e5      	bne.n	8000d04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f042 0201 	orr.w	r2, r2, #1
 8000d46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d48:	f7ff ffb2 	bl	8000cb0 <HAL_GetTick>
 8000d4c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d4e:	e012      	b.n	8000d76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d50:	f7ff ffae 	bl	8000cb0 <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b0a      	cmp	r3, #10
 8000d5c:	d90b      	bls.n	8000d76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2205      	movs	r2, #5
 8000d6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e09f      	b.n	8000eb6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 0301 	and.w	r3, r3, #1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d0e5      	beq.n	8000d50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	7e1b      	ldrb	r3, [r3, #24]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d108      	bne.n	8000d9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	e007      	b.n	8000dae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	7e5b      	ldrb	r3, [r3, #25]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d108      	bne.n	8000dc8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	e007      	b.n	8000dd8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000dd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	7e9b      	ldrb	r3, [r3, #26]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d108      	bne.n	8000df2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f042 0220 	orr.w	r2, r2, #32
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	e007      	b.n	8000e02 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f022 0220 	bic.w	r2, r2, #32
 8000e00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	7edb      	ldrb	r3, [r3, #27]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d108      	bne.n	8000e1c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f022 0210 	bic.w	r2, r2, #16
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e007      	b.n	8000e2c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f042 0210 	orr.w	r2, r2, #16
 8000e2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	7f1b      	ldrb	r3, [r3, #28]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d108      	bne.n	8000e46 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f042 0208 	orr.w	r2, r2, #8
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	e007      	b.n	8000e56 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f022 0208 	bic.w	r2, r2, #8
 8000e54:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	7f5b      	ldrb	r3, [r3, #29]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d108      	bne.n	8000e70 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f042 0204 	orr.w	r2, r2, #4
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	e007      	b.n	8000e80 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f022 0204 	bic.w	r2, r2, #4
 8000e7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	691b      	ldr	r3, [r3, #16]
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	ea42 0103 	orr.w	r1, r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	1e5a      	subs	r2, r3, #1
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <__NVIC_SetPriorityGrouping+0x40>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000edc:	4013      	ands	r3, r2
 8000ede:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ee8:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <__NVIC_SetPriorityGrouping+0x44>)
 8000eea:	4313      	orrs	r3, r2
 8000eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eee:	4a04      	ldr	r2, [pc, #16]	; (8000f00 <__NVIC_SetPriorityGrouping+0x40>)
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	60d3      	str	r3, [r2, #12]
}
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000ed00 	.word	0xe000ed00
 8000f04:	05fa0000 	.word	0x05fa0000

08000f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f0c:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <__NVIC_GetPriorityGrouping+0x18>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	0a1b      	lsrs	r3, r3, #8
 8000f12:	f003 0307 	and.w	r3, r3, #7
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db0b      	blt.n	8000f4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	f003 021f 	and.w	r2, r3, #31
 8000f3c:	4907      	ldr	r1, [pc, #28]	; (8000f5c <__NVIC_EnableIRQ+0x38>)
 8000f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f42:	095b      	lsrs	r3, r3, #5
 8000f44:	2001      	movs	r0, #1
 8000f46:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e100 	.word	0xe000e100

08000f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	6039      	str	r1, [r7, #0]
 8000f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	db0a      	blt.n	8000f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	490c      	ldr	r1, [pc, #48]	; (8000fac <__NVIC_SetPriority+0x4c>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	0112      	lsls	r2, r2, #4
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	440b      	add	r3, r1
 8000f84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f88:	e00a      	b.n	8000fa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4908      	ldr	r1, [pc, #32]	; (8000fb0 <__NVIC_SetPriority+0x50>)
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	3b04      	subs	r3, #4
 8000f98:	0112      	lsls	r2, r2, #4
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	761a      	strb	r2, [r3, #24]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000e100 	.word	0xe000e100
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b089      	sub	sp, #36	; 0x24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f1c3 0307 	rsb	r3, r3, #7
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	bf28      	it	cs
 8000fd2:	2304      	movcs	r3, #4
 8000fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d902      	bls.n	8000fe4 <NVIC_EncodePriority+0x30>
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3b03      	subs	r3, #3
 8000fe2:	e000      	b.n	8000fe6 <NVIC_EncodePriority+0x32>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
 8001006:	43d9      	mvns	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	4313      	orrs	r3, r2
         );
}
 800100e:	4618      	mov	r0, r3
 8001010:	3724      	adds	r7, #36	; 0x24
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b082      	sub	sp, #8
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff ff4c 	bl	8000ec0 <__NVIC_SetPriorityGrouping>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
 800103c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001042:	f7ff ff61 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 8001046:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	68b9      	ldr	r1, [r7, #8]
 800104c:	6978      	ldr	r0, [r7, #20]
 800104e:	f7ff ffb1 	bl	8000fb4 <NVIC_EncodePriority>
 8001052:	4602      	mov	r2, r0
 8001054:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001058:	4611      	mov	r1, r2
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ff80 	bl	8000f60 <__NVIC_SetPriority>
}
 8001060:	bf00      	nop
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff ff54 	bl	8000f24 <__NVIC_EnableIRQ>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001084:	b480      	push	{r7}
 8001086:	b089      	sub	sp, #36	; 0x24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
 80010a2:	e175      	b.n	8001390 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80010a4:	2201      	movs	r2, #1
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	429a      	cmp	r2, r3
 80010be:	f040 8164 	bne.w	800138a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d00b      	beq.n	80010e2 <HAL_GPIO_Init+0x5e>
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d007      	beq.n	80010e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010d6:	2b11      	cmp	r3, #17
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b12      	cmp	r3, #18
 80010e0:	d130      	bne.n	8001144 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	2203      	movs	r2, #3
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4013      	ands	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	68da      	ldr	r2, [r3, #12]
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	4313      	orrs	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001118:	2201      	movs	r2, #1
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4013      	ands	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	091b      	lsrs	r3, r3, #4
 800112e:	f003 0201 	and.w	r2, r3, #1
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4313      	orrs	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	2203      	movs	r2, #3
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	2b02      	cmp	r3, #2
 800117a:	d003      	beq.n	8001184 <HAL_GPIO_Init+0x100>
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2b12      	cmp	r3, #18
 8001182:	d123      	bne.n	80011cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	08da      	lsrs	r2, r3, #3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3208      	adds	r2, #8
 800118c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	220f      	movs	r2, #15
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	08da      	lsrs	r2, r3, #3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3208      	adds	r2, #8
 80011c6:	69b9      	ldr	r1, [r7, #24]
 80011c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	2203      	movs	r2, #3
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 0203 	and.w	r2, r3, #3
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001208:	2b00      	cmp	r3, #0
 800120a:	f000 80be 	beq.w	800138a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	4b65      	ldr	r3, [pc, #404]	; (80013a4 <HAL_GPIO_Init+0x320>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001212:	4a64      	ldr	r2, [pc, #400]	; (80013a4 <HAL_GPIO_Init+0x320>)
 8001214:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001218:	6453      	str	r3, [r2, #68]	; 0x44
 800121a:	4b62      	ldr	r3, [pc, #392]	; (80013a4 <HAL_GPIO_Init+0x320>)
 800121c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001226:	4a60      	ldr	r2, [pc, #384]	; (80013a8 <HAL_GPIO_Init+0x324>)
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	089b      	lsrs	r3, r3, #2
 800122c:	3302      	adds	r3, #2
 800122e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f003 0303 	and.w	r3, r3, #3
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	220f      	movs	r2, #15
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	43db      	mvns	r3, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4013      	ands	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a57      	ldr	r2, [pc, #348]	; (80013ac <HAL_GPIO_Init+0x328>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d037      	beq.n	80012c2 <HAL_GPIO_Init+0x23e>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a56      	ldr	r2, [pc, #344]	; (80013b0 <HAL_GPIO_Init+0x32c>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d031      	beq.n	80012be <HAL_GPIO_Init+0x23a>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a55      	ldr	r2, [pc, #340]	; (80013b4 <HAL_GPIO_Init+0x330>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d02b      	beq.n	80012ba <HAL_GPIO_Init+0x236>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a54      	ldr	r2, [pc, #336]	; (80013b8 <HAL_GPIO_Init+0x334>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d025      	beq.n	80012b6 <HAL_GPIO_Init+0x232>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a53      	ldr	r2, [pc, #332]	; (80013bc <HAL_GPIO_Init+0x338>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d01f      	beq.n	80012b2 <HAL_GPIO_Init+0x22e>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a52      	ldr	r2, [pc, #328]	; (80013c0 <HAL_GPIO_Init+0x33c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d019      	beq.n	80012ae <HAL_GPIO_Init+0x22a>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a51      	ldr	r2, [pc, #324]	; (80013c4 <HAL_GPIO_Init+0x340>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d013      	beq.n	80012aa <HAL_GPIO_Init+0x226>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a50      	ldr	r2, [pc, #320]	; (80013c8 <HAL_GPIO_Init+0x344>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d00d      	beq.n	80012a6 <HAL_GPIO_Init+0x222>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4f      	ldr	r2, [pc, #316]	; (80013cc <HAL_GPIO_Init+0x348>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d007      	beq.n	80012a2 <HAL_GPIO_Init+0x21e>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a4e      	ldr	r2, [pc, #312]	; (80013d0 <HAL_GPIO_Init+0x34c>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d101      	bne.n	800129e <HAL_GPIO_Init+0x21a>
 800129a:	2309      	movs	r3, #9
 800129c:	e012      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 800129e:	230a      	movs	r3, #10
 80012a0:	e010      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012a2:	2308      	movs	r3, #8
 80012a4:	e00e      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012a6:	2307      	movs	r3, #7
 80012a8:	e00c      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012aa:	2306      	movs	r3, #6
 80012ac:	e00a      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012ae:	2305      	movs	r3, #5
 80012b0:	e008      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012b2:	2304      	movs	r3, #4
 80012b4:	e006      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012b6:	2303      	movs	r3, #3
 80012b8:	e004      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012ba:	2302      	movs	r3, #2
 80012bc:	e002      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012be:	2301      	movs	r3, #1
 80012c0:	e000      	b.n	80012c4 <HAL_GPIO_Init+0x240>
 80012c2:	2300      	movs	r3, #0
 80012c4:	69fa      	ldr	r2, [r7, #28]
 80012c6:	f002 0203 	and.w	r2, r2, #3
 80012ca:	0092      	lsls	r2, r2, #2
 80012cc:	4093      	lsls	r3, r2
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012d4:	4934      	ldr	r1, [pc, #208]	; (80013a8 <HAL_GPIO_Init+0x324>)
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	089b      	lsrs	r3, r3, #2
 80012da:	3302      	adds	r3, #2
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e2:	4b3c      	ldr	r3, [pc, #240]	; (80013d4 <HAL_GPIO_Init+0x350>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	4013      	ands	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001306:	4a33      	ldr	r2, [pc, #204]	; (80013d4 <HAL_GPIO_Init+0x350>)
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800130c:	4b31      	ldr	r3, [pc, #196]	; (80013d4 <HAL_GPIO_Init+0x350>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d003      	beq.n	8001330 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001330:	4a28      	ldr	r2, [pc, #160]	; (80013d4 <HAL_GPIO_Init+0x350>)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001336:	4b27      	ldr	r3, [pc, #156]	; (80013d4 <HAL_GPIO_Init+0x350>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	43db      	mvns	r3, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4013      	ands	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800135a:	4a1e      	ldr	r2, [pc, #120]	; (80013d4 <HAL_GPIO_Init+0x350>)
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001360:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <HAL_GPIO_Init+0x350>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001384:	4a13      	ldr	r2, [pc, #76]	; (80013d4 <HAL_GPIO_Init+0x350>)
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3301      	adds	r3, #1
 800138e:	61fb      	str	r3, [r7, #28]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	2b0f      	cmp	r3, #15
 8001394:	f67f ae86 	bls.w	80010a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001398:	bf00      	nop
 800139a:	3724      	adds	r7, #36	; 0x24
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	40023800 	.word	0x40023800
 80013a8:	40013800 	.word	0x40013800
 80013ac:	40020000 	.word	0x40020000
 80013b0:	40020400 	.word	0x40020400
 80013b4:	40020800 	.word	0x40020800
 80013b8:	40020c00 	.word	0x40020c00
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40021400 	.word	0x40021400
 80013c4:	40021800 	.word	0x40021800
 80013c8:	40021c00 	.word	0x40021c00
 80013cc:	40022000 	.word	0x40022000
 80013d0:	40022400 	.word	0x40022400
 80013d4:	40013c00 	.word	0x40013c00

080013d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80013e0:	2300      	movs	r3, #0
 80013e2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e29b      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	f000 8087 	beq.w	800150a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013fc:	4b96      	ldr	r3, [pc, #600]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f003 030c 	and.w	r3, r3, #12
 8001404:	2b04      	cmp	r3, #4
 8001406:	d00c      	beq.n	8001422 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001408:	4b93      	ldr	r3, [pc, #588]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f003 030c 	and.w	r3, r3, #12
 8001410:	2b08      	cmp	r3, #8
 8001412:	d112      	bne.n	800143a <HAL_RCC_OscConfig+0x62>
 8001414:	4b90      	ldr	r3, [pc, #576]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800141c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001420:	d10b      	bne.n	800143a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001422:	4b8d      	ldr	r3, [pc, #564]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d06c      	beq.n	8001508 <HAL_RCC_OscConfig+0x130>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d168      	bne.n	8001508 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e275      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001442:	d106      	bne.n	8001452 <HAL_RCC_OscConfig+0x7a>
 8001444:	4b84      	ldr	r3, [pc, #528]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a83      	ldr	r2, [pc, #524]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800144a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	e02e      	b.n	80014b0 <HAL_RCC_OscConfig+0xd8>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x9c>
 800145a:	4b7f      	ldr	r3, [pc, #508]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a7e      	ldr	r2, [pc, #504]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001460:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	4b7c      	ldr	r3, [pc, #496]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a7b      	ldr	r2, [pc, #492]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800146c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	e01d      	b.n	80014b0 <HAL_RCC_OscConfig+0xd8>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800147c:	d10c      	bne.n	8001498 <HAL_RCC_OscConfig+0xc0>
 800147e:	4b76      	ldr	r3, [pc, #472]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a75      	ldr	r2, [pc, #468]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001488:	6013      	str	r3, [r2, #0]
 800148a:	4b73      	ldr	r3, [pc, #460]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a72      	ldr	r2, [pc, #456]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001494:	6013      	str	r3, [r2, #0]
 8001496:	e00b      	b.n	80014b0 <HAL_RCC_OscConfig+0xd8>
 8001498:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a6e      	ldr	r2, [pc, #440]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800149e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014a2:	6013      	str	r3, [r2, #0]
 80014a4:	4b6c      	ldr	r3, [pc, #432]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a6b      	ldr	r2, [pc, #428]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80014aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d013      	beq.n	80014e0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b8:	f7ff fbfa 	bl	8000cb0 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014c0:	f7ff fbf6 	bl	8000cb0 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b64      	cmp	r3, #100	; 0x64
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e229      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014d2:	4b61      	ldr	r3, [pc, #388]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f0      	beq.n	80014c0 <HAL_RCC_OscConfig+0xe8>
 80014de:	e014      	b.n	800150a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e0:	f7ff fbe6 	bl	8000cb0 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014e8:	f7ff fbe2 	bl	8000cb0 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b64      	cmp	r3, #100	; 0x64
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e215      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014fa:	4b57      	ldr	r3, [pc, #348]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f0      	bne.n	80014e8 <HAL_RCC_OscConfig+0x110>
 8001506:	e000      	b.n	800150a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d069      	beq.n	80015ea <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001516:	4b50      	ldr	r3, [pc, #320]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f003 030c 	and.w	r3, r3, #12
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00b      	beq.n	800153a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001522:	4b4d      	ldr	r3, [pc, #308]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	2b08      	cmp	r3, #8
 800152c:	d11c      	bne.n	8001568 <HAL_RCC_OscConfig+0x190>
 800152e:	4b4a      	ldr	r3, [pc, #296]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d116      	bne.n	8001568 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800153a:	4b47      	ldr	r3, [pc, #284]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d005      	beq.n	8001552 <HAL_RCC_OscConfig+0x17a>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d001      	beq.n	8001552 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e1e9      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001552:	4b41      	ldr	r3, [pc, #260]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	691b      	ldr	r3, [r3, #16]
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	493d      	ldr	r1, [pc, #244]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001562:	4313      	orrs	r3, r2
 8001564:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001566:	e040      	b.n	80015ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d023      	beq.n	80015b8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001570:	4b39      	ldr	r3, [pc, #228]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a38      	ldr	r2, [pc, #224]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157c:	f7ff fb98 	bl	8000cb0 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001584:	f7ff fb94 	bl	8000cb0 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e1c7      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001596:	4b30      	ldr	r3, [pc, #192]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f0      	beq.n	8001584 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a2:	4b2d      	ldr	r3, [pc, #180]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	4929      	ldr	r1, [pc, #164]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	600b      	str	r3, [r1, #0]
 80015b6:	e018      	b.n	80015ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015b8:	4b27      	ldr	r3, [pc, #156]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a26      	ldr	r2, [pc, #152]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80015be:	f023 0301 	bic.w	r3, r3, #1
 80015c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff fb74 	bl	8000cb0 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015cc:	f7ff fb70 	bl	8000cb0 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e1a3      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015de:	4b1e      	ldr	r3, [pc, #120]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0308 	and.w	r3, r3, #8
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d038      	beq.n	8001668 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d019      	beq.n	8001632 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015fe:	4b16      	ldr	r3, [pc, #88]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001602:	4a15      	ldr	r2, [pc, #84]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800160a:	f7ff fb51 	bl	8000cb0 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001612:	f7ff fb4d 	bl	8000cb0 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e180      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001624:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001626:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x23a>
 8001630:	e01a      	b.n	8001668 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001632:	4b09      	ldr	r3, [pc, #36]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001636:	4a08      	ldr	r2, [pc, #32]	; (8001658 <HAL_RCC_OscConfig+0x280>)
 8001638:	f023 0301 	bic.w	r3, r3, #1
 800163c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163e:	f7ff fb37 	bl	8000cb0 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001644:	e00a      	b.n	800165c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001646:	f7ff fb33 	bl	8000cb0 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d903      	bls.n	800165c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e166      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
 8001658:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800165c:	4b92      	ldr	r3, [pc, #584]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800165e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1ee      	bne.n	8001646 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 80a4 	beq.w	80017be <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001676:	4b8c      	ldr	r3, [pc, #560]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10d      	bne.n	800169e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001682:	4b89      	ldr	r3, [pc, #548]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	4a88      	ldr	r2, [pc, #544]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800168c:	6413      	str	r3, [r2, #64]	; 0x40
 800168e:	4b86      	ldr	r3, [pc, #536]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800169a:	2301      	movs	r3, #1
 800169c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800169e:	4b83      	ldr	r3, [pc, #524]	; (80018ac <HAL_RCC_OscConfig+0x4d4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d118      	bne.n	80016dc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80016aa:	4b80      	ldr	r3, [pc, #512]	; (80018ac <HAL_RCC_OscConfig+0x4d4>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a7f      	ldr	r2, [pc, #508]	; (80018ac <HAL_RCC_OscConfig+0x4d4>)
 80016b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b6:	f7ff fafb 	bl	8000cb0 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016be:	f7ff faf7 	bl	8000cb0 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b64      	cmp	r3, #100	; 0x64
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e12a      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016d0:	4b76      	ldr	r3, [pc, #472]	; (80018ac <HAL_RCC_OscConfig+0x4d4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d106      	bne.n	80016f2 <HAL_RCC_OscConfig+0x31a>
 80016e4:	4b70      	ldr	r3, [pc, #448]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80016e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e8:	4a6f      	ldr	r2, [pc, #444]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	6713      	str	r3, [r2, #112]	; 0x70
 80016f0:	e02d      	b.n	800174e <HAL_RCC_OscConfig+0x376>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d10c      	bne.n	8001714 <HAL_RCC_OscConfig+0x33c>
 80016fa:	4b6b      	ldr	r3, [pc, #428]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80016fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016fe:	4a6a      	ldr	r2, [pc, #424]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001700:	f023 0301 	bic.w	r3, r3, #1
 8001704:	6713      	str	r3, [r2, #112]	; 0x70
 8001706:	4b68      	ldr	r3, [pc, #416]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800170a:	4a67      	ldr	r2, [pc, #412]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800170c:	f023 0304 	bic.w	r3, r3, #4
 8001710:	6713      	str	r3, [r2, #112]	; 0x70
 8001712:	e01c      	b.n	800174e <HAL_RCC_OscConfig+0x376>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2b05      	cmp	r3, #5
 800171a:	d10c      	bne.n	8001736 <HAL_RCC_OscConfig+0x35e>
 800171c:	4b62      	ldr	r3, [pc, #392]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800171e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001720:	4a61      	ldr	r2, [pc, #388]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001722:	f043 0304 	orr.w	r3, r3, #4
 8001726:	6713      	str	r3, [r2, #112]	; 0x70
 8001728:	4b5f      	ldr	r3, [pc, #380]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800172a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800172c:	4a5e      	ldr	r2, [pc, #376]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6713      	str	r3, [r2, #112]	; 0x70
 8001734:	e00b      	b.n	800174e <HAL_RCC_OscConfig+0x376>
 8001736:	4b5c      	ldr	r3, [pc, #368]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800173a:	4a5b      	ldr	r2, [pc, #364]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800173c:	f023 0301 	bic.w	r3, r3, #1
 8001740:	6713      	str	r3, [r2, #112]	; 0x70
 8001742:	4b59      	ldr	r3, [pc, #356]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001746:	4a58      	ldr	r2, [pc, #352]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001748:	f023 0304 	bic.w	r3, r3, #4
 800174c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d015      	beq.n	8001782 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001756:	f7ff faab 	bl	8000cb0 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800175c:	e00a      	b.n	8001774 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175e:	f7ff faa7 	bl	8000cb0 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	f241 3288 	movw	r2, #5000	; 0x1388
 800176c:	4293      	cmp	r3, r2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e0d8      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001774:	4b4c      	ldr	r3, [pc, #304]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001778:	f003 0302 	and.w	r3, r3, #2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0ee      	beq.n	800175e <HAL_RCC_OscConfig+0x386>
 8001780:	e014      	b.n	80017ac <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001782:	f7ff fa95 	bl	8000cb0 <HAL_GetTick>
 8001786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001788:	e00a      	b.n	80017a0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800178a:	f7ff fa91 	bl	8000cb0 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	f241 3288 	movw	r2, #5000	; 0x1388
 8001798:	4293      	cmp	r3, r2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e0c2      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a0:	4b41      	ldr	r3, [pc, #260]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80017a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1ee      	bne.n	800178a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d105      	bne.n	80017be <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b2:	4b3d      	ldr	r3, [pc, #244]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	4a3c      	ldr	r2, [pc, #240]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80017b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 80ae 	beq.w	8001924 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c8:	4b37      	ldr	r3, [pc, #220]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 030c 	and.w	r3, r3, #12
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d06d      	beq.n	80018b0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d14b      	bne.n	8001874 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017dc:	4b32      	ldr	r3, [pc, #200]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a31      	ldr	r2, [pc, #196]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 80017e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e8:	f7ff fa62 	bl	8000cb0 <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f0:	f7ff fa5e 	bl	8000cb0 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e091      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001802:	4b29      	ldr	r3, [pc, #164]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1f0      	bne.n	80017f0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69da      	ldr	r2, [r3, #28]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1b      	ldr	r3, [r3, #32]
 8001816:	431a      	orrs	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181c:	019b      	lsls	r3, r3, #6
 800181e:	431a      	orrs	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001824:	085b      	lsrs	r3, r3, #1
 8001826:	3b01      	subs	r3, #1
 8001828:	041b      	lsls	r3, r3, #16
 800182a:	431a      	orrs	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001830:	061b      	lsls	r3, r3, #24
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001838:	071b      	lsls	r3, r3, #28
 800183a:	491b      	ldr	r1, [pc, #108]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800183c:	4313      	orrs	r3, r2
 800183e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001840:	4b19      	ldr	r3, [pc, #100]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a18      	ldr	r2, [pc, #96]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001846:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800184a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184c:	f7ff fa30 	bl	8000cb0 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001854:	f7ff fa2c 	bl	8000cb0 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e05f      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d0f0      	beq.n	8001854 <HAL_RCC_OscConfig+0x47c>
 8001872:	e057      	b.n	8001924 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800187a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800187e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001880:	f7ff fa16 	bl	8000cb0 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001888:	f7ff fa12 	bl	8000cb0 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e045      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189a:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <HAL_RCC_OscConfig+0x4d0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x4b0>
 80018a6:	e03d      	b.n	8001924 <HAL_RCC_OscConfig+0x54c>
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80018b0:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <HAL_RCC_OscConfig+0x558>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d030      	beq.n	8001920 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d129      	bne.n	8001920 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d122      	bne.n	8001920 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018e0:	4013      	ands	r3, r2
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018e6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d119      	bne.n	8001920 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f6:	085b      	lsrs	r3, r3, #1
 80018f8:	3b01      	subs	r3, #1
 80018fa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d10f      	bne.n	8001920 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800190a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800190c:	429a      	cmp	r2, r3
 800190e:	d107      	bne.n	8001920 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800191c:	429a      	cmp	r2, r3
 800191e:	d001      	beq.n	8001924 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800

08001934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0d0      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800194c:	4b6a      	ldr	r3, [pc, #424]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 030f 	and.w	r3, r3, #15
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d910      	bls.n	800197c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4b67      	ldr	r3, [pc, #412]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f023 020f 	bic.w	r2, r3, #15
 8001962:	4965      	ldr	r1, [pc, #404]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	4313      	orrs	r3, r2
 8001968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800196a:	4b63      	ldr	r3, [pc, #396]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	429a      	cmp	r2, r3
 8001976:	d001      	beq.n	800197c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	e0b8      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d020      	beq.n	80019ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	2b00      	cmp	r3, #0
 8001992:	d005      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001994:	4b59      	ldr	r3, [pc, #356]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4a58      	ldr	r2, [pc, #352]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 800199a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800199e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ac:	4b53      	ldr	r3, [pc, #332]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	4a52      	ldr	r2, [pc, #328]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 80019b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b8:	4b50      	ldr	r3, [pc, #320]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	494d      	ldr	r1, [pc, #308]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d040      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d107      	bne.n	80019ee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019de:	4b47      	ldr	r3, [pc, #284]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d115      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e07f      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f6:	4b41      	ldr	r3, [pc, #260]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d109      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e073      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a06:	4b3d      	ldr	r3, [pc, #244]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e06b      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a16:	4b39      	ldr	r3, [pc, #228]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f023 0203 	bic.w	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4936      	ldr	r1, [pc, #216]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001a24:	4313      	orrs	r3, r2
 8001a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a28:	f7ff f942 	bl	8000cb0 <HAL_GetTick>
 8001a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a2e:	e00a      	b.n	8001a46 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7ff f93e 	bl	8000cb0 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e053      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 020c 	and.w	r2, r3, #12
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d1eb      	bne.n	8001a30 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a58:	4b27      	ldr	r3, [pc, #156]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d210      	bcs.n	8001a88 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f023 020f 	bic.w	r2, r3, #15
 8001a6e:	4922      	ldr	r1, [pc, #136]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a76:	4b20      	ldr	r3, [pc, #128]	; (8001af8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d001      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e032      	b.n	8001aee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d008      	beq.n	8001aa6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a94:	4b19      	ldr	r3, [pc, #100]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	4916      	ldr	r1, [pc, #88]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d009      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	490e      	ldr	r1, [pc, #56]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ac6:	f000 f821 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8001aca:	4601      	mov	r1, r0
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <HAL_RCC_ClockConfig+0x1c8>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	091b      	lsrs	r3, r3, #4
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	; (8001b00 <HAL_RCC_ClockConfig+0x1cc>)
 8001ad8:	5cd3      	ldrb	r3, [r2, r3]
 8001ada:	fa21 f303 	lsr.w	r3, r1, r3
 8001ade:	4a09      	ldr	r2, [pc, #36]	; (8001b04 <HAL_RCC_ClockConfig+0x1d0>)
 8001ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <HAL_RCC_ClockConfig+0x1d4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe ff5e 	bl	80009a8 <HAL_InitTick>

  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023c00 	.word	0x40023c00
 8001afc:	40023800 	.word	0x40023800
 8001b00:	08006bec 	.word	0x08006bec
 8001b04:	20000010 	.word	0x20000010
 8001b08:	20000014 	.word	0x20000014

08001b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b22:	4b50      	ldr	r3, [pc, #320]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x158>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f003 030c 	and.w	r3, r3, #12
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d007      	beq.n	8001b3e <HAL_RCC_GetSysClockFreq+0x32>
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d008      	beq.n	8001b44 <HAL_RCC_GetSysClockFreq+0x38>
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f040 808d 	bne.w	8001c52 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b4b      	ldr	r3, [pc, #300]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001b3a:	60bb      	str	r3, [r7, #8]
      break;
 8001b3c:	e08c      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b3e:	4b4b      	ldr	r3, [pc, #300]	; (8001c6c <HAL_RCC_GetSysClockFreq+0x160>)
 8001b40:	60bb      	str	r3, [r7, #8]
      break;
 8001b42:	e089      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b44:	4b47      	ldr	r3, [pc, #284]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x158>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b4c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001b4e:	4b45      	ldr	r3, [pc, #276]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x158>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d023      	beq.n	8001ba2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b5a:	4b42      	ldr	r3, [pc, #264]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x158>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	099b      	lsrs	r3, r3, #6
 8001b60:	f04f 0400 	mov.w	r4, #0
 8001b64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b68:	f04f 0200 	mov.w	r2, #0
 8001b6c:	ea03 0501 	and.w	r5, r3, r1
 8001b70:	ea04 0602 	and.w	r6, r4, r2
 8001b74:	4a3d      	ldr	r2, [pc, #244]	; (8001c6c <HAL_RCC_GetSysClockFreq+0x160>)
 8001b76:	fb02 f106 	mul.w	r1, r2, r6
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	fb02 f205 	mul.w	r2, r2, r5
 8001b80:	440a      	add	r2, r1
 8001b82:	493a      	ldr	r1, [pc, #232]	; (8001c6c <HAL_RCC_GetSysClockFreq+0x160>)
 8001b84:	fba5 0101 	umull	r0, r1, r5, r1
 8001b88:	1853      	adds	r3, r2, r1
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f04f 0400 	mov.w	r4, #0
 8001b92:	461a      	mov	r2, r3
 8001b94:	4623      	mov	r3, r4
 8001b96:	f7fe fb53 	bl	8000240 <__aeabi_uldivmod>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	460c      	mov	r4, r1
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	e049      	b.n	8001c36 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ba2:	4b30      	ldr	r3, [pc, #192]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x158>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	099b      	lsrs	r3, r3, #6
 8001ba8:	f04f 0400 	mov.w	r4, #0
 8001bac:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	ea03 0501 	and.w	r5, r3, r1
 8001bb8:	ea04 0602 	and.w	r6, r4, r2
 8001bbc:	4629      	mov	r1, r5
 8001bbe:	4632      	mov	r2, r6
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	f04f 0400 	mov.w	r4, #0
 8001bc8:	0154      	lsls	r4, r2, #5
 8001bca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001bce:	014b      	lsls	r3, r1, #5
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4622      	mov	r2, r4
 8001bd4:	1b49      	subs	r1, r1, r5
 8001bd6:	eb62 0206 	sbc.w	r2, r2, r6
 8001bda:	f04f 0300 	mov.w	r3, #0
 8001bde:	f04f 0400 	mov.w	r4, #0
 8001be2:	0194      	lsls	r4, r2, #6
 8001be4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001be8:	018b      	lsls	r3, r1, #6
 8001bea:	1a5b      	subs	r3, r3, r1
 8001bec:	eb64 0402 	sbc.w	r4, r4, r2
 8001bf0:	f04f 0100 	mov.w	r1, #0
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	00e2      	lsls	r2, r4, #3
 8001bfa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001bfe:	00d9      	lsls	r1, r3, #3
 8001c00:	460b      	mov	r3, r1
 8001c02:	4614      	mov	r4, r2
 8001c04:	195b      	adds	r3, r3, r5
 8001c06:	eb44 0406 	adc.w	r4, r4, r6
 8001c0a:	f04f 0100 	mov.w	r1, #0
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	02a2      	lsls	r2, r4, #10
 8001c14:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001c18:	0299      	lsls	r1, r3, #10
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4614      	mov	r4, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	4621      	mov	r1, r4
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f04f 0400 	mov.w	r4, #0
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4623      	mov	r3, r4
 8001c2c:	f7fe fb08 	bl	8000240 <__aeabi_uldivmod>
 8001c30:	4603      	mov	r3, r0
 8001c32:	460c      	mov	r4, r1
 8001c34:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x158>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	0c1b      	lsrs	r3, r3, #16
 8001c3c:	f003 0303 	and.w	r3, r3, #3
 8001c40:	3301      	adds	r3, #1
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4e:	60bb      	str	r3, [r7, #8]
      break;
 8001c50:	e002      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c52:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001c54:	60bb      	str	r3, [r7, #8]
      break;
 8001c56:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c58:	68bb      	ldr	r3, [r7, #8]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023800 	.word	0x40023800
 8001c68:	00f42400 	.word	0x00f42400
 8001c6c:	017d7840 	.word	0x017d7840

08001c70 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c74:	4b03      	ldr	r3, [pc, #12]	; (8001c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c76:	681b      	ldr	r3, [r3, #0]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	20000010 	.word	0x20000010

08001c88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c8c:	f7ff fff0 	bl	8001c70 <HAL_RCC_GetHCLKFreq>
 8001c90:	4601      	mov	r1, r0
 8001c92:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	0a9b      	lsrs	r3, r3, #10
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	4a03      	ldr	r2, [pc, #12]	; (8001cac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ca0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	08006bfc 	.word	0x08006bfc

08001cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cb4:	f7ff ffdc 	bl	8001c70 <HAL_RCC_GetHCLKFreq>
 8001cb8:	4601      	mov	r1, r0
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	0b5b      	lsrs	r3, r3, #13
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	4a03      	ldr	r2, [pc, #12]	; (8001cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cc6:	5cd3      	ldrb	r3, [r2, r3]
 8001cc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	08006bfc 	.word	0x08006bfc

08001cd8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	220f      	movs	r2, #15
 8001ce6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_RCC_GetClockConfig+0x5c>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 0203 	and.w	r2, r3, #3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001cf4:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <HAL_RCC_GetClockConfig+0x5c>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d00:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <HAL_RCC_GetClockConfig+0x5c>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001d0c:	4b09      	ldr	r3, [pc, #36]	; (8001d34 <HAL_RCC_GetClockConfig+0x5c>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	08db      	lsrs	r3, r3, #3
 8001d12:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d1a:	4b07      	ldr	r3, [pc, #28]	; (8001d38 <HAL_RCC_GetClockConfig+0x60>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 020f 	and.w	r2, r3, #15
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	601a      	str	r2, [r3, #0]
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40023c00 	.word	0x40023c00

08001d3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b088      	sub	sp, #32
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d012      	beq.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001d64:	4b69      	ldr	r3, [pc, #420]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	4a68      	ldr	r2, [pc, #416]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d6a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001d6e:	6093      	str	r3, [r2, #8]
 8001d70:	4b66      	ldr	r3, [pc, #408]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d78:	4964      	ldr	r1, [pc, #400]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001d86:	2301      	movs	r3, #1
 8001d88:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d017      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d96:	4b5d      	ldr	r3, [pc, #372]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d9c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001da4:	4959      	ldr	r1, [pc, #356]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001db4:	d101      	bne.n	8001dba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001db6:	2301      	movs	r3, #1
 8001db8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d017      	beq.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001dd2:	4b4e      	ldr	r3, [pc, #312]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dd8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	494a      	ldr	r1, [pc, #296]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001df0:	d101      	bne.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001df2:	2301      	movs	r3, #1
 8001df4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0320 	and.w	r3, r3, #32
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f000 808b 	beq.w	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e20:	4b3a      	ldr	r3, [pc, #232]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	4a39      	ldr	r2, [pc, #228]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2c:	4b37      	ldr	r3, [pc, #220]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e38:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a34      	ldr	r2, [pc, #208]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e44:	f7fe ff34 	bl	8000cb0 <HAL_GetTick>
 8001e48:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001e4a:	e008      	b.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4c:	f7fe ff30 	bl	8000cb0 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b64      	cmp	r3, #100	; 0x64
 8001e58:	d901      	bls.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e356      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0f0      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e6a:	4b28      	ldr	r3, [pc, #160]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e72:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d035      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d02e      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e88:	4b20      	ldr	r3, [pc, #128]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e90:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e92:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e96:	4a1d      	ldr	r2, [pc, #116]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e9c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea2:	4a1a      	ldr	r2, [pc, #104]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ea8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001eaa:	4a18      	ldr	r2, [pc, #96]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001eb0:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d114      	bne.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ebc:	f7fe fef8 	bl	8000cb0 <HAL_GetTick>
 8001ec0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec2:	e00a      	b.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec4:	f7fe fef4 	bl	8000cb0 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e318      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eda:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0ee      	beq.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ef2:	d111      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f00:	4b04      	ldr	r3, [pc, #16]	; (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001f02:	400b      	ands	r3, r1
 8001f04:	4901      	ldr	r1, [pc, #4]	; (8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	608b      	str	r3, [r1, #8]
 8001f0a:	e00b      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40007000 	.word	0x40007000
 8001f14:	0ffffcff 	.word	0x0ffffcff
 8001f18:	4bb1      	ldr	r3, [pc, #708]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	4ab0      	ldr	r2, [pc, #704]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f1e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001f22:	6093      	str	r3, [r2, #8]
 8001f24:	4bae      	ldr	r3, [pc, #696]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f26:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f30:	49ab      	ldr	r1, [pc, #684]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d010      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001f42:	4ba7      	ldr	r3, [pc, #668]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f48:	4aa5      	ldr	r2, [pc, #660]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f4e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f52:	4ba3      	ldr	r3, [pc, #652]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f54:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f5c:	49a0      	ldr	r1, [pc, #640]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00a      	beq.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f70:	4b9b      	ldr	r3, [pc, #620]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f7e:	4998      	ldr	r1, [pc, #608]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00a      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001f92:	4b93      	ldr	r3, [pc, #588]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f98:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001fa0:	498f      	ldr	r1, [pc, #572]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00a      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001fb4:	4b8a      	ldr	r3, [pc, #552]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001fc2:	4987      	ldr	r1, [pc, #540]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d00a      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001fd6:	4b82      	ldr	r3, [pc, #520]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fdc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe4:	497e      	ldr	r1, [pc, #504]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00a      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001ff8:	4b79      	ldr	r3, [pc, #484]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8001ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ffe:	f023 0203 	bic.w	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	4976      	ldr	r1, [pc, #472]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002008:	4313      	orrs	r3, r2
 800200a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00a      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800201a:	4b71      	ldr	r3, [pc, #452]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800201c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002020:	f023 020c 	bic.w	r2, r3, #12
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002028:	496d      	ldr	r1, [pc, #436]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800202a:	4313      	orrs	r3, r2
 800202c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002038:	2b00      	cmp	r3, #0
 800203a:	d00a      	beq.n	8002052 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800203c:	4b68      	ldr	r3, [pc, #416]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800203e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002042:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204a:	4965      	ldr	r1, [pc, #404]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800204c:	4313      	orrs	r3, r2
 800204e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800205e:	4b60      	ldr	r3, [pc, #384]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002064:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800206c:	495c      	ldr	r1, [pc, #368]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800206e:	4313      	orrs	r3, r2
 8002070:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00a      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002080:	4b57      	ldr	r3, [pc, #348]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002086:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208e:	4954      	ldr	r1, [pc, #336]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002090:	4313      	orrs	r3, r2
 8002092:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d00a      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80020a2:	4b4f      	ldr	r3, [pc, #316]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80020a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b0:	494b      	ldr	r1, [pc, #300]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00a      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80020c4:	4b46      	ldr	r3, [pc, #280]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80020c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d2:	4943      	ldr	r1, [pc, #268]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d00a      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80020e6:	4b3e      	ldr	r3, [pc, #248]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80020e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020f4:	493a      	ldr	r1, [pc, #232]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00a      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002108:	4b35      	ldr	r3, [pc, #212]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800210a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800210e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002116:	4932      	ldr	r1, [pc, #200]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d011      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800212a:	4b2d      	ldr	r3, [pc, #180]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800212c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002130:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002138:	4929      	ldr	r1, [pc, #164]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800213a:	4313      	orrs	r3, r2
 800213c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002144:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002148:	d101      	bne.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800214a:	2301      	movs	r3, #1
 800214c:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800215a:	4b21      	ldr	r3, [pc, #132]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800215c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002160:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002168:	491d      	ldr	r1, [pc, #116]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800216a:	4313      	orrs	r3, r2
 800216c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00b      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800217e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002182:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800218c:	4914      	ldr	r1, [pc, #80]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800218e:	4313      	orrs	r3, r2
 8002190:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00b      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021b0:	490b      	ldr	r1, [pc, #44]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d00f      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80021c4:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021ca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021d4:	4902      	ldr	r1, [pc, #8]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 80021dc:	e002      	b.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80021de:	bf00      	nop
 80021e0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00b      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80021f0:	4b80      	ldr	r3, [pc, #512]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80021f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021f6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002200:	497c      	ldr	r1, [pc, #496]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002202:	4313      	orrs	r3, r2
 8002204:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d005      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002216:	f040 80d6 	bne.w	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x68a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800221a:	4b76      	ldr	r3, [pc, #472]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a75      	ldr	r2, [pc, #468]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002220:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002224:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002226:	f7fe fd43 	bl	8000cb0 <HAL_GetTick>
 800222a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800222c:	e008      	b.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800222e:	f7fe fd3f 	bl	8000cb0 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b64      	cmp	r3, #100	; 0x64
 800223a:	d901      	bls.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e165      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002240:	4b6c      	ldr	r3, [pc, #432]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f0      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	d021      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x560>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800225c:	2b00      	cmp	r3, #0
 800225e:	d11d      	bne.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x560>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002260:	4b64      	ldr	r3, [pc, #400]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002262:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002266:	0c1b      	lsrs	r3, r3, #16
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800226e:	4b61      	ldr	r3, [pc, #388]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002270:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002274:	0e1b      	lsrs	r3, r3, #24
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	019a      	lsls	r2, r3, #6
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	041b      	lsls	r3, r3, #16
 8002286:	431a      	orrs	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	061b      	lsls	r3, r3, #24
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	071b      	lsls	r3, r3, #28
 8002294:	4957      	ldr	r1, [pc, #348]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002296:	4313      	orrs	r3, r2
 8002298:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d004      	beq.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x576>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022b0:	d00a      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x58c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d02e      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022c6:	d129      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80022c8:	4b4a      	ldr	r3, [pc, #296]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80022ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022ce:	0c1b      	lsrs	r3, r3, #16
 80022d0:	f003 0303 	and.w	r3, r3, #3
 80022d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80022d6:	4b47      	ldr	r3, [pc, #284]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80022d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022dc:	0f1b      	lsrs	r3, r3, #28
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	019a      	lsls	r2, r3, #6
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	041b      	lsls	r3, r3, #16
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	061b      	lsls	r3, r3, #24
 80022f6:	431a      	orrs	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	071b      	lsls	r3, r3, #28
 80022fc:	493d      	ldr	r1, [pc, #244]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002304:	4b3b      	ldr	r3, [pc, #236]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002306:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800230a:	f023 021f 	bic.w	r2, r3, #31
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002312:	3b01      	subs	r3, #1
 8002314:	4937      	ldr	r1, [pc, #220]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002316:	4313      	orrs	r3, r2
 8002318:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01d      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002328:	4b32      	ldr	r3, [pc, #200]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800232a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800232e:	0e1b      	lsrs	r3, r3, #24
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002336:	4b2f      	ldr	r3, [pc, #188]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800233c:	0f1b      	lsrs	r3, r3, #28
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	019a      	lsls	r2, r3, #6
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	041b      	lsls	r3, r3, #16
 8002350:	431a      	orrs	r2, r3
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	061b      	lsls	r3, r3, #24
 8002356:	431a      	orrs	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	071b      	lsls	r3, r3, #28
 800235c:	4925      	ldr	r1, [pc, #148]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d011      	beq.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x658>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	019a      	lsls	r2, r3, #6
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	041b      	lsls	r3, r3, #16
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	061b      	lsls	r3, r3, #24
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	071b      	lsls	r3, r3, #28
 800238c:	4919      	ldr	r1, [pc, #100]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800238e:	4313      	orrs	r3, r2
 8002390:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002394:	4b17      	ldr	r3, [pc, #92]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a16      	ldr	r2, [pc, #88]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800239a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800239e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023a0:	f7fe fc86 	bl	8000cb0 <HAL_GetTick>
 80023a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80023a8:	f7fe fc82 	bl	8000cb0 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b64      	cmp	r3, #100	; 0x64
 80023b4:	d901      	bls.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e0a8      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	f040 809e 	bne.w	800250a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a08      	ldr	r2, [pc, #32]	; (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80023d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023da:	f7fe fc69 	bl	8000cb0 <HAL_GetTick>
 80023de:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80023e0:	e00a      	b.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80023e2:	f7fe fc65 	bl	8000cb0 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b64      	cmp	r3, #100	; 0x64
 80023ee:	d903      	bls.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e08b      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 80023f4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80023f8:	4b46      	ldr	r3, [pc, #280]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002400:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002404:	d0ed      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x6a6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002422:	2b00      	cmp	r3, #0
 8002424:	d02e      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x748>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	2b00      	cmp	r3, #0
 800242c:	d12a      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x748>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800242e:	4b39      	ldr	r3, [pc, #228]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002434:	0c1b      	lsrs	r3, r3, #16
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800243c:	4b35      	ldr	r3, [pc, #212]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002442:	0f1b      	lsrs	r3, r3, #28
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	019a      	lsls	r2, r3, #6
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	041b      	lsls	r3, r3, #16
 8002454:	431a      	orrs	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	061b      	lsls	r3, r3, #24
 800245c:	431a      	orrs	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	071b      	lsls	r3, r3, #28
 8002462:	492c      	ldr	r1, [pc, #176]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002464:	4313      	orrs	r3, r2
 8002466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800246a:	4b2a      	ldr	r3, [pc, #168]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800246c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002470:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002478:	3b01      	subs	r3, #1
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	4925      	ldr	r1, [pc, #148]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800247e:	4313      	orrs	r3, r2
 8002480:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d022      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002494:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002498:	d11d      	bne.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800249a:	4b1e      	ldr	r3, [pc, #120]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800249c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a0:	0e1b      	lsrs	r3, r3, #24
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80024a8:	4b1a      	ldr	r3, [pc, #104]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80024aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ae:	0f1b      	lsrs	r3, r3, #28
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	019a      	lsls	r2, r3, #6
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	041b      	lsls	r3, r3, #16
 80024c2:	431a      	orrs	r2, r3
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	061b      	lsls	r3, r3, #24
 80024c8:	431a      	orrs	r2, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	071b      	lsls	r3, r3, #28
 80024ce:	4911      	ldr	r1, [pc, #68]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80024d6:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a0e      	ldr	r2, [pc, #56]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80024dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024e2:	f7fe fbe5 	bl	8000cb0 <HAL_GetTick>
 80024e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80024e8:	e008      	b.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024ea:	f7fe fbe1 	bl	8000cb0 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b64      	cmp	r3, #100	; 0x64
 80024f6:	d901      	bls.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e007      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002504:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002508:	d1ef      	bne.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      }
    }
  }
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3720      	adds	r7, #32
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40023800 	.word	0x40023800

08002518 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e01d      	b.n	8002566 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d106      	bne.n	8002544 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 f815 	bl	800256e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2202      	movs	r2, #2
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3304      	adds	r3, #4
 8002554:	4619      	mov	r1, r3
 8002556:	4610      	mov	r0, r2
 8002558:	f000 f986 	bl	8002868 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
	...

08002584 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689a      	ldr	r2, [r3, #8]
 80025a2:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <HAL_TIM_Base_Start_IT+0x50>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2b06      	cmp	r3, #6
 80025ac:	d00b      	beq.n	80025c6 <HAL_TIM_Base_Start_IT+0x42>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025b4:	d007      	beq.n	80025c6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 0201 	orr.w	r2, r2, #1
 80025c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	00010007 	.word	0x00010007

080025d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d122      	bne.n	8002634 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d11b      	bne.n	8002634 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f06f 0202 	mvn.w	r2, #2
 8002604:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2201      	movs	r2, #1
 800260a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f905 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 8002620:	e005      	b.n	800262e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f8f7 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f908 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	2b04      	cmp	r3, #4
 8002640:	d122      	bne.n	8002688 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	2b04      	cmp	r3, #4
 800264e:	d11b      	bne.n	8002688 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f06f 0204 	mvn.w	r2, #4
 8002658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2202      	movs	r2, #2
 800265e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f8db 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 8002674:	e005      	b.n	8002682 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f8cd 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 f8de 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	f003 0308 	and.w	r3, r3, #8
 8002692:	2b08      	cmp	r3, #8
 8002694:	d122      	bne.n	80026dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	d11b      	bne.n	80026dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f06f 0208 	mvn.w	r2, #8
 80026ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2204      	movs	r2, #4
 80026b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	f003 0303 	and.w	r3, r3, #3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f8b1 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 80026c8:	e005      	b.n	80026d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f8a3 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 f8b4 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	f003 0310 	and.w	r3, r3, #16
 80026e6:	2b10      	cmp	r3, #16
 80026e8:	d122      	bne.n	8002730 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	2b10      	cmp	r3, #16
 80026f6:	d11b      	bne.n	8002730 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f06f 0210 	mvn.w	r2, #16
 8002700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2208      	movs	r2, #8
 8002706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 f887 	bl	800282a <HAL_TIM_IC_CaptureCallback>
 800271c:	e005      	b.n	800272a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f879 	bl	8002816 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f88a 	bl	800283e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b01      	cmp	r3, #1
 800273c:	d10e      	bne.n	800275c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b01      	cmp	r3, #1
 800274a:	d107      	bne.n	800275c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0201 	mvn.w	r2, #1
 8002754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe f8e8 	bl	800092c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002766:	2b80      	cmp	r3, #128	; 0x80
 8002768:	d10e      	bne.n	8002788 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002774:	2b80      	cmp	r3, #128	; 0x80
 8002776:	d107      	bne.n	8002788 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f91a 	bl	80029bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002792:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002796:	d10e      	bne.n	80027b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a2:	2b80      	cmp	r3, #128	; 0x80
 80027a4:	d107      	bne.n	80027b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80027ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 f90d 	bl	80029d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c0:	2b40      	cmp	r3, #64	; 0x40
 80027c2:	d10e      	bne.n	80027e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ce:	2b40      	cmp	r3, #64	; 0x40
 80027d0:	d107      	bne.n	80027e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f838 	bl	8002852 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	2b20      	cmp	r3, #32
 80027ee:	d10e      	bne.n	800280e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	2b20      	cmp	r3, #32
 80027fc:	d107      	bne.n	800280e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f06f 0220 	mvn.w	r2, #32
 8002806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f8cd 	bl	80029a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a40      	ldr	r2, [pc, #256]	; (800297c <TIM_Base_SetConfig+0x114>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d013      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002886:	d00f      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a3d      	ldr	r2, [pc, #244]	; (8002980 <TIM_Base_SetConfig+0x118>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d00b      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a3c      	ldr	r2, [pc, #240]	; (8002984 <TIM_Base_SetConfig+0x11c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d007      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a3b      	ldr	r2, [pc, #236]	; (8002988 <TIM_Base_SetConfig+0x120>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d003      	beq.n	80028a8 <TIM_Base_SetConfig+0x40>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a3a      	ldr	r2, [pc, #232]	; (800298c <TIM_Base_SetConfig+0x124>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d108      	bne.n	80028ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a2f      	ldr	r2, [pc, #188]	; (800297c <TIM_Base_SetConfig+0x114>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d02b      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028c8:	d027      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a2c      	ldr	r2, [pc, #176]	; (8002980 <TIM_Base_SetConfig+0x118>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d023      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a2b      	ldr	r2, [pc, #172]	; (8002984 <TIM_Base_SetConfig+0x11c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d01f      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a2a      	ldr	r2, [pc, #168]	; (8002988 <TIM_Base_SetConfig+0x120>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d01b      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a29      	ldr	r2, [pc, #164]	; (800298c <TIM_Base_SetConfig+0x124>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d017      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a28      	ldr	r2, [pc, #160]	; (8002990 <TIM_Base_SetConfig+0x128>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d013      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a27      	ldr	r2, [pc, #156]	; (8002994 <TIM_Base_SetConfig+0x12c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d00f      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a26      	ldr	r2, [pc, #152]	; (8002998 <TIM_Base_SetConfig+0x130>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00b      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a25      	ldr	r2, [pc, #148]	; (800299c <TIM_Base_SetConfig+0x134>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d007      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a24      	ldr	r2, [pc, #144]	; (80029a0 <TIM_Base_SetConfig+0x138>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d003      	beq.n	800291a <TIM_Base_SetConfig+0xb2>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a23      	ldr	r2, [pc, #140]	; (80029a4 <TIM_Base_SetConfig+0x13c>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d108      	bne.n	800292c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4313      	orrs	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	4313      	orrs	r3, r2
 8002938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a0a      	ldr	r2, [pc, #40]	; (800297c <TIM_Base_SetConfig+0x114>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d003      	beq.n	8002960 <TIM_Base_SetConfig+0xf8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a0c      	ldr	r2, [pc, #48]	; (800298c <TIM_Base_SetConfig+0x124>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d103      	bne.n	8002968 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	691a      	ldr	r2, [r3, #16]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	615a      	str	r2, [r3, #20]
}
 800296e:	bf00      	nop
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40010000 	.word	0x40010000
 8002980:	40000400 	.word	0x40000400
 8002984:	40000800 	.word	0x40000800
 8002988:	40000c00 	.word	0x40000c00
 800298c:	40010400 	.word	0x40010400
 8002990:	40014000 	.word	0x40014000
 8002994:	40014400 	.word	0x40014400
 8002998:	40014800 	.word	0x40014800
 800299c:	40001800 	.word	0x40001800
 80029a0:	40001c00 	.word	0x40001c00
 80029a4:	40002000 	.word	0x40002000

080029a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e040      	b.n	8002a78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d106      	bne.n	8002a0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7fe f8c4 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2224      	movs	r2, #36	; 0x24
 8002a10:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 0201 	bic.w	r2, r2, #1
 8002a20:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f8be 	bl	8002ba4 <UART_SetConfig>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d101      	bne.n	8002a32 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e022      	b.n	8002a78 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d002      	beq.n	8002a40 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 fb5c 	bl	80030f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689a      	ldr	r2, [r3, #8]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fbe3 	bl	800323c <UART_CheckIdleState>
 8002a76:	4603      	mov	r3, r0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	; 0x28
 8002a84:	af02      	add	r7, sp, #8
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	603b      	str	r3, [r7, #0]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a94:	2b20      	cmp	r3, #32
 8002a96:	d17f      	bne.n	8002b98 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d002      	beq.n	8002aa4 <HAL_UART_Transmit+0x24>
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e078      	b.n	8002b9a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_UART_Transmit+0x36>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e071      	b.n	8002b9a <HAL_UART_Transmit+0x11a>
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2221      	movs	r2, #33	; 0x21
 8002ac8:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002aca:	f7fe f8f1 	bl	8000cb0 <HAL_GetTick>
 8002ace:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	88fa      	ldrh	r2, [r7, #6]
 8002ad4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	88fa      	ldrh	r2, [r7, #6]
 8002adc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ae8:	d108      	bne.n	8002afc <HAL_UART_Transmit+0x7c>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d104      	bne.n	8002afc <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	61bb      	str	r3, [r7, #24]
 8002afa:	e003      	b.n	8002b04 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002b0c:	e02c      	b.n	8002b68 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	9300      	str	r3, [sp, #0]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2200      	movs	r2, #0
 8002b16:	2180      	movs	r1, #128	; 0x80
 8002b18:	68f8      	ldr	r0, [r7, #12]
 8002b1a:	f000 fbd4 	bl	80032c6 <UART_WaitOnFlagUntilTimeout>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e038      	b.n	8002b9a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d10b      	bne.n	8002b46 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	461a      	mov	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b3c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	3302      	adds	r3, #2
 8002b42:	61bb      	str	r3, [r7, #24]
 8002b44:	e007      	b.n	8002b56 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	781a      	ldrb	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	3301      	adds	r3, #1
 8002b54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1cc      	bne.n	8002b0e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	9300      	str	r3, [sp, #0]
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	2140      	movs	r1, #64	; 0x40
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f000 fba1 	bl	80032c6 <UART_WaitOnFlagUntilTimeout>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e005      	b.n	8002b9a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2220      	movs	r2, #32
 8002b92:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002b94:	2300      	movs	r3, #0
 8002b96:	e000      	b.n	8002b9a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002b98:	2302      	movs	r3, #2
  }
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3720      	adds	r7, #32
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b088      	sub	sp, #32
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	431a      	orrs	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	4bb1      	ldr	r3, [pc, #708]	; (8002e98 <UART_SetConfig+0x2f4>)
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	6939      	ldr	r1, [r7, #16]
 8002bdc:	430b      	orrs	r3, r1
 8002bde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a9f      	ldr	r2, [pc, #636]	; (8002e9c <UART_SetConfig+0x2f8>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d121      	bne.n	8002c68 <UART_SetConfig+0xc4>
 8002c24:	4b9e      	ldr	r3, [pc, #632]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d816      	bhi.n	8002c60 <UART_SetConfig+0xbc>
 8002c32:	a201      	add	r2, pc, #4	; (adr r2, 8002c38 <UART_SetConfig+0x94>)
 8002c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c38:	08002c49 	.word	0x08002c49
 8002c3c:	08002c55 	.word	0x08002c55
 8002c40:	08002c4f 	.word	0x08002c4f
 8002c44:	08002c5b 	.word	0x08002c5b
 8002c48:	2301      	movs	r3, #1
 8002c4a:	77fb      	strb	r3, [r7, #31]
 8002c4c:	e151      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	77fb      	strb	r3, [r7, #31]
 8002c52:	e14e      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002c54:	2304      	movs	r3, #4
 8002c56:	77fb      	strb	r3, [r7, #31]
 8002c58:	e14b      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002c5a:	2308      	movs	r3, #8
 8002c5c:	77fb      	strb	r3, [r7, #31]
 8002c5e:	e148      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002c60:	2310      	movs	r3, #16
 8002c62:	77fb      	strb	r3, [r7, #31]
 8002c64:	bf00      	nop
 8002c66:	e144      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a8d      	ldr	r2, [pc, #564]	; (8002ea4 <UART_SetConfig+0x300>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d134      	bne.n	8002cdc <UART_SetConfig+0x138>
 8002c72:	4b8b      	ldr	r3, [pc, #556]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c78:	f003 030c 	and.w	r3, r3, #12
 8002c7c:	2b0c      	cmp	r3, #12
 8002c7e:	d829      	bhi.n	8002cd4 <UART_SetConfig+0x130>
 8002c80:	a201      	add	r2, pc, #4	; (adr r2, 8002c88 <UART_SetConfig+0xe4>)
 8002c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c86:	bf00      	nop
 8002c88:	08002cbd 	.word	0x08002cbd
 8002c8c:	08002cd5 	.word	0x08002cd5
 8002c90:	08002cd5 	.word	0x08002cd5
 8002c94:	08002cd5 	.word	0x08002cd5
 8002c98:	08002cc9 	.word	0x08002cc9
 8002c9c:	08002cd5 	.word	0x08002cd5
 8002ca0:	08002cd5 	.word	0x08002cd5
 8002ca4:	08002cd5 	.word	0x08002cd5
 8002ca8:	08002cc3 	.word	0x08002cc3
 8002cac:	08002cd5 	.word	0x08002cd5
 8002cb0:	08002cd5 	.word	0x08002cd5
 8002cb4:	08002cd5 	.word	0x08002cd5
 8002cb8:	08002ccf 	.word	0x08002ccf
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	77fb      	strb	r3, [r7, #31]
 8002cc0:	e117      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	77fb      	strb	r3, [r7, #31]
 8002cc6:	e114      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002cc8:	2304      	movs	r3, #4
 8002cca:	77fb      	strb	r3, [r7, #31]
 8002ccc:	e111      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002cce:	2308      	movs	r3, #8
 8002cd0:	77fb      	strb	r3, [r7, #31]
 8002cd2:	e10e      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002cd4:	2310      	movs	r3, #16
 8002cd6:	77fb      	strb	r3, [r7, #31]
 8002cd8:	bf00      	nop
 8002cda:	e10a      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a71      	ldr	r2, [pc, #452]	; (8002ea8 <UART_SetConfig+0x304>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d120      	bne.n	8002d28 <UART_SetConfig+0x184>
 8002ce6:	4b6e      	ldr	r3, [pc, #440]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002cf0:	2b10      	cmp	r3, #16
 8002cf2:	d00f      	beq.n	8002d14 <UART_SetConfig+0x170>
 8002cf4:	2b10      	cmp	r3, #16
 8002cf6:	d802      	bhi.n	8002cfe <UART_SetConfig+0x15a>
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <UART_SetConfig+0x164>
 8002cfc:	e010      	b.n	8002d20 <UART_SetConfig+0x17c>
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	d005      	beq.n	8002d0e <UART_SetConfig+0x16a>
 8002d02:	2b30      	cmp	r3, #48	; 0x30
 8002d04:	d009      	beq.n	8002d1a <UART_SetConfig+0x176>
 8002d06:	e00b      	b.n	8002d20 <UART_SetConfig+0x17c>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	77fb      	strb	r3, [r7, #31]
 8002d0c:	e0f1      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	77fb      	strb	r3, [r7, #31]
 8002d12:	e0ee      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d14:	2304      	movs	r3, #4
 8002d16:	77fb      	strb	r3, [r7, #31]
 8002d18:	e0eb      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d1a:	2308      	movs	r3, #8
 8002d1c:	77fb      	strb	r3, [r7, #31]
 8002d1e:	e0e8      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d20:	2310      	movs	r3, #16
 8002d22:	77fb      	strb	r3, [r7, #31]
 8002d24:	bf00      	nop
 8002d26:	e0e4      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a5f      	ldr	r2, [pc, #380]	; (8002eac <UART_SetConfig+0x308>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d120      	bne.n	8002d74 <UART_SetConfig+0x1d0>
 8002d32:	4b5b      	ldr	r3, [pc, #364]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002d3c:	2b40      	cmp	r3, #64	; 0x40
 8002d3e:	d00f      	beq.n	8002d60 <UART_SetConfig+0x1bc>
 8002d40:	2b40      	cmp	r3, #64	; 0x40
 8002d42:	d802      	bhi.n	8002d4a <UART_SetConfig+0x1a6>
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <UART_SetConfig+0x1b0>
 8002d48:	e010      	b.n	8002d6c <UART_SetConfig+0x1c8>
 8002d4a:	2b80      	cmp	r3, #128	; 0x80
 8002d4c:	d005      	beq.n	8002d5a <UART_SetConfig+0x1b6>
 8002d4e:	2bc0      	cmp	r3, #192	; 0xc0
 8002d50:	d009      	beq.n	8002d66 <UART_SetConfig+0x1c2>
 8002d52:	e00b      	b.n	8002d6c <UART_SetConfig+0x1c8>
 8002d54:	2300      	movs	r3, #0
 8002d56:	77fb      	strb	r3, [r7, #31]
 8002d58:	e0cb      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	77fb      	strb	r3, [r7, #31]
 8002d5e:	e0c8      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d60:	2304      	movs	r3, #4
 8002d62:	77fb      	strb	r3, [r7, #31]
 8002d64:	e0c5      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d66:	2308      	movs	r3, #8
 8002d68:	77fb      	strb	r3, [r7, #31]
 8002d6a:	e0c2      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d6c:	2310      	movs	r3, #16
 8002d6e:	77fb      	strb	r3, [r7, #31]
 8002d70:	bf00      	nop
 8002d72:	e0be      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a4d      	ldr	r2, [pc, #308]	; (8002eb0 <UART_SetConfig+0x30c>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d124      	bne.n	8002dc8 <UART_SetConfig+0x224>
 8002d7e:	4b48      	ldr	r3, [pc, #288]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d8c:	d012      	beq.n	8002db4 <UART_SetConfig+0x210>
 8002d8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d92:	d802      	bhi.n	8002d9a <UART_SetConfig+0x1f6>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <UART_SetConfig+0x204>
 8002d98:	e012      	b.n	8002dc0 <UART_SetConfig+0x21c>
 8002d9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d9e:	d006      	beq.n	8002dae <UART_SetConfig+0x20a>
 8002da0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002da4:	d009      	beq.n	8002dba <UART_SetConfig+0x216>
 8002da6:	e00b      	b.n	8002dc0 <UART_SetConfig+0x21c>
 8002da8:	2300      	movs	r3, #0
 8002daa:	77fb      	strb	r3, [r7, #31]
 8002dac:	e0a1      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002dae:	2302      	movs	r3, #2
 8002db0:	77fb      	strb	r3, [r7, #31]
 8002db2:	e09e      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002db4:	2304      	movs	r3, #4
 8002db6:	77fb      	strb	r3, [r7, #31]
 8002db8:	e09b      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002dba:	2308      	movs	r3, #8
 8002dbc:	77fb      	strb	r3, [r7, #31]
 8002dbe:	e098      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002dc0:	2310      	movs	r3, #16
 8002dc2:	77fb      	strb	r3, [r7, #31]
 8002dc4:	bf00      	nop
 8002dc6:	e094      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a39      	ldr	r2, [pc, #228]	; (8002eb4 <UART_SetConfig+0x310>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d124      	bne.n	8002e1c <UART_SetConfig+0x278>
 8002dd2:	4b33      	ldr	r3, [pc, #204]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002de0:	d012      	beq.n	8002e08 <UART_SetConfig+0x264>
 8002de2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002de6:	d802      	bhi.n	8002dee <UART_SetConfig+0x24a>
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d007      	beq.n	8002dfc <UART_SetConfig+0x258>
 8002dec:	e012      	b.n	8002e14 <UART_SetConfig+0x270>
 8002dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002df2:	d006      	beq.n	8002e02 <UART_SetConfig+0x25e>
 8002df4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002df8:	d009      	beq.n	8002e0e <UART_SetConfig+0x26a>
 8002dfa:	e00b      	b.n	8002e14 <UART_SetConfig+0x270>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	77fb      	strb	r3, [r7, #31]
 8002e00:	e077      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e02:	2302      	movs	r3, #2
 8002e04:	77fb      	strb	r3, [r7, #31]
 8002e06:	e074      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e08:	2304      	movs	r3, #4
 8002e0a:	77fb      	strb	r3, [r7, #31]
 8002e0c:	e071      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e0e:	2308      	movs	r3, #8
 8002e10:	77fb      	strb	r3, [r7, #31]
 8002e12:	e06e      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e14:	2310      	movs	r3, #16
 8002e16:	77fb      	strb	r3, [r7, #31]
 8002e18:	bf00      	nop
 8002e1a:	e06a      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a25      	ldr	r2, [pc, #148]	; (8002eb8 <UART_SetConfig+0x314>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d124      	bne.n	8002e70 <UART_SetConfig+0x2cc>
 8002e26:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e2c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e34:	d012      	beq.n	8002e5c <UART_SetConfig+0x2b8>
 8002e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e3a:	d802      	bhi.n	8002e42 <UART_SetConfig+0x29e>
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <UART_SetConfig+0x2ac>
 8002e40:	e012      	b.n	8002e68 <UART_SetConfig+0x2c4>
 8002e42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e46:	d006      	beq.n	8002e56 <UART_SetConfig+0x2b2>
 8002e48:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002e4c:	d009      	beq.n	8002e62 <UART_SetConfig+0x2be>
 8002e4e:	e00b      	b.n	8002e68 <UART_SetConfig+0x2c4>
 8002e50:	2300      	movs	r3, #0
 8002e52:	77fb      	strb	r3, [r7, #31]
 8002e54:	e04d      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e56:	2302      	movs	r3, #2
 8002e58:	77fb      	strb	r3, [r7, #31]
 8002e5a:	e04a      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e5c:	2304      	movs	r3, #4
 8002e5e:	77fb      	strb	r3, [r7, #31]
 8002e60:	e047      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e62:	2308      	movs	r3, #8
 8002e64:	77fb      	strb	r3, [r7, #31]
 8002e66:	e044      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e68:	2310      	movs	r3, #16
 8002e6a:	77fb      	strb	r3, [r7, #31]
 8002e6c:	bf00      	nop
 8002e6e:	e040      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a11      	ldr	r2, [pc, #68]	; (8002ebc <UART_SetConfig+0x318>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d139      	bne.n	8002eee <UART_SetConfig+0x34a>
 8002e7a:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <UART_SetConfig+0x2fc>)
 8002e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e80:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e88:	d027      	beq.n	8002eda <UART_SetConfig+0x336>
 8002e8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e8e:	d817      	bhi.n	8002ec0 <UART_SetConfig+0x31c>
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d01c      	beq.n	8002ece <UART_SetConfig+0x32a>
 8002e94:	e027      	b.n	8002ee6 <UART_SetConfig+0x342>
 8002e96:	bf00      	nop
 8002e98:	efff69f3 	.word	0xefff69f3
 8002e9c:	40011000 	.word	0x40011000
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40004400 	.word	0x40004400
 8002ea8:	40004800 	.word	0x40004800
 8002eac:	40004c00 	.word	0x40004c00
 8002eb0:	40005000 	.word	0x40005000
 8002eb4:	40011400 	.word	0x40011400
 8002eb8:	40007800 	.word	0x40007800
 8002ebc:	40007c00 	.word	0x40007c00
 8002ec0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ec4:	d006      	beq.n	8002ed4 <UART_SetConfig+0x330>
 8002ec6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002eca:	d009      	beq.n	8002ee0 <UART_SetConfig+0x33c>
 8002ecc:	e00b      	b.n	8002ee6 <UART_SetConfig+0x342>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	77fb      	strb	r3, [r7, #31]
 8002ed2:	e00e      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	77fb      	strb	r3, [r7, #31]
 8002ed8:	e00b      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002eda:	2304      	movs	r3, #4
 8002edc:	77fb      	strb	r3, [r7, #31]
 8002ede:	e008      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002ee0:	2308      	movs	r3, #8
 8002ee2:	77fb      	strb	r3, [r7, #31]
 8002ee4:	e005      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002ee6:	2310      	movs	r3, #16
 8002ee8:	77fb      	strb	r3, [r7, #31]
 8002eea:	bf00      	nop
 8002eec:	e001      	b.n	8002ef2 <UART_SetConfig+0x34e>
 8002eee:	2310      	movs	r3, #16
 8002ef0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002efa:	d17f      	bne.n	8002ffc <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8002efc:	7ffb      	ldrb	r3, [r7, #31]
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d85c      	bhi.n	8002fbc <UART_SetConfig+0x418>
 8002f02:	a201      	add	r2, pc, #4	; (adr r2, 8002f08 <UART_SetConfig+0x364>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f2d 	.word	0x08002f2d
 8002f0c:	08002f4d 	.word	0x08002f4d
 8002f10:	08002f6d 	.word	0x08002f6d
 8002f14:	08002fbd 	.word	0x08002fbd
 8002f18:	08002f85 	.word	0x08002f85
 8002f1c:	08002fbd 	.word	0x08002fbd
 8002f20:	08002fbd 	.word	0x08002fbd
 8002f24:	08002fbd 	.word	0x08002fbd
 8002f28:	08002fa5 	.word	0x08002fa5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f2c:	f7fe feac 	bl	8001c88 <HAL_RCC_GetPCLK1Freq>
 8002f30:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	005a      	lsls	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	085b      	lsrs	r3, r3, #1
 8002f3c:	441a      	add	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	61bb      	str	r3, [r7, #24]
        break;
 8002f4a:	e03a      	b.n	8002fc2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f4c:	f7fe feb0 	bl	8001cb0 <HAL_RCC_GetPCLK2Freq>
 8002f50:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	005a      	lsls	r2, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	441a      	add	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	61bb      	str	r3, [r7, #24]
        break;
 8002f6a:	e02a      	b.n	8002fc2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	085a      	lsrs	r2, r3, #1
 8002f72:	4b5f      	ldr	r3, [pc, #380]	; (80030f0 <UART_SetConfig+0x54c>)
 8002f74:	4413      	add	r3, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6852      	ldr	r2, [r2, #4]
 8002f7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	61bb      	str	r3, [r7, #24]
        break;
 8002f82:	e01e      	b.n	8002fc2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f84:	f7fe fdc2 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8002f88:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	005a      	lsls	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	085b      	lsrs	r3, r3, #1
 8002f94:	441a      	add	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	61bb      	str	r3, [r7, #24]
        break;
 8002fa2:	e00e      	b.n	8002fc2 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	085b      	lsrs	r3, r3, #1
 8002faa:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	61bb      	str	r3, [r7, #24]
        break;
 8002fba:	e002      	b.n	8002fc2 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	75fb      	strb	r3, [r7, #23]
        break;
 8002fc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	2b0f      	cmp	r3, #15
 8002fc6:	d916      	bls.n	8002ff6 <UART_SetConfig+0x452>
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fce:	d212      	bcs.n	8002ff6 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	f023 030f 	bic.w	r3, r3, #15
 8002fd8:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	085b      	lsrs	r3, r3, #1
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	897b      	ldrh	r3, [r7, #10]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	897a      	ldrh	r2, [r7, #10]
 8002ff2:	60da      	str	r2, [r3, #12]
 8002ff4:	e070      	b.n	80030d8 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	75fb      	strb	r3, [r7, #23]
 8002ffa:	e06d      	b.n	80030d8 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8002ffc:	7ffb      	ldrb	r3, [r7, #31]
 8002ffe:	2b08      	cmp	r3, #8
 8003000:	d859      	bhi.n	80030b6 <UART_SetConfig+0x512>
 8003002:	a201      	add	r2, pc, #4	; (adr r2, 8003008 <UART_SetConfig+0x464>)
 8003004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003008:	0800302d 	.word	0x0800302d
 800300c:	0800304b 	.word	0x0800304b
 8003010:	08003069 	.word	0x08003069
 8003014:	080030b7 	.word	0x080030b7
 8003018:	08003081 	.word	0x08003081
 800301c:	080030b7 	.word	0x080030b7
 8003020:	080030b7 	.word	0x080030b7
 8003024:	080030b7 	.word	0x080030b7
 8003028:	0800309f 	.word	0x0800309f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800302c:	f7fe fe2c 	bl	8001c88 <HAL_RCC_GetPCLK1Freq>
 8003030:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	085a      	lsrs	r2, r3, #1
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	441a      	add	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	fbb2 f3f3 	udiv	r3, r2, r3
 8003044:	b29b      	uxth	r3, r3
 8003046:	61bb      	str	r3, [r7, #24]
        break;
 8003048:	e038      	b.n	80030bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800304a:	f7fe fe31 	bl	8001cb0 <HAL_RCC_GetPCLK2Freq>
 800304e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	085a      	lsrs	r2, r3, #1
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	441a      	add	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003062:	b29b      	uxth	r3, r3
 8003064:	61bb      	str	r3, [r7, #24]
        break;
 8003066:	e029      	b.n	80030bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	085a      	lsrs	r2, r3, #1
 800306e:	4b21      	ldr	r3, [pc, #132]	; (80030f4 <UART_SetConfig+0x550>)
 8003070:	4413      	add	r3, r2
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6852      	ldr	r2, [r2, #4]
 8003076:	fbb3 f3f2 	udiv	r3, r3, r2
 800307a:	b29b      	uxth	r3, r3
 800307c:	61bb      	str	r3, [r7, #24]
        break;
 800307e:	e01d      	b.n	80030bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003080:	f7fe fd44 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8003084:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	085a      	lsrs	r2, r3, #1
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	441a      	add	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	fbb2 f3f3 	udiv	r3, r2, r3
 8003098:	b29b      	uxth	r3, r3
 800309a:	61bb      	str	r3, [r7, #24]
        break;
 800309c:	e00e      	b.n	80030bc <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	085b      	lsrs	r3, r3, #1
 80030a4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	61bb      	str	r3, [r7, #24]
        break;
 80030b4:	e002      	b.n	80030bc <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	75fb      	strb	r3, [r7, #23]
        break;
 80030ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	2b0f      	cmp	r3, #15
 80030c0:	d908      	bls.n	80030d4 <UART_SetConfig+0x530>
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030c8:	d204      	bcs.n	80030d4 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	60da      	str	r2, [r3, #12]
 80030d2:	e001      	b.n	80030d8 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80030e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3720      	adds	r7, #32
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	01e84800 	.word	0x01e84800
 80030f4:	00f42400 	.word	0x00f42400

080030f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00a      	beq.n	8003122 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	430a      	orrs	r2, r1
 8003120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00a      	beq.n	8003144 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00a      	beq.n	80031aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	f003 0320 	and.w	r3, r3, #32
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00a      	beq.n	80031cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d01a      	beq.n	800320e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031f6:	d10a      	bne.n	800320e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	605a      	str	r2, [r3, #4]
  }
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af02      	add	r7, sp, #8
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800324a:	f7fd fd31 	bl	8000cb0 <HAL_GetTick>
 800324e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0308 	and.w	r3, r3, #8
 800325a:	2b08      	cmp	r3, #8
 800325c:	d10e      	bne.n	800327c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800325e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 f82a 	bl	80032c6 <UART_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e020      	b.n	80032be <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	2b04      	cmp	r3, #4
 8003288:	d10e      	bne.n	80032a8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800328a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 f814 	bl	80032c6 <UART_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e00a      	b.n	80032be <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2220      	movs	r2, #32
 80032ac:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b084      	sub	sp, #16
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	603b      	str	r3, [r7, #0]
 80032d2:	4613      	mov	r3, r2
 80032d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032d6:	e05d      	b.n	8003394 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032de:	d059      	beq.n	8003394 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e0:	f7fd fce6 	bl	8000cb0 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d302      	bcc.n	80032f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11b      	bne.n	800332e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003304:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689a      	ldr	r2, [r3, #8]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2220      	movs	r2, #32
 800331a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2220      	movs	r2, #32
 8003320:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e042      	b.n	80033b4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0304 	and.w	r3, r3, #4
 8003338:	2b00      	cmp	r3, #0
 800333a:	d02b      	beq.n	8003394 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	69db      	ldr	r3, [r3, #28]
 8003342:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003346:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800334a:	d123      	bne.n	8003394 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003354:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003364:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0201 	bic.w	r2, r2, #1
 8003374:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2220      	movs	r2, #32
 800337a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2220      	movs	r2, #32
 8003386:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e00f      	b.n	80033b4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	69da      	ldr	r2, [r3, #28]
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	4013      	ands	r3, r2
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	461a      	mov	r2, r3
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d092      	beq.n	80032d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80033c0:	bf00      	nop
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
	...

080033cc <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033d2:	f3ef 8305 	mrs	r3, IPSR
 80033d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80033d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10f      	bne.n	80033fe <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033de:	f3ef 8310 	mrs	r3, PRIMASK
 80033e2:	607b      	str	r3, [r7, #4]
  return(result);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d105      	bne.n	80033f6 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80033ea:	f3ef 8311 	mrs	r3, BASEPRI
 80033ee:	603b      	str	r3, [r7, #0]
  return(result);
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <osKernelInitialize+0x3a>
 80033f6:	4b0e      	ldr	r3, [pc, #56]	; (8003430 <osKernelInitialize+0x64>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d103      	bne.n	8003406 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80033fe:	f06f 0305 	mvn.w	r3, #5
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	e00c      	b.n	8003420 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003406:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <osKernelInitialize+0x64>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d105      	bne.n	800341a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800340e:	4b08      	ldr	r3, [pc, #32]	; (8003430 <osKernelInitialize+0x64>)
 8003410:	2201      	movs	r2, #1
 8003412:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003414:	2300      	movs	r3, #0
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	e002      	b.n	8003420 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800341a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800341e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003420:	68fb      	ldr	r3, [r7, #12]
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	200000a4 	.word	0x200000a4

08003434 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800343a:	f3ef 8305 	mrs	r3, IPSR
 800343e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003440:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10f      	bne.n	8003466 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003446:	f3ef 8310 	mrs	r3, PRIMASK
 800344a:	607b      	str	r3, [r7, #4]
  return(result);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003452:	f3ef 8311 	mrs	r3, BASEPRI
 8003456:	603b      	str	r3, [r7, #0]
  return(result);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d007      	beq.n	800346e <osKernelStart+0x3a>
 800345e:	4b0f      	ldr	r3, [pc, #60]	; (800349c <osKernelStart+0x68>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d103      	bne.n	800346e <osKernelStart+0x3a>
    stat = osErrorISR;
 8003466:	f06f 0305 	mvn.w	r3, #5
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	e010      	b.n	8003490 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800346e:	4b0b      	ldr	r3, [pc, #44]	; (800349c <osKernelStart+0x68>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d109      	bne.n	800348a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003476:	f7ff ffa1 	bl	80033bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800347a:	4b08      	ldr	r3, [pc, #32]	; (800349c <osKernelStart+0x68>)
 800347c:	2202      	movs	r2, #2
 800347e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003480:	f001 fd34 	bl	8004eec <vTaskStartScheduler>
      stat = osOK;
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	e002      	b.n	8003490 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800348a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800348e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003490:	68fb      	ldr	r3, [r7, #12]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	200000a4 	.word	0x200000a4

080034a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b090      	sub	sp, #64	; 0x40
 80034a4:	af04      	add	r7, sp, #16
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80034ac:	2300      	movs	r3, #0
 80034ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034b0:	f3ef 8305 	mrs	r3, IPSR
 80034b4:	61fb      	str	r3, [r7, #28]
  return(result);
 80034b6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f040 808f 	bne.w	80035dc <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034be:	f3ef 8310 	mrs	r3, PRIMASK
 80034c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d105      	bne.n	80034d6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80034ca:	f3ef 8311 	mrs	r3, BASEPRI
 80034ce:	617b      	str	r3, [r7, #20]
  return(result);
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <osThreadNew+0x3e>
 80034d6:	4b44      	ldr	r3, [pc, #272]	; (80035e8 <osThreadNew+0x148>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d07e      	beq.n	80035dc <osThreadNew+0x13c>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d07b      	beq.n	80035dc <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80034e4:	2380      	movs	r3, #128	; 0x80
 80034e6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80034e8:	2318      	movs	r3, #24
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034f4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d045      	beq.n	8003588 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <osThreadNew+0x6a>
        name = attr->name;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d002      	beq.n	8003518 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351a:	2b00      	cmp	r3, #0
 800351c:	d008      	beq.n	8003530 <osThreadNew+0x90>
 800351e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003520:	2b38      	cmp	r3, #56	; 0x38
 8003522:	d805      	bhi.n	8003530 <osThreadNew+0x90>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <osThreadNew+0x94>
        return (NULL);
 8003530:	2300      	movs	r3, #0
 8003532:	e054      	b.n	80035de <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d003      	beq.n	8003544 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	089b      	lsrs	r3, r3, #2
 8003542:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00e      	beq.n	800356a <osThreadNew+0xca>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	2b5b      	cmp	r3, #91	; 0x5b
 8003552:	d90a      	bls.n	800356a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003558:	2b00      	cmp	r3, #0
 800355a:	d006      	beq.n	800356a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <osThreadNew+0xca>
        mem = 1;
 8003564:	2301      	movs	r3, #1
 8003566:	623b      	str	r3, [r7, #32]
 8003568:	e010      	b.n	800358c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d10c      	bne.n	800358c <osThreadNew+0xec>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d108      	bne.n	800358c <osThreadNew+0xec>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d104      	bne.n	800358c <osThreadNew+0xec>
          mem = 0;
 8003582:	2300      	movs	r3, #0
 8003584:	623b      	str	r3, [r7, #32]
 8003586:	e001      	b.n	800358c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8003588:	2300      	movs	r3, #0
 800358a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800358c:	6a3b      	ldr	r3, [r7, #32]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d110      	bne.n	80035b4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800359a:	9202      	str	r2, [sp, #8]
 800359c:	9301      	str	r3, [sp, #4]
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f001 fac3 	bl	8004b34 <xTaskCreateStatic>
 80035ae:	4603      	mov	r3, r0
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	e013      	b.n	80035dc <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d110      	bne.n	80035dc <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80035ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035bc:	b29a      	uxth	r2, r3
 80035be:	f107 0310 	add.w	r3, r7, #16
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f001 fb11 	bl	8004bf4 <xTaskCreate>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d001      	beq.n	80035dc <osThreadNew+0x13c>
          hTask = NULL;
 80035d8:	2300      	movs	r3, #0
 80035da:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80035dc:	693b      	ldr	r3, [r7, #16]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3730      	adds	r7, #48	; 0x30
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	200000a4 	.word	0x200000a4

080035ec <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80035f4:	f3ef 8305 	mrs	r3, IPSR
 80035f8:	613b      	str	r3, [r7, #16]
  return(result);
 80035fa:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10f      	bne.n	8003620 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003600:	f3ef 8310 	mrs	r3, PRIMASK
 8003604:	60fb      	str	r3, [r7, #12]
  return(result);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d105      	bne.n	8003618 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800360c:	f3ef 8311 	mrs	r3, BASEPRI
 8003610:	60bb      	str	r3, [r7, #8]
  return(result);
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d007      	beq.n	8003628 <osDelay+0x3c>
 8003618:	4b0a      	ldr	r3, [pc, #40]	; (8003644 <osDelay+0x58>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b02      	cmp	r3, #2
 800361e:	d103      	bne.n	8003628 <osDelay+0x3c>
    stat = osErrorISR;
 8003620:	f06f 0305 	mvn.w	r3, #5
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	e007      	b.n	8003638 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f001 fc24 	bl	8004e80 <vTaskDelay>
    }
  }

  return (stat);
 8003638:	697b      	ldr	r3, [r7, #20]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	200000a4 	.word	0x200000a4

08003648 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003648:	b580      	push	{r7, lr}
 800364a:	b08c      	sub	sp, #48	; 0x30
 800364c:	af02      	add	r7, sp, #8
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003654:	2300      	movs	r3, #0
 8003656:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003658:	f3ef 8305 	mrs	r3, IPSR
 800365c:	61bb      	str	r3, [r7, #24]
  return(result);
 800365e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003660:	2b00      	cmp	r3, #0
 8003662:	f040 8087 	bne.w	8003774 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003666:	f3ef 8310 	mrs	r3, PRIMASK
 800366a:	617b      	str	r3, [r7, #20]
  return(result);
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d105      	bne.n	800367e <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003672:	f3ef 8311 	mrs	r3, BASEPRI
 8003676:	613b      	str	r3, [r7, #16]
  return(result);
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <osSemaphoreNew+0x3e>
 800367e:	4b40      	ldr	r3, [pc, #256]	; (8003780 <osSemaphoreNew+0x138>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b02      	cmp	r3, #2
 8003684:	d076      	beq.n	8003774 <osSemaphoreNew+0x12c>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d073      	beq.n	8003774 <osSemaphoreNew+0x12c>
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	429a      	cmp	r2, r3
 8003692:	d86f      	bhi.n	8003774 <osSemaphoreNew+0x12c>
    mem = -1;
 8003694:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003698:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d015      	beq.n	80036cc <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d006      	beq.n	80036b6 <osSemaphoreNew+0x6e>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	2b4f      	cmp	r3, #79	; 0x4f
 80036ae:	d902      	bls.n	80036b6 <osSemaphoreNew+0x6e>
        mem = 1;
 80036b0:	2301      	movs	r3, #1
 80036b2:	623b      	str	r3, [r7, #32]
 80036b4:	e00c      	b.n	80036d0 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d108      	bne.n	80036d0 <osSemaphoreNew+0x88>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d104      	bne.n	80036d0 <osSemaphoreNew+0x88>
          mem = 0;
 80036c6:	2300      	movs	r3, #0
 80036c8:	623b      	str	r3, [r7, #32]
 80036ca:	e001      	b.n	80036d0 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036d6:	d04d      	beq.n	8003774 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d129      	bne.n	8003732 <osSemaphoreNew+0xea>
        if (mem == 1) {
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d10b      	bne.n	80036fc <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	2303      	movs	r3, #3
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	4613      	mov	r3, r2
 80036ee:	2200      	movs	r2, #0
 80036f0:	2100      	movs	r1, #0
 80036f2:	2001      	movs	r0, #1
 80036f4:	f000 fa56 	bl	8003ba4 <xQueueGenericCreateStatic>
 80036f8:	6278      	str	r0, [r7, #36]	; 0x24
 80036fa:	e005      	b.n	8003708 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80036fc:	2203      	movs	r2, #3
 80036fe:	2100      	movs	r1, #0
 8003700:	2001      	movs	r0, #1
 8003702:	f000 facc 	bl	8003c9e <xQueueGenericCreate>
 8003706:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	2b00      	cmp	r3, #0
 800370c:	d022      	beq.n	8003754 <osSemaphoreNew+0x10c>
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d01f      	beq.n	8003754 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003714:	2300      	movs	r3, #0
 8003716:	2200      	movs	r2, #0
 8003718:	2100      	movs	r1, #0
 800371a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800371c:	f000 fb92 	bl	8003e44 <xQueueGenericSend>
 8003720:	4603      	mov	r3, r0
 8003722:	2b01      	cmp	r3, #1
 8003724:	d016      	beq.n	8003754 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8003726:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003728:	f001 f831 	bl	800478e <vQueueDelete>
            hSemaphore = NULL;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
 8003730:	e010      	b.n	8003754 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d108      	bne.n	800374a <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	461a      	mov	r2, r3
 800373e:	68b9      	ldr	r1, [r7, #8]
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 fb10 	bl	8003d66 <xQueueCreateCountingSemaphoreStatic>
 8003746:	6278      	str	r0, [r7, #36]	; 0x24
 8003748:	e004      	b.n	8003754 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800374a:	68b9      	ldr	r1, [r7, #8]
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 fb43 	bl	8003dd8 <xQueueCreateCountingSemaphore>
 8003752:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00c      	beq.n	8003774 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d003      	beq.n	8003768 <osSemaphoreNew+0x120>
          name = attr->name;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	e001      	b.n	800376c <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8003768:	2300      	movs	r3, #0
 800376a:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800376c:	69f9      	ldr	r1, [r7, #28]
 800376e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003770:	f001 f95a 	bl	8004a28 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003776:	4618      	mov	r0, r3
 8003778:	3728      	adds	r7, #40	; 0x28
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	200000a4 	.word	0x200000a4

08003784 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8003784:	b580      	push	{r7, lr}
 8003786:	b088      	sub	sp, #32
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003792:	2300      	movs	r3, #0
 8003794:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d103      	bne.n	80037a4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800379c:	f06f 0303 	mvn.w	r3, #3
 80037a0:	61fb      	str	r3, [r7, #28]
 80037a2:	e04b      	b.n	800383c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037a4:	f3ef 8305 	mrs	r3, IPSR
 80037a8:	617b      	str	r3, [r7, #20]
  return(result);
 80037aa:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10f      	bne.n	80037d0 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b0:	f3ef 8310 	mrs	r3, PRIMASK
 80037b4:	613b      	str	r3, [r7, #16]
  return(result);
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d105      	bne.n	80037c8 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80037bc:	f3ef 8311 	mrs	r3, BASEPRI
 80037c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d026      	beq.n	8003816 <osSemaphoreAcquire+0x92>
 80037c8:	4b1f      	ldr	r3, [pc, #124]	; (8003848 <osSemaphoreAcquire+0xc4>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d122      	bne.n	8003816 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80037d6:	f06f 0303 	mvn.w	r3, #3
 80037da:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80037dc:	e02d      	b.n	800383a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80037de:	2300      	movs	r3, #0
 80037e0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80037e2:	f107 0308 	add.w	r3, r7, #8
 80037e6:	461a      	mov	r2, r3
 80037e8:	2100      	movs	r1, #0
 80037ea:	69b8      	ldr	r0, [r7, #24]
 80037ec:	f000 ff4c 	bl	8004688 <xQueueReceiveFromISR>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d003      	beq.n	80037fe <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 80037f6:	f06f 0302 	mvn.w	r3, #2
 80037fa:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80037fc:	e01d      	b.n	800383a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01a      	beq.n	800383a <osSemaphoreAcquire+0xb6>
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <osSemaphoreAcquire+0xc8>)
 8003806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	f3bf 8f4f 	dsb	sy
 8003810:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8003814:	e011      	b.n	800383a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8003816:	6839      	ldr	r1, [r7, #0]
 8003818:	69b8      	ldr	r0, [r7, #24]
 800381a:	f000 fe25 	bl	8004468 <xQueueSemaphoreTake>
 800381e:	4603      	mov	r3, r0
 8003820:	2b01      	cmp	r3, #1
 8003822:	d00b      	beq.n	800383c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800382a:	f06f 0301 	mvn.w	r3, #1
 800382e:	61fb      	str	r3, [r7, #28]
 8003830:	e004      	b.n	800383c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8003832:	f06f 0302 	mvn.w	r3, #2
 8003836:	61fb      	str	r3, [r7, #28]
 8003838:	e000      	b.n	800383c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800383a:	bf00      	nop
      }
    }
  }

  return (stat);
 800383c:	69fb      	ldr	r3, [r7, #28]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3720      	adds	r7, #32
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	200000a4 	.word	0x200000a4
 800384c:	e000ed04 	.word	0xe000ed04

08003850 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800385c:	2300      	movs	r3, #0
 800385e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d103      	bne.n	800386e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8003866:	f06f 0303 	mvn.w	r3, #3
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	e03e      	b.n	80038ec <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800386e:	f3ef 8305 	mrs	r3, IPSR
 8003872:	617b      	str	r3, [r7, #20]
  return(result);
 8003874:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10f      	bne.n	800389a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800387a:	f3ef 8310 	mrs	r3, PRIMASK
 800387e:	613b      	str	r3, [r7, #16]
  return(result);
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d105      	bne.n	8003892 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003886:	f3ef 8311 	mrs	r3, BASEPRI
 800388a:	60fb      	str	r3, [r7, #12]
  return(result);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d01e      	beq.n	80038d0 <osSemaphoreRelease+0x80>
 8003892:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <osSemaphoreRelease+0xa8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d11a      	bne.n	80038d0 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800389a:	2300      	movs	r3, #0
 800389c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800389e:	f107 0308 	add.w	r3, r7, #8
 80038a2:	4619      	mov	r1, r3
 80038a4:	69b8      	ldr	r0, [r7, #24]
 80038a6:	f000 fc6b 	bl	8004180 <xQueueGiveFromISR>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d003      	beq.n	80038b8 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 80038b0:	f06f 0302 	mvn.w	r3, #2
 80038b4:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80038b6:	e018      	b.n	80038ea <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d015      	beq.n	80038ea <osSemaphoreRelease+0x9a>
 80038be:	4b0f      	ldr	r3, [pc, #60]	; (80038fc <osSemaphoreRelease+0xac>)
 80038c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	f3bf 8f4f 	dsb	sy
 80038ca:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80038ce:	e00c      	b.n	80038ea <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80038d0:	2300      	movs	r3, #0
 80038d2:	2200      	movs	r2, #0
 80038d4:	2100      	movs	r1, #0
 80038d6:	69b8      	ldr	r0, [r7, #24]
 80038d8:	f000 fab4 	bl	8003e44 <xQueueGenericSend>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d004      	beq.n	80038ec <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80038e2:	f06f 0302 	mvn.w	r3, #2
 80038e6:	61fb      	str	r3, [r7, #28]
 80038e8:	e000      	b.n	80038ec <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80038ea:	bf00      	nop
    }
  }

  return (stat);
 80038ec:	69fb      	ldr	r3, [r7, #28]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3720      	adds	r7, #32
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200000a4 	.word	0x200000a4
 80038fc:	e000ed04 	.word	0xe000ed04

08003900 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4a07      	ldr	r2, [pc, #28]	; (800392c <vApplicationGetIdleTaskMemory+0x2c>)
 8003910:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4a06      	ldr	r2, [pc, #24]	; (8003930 <vApplicationGetIdleTaskMemory+0x30>)
 8003916:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2280      	movs	r2, #128	; 0x80
 800391c:	601a      	str	r2, [r3, #0]
}
 800391e:	bf00      	nop
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	200000a8 	.word	0x200000a8
 8003930:	20000104 	.word	0x20000104

08003934 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4a07      	ldr	r2, [pc, #28]	; (8003960 <vApplicationGetTimerTaskMemory+0x2c>)
 8003944:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4a06      	ldr	r2, [pc, #24]	; (8003964 <vApplicationGetTimerTaskMemory+0x30>)
 800394a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003952:	601a      	str	r2, [r3, #0]
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	20000304 	.word	0x20000304
 8003964:	20000360 	.word	0x20000360

08003968 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f103 0208 	add.w	r2, r3, #8
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003980:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f103 0208 	add.w	r2, r3, #8
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f103 0208 	add.w	r2, r3, #8
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039c2:	b480      	push	{r7}
 80039c4:	b085      	sub	sp, #20
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	1c5a      	adds	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	601a      	str	r2, [r3, #0]
}
 80039fe:	bf00      	nop
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b085      	sub	sp, #20
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
 8003a12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a20:	d103      	bne.n	8003a2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	e00c      	b.n	8003a44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	3308      	adds	r3, #8
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	e002      	b.n	8003a38 <vListInsert+0x2e>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d2f6      	bcs.n	8003a32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	601a      	str	r2, [r3, #0]
}
 8003a70:	bf00      	nop
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	6892      	ldr	r2, [r2, #8]
 8003a92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6852      	ldr	r2, [r2, #4]
 8003a9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d103      	bne.n	8003ab0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	1e5a      	subs	r2, r3, #1
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10b      	bne.n	8003afc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae8:	b672      	cpsid	i
 8003aea:	f383 8811 	msr	BASEPRI, r3
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	f3bf 8f4f 	dsb	sy
 8003af6:	b662      	cpsie	i
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	e7fe      	b.n	8003afa <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8003afc:	f002 fc84 	bl	8006408 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b08:	68f9      	ldr	r1, [r7, #12]
 8003b0a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b0c:	fb01 f303 	mul.w	r3, r1, r3
 8003b10:	441a      	add	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	68f9      	ldr	r1, [r7, #12]
 8003b30:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003b32:	fb01 f303 	mul.w	r3, r1, r3
 8003b36:	441a      	add	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	22ff      	movs	r2, #255	; 0xff
 8003b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	22ff      	movs	r2, #255	; 0xff
 8003b48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d114      	bne.n	8003b7c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d01a      	beq.n	8003b90 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	3310      	adds	r3, #16
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f001 fc52 	bl	8005408 <xTaskRemoveFromEventList>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d012      	beq.n	8003b90 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <xQueueGenericReset+0xd0>)
 8003b6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	f3bf 8f6f 	isb	sy
 8003b7a:	e009      	b.n	8003b90 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	3310      	adds	r3, #16
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7ff fef1 	bl	8003968 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	3324      	adds	r3, #36	; 0x24
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7ff feec 	bl	8003968 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b90:	f002 fc6c 	bl	800646c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b94:	2301      	movs	r3, #1
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	e000ed04 	.word	0xe000ed04

08003ba4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b08e      	sub	sp, #56	; 0x38
 8003ba8:	af02      	add	r7, sp, #8
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
 8003bb0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10b      	bne.n	8003bd0 <xQueueGenericCreateStatic+0x2c>
 8003bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bbc:	b672      	cpsid	i
 8003bbe:	f383 8811 	msr	BASEPRI, r3
 8003bc2:	f3bf 8f6f 	isb	sy
 8003bc6:	f3bf 8f4f 	dsb	sy
 8003bca:	b662      	cpsie	i
 8003bcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bce:	e7fe      	b.n	8003bce <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10b      	bne.n	8003bee <xQueueGenericCreateStatic+0x4a>
 8003bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bda:	b672      	cpsid	i
 8003bdc:	f383 8811 	msr	BASEPRI, r3
 8003be0:	f3bf 8f6f 	isb	sy
 8003be4:	f3bf 8f4f 	dsb	sy
 8003be8:	b662      	cpsie	i
 8003bea:	627b      	str	r3, [r7, #36]	; 0x24
 8003bec:	e7fe      	b.n	8003bec <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <xQueueGenericCreateStatic+0x56>
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <xQueueGenericCreateStatic+0x5a>
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <xQueueGenericCreateStatic+0x5c>
 8003bfe:	2300      	movs	r3, #0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <xQueueGenericCreateStatic+0x78>
 8003c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c08:	b672      	cpsid	i
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	b662      	cpsie	i
 8003c18:	623b      	str	r3, [r7, #32]
 8003c1a:	e7fe      	b.n	8003c1a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d102      	bne.n	8003c28 <xQueueGenericCreateStatic+0x84>
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <xQueueGenericCreateStatic+0x88>
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e000      	b.n	8003c2e <xQueueGenericCreateStatic+0x8a>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10b      	bne.n	8003c4a <xQueueGenericCreateStatic+0xa6>
 8003c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c36:	b672      	cpsid	i
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f3bf 8f4f 	dsb	sy
 8003c44:	b662      	cpsie	i
 8003c46:	61fb      	str	r3, [r7, #28]
 8003c48:	e7fe      	b.n	8003c48 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003c4a:	2350      	movs	r3, #80	; 0x50
 8003c4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	2b50      	cmp	r3, #80	; 0x50
 8003c52:	d00b      	beq.n	8003c6c <xQueueGenericCreateStatic+0xc8>
 8003c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c58:	b672      	cpsid	i
 8003c5a:	f383 8811 	msr	BASEPRI, r3
 8003c5e:	f3bf 8f6f 	isb	sy
 8003c62:	f3bf 8f4f 	dsb	sy
 8003c66:	b662      	cpsie	i
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e7fe      	b.n	8003c6a <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003c6c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00d      	beq.n	8003c94 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c80:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	68b9      	ldr	r1, [r7, #8]
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 f846 	bl	8003d20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3730      	adds	r7, #48	; 0x30
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b08a      	sub	sp, #40	; 0x28
 8003ca2:	af02      	add	r7, sp, #8
 8003ca4:	60f8      	str	r0, [r7, #12]
 8003ca6:	60b9      	str	r1, [r7, #8]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <xQueueGenericCreate+0x2c>
 8003cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb6:	b672      	cpsid	i
 8003cb8:	f383 8811 	msr	BASEPRI, r3
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	b662      	cpsie	i
 8003cc6:	613b      	str	r3, [r7, #16]
 8003cc8:	e7fe      	b.n	8003cc8 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d102      	bne.n	8003cd6 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	e004      	b.n	8003ce0 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	fb02 f303 	mul.w	r3, r2, r3
 8003cde:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	3350      	adds	r3, #80	; 0x50
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f002 fcb1 	bl	800664c <pvPortMalloc>
 8003cea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d011      	beq.n	8003d16 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	3350      	adds	r3, #80	; 0x50
 8003cfa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d04:	79fa      	ldrb	r2, [r7, #7]
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	697a      	ldr	r2, [r7, #20]
 8003d0e:	68b9      	ldr	r1, [r7, #8]
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 f805 	bl	8003d20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003d16:	69bb      	ldr	r3, [r7, #24]
	}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3720      	adds	r7, #32
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d103      	bne.n	8003d3c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	e002      	b.n	8003d42 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003d4e:	2101      	movs	r1, #1
 8003d50:	69b8      	ldr	r0, [r7, #24]
 8003d52:	f7ff febd 	bl	8003ad0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	78fa      	ldrb	r2, [r7, #3]
 8003d5a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003d5e:	bf00      	nop
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b08a      	sub	sp, #40	; 0x28
 8003d6a:	af02      	add	r7, sp, #8
 8003d6c:	60f8      	str	r0, [r7, #12]
 8003d6e:	60b9      	str	r1, [r7, #8]
 8003d70:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10b      	bne.n	8003d90 <xQueueCreateCountingSemaphoreStatic+0x2a>
 8003d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7c:	b672      	cpsid	i
 8003d7e:	f383 8811 	msr	BASEPRI, r3
 8003d82:	f3bf 8f6f 	isb	sy
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	b662      	cpsie	i
 8003d8c:	61bb      	str	r3, [r7, #24]
 8003d8e:	e7fe      	b.n	8003d8e <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d90b      	bls.n	8003db0 <xQueueCreateCountingSemaphoreStatic+0x4a>
 8003d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d9c:	b672      	cpsid	i
 8003d9e:	f383 8811 	msr	BASEPRI, r3
 8003da2:	f3bf 8f6f 	isb	sy
 8003da6:	f3bf 8f4f 	dsb	sy
 8003daa:	b662      	cpsie	i
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e7fe      	b.n	8003dae <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003db0:	2302      	movs	r3, #2
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	2100      	movs	r1, #0
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f7ff fef2 	bl	8003ba4 <xQueueGenericCreateStatic>
 8003dc0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d002      	beq.n	8003dce <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003dce:	69fb      	ldr	r3, [r7, #28]
	}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3720      	adds	r7, #32
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10b      	bne.n	8003e00 <xQueueCreateCountingSemaphore+0x28>
 8003de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dec:	b672      	cpsid	i
 8003dee:	f383 8811 	msr	BASEPRI, r3
 8003df2:	f3bf 8f6f 	isb	sy
 8003df6:	f3bf 8f4f 	dsb	sy
 8003dfa:	b662      	cpsie	i
 8003dfc:	613b      	str	r3, [r7, #16]
 8003dfe:	e7fe      	b.n	8003dfe <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d90b      	bls.n	8003e20 <xQueueCreateCountingSemaphore+0x48>
 8003e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0c:	b672      	cpsid	i
 8003e0e:	f383 8811 	msr	BASEPRI, r3
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	f3bf 8f4f 	dsb	sy
 8003e1a:	b662      	cpsie	i
 8003e1c:	60fb      	str	r3, [r7, #12]
 8003e1e:	e7fe      	b.n	8003e1e <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003e20:	2202      	movs	r2, #2
 8003e22:	2100      	movs	r1, #0
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7ff ff3a 	bl	8003c9e <xQueueGenericCreate>
 8003e2a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003e38:	697b      	ldr	r3, [r7, #20]
	}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3718      	adds	r7, #24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b08e      	sub	sp, #56	; 0x38
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
 8003e50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e52:	2300      	movs	r3, #0
 8003e54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10b      	bne.n	8003e78 <xQueueGenericSend+0x34>
 8003e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e64:	b672      	cpsid	i
 8003e66:	f383 8811 	msr	BASEPRI, r3
 8003e6a:	f3bf 8f6f 	isb	sy
 8003e6e:	f3bf 8f4f 	dsb	sy
 8003e72:	b662      	cpsie	i
 8003e74:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e76:	e7fe      	b.n	8003e76 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d103      	bne.n	8003e86 <xQueueGenericSend+0x42>
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <xQueueGenericSend+0x46>
 8003e86:	2301      	movs	r3, #1
 8003e88:	e000      	b.n	8003e8c <xQueueGenericSend+0x48>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10b      	bne.n	8003ea8 <xQueueGenericSend+0x64>
 8003e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e94:	b672      	cpsid	i
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	b662      	cpsie	i
 8003ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea6:	e7fe      	b.n	8003ea6 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d103      	bne.n	8003eb6 <xQueueGenericSend+0x72>
 8003eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <xQueueGenericSend+0x76>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <xQueueGenericSend+0x78>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d10b      	bne.n	8003ed8 <xQueueGenericSend+0x94>
 8003ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec4:	b672      	cpsid	i
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	b662      	cpsie	i
 8003ed4:	623b      	str	r3, [r7, #32]
 8003ed6:	e7fe      	b.n	8003ed6 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ed8:	f001 fc54 	bl	8005784 <xTaskGetSchedulerState>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d102      	bne.n	8003ee8 <xQueueGenericSend+0xa4>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <xQueueGenericSend+0xa8>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <xQueueGenericSend+0xaa>
 8003eec:	2300      	movs	r3, #0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10b      	bne.n	8003f0a <xQueueGenericSend+0xc6>
 8003ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef6:	b672      	cpsid	i
 8003ef8:	f383 8811 	msr	BASEPRI, r3
 8003efc:	f3bf 8f6f 	isb	sy
 8003f00:	f3bf 8f4f 	dsb	sy
 8003f04:	b662      	cpsie	i
 8003f06:	61fb      	str	r3, [r7, #28]
 8003f08:	e7fe      	b.n	8003f08 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f0a:	f002 fa7d 	bl	8006408 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d302      	bcc.n	8003f20 <xQueueGenericSend+0xdc>
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d129      	bne.n	8003f74 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	68b9      	ldr	r1, [r7, #8]
 8003f24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f26:	f000 fc6e 	bl	8004806 <prvCopyDataToQueue>
 8003f2a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d010      	beq.n	8003f56 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	3324      	adds	r3, #36	; 0x24
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f001 fa65 	bl	8005408 <xTaskRemoveFromEventList>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d013      	beq.n	8003f6c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f44:	4b3f      	ldr	r3, [pc, #252]	; (8004044 <xQueueGenericSend+0x200>)
 8003f46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	f3bf 8f6f 	isb	sy
 8003f54:	e00a      	b.n	8003f6c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d007      	beq.n	8003f6c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f5c:	4b39      	ldr	r3, [pc, #228]	; (8004044 <xQueueGenericSend+0x200>)
 8003f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	f3bf 8f4f 	dsb	sy
 8003f68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f6c:	f002 fa7e 	bl	800646c <vPortExitCritical>
				return pdPASS;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e063      	b.n	800403c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d103      	bne.n	8003f82 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f7a:	f002 fa77 	bl	800646c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	e05c      	b.n	800403c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d106      	bne.n	8003f96 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f001 fa9f 	bl	80054d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f92:	2301      	movs	r3, #1
 8003f94:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f96:	f002 fa69 	bl	800646c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f9a:	f001 f80f 	bl	8004fbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f9e:	f002 fa33 	bl	8006408 <vPortEnterCritical>
 8003fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fa8:	b25b      	sxtb	r3, r3
 8003faa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fae:	d103      	bne.n	8003fb8 <xQueueGenericSend+0x174>
 8003fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fbe:	b25b      	sxtb	r3, r3
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fc4:	d103      	bne.n	8003fce <xQueueGenericSend+0x18a>
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003fce:	f002 fa4d 	bl	800646c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003fd2:	1d3a      	adds	r2, r7, #4
 8003fd4:	f107 0314 	add.w	r3, r7, #20
 8003fd8:	4611      	mov	r1, r2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f001 fa8e 	bl	80054fc <xTaskCheckForTimeOut>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d124      	bne.n	8004030 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003fe6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fe8:	f000 fd05 	bl	80049f6 <prvIsQueueFull>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d018      	beq.n	8004024 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff4:	3310      	adds	r3, #16
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f001 f9b2 	bl	8005364 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004000:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004002:	f000 fc90 	bl	8004926 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004006:	f000 ffe7 	bl	8004fd8 <xTaskResumeAll>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	f47f af7c 	bne.w	8003f0a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004012:	4b0c      	ldr	r3, [pc, #48]	; (8004044 <xQueueGenericSend+0x200>)
 8004014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	f3bf 8f4f 	dsb	sy
 800401e:	f3bf 8f6f 	isb	sy
 8004022:	e772      	b.n	8003f0a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004024:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004026:	f000 fc7e 	bl	8004926 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800402a:	f000 ffd5 	bl	8004fd8 <xTaskResumeAll>
 800402e:	e76c      	b.n	8003f0a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004032:	f000 fc78 	bl	8004926 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004036:	f000 ffcf 	bl	8004fd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800403a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800403c:	4618      	mov	r0, r3
 800403e:	3738      	adds	r7, #56	; 0x38
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	e000ed04 	.word	0xe000ed04

08004048 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b08e      	sub	sp, #56	; 0x38
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
 8004054:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800405a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10b      	bne.n	8004078 <xQueueGenericSendFromISR+0x30>
 8004060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004064:	b672      	cpsid	i
 8004066:	f383 8811 	msr	BASEPRI, r3
 800406a:	f3bf 8f6f 	isb	sy
 800406e:	f3bf 8f4f 	dsb	sy
 8004072:	b662      	cpsie	i
 8004074:	627b      	str	r3, [r7, #36]	; 0x24
 8004076:	e7fe      	b.n	8004076 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d103      	bne.n	8004086 <xQueueGenericSendFromISR+0x3e>
 800407e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <xQueueGenericSendFromISR+0x42>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <xQueueGenericSendFromISR+0x44>
 800408a:	2300      	movs	r3, #0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10b      	bne.n	80040a8 <xQueueGenericSendFromISR+0x60>
 8004090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004094:	b672      	cpsid	i
 8004096:	f383 8811 	msr	BASEPRI, r3
 800409a:	f3bf 8f6f 	isb	sy
 800409e:	f3bf 8f4f 	dsb	sy
 80040a2:	b662      	cpsie	i
 80040a4:	623b      	str	r3, [r7, #32]
 80040a6:	e7fe      	b.n	80040a6 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d103      	bne.n	80040b6 <xQueueGenericSendFromISR+0x6e>
 80040ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <xQueueGenericSendFromISR+0x72>
 80040b6:	2301      	movs	r3, #1
 80040b8:	e000      	b.n	80040bc <xQueueGenericSendFromISR+0x74>
 80040ba:	2300      	movs	r3, #0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10b      	bne.n	80040d8 <xQueueGenericSendFromISR+0x90>
 80040c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c4:	b672      	cpsid	i
 80040c6:	f383 8811 	msr	BASEPRI, r3
 80040ca:	f3bf 8f6f 	isb	sy
 80040ce:	f3bf 8f4f 	dsb	sy
 80040d2:	b662      	cpsie	i
 80040d4:	61fb      	str	r3, [r7, #28]
 80040d6:	e7fe      	b.n	80040d6 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040d8:	f002 fa76 	bl	80065c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80040dc:	f3ef 8211 	mrs	r2, BASEPRI
 80040e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e4:	b672      	cpsid	i
 80040e6:	f383 8811 	msr	BASEPRI, r3
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	b662      	cpsie	i
 80040f4:	61ba      	str	r2, [r7, #24]
 80040f6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80040f8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80040fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004104:	429a      	cmp	r2, r3
 8004106:	d302      	bcc.n	800410e <xQueueGenericSendFromISR+0xc6>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	2b02      	cmp	r3, #2
 800410c:	d12c      	bne.n	8004168 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800410e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004110:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	68b9      	ldr	r1, [r7, #8]
 800411c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800411e:	f000 fb72 	bl	8004806 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004122:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004126:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800412a:	d112      	bne.n	8004152 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800412c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004130:	2b00      	cmp	r3, #0
 8004132:	d016      	beq.n	8004162 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004136:	3324      	adds	r3, #36	; 0x24
 8004138:	4618      	mov	r0, r3
 800413a:	f001 f965 	bl	8005408 <xTaskRemoveFromEventList>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00e      	beq.n	8004162 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00b      	beq.n	8004162 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2201      	movs	r2, #1
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	e007      	b.n	8004162 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004152:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004156:	3301      	adds	r3, #1
 8004158:	b2db      	uxtb	r3, r3
 800415a:	b25a      	sxtb	r2, r3
 800415c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004162:	2301      	movs	r3, #1
 8004164:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004166:	e001      	b.n	800416c <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004168:	2300      	movs	r3, #0
 800416a:	637b      	str	r3, [r7, #52]	; 0x34
 800416c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004178:	4618      	mov	r0, r3
 800417a:	3738      	adds	r7, #56	; 0x38
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08e      	sub	sp, #56	; 0x38
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10b      	bne.n	80041ac <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004198:	b672      	cpsid	i
 800419a:	f383 8811 	msr	BASEPRI, r3
 800419e:	f3bf 8f6f 	isb	sy
 80041a2:	f3bf 8f4f 	dsb	sy
 80041a6:	b662      	cpsie	i
 80041a8:	623b      	str	r3, [r7, #32]
 80041aa:	e7fe      	b.n	80041aa <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80041ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00b      	beq.n	80041cc <xQueueGiveFromISR+0x4c>
 80041b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b8:	b672      	cpsid	i
 80041ba:	f383 8811 	msr	BASEPRI, r3
 80041be:	f3bf 8f6f 	isb	sy
 80041c2:	f3bf 8f4f 	dsb	sy
 80041c6:	b662      	cpsie	i
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	e7fe      	b.n	80041ca <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80041cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d103      	bne.n	80041dc <xQueueGiveFromISR+0x5c>
 80041d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d101      	bne.n	80041e0 <xQueueGiveFromISR+0x60>
 80041dc:	2301      	movs	r3, #1
 80041de:	e000      	b.n	80041e2 <xQueueGiveFromISR+0x62>
 80041e0:	2300      	movs	r3, #0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10b      	bne.n	80041fe <xQueueGiveFromISR+0x7e>
 80041e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ea:	b672      	cpsid	i
 80041ec:	f383 8811 	msr	BASEPRI, r3
 80041f0:	f3bf 8f6f 	isb	sy
 80041f4:	f3bf 8f4f 	dsb	sy
 80041f8:	b662      	cpsie	i
 80041fa:	61bb      	str	r3, [r7, #24]
 80041fc:	e7fe      	b.n	80041fc <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80041fe:	f002 f9e3 	bl	80065c8 <vPortValidateInterruptPriority>
	__asm volatile
 8004202:	f3ef 8211 	mrs	r2, BASEPRI
 8004206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420a:	b672      	cpsid	i
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	b662      	cpsie	i
 800421a:	617a      	str	r2, [r7, #20]
 800421c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800421e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004220:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004226:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800422c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800422e:	429a      	cmp	r2, r3
 8004230:	d22b      	bcs.n	800428a <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800423c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004242:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004244:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004248:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800424c:	d112      	bne.n	8004274 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800424e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	2b00      	cmp	r3, #0
 8004254:	d016      	beq.n	8004284 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004258:	3324      	adds	r3, #36	; 0x24
 800425a:	4618      	mov	r0, r3
 800425c:	f001 f8d4 	bl	8005408 <xTaskRemoveFromEventList>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00e      	beq.n	8004284 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00b      	beq.n	8004284 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	2201      	movs	r2, #1
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	e007      	b.n	8004284 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004278:	3301      	adds	r3, #1
 800427a:	b2db      	uxtb	r3, r3
 800427c:	b25a      	sxtb	r2, r3
 800427e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004284:	2301      	movs	r3, #1
 8004286:	637b      	str	r3, [r7, #52]	; 0x34
 8004288:	e001      	b.n	800428e <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800428a:	2300      	movs	r3, #0
 800428c:	637b      	str	r3, [r7, #52]	; 0x34
 800428e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004290:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800429a:	4618      	mov	r0, r3
 800429c:	3738      	adds	r7, #56	; 0x38
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
	...

080042a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08c      	sub	sp, #48	; 0x30
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042b0:	2300      	movs	r3, #0
 80042b2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10b      	bne.n	80042d6 <xQueueReceive+0x32>
	__asm volatile
 80042be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c2:	b672      	cpsid	i
 80042c4:	f383 8811 	msr	BASEPRI, r3
 80042c8:	f3bf 8f6f 	isb	sy
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	b662      	cpsie	i
 80042d2:	623b      	str	r3, [r7, #32]
 80042d4:	e7fe      	b.n	80042d4 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d103      	bne.n	80042e4 <xQueueReceive+0x40>
 80042dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <xQueueReceive+0x44>
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <xQueueReceive+0x46>
 80042e8:	2300      	movs	r3, #0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10b      	bne.n	8004306 <xQueueReceive+0x62>
 80042ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f2:	b672      	cpsid	i
 80042f4:	f383 8811 	msr	BASEPRI, r3
 80042f8:	f3bf 8f6f 	isb	sy
 80042fc:	f3bf 8f4f 	dsb	sy
 8004300:	b662      	cpsie	i
 8004302:	61fb      	str	r3, [r7, #28]
 8004304:	e7fe      	b.n	8004304 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004306:	f001 fa3d 	bl	8005784 <xTaskGetSchedulerState>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d102      	bne.n	8004316 <xQueueReceive+0x72>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <xQueueReceive+0x76>
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <xQueueReceive+0x78>
 800431a:	2300      	movs	r3, #0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10b      	bne.n	8004338 <xQueueReceive+0x94>
 8004320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004324:	b672      	cpsid	i
 8004326:	f383 8811 	msr	BASEPRI, r3
 800432a:	f3bf 8f6f 	isb	sy
 800432e:	f3bf 8f4f 	dsb	sy
 8004332:	b662      	cpsie	i
 8004334:	61bb      	str	r3, [r7, #24]
 8004336:	e7fe      	b.n	8004336 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004338:	f002 f866 	bl	8006408 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800433c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004340:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01f      	beq.n	8004388 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004348:	68b9      	ldr	r1, [r7, #8]
 800434a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800434c:	f000 fac5 	bl	80048da <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004352:	1e5a      	subs	r2, r3, #1
 8004354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004356:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00f      	beq.n	8004380 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004362:	3310      	adds	r3, #16
 8004364:	4618      	mov	r0, r3
 8004366:	f001 f84f 	bl	8005408 <xTaskRemoveFromEventList>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d007      	beq.n	8004380 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004370:	4b3c      	ldr	r3, [pc, #240]	; (8004464 <xQueueReceive+0x1c0>)
 8004372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	f3bf 8f4f 	dsb	sy
 800437c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004380:	f002 f874 	bl	800646c <vPortExitCritical>
				return pdPASS;
 8004384:	2301      	movs	r3, #1
 8004386:	e069      	b.n	800445c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d103      	bne.n	8004396 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800438e:	f002 f86d 	bl	800646c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004392:	2300      	movs	r3, #0
 8004394:	e062      	b.n	800445c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004398:	2b00      	cmp	r3, #0
 800439a:	d106      	bne.n	80043aa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800439c:	f107 0310 	add.w	r3, r7, #16
 80043a0:	4618      	mov	r0, r3
 80043a2:	f001 f895 	bl	80054d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043a6:	2301      	movs	r3, #1
 80043a8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043aa:	f002 f85f 	bl	800646c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043ae:	f000 fe05 	bl	8004fbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043b2:	f002 f829 	bl	8006408 <vPortEnterCritical>
 80043b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80043bc:	b25b      	sxtb	r3, r3
 80043be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043c2:	d103      	bne.n	80043cc <xQueueReceive+0x128>
 80043c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043d2:	b25b      	sxtb	r3, r3
 80043d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043d8:	d103      	bne.n	80043e2 <xQueueReceive+0x13e>
 80043da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043e2:	f002 f843 	bl	800646c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043e6:	1d3a      	adds	r2, r7, #4
 80043e8:	f107 0310 	add.w	r3, r7, #16
 80043ec:	4611      	mov	r1, r2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f001 f884 	bl	80054fc <xTaskCheckForTimeOut>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d123      	bne.n	8004442 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043fc:	f000 fae5 	bl	80049ca <prvIsQueueEmpty>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d017      	beq.n	8004436 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004408:	3324      	adds	r3, #36	; 0x24
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	4611      	mov	r1, r2
 800440e:	4618      	mov	r0, r3
 8004410:	f000 ffa8 	bl	8005364 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004414:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004416:	f000 fa86 	bl	8004926 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800441a:	f000 fddd 	bl	8004fd8 <xTaskResumeAll>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d189      	bne.n	8004338 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004424:	4b0f      	ldr	r3, [pc, #60]	; (8004464 <xQueueReceive+0x1c0>)
 8004426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	e780      	b.n	8004338 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004436:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004438:	f000 fa75 	bl	8004926 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800443c:	f000 fdcc 	bl	8004fd8 <xTaskResumeAll>
 8004440:	e77a      	b.n	8004338 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004442:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004444:	f000 fa6f 	bl	8004926 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004448:	f000 fdc6 	bl	8004fd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800444c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800444e:	f000 fabc 	bl	80049ca <prvIsQueueEmpty>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	f43f af6f 	beq.w	8004338 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800445a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800445c:	4618      	mov	r0, r3
 800445e:	3730      	adds	r7, #48	; 0x30
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	e000ed04 	.word	0xe000ed04

08004468 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b08e      	sub	sp, #56	; 0x38
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004472:	2300      	movs	r3, #0
 8004474:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800447a:	2300      	movs	r3, #0
 800447c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800447e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004480:	2b00      	cmp	r3, #0
 8004482:	d10b      	bne.n	800449c <xQueueSemaphoreTake+0x34>
 8004484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004488:	b672      	cpsid	i
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	b662      	cpsie	i
 8004498:	623b      	str	r3, [r7, #32]
 800449a:	e7fe      	b.n	800449a <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800449c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00b      	beq.n	80044bc <xQueueSemaphoreTake+0x54>
 80044a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a8:	b672      	cpsid	i
 80044aa:	f383 8811 	msr	BASEPRI, r3
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f3bf 8f4f 	dsb	sy
 80044b6:	b662      	cpsie	i
 80044b8:	61fb      	str	r3, [r7, #28]
 80044ba:	e7fe      	b.n	80044ba <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044bc:	f001 f962 	bl	8005784 <xTaskGetSchedulerState>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d102      	bne.n	80044cc <xQueueSemaphoreTake+0x64>
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <xQueueSemaphoreTake+0x68>
 80044cc:	2301      	movs	r3, #1
 80044ce:	e000      	b.n	80044d2 <xQueueSemaphoreTake+0x6a>
 80044d0:	2300      	movs	r3, #0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10b      	bne.n	80044ee <xQueueSemaphoreTake+0x86>
 80044d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044da:	b672      	cpsid	i
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	b662      	cpsie	i
 80044ea:	61bb      	str	r3, [r7, #24]
 80044ec:	e7fe      	b.n	80044ec <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80044ee:	f001 ff8b 	bl	8006408 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80044f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f6:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80044f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d024      	beq.n	8004548 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80044fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004500:	1e5a      	subs	r2, r3, #1
 8004502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004504:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d104      	bne.n	8004518 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800450e:	f001 fab3 	bl	8005a78 <pvTaskIncrementMutexHeldCount>
 8004512:	4602      	mov	r2, r0
 8004514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004516:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00f      	beq.n	8004540 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004522:	3310      	adds	r3, #16
 8004524:	4618      	mov	r0, r3
 8004526:	f000 ff6f 	bl	8005408 <xTaskRemoveFromEventList>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d007      	beq.n	8004540 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004530:	4b54      	ldr	r3, [pc, #336]	; (8004684 <xQueueSemaphoreTake+0x21c>)
 8004532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004536:	601a      	str	r2, [r3, #0]
 8004538:	f3bf 8f4f 	dsb	sy
 800453c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004540:	f001 ff94 	bl	800646c <vPortExitCritical>
				return pdPASS;
 8004544:	2301      	movs	r3, #1
 8004546:	e098      	b.n	800467a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d112      	bne.n	8004574 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00b      	beq.n	800456c <xQueueSemaphoreTake+0x104>
 8004554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004558:	b672      	cpsid	i
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	b662      	cpsie	i
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	e7fe      	b.n	800456a <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800456c:	f001 ff7e 	bl	800646c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004570:	2300      	movs	r3, #0
 8004572:	e082      	b.n	800467a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004576:	2b00      	cmp	r3, #0
 8004578:	d106      	bne.n	8004588 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800457a:	f107 030c 	add.w	r3, r7, #12
 800457e:	4618      	mov	r0, r3
 8004580:	f000 ffa6 	bl	80054d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004584:	2301      	movs	r3, #1
 8004586:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004588:	f001 ff70 	bl	800646c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800458c:	f000 fd16 	bl	8004fbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004590:	f001 ff3a 	bl	8006408 <vPortEnterCritical>
 8004594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800459a:	b25b      	sxtb	r3, r3
 800459c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a0:	d103      	bne.n	80045aa <xQueueSemaphoreTake+0x142>
 80045a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045b0:	b25b      	sxtb	r3, r3
 80045b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045b6:	d103      	bne.n	80045c0 <xQueueSemaphoreTake+0x158>
 80045b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045c0:	f001 ff54 	bl	800646c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045c4:	463a      	mov	r2, r7
 80045c6:	f107 030c 	add.w	r3, r7, #12
 80045ca:	4611      	mov	r1, r2
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 ff95 	bl	80054fc <xTaskCheckForTimeOut>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d132      	bne.n	800463e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80045da:	f000 f9f6 	bl	80049ca <prvIsQueueEmpty>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d026      	beq.n	8004632 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80045e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d109      	bne.n	8004600 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80045ec:	f001 ff0c 	bl	8006408 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80045f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f001 f8e3 	bl	80057c0 <xTaskPriorityInherit>
 80045fa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80045fc:	f001 ff36 	bl	800646c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004602:	3324      	adds	r3, #36	; 0x24
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	4611      	mov	r1, r2
 8004608:	4618      	mov	r0, r3
 800460a:	f000 feab 	bl	8005364 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800460e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004610:	f000 f989 	bl	8004926 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004614:	f000 fce0 	bl	8004fd8 <xTaskResumeAll>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	f47f af67 	bne.w	80044ee <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004620:	4b18      	ldr	r3, [pc, #96]	; (8004684 <xQueueSemaphoreTake+0x21c>)
 8004622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	e75d      	b.n	80044ee <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004632:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004634:	f000 f977 	bl	8004926 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004638:	f000 fcce 	bl	8004fd8 <xTaskResumeAll>
 800463c:	e757      	b.n	80044ee <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800463e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004640:	f000 f971 	bl	8004926 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004644:	f000 fcc8 	bl	8004fd8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004648:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800464a:	f000 f9be 	bl	80049ca <prvIsQueueEmpty>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	f43f af4c 	beq.w	80044ee <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00d      	beq.n	8004678 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800465c:	f001 fed4 	bl	8006408 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004660:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004662:	f000 f8b8 	bl	80047d6 <prvGetDisinheritPriorityAfterTimeout>
 8004666:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800466e:	4618      	mov	r0, r3
 8004670:	f001 f97e 	bl	8005970 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004674:	f001 fefa 	bl	800646c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004678:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800467a:	4618      	mov	r0, r3
 800467c:	3738      	adds	r7, #56	; 0x38
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	e000ed04 	.word	0xe000ed04

08004688 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08e      	sub	sp, #56	; 0x38
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10b      	bne.n	80046b6 <xQueueReceiveFromISR+0x2e>
 800469e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a2:	b672      	cpsid	i
 80046a4:	f383 8811 	msr	BASEPRI, r3
 80046a8:	f3bf 8f6f 	isb	sy
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	b662      	cpsie	i
 80046b2:	623b      	str	r3, [r7, #32]
 80046b4:	e7fe      	b.n	80046b4 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d103      	bne.n	80046c4 <xQueueReceiveFromISR+0x3c>
 80046bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <xQueueReceiveFromISR+0x40>
 80046c4:	2301      	movs	r3, #1
 80046c6:	e000      	b.n	80046ca <xQueueReceiveFromISR+0x42>
 80046c8:	2300      	movs	r3, #0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10b      	bne.n	80046e6 <xQueueReceiveFromISR+0x5e>
 80046ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d2:	b672      	cpsid	i
 80046d4:	f383 8811 	msr	BASEPRI, r3
 80046d8:	f3bf 8f6f 	isb	sy
 80046dc:	f3bf 8f4f 	dsb	sy
 80046e0:	b662      	cpsie	i
 80046e2:	61fb      	str	r3, [r7, #28]
 80046e4:	e7fe      	b.n	80046e4 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046e6:	f001 ff6f 	bl	80065c8 <vPortValidateInterruptPriority>
	__asm volatile
 80046ea:	f3ef 8211 	mrs	r2, BASEPRI
 80046ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f2:	b672      	cpsid	i
 80046f4:	f383 8811 	msr	BASEPRI, r3
 80046f8:	f3bf 8f6f 	isb	sy
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	b662      	cpsie	i
 8004702:	61ba      	str	r2, [r7, #24]
 8004704:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004706:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004708:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004712:	2b00      	cmp	r3, #0
 8004714:	d02f      	beq.n	8004776 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004718:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800471c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004720:	68b9      	ldr	r1, [r7, #8]
 8004722:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004724:	f000 f8d9 	bl	80048da <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472a:	1e5a      	subs	r2, r3, #1
 800472c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800472e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004730:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004738:	d112      	bne.n	8004760 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800473a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d016      	beq.n	8004770 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004744:	3310      	adds	r3, #16
 8004746:	4618      	mov	r0, r3
 8004748:	f000 fe5e 	bl	8005408 <xTaskRemoveFromEventList>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00e      	beq.n	8004770 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00b      	beq.n	8004770 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	e007      	b.n	8004770 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004760:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004764:	3301      	adds	r3, #1
 8004766:	b2db      	uxtb	r3, r3
 8004768:	b25a      	sxtb	r2, r3
 800476a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004770:	2301      	movs	r3, #1
 8004772:	637b      	str	r3, [r7, #52]	; 0x34
 8004774:	e001      	b.n	800477a <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8004776:	2300      	movs	r3, #0
 8004778:	637b      	str	r3, [r7, #52]	; 0x34
 800477a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004786:	4618      	mov	r0, r3
 8004788:	3738      	adds	r7, #56	; 0x38
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b084      	sub	sp, #16
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10b      	bne.n	80047b8 <vQueueDelete+0x2a>
	__asm volatile
 80047a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a4:	b672      	cpsid	i
 80047a6:	f383 8811 	msr	BASEPRI, r3
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	b662      	cpsie	i
 80047b4:	60bb      	str	r3, [r7, #8]
 80047b6:	e7fe      	b.n	80047b6 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	f000 f95d 	bl	8004a78 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d102      	bne.n	80047ce <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f002 f807 	bl	80067dc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80047d6:	b480      	push	{r7}
 80047d8:	b085      	sub	sp, #20
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d006      	beq.n	80047f4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	e001      	b.n	80047f8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80047f4:	2300      	movs	r3, #0
 80047f6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80047f8:	68fb      	ldr	r3, [r7, #12]
	}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b086      	sub	sp, #24
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10d      	bne.n	8004840 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d14d      	bne.n	80048c8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	4618      	mov	r0, r3
 8004832:	f001 f82d 	bl	8005890 <xTaskPriorityDisinherit>
 8004836:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	609a      	str	r2, [r3, #8]
 800483e:	e043      	b.n	80048c8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d119      	bne.n	800487a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6858      	ldr	r0, [r3, #4]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	461a      	mov	r2, r3
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	f002 f90d 	bl	8006a70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485e:	441a      	add	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	429a      	cmp	r2, r3
 800486e:	d32b      	bcc.n	80048c8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	605a      	str	r2, [r3, #4]
 8004878:	e026      	b.n	80048c8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	68d8      	ldr	r0, [r3, #12]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	461a      	mov	r2, r3
 8004884:	68b9      	ldr	r1, [r7, #8]
 8004886:	f002 f8f3 	bl	8006a70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	425b      	negs	r3, r3
 8004894:	441a      	add	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d207      	bcs.n	80048b6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	425b      	negs	r3, r3
 80048b0:	441a      	add	r2, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d105      	bne.n	80048c8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	3b01      	subs	r3, #1
 80048c6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	1c5a      	adds	r2, r3, #1
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80048d0:	697b      	ldr	r3, [r7, #20]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3718      	adds	r7, #24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b082      	sub	sp, #8
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
 80048e2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d018      	beq.n	800491e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f4:	441a      	add	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68da      	ldr	r2, [r3, #12]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	429a      	cmp	r2, r3
 8004904:	d303      	bcc.n	800490e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68d9      	ldr	r1, [r3, #12]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	461a      	mov	r2, r3
 8004918:	6838      	ldr	r0, [r7, #0]
 800491a:	f002 f8a9 	bl	8006a70 <memcpy>
	}
}
 800491e:	bf00      	nop
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b084      	sub	sp, #16
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800492e:	f001 fd6b 	bl	8006408 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004938:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800493a:	e011      	b.n	8004960 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	2b00      	cmp	r3, #0
 8004942:	d012      	beq.n	800496a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3324      	adds	r3, #36	; 0x24
 8004948:	4618      	mov	r0, r3
 800494a:	f000 fd5d 	bl	8005408 <xTaskRemoveFromEventList>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004954:	f000 fe36 	bl	80055c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	3b01      	subs	r3, #1
 800495c:	b2db      	uxtb	r3, r3
 800495e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004964:	2b00      	cmp	r3, #0
 8004966:	dce9      	bgt.n	800493c <prvUnlockQueue+0x16>
 8004968:	e000      	b.n	800496c <prvUnlockQueue+0x46>
					break;
 800496a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	22ff      	movs	r2, #255	; 0xff
 8004970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004974:	f001 fd7a 	bl	800646c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004978:	f001 fd46 	bl	8006408 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004982:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004984:	e011      	b.n	80049aa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d012      	beq.n	80049b4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	3310      	adds	r3, #16
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fd38 	bl	8005408 <xTaskRemoveFromEventList>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800499e:	f000 fe11 	bl	80055c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80049a2:	7bbb      	ldrb	r3, [r7, #14]
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	dce9      	bgt.n	8004986 <prvUnlockQueue+0x60>
 80049b2:	e000      	b.n	80049b6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80049b4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	22ff      	movs	r2, #255	; 0xff
 80049ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80049be:	f001 fd55 	bl	800646c <vPortExitCritical>
}
 80049c2:	bf00      	nop
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}

080049ca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b084      	sub	sp, #16
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049d2:	f001 fd19 	bl	8006408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d102      	bne.n	80049e4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80049de:	2301      	movs	r3, #1
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	e001      	b.n	80049e8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80049e8:	f001 fd40 	bl	800646c <vPortExitCritical>

	return xReturn;
 80049ec:	68fb      	ldr	r3, [r7, #12]
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b084      	sub	sp, #16
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80049fe:	f001 fd03 	bl	8006408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d102      	bne.n	8004a14 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	e001      	b.n	8004a18 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a14:	2300      	movs	r3, #0
 8004a16:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a18:	f001 fd28 	bl	800646c <vPortExitCritical>

	return xReturn;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	e014      	b.n	8004a62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004a38:	4a0e      	ldr	r2, [pc, #56]	; (8004a74 <vQueueAddToRegistry+0x4c>)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10b      	bne.n	8004a5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004a44:	490b      	ldr	r1, [pc, #44]	; (8004a74 <vQueueAddToRegistry+0x4c>)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004a4e:	4a09      	ldr	r2, [pc, #36]	; (8004a74 <vQueueAddToRegistry+0x4c>)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	4413      	add	r3, r2
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004a5a:	e005      	b.n	8004a68 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	60fb      	str	r3, [r7, #12]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2b07      	cmp	r3, #7
 8004a66:	d9e7      	bls.n	8004a38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004a68:	bf00      	nop
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	20004aa8 	.word	0x20004aa8

08004a78 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a80:	2300      	movs	r3, #0
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	e016      	b.n	8004ab4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004a86:	4a10      	ldr	r2, [pc, #64]	; (8004ac8 <vQueueUnregisterQueue+0x50>)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	00db      	lsls	r3, r3, #3
 8004a8c:	4413      	add	r3, r2
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d10b      	bne.n	8004aae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004a96:	4a0c      	ldr	r2, [pc, #48]	; (8004ac8 <vQueueUnregisterQueue+0x50>)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004aa0:	4a09      	ldr	r2, [pc, #36]	; (8004ac8 <vQueueUnregisterQueue+0x50>)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	4413      	add	r3, r2
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	605a      	str	r2, [r3, #4]
				break;
 8004aac:	e005      	b.n	8004aba <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2b07      	cmp	r3, #7
 8004ab8:	d9e5      	bls.n	8004a86 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004aba:	bf00      	nop
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	20004aa8 	.word	0x20004aa8

08004acc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004adc:	f001 fc94 	bl	8006408 <vPortEnterCritical>
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ae6:	b25b      	sxtb	r3, r3
 8004ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aec:	d103      	bne.n	8004af6 <vQueueWaitForMessageRestricted+0x2a>
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004afc:	b25b      	sxtb	r3, r3
 8004afe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b02:	d103      	bne.n	8004b0c <vQueueWaitForMessageRestricted+0x40>
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b0c:	f001 fcae 	bl	800646c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d106      	bne.n	8004b26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	3324      	adds	r3, #36	; 0x24
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	68b9      	ldr	r1, [r7, #8]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fc45 	bl	80053b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004b26:	6978      	ldr	r0, [r7, #20]
 8004b28:	f7ff fefd 	bl	8004926 <prvUnlockQueue>
	}
 8004b2c:	bf00      	nop
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08e      	sub	sp, #56	; 0x38
 8004b38:	af04      	add	r7, sp, #16
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10b      	bne.n	8004b60 <xTaskCreateStatic+0x2c>
 8004b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4c:	b672      	cpsid	i
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	b662      	cpsie	i
 8004b5c:	623b      	str	r3, [r7, #32]
 8004b5e:	e7fe      	b.n	8004b5e <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8004b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10b      	bne.n	8004b7e <xTaskCreateStatic+0x4a>
 8004b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b6a:	b672      	cpsid	i
 8004b6c:	f383 8811 	msr	BASEPRI, r3
 8004b70:	f3bf 8f6f 	isb	sy
 8004b74:	f3bf 8f4f 	dsb	sy
 8004b78:	b662      	cpsie	i
 8004b7a:	61fb      	str	r3, [r7, #28]
 8004b7c:	e7fe      	b.n	8004b7c <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b7e:	235c      	movs	r3, #92	; 0x5c
 8004b80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	2b5c      	cmp	r3, #92	; 0x5c
 8004b86:	d00b      	beq.n	8004ba0 <xTaskCreateStatic+0x6c>
 8004b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8c:	b672      	cpsid	i
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	b662      	cpsie	i
 8004b9c:	61bb      	str	r3, [r7, #24]
 8004b9e:	e7fe      	b.n	8004b9e <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ba0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01e      	beq.n	8004be6 <xTaskCreateStatic+0xb2>
 8004ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d01b      	beq.n	8004be6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bb6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	9303      	str	r3, [sp, #12]
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc6:	9302      	str	r3, [sp, #8]
 8004bc8:	f107 0314 	add.w	r3, r7, #20
 8004bcc:	9301      	str	r3, [sp, #4]
 8004bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	68b9      	ldr	r1, [r7, #8]
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f000 f850 	bl	8004c7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004be0:	f000 f8de 	bl	8004da0 <prvAddNewTaskToReadyList>
 8004be4:	e001      	b.n	8004bea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004bea:	697b      	ldr	r3, [r7, #20]
	}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3728      	adds	r7, #40	; 0x28
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b08c      	sub	sp, #48	; 0x30
 8004bf8:	af04      	add	r7, sp, #16
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	603b      	str	r3, [r7, #0]
 8004c00:	4613      	mov	r3, r2
 8004c02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c04:	88fb      	ldrh	r3, [r7, #6]
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f001 fd1f 	bl	800664c <pvPortMalloc>
 8004c0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00e      	beq.n	8004c34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c16:	205c      	movs	r0, #92	; 0x5c
 8004c18:	f001 fd18 	bl	800664c <pvPortMalloc>
 8004c1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	631a      	str	r2, [r3, #48]	; 0x30
 8004c2a:	e005      	b.n	8004c38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c2c:	6978      	ldr	r0, [r7, #20]
 8004c2e:	f001 fdd5 	bl	80067dc <vPortFree>
 8004c32:	e001      	b.n	8004c38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c34:	2300      	movs	r3, #0
 8004c36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d017      	beq.n	8004c6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c46:	88fa      	ldrh	r2, [r7, #6]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	9303      	str	r3, [sp, #12]
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	9302      	str	r3, [sp, #8]
 8004c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c52:	9301      	str	r3, [sp, #4]
 8004c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f000 f80e 	bl	8004c7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c62:	69f8      	ldr	r0, [r7, #28]
 8004c64:	f000 f89c 	bl	8004da0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	61bb      	str	r3, [r7, #24]
 8004c6c:	e002      	b.n	8004c74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c74:	69bb      	ldr	r3, [r7, #24]
	}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3720      	adds	r7, #32
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b088      	sub	sp, #32
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	60f8      	str	r0, [r7, #12]
 8004c86:	60b9      	str	r1, [r7, #8]
 8004c88:	607a      	str	r2, [r7, #4]
 8004c8a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	461a      	mov	r2, r3
 8004c96:	21a5      	movs	r1, #165	; 0xa5
 8004c98:	f001 fef5 	bl	8006a86 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ca0:	6879      	ldr	r1, [r7, #4]
 8004ca2:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8004ca6:	440b      	add	r3, r1
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	f023 0307 	bic.w	r3, r3, #7
 8004cb4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00b      	beq.n	8004cd8 <prvInitialiseNewTask+0x5a>
 8004cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc4:	b672      	cpsid	i
 8004cc6:	f383 8811 	msr	BASEPRI, r3
 8004cca:	f3bf 8f6f 	isb	sy
 8004cce:	f3bf 8f4f 	dsb	sy
 8004cd2:	b662      	cpsie	i
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	e7fe      	b.n	8004cd6 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d01f      	beq.n	8004d1e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cde:	2300      	movs	r3, #0
 8004ce0:	61fb      	str	r3, [r7, #28]
 8004ce2:	e012      	b.n	8004d0a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	4413      	add	r3, r2
 8004cea:	7819      	ldrb	r1, [r3, #0]
 8004cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	3334      	adds	r3, #52	; 0x34
 8004cf4:	460a      	mov	r2, r1
 8004cf6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d006      	beq.n	8004d12 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	3301      	adds	r3, #1
 8004d08:	61fb      	str	r3, [r7, #28]
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	2b0f      	cmp	r3, #15
 8004d0e:	d9e9      	bls.n	8004ce4 <prvInitialiseNewTask+0x66>
 8004d10:	e000      	b.n	8004d14 <prvInitialiseNewTask+0x96>
			{
				break;
 8004d12:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d1c:	e003      	b.n	8004d26 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d28:	2b37      	cmp	r3, #55	; 0x37
 8004d2a:	d901      	bls.n	8004d30 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d2c:	2337      	movs	r3, #55	; 0x37
 8004d2e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d34:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d3a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d3e:	2200      	movs	r2, #0
 8004d40:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d44:	3304      	adds	r3, #4
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fe fe2e 	bl	80039a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4e:	3318      	adds	r3, #24
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fe fe29 	bl	80039a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d6a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6e:	2200      	movs	r2, #0
 8004d70:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	68f9      	ldr	r1, [r7, #12]
 8004d7e:	69b8      	ldr	r0, [r7, #24]
 8004d80:	f001 fa36 	bl	80061f0 <pxPortInitialiseStack>
 8004d84:	4602      	mov	r2, r0
 8004d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d88:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d002      	beq.n	8004d96 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d96:	bf00      	nop
 8004d98:	3720      	adds	r7, #32
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004da8:	f001 fb2e 	bl	8006408 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004dac:	4b2d      	ldr	r3, [pc, #180]	; (8004e64 <prvAddNewTaskToReadyList+0xc4>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	3301      	adds	r3, #1
 8004db2:	4a2c      	ldr	r2, [pc, #176]	; (8004e64 <prvAddNewTaskToReadyList+0xc4>)
 8004db4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004db6:	4b2c      	ldr	r3, [pc, #176]	; (8004e68 <prvAddNewTaskToReadyList+0xc8>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d109      	bne.n	8004dd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004dbe:	4a2a      	ldr	r2, [pc, #168]	; (8004e68 <prvAddNewTaskToReadyList+0xc8>)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004dc4:	4b27      	ldr	r3, [pc, #156]	; (8004e64 <prvAddNewTaskToReadyList+0xc4>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d110      	bne.n	8004dee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004dcc:	f000 fc1e 	bl	800560c <prvInitialiseTaskLists>
 8004dd0:	e00d      	b.n	8004dee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004dd2:	4b26      	ldr	r3, [pc, #152]	; (8004e6c <prvAddNewTaskToReadyList+0xcc>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d109      	bne.n	8004dee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004dda:	4b23      	ldr	r3, [pc, #140]	; (8004e68 <prvAddNewTaskToReadyList+0xc8>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d802      	bhi.n	8004dee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004de8:	4a1f      	ldr	r2, [pc, #124]	; (8004e68 <prvAddNewTaskToReadyList+0xc8>)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004dee:	4b20      	ldr	r3, [pc, #128]	; (8004e70 <prvAddNewTaskToReadyList+0xd0>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	3301      	adds	r3, #1
 8004df4:	4a1e      	ldr	r2, [pc, #120]	; (8004e70 <prvAddNewTaskToReadyList+0xd0>)
 8004df6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004df8:	4b1d      	ldr	r3, [pc, #116]	; (8004e70 <prvAddNewTaskToReadyList+0xd0>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e04:	4b1b      	ldr	r3, [pc, #108]	; (8004e74 <prvAddNewTaskToReadyList+0xd4>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d903      	bls.n	8004e14 <prvAddNewTaskToReadyList+0x74>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e10:	4a18      	ldr	r2, [pc, #96]	; (8004e74 <prvAddNewTaskToReadyList+0xd4>)
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e18:	4613      	mov	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4a15      	ldr	r2, [pc, #84]	; (8004e78 <prvAddNewTaskToReadyList+0xd8>)
 8004e22:	441a      	add	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	3304      	adds	r3, #4
 8004e28:	4619      	mov	r1, r3
 8004e2a:	4610      	mov	r0, r2
 8004e2c:	f7fe fdc9 	bl	80039c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004e30:	f001 fb1c 	bl	800646c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004e34:	4b0d      	ldr	r3, [pc, #52]	; (8004e6c <prvAddNewTaskToReadyList+0xcc>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00e      	beq.n	8004e5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e3c:	4b0a      	ldr	r3, [pc, #40]	; (8004e68 <prvAddNewTaskToReadyList+0xc8>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d207      	bcs.n	8004e5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e4a:	4b0c      	ldr	r3, [pc, #48]	; (8004e7c <prvAddNewTaskToReadyList+0xdc>)
 8004e4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e50:	601a      	str	r2, [r3, #0]
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e5a:	bf00      	nop
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000c34 	.word	0x20000c34
 8004e68:	20000760 	.word	0x20000760
 8004e6c:	20000c40 	.word	0x20000c40
 8004e70:	20000c50 	.word	0x20000c50
 8004e74:	20000c3c 	.word	0x20000c3c
 8004e78:	20000764 	.word	0x20000764
 8004e7c:	e000ed04 	.word	0xe000ed04

08004e80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d018      	beq.n	8004ec4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e92:	4b14      	ldr	r3, [pc, #80]	; (8004ee4 <vTaskDelay+0x64>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00b      	beq.n	8004eb2 <vTaskDelay+0x32>
 8004e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9e:	b672      	cpsid	i
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	b662      	cpsie	i
 8004eae:	60bb      	str	r3, [r7, #8]
 8004eb0:	e7fe      	b.n	8004eb0 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004eb2:	f000 f883 	bl	8004fbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 fdf1 	bl	8005aa0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004ebe:	f000 f88b 	bl	8004fd8 <xTaskResumeAll>
 8004ec2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d107      	bne.n	8004eda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004eca:	4b07      	ldr	r3, [pc, #28]	; (8004ee8 <vTaskDelay+0x68>)
 8004ecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004eda:	bf00      	nop
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	20000c5c 	.word	0x20000c5c
 8004ee8:	e000ed04 	.word	0xe000ed04

08004eec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08a      	sub	sp, #40	; 0x28
 8004ef0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004efa:	463a      	mov	r2, r7
 8004efc:	1d39      	adds	r1, r7, #4
 8004efe:	f107 0308 	add.w	r3, r7, #8
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7fe fcfc 	bl	8003900 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f08:	6839      	ldr	r1, [r7, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	9202      	str	r2, [sp, #8]
 8004f10:	9301      	str	r3, [sp, #4]
 8004f12:	2300      	movs	r3, #0
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	2300      	movs	r3, #0
 8004f18:	460a      	mov	r2, r1
 8004f1a:	4922      	ldr	r1, [pc, #136]	; (8004fa4 <vTaskStartScheduler+0xb8>)
 8004f1c:	4822      	ldr	r0, [pc, #136]	; (8004fa8 <vTaskStartScheduler+0xbc>)
 8004f1e:	f7ff fe09 	bl	8004b34 <xTaskCreateStatic>
 8004f22:	4602      	mov	r2, r0
 8004f24:	4b21      	ldr	r3, [pc, #132]	; (8004fac <vTaskStartScheduler+0xc0>)
 8004f26:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f28:	4b20      	ldr	r3, [pc, #128]	; (8004fac <vTaskStartScheduler+0xc0>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d002      	beq.n	8004f36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f30:	2301      	movs	r3, #1
 8004f32:	617b      	str	r3, [r7, #20]
 8004f34:	e001      	b.n	8004f3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d102      	bne.n	8004f46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004f40:	f000 fe02 	bl	8005b48 <xTimerCreateTimerTask>
 8004f44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d117      	bne.n	8004f7c <vTaskStartScheduler+0x90>
 8004f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f50:	b672      	cpsid	i
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	b662      	cpsie	i
 8004f60:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004f62:	4b13      	ldr	r3, [pc, #76]	; (8004fb0 <vTaskStartScheduler+0xc4>)
 8004f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f68:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004f6a:	4b12      	ldr	r3, [pc, #72]	; (8004fb4 <vTaskStartScheduler+0xc8>)
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f70:	4b11      	ldr	r3, [pc, #68]	; (8004fb8 <vTaskStartScheduler+0xcc>)
 8004f72:	2200      	movs	r2, #0
 8004f74:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004f76:	f001 f9cb 	bl	8006310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004f7a:	e00f      	b.n	8004f9c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f82:	d10b      	bne.n	8004f9c <vTaskStartScheduler+0xb0>
 8004f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f88:	b672      	cpsid	i
 8004f8a:	f383 8811 	msr	BASEPRI, r3
 8004f8e:	f3bf 8f6f 	isb	sy
 8004f92:	f3bf 8f4f 	dsb	sy
 8004f96:	b662      	cpsie	i
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	e7fe      	b.n	8004f9a <vTaskStartScheduler+0xae>
}
 8004f9c:	bf00      	nop
 8004f9e:	3718      	adds	r7, #24
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	08006bb0 	.word	0x08006bb0
 8004fa8:	080055dd 	.word	0x080055dd
 8004fac:	20000c58 	.word	0x20000c58
 8004fb0:	20000c54 	.word	0x20000c54
 8004fb4:	20000c40 	.word	0x20000c40
 8004fb8:	20000c38 	.word	0x20000c38

08004fbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004fc0:	4b04      	ldr	r3, [pc, #16]	; (8004fd4 <vTaskSuspendAll+0x18>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	4a03      	ldr	r2, [pc, #12]	; (8004fd4 <vTaskSuspendAll+0x18>)
 8004fc8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004fca:	bf00      	nop
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	20000c5c 	.word	0x20000c5c

08004fd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004fe6:	4b42      	ldr	r3, [pc, #264]	; (80050f0 <xTaskResumeAll+0x118>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10b      	bne.n	8005006 <xTaskResumeAll+0x2e>
 8004fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff2:	b672      	cpsid	i
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	b662      	cpsie	i
 8005002:	603b      	str	r3, [r7, #0]
 8005004:	e7fe      	b.n	8005004 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005006:	f001 f9ff 	bl	8006408 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800500a:	4b39      	ldr	r3, [pc, #228]	; (80050f0 <xTaskResumeAll+0x118>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3b01      	subs	r3, #1
 8005010:	4a37      	ldr	r2, [pc, #220]	; (80050f0 <xTaskResumeAll+0x118>)
 8005012:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005014:	4b36      	ldr	r3, [pc, #216]	; (80050f0 <xTaskResumeAll+0x118>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d162      	bne.n	80050e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800501c:	4b35      	ldr	r3, [pc, #212]	; (80050f4 <xTaskResumeAll+0x11c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d05e      	beq.n	80050e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005024:	e02f      	b.n	8005086 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005026:	4b34      	ldr	r3, [pc, #208]	; (80050f8 <xTaskResumeAll+0x120>)
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3318      	adds	r3, #24
 8005032:	4618      	mov	r0, r3
 8005034:	f7fe fd22 	bl	8003a7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	3304      	adds	r3, #4
 800503c:	4618      	mov	r0, r3
 800503e:	f7fe fd1d 	bl	8003a7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005046:	4b2d      	ldr	r3, [pc, #180]	; (80050fc <xTaskResumeAll+0x124>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	429a      	cmp	r2, r3
 800504c:	d903      	bls.n	8005056 <xTaskResumeAll+0x7e>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005052:	4a2a      	ldr	r2, [pc, #168]	; (80050fc <xTaskResumeAll+0x124>)
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800505a:	4613      	mov	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4a27      	ldr	r2, [pc, #156]	; (8005100 <xTaskResumeAll+0x128>)
 8005064:	441a      	add	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	3304      	adds	r3, #4
 800506a:	4619      	mov	r1, r3
 800506c:	4610      	mov	r0, r2
 800506e:	f7fe fca8 	bl	80039c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005076:	4b23      	ldr	r3, [pc, #140]	; (8005104 <xTaskResumeAll+0x12c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507c:	429a      	cmp	r2, r3
 800507e:	d302      	bcc.n	8005086 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005080:	4b21      	ldr	r3, [pc, #132]	; (8005108 <xTaskResumeAll+0x130>)
 8005082:	2201      	movs	r2, #1
 8005084:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005086:	4b1c      	ldr	r3, [pc, #112]	; (80050f8 <xTaskResumeAll+0x120>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1cb      	bne.n	8005026 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005094:	f000 fb56 	bl	8005744 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005098:	4b1c      	ldr	r3, [pc, #112]	; (800510c <xTaskResumeAll+0x134>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d010      	beq.n	80050c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80050a4:	f000 f846 	bl	8005134 <xTaskIncrementTick>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80050ae:	4b16      	ldr	r3, [pc, #88]	; (8005108 <xTaskResumeAll+0x130>)
 80050b0:	2201      	movs	r2, #1
 80050b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1f1      	bne.n	80050a4 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80050c0:	4b12      	ldr	r3, [pc, #72]	; (800510c <xTaskResumeAll+0x134>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80050c6:	4b10      	ldr	r3, [pc, #64]	; (8005108 <xTaskResumeAll+0x130>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d009      	beq.n	80050e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80050ce:	2301      	movs	r3, #1
 80050d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80050d2:	4b0f      	ldr	r3, [pc, #60]	; (8005110 <xTaskResumeAll+0x138>)
 80050d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050d8:	601a      	str	r2, [r3, #0]
 80050da:	f3bf 8f4f 	dsb	sy
 80050de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80050e2:	f001 f9c3 	bl	800646c <vPortExitCritical>

	return xAlreadyYielded;
 80050e6:	68bb      	ldr	r3, [r7, #8]
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3710      	adds	r7, #16
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	20000c5c 	.word	0x20000c5c
 80050f4:	20000c34 	.word	0x20000c34
 80050f8:	20000bf4 	.word	0x20000bf4
 80050fc:	20000c3c 	.word	0x20000c3c
 8005100:	20000764 	.word	0x20000764
 8005104:	20000760 	.word	0x20000760
 8005108:	20000c48 	.word	0x20000c48
 800510c:	20000c44 	.word	0x20000c44
 8005110:	e000ed04 	.word	0xe000ed04

08005114 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800511a:	4b05      	ldr	r3, [pc, #20]	; (8005130 <xTaskGetTickCount+0x1c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005120:	687b      	ldr	r3, [r7, #4]
}
 8005122:	4618      	mov	r0, r3
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	20000c38 	.word	0x20000c38

08005134 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800513a:	2300      	movs	r3, #0
 800513c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800513e:	4b4f      	ldr	r3, [pc, #316]	; (800527c <xTaskIncrementTick+0x148>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	f040 808a 	bne.w	800525c <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005148:	4b4d      	ldr	r3, [pc, #308]	; (8005280 <xTaskIncrementTick+0x14c>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	3301      	adds	r3, #1
 800514e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005150:	4a4b      	ldr	r2, [pc, #300]	; (8005280 <xTaskIncrementTick+0x14c>)
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d121      	bne.n	80051a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800515c:	4b49      	ldr	r3, [pc, #292]	; (8005284 <xTaskIncrementTick+0x150>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00b      	beq.n	800517e <xTaskIncrementTick+0x4a>
 8005166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516a:	b672      	cpsid	i
 800516c:	f383 8811 	msr	BASEPRI, r3
 8005170:	f3bf 8f6f 	isb	sy
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	b662      	cpsie	i
 800517a:	603b      	str	r3, [r7, #0]
 800517c:	e7fe      	b.n	800517c <xTaskIncrementTick+0x48>
 800517e:	4b41      	ldr	r3, [pc, #260]	; (8005284 <xTaskIncrementTick+0x150>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	4b40      	ldr	r3, [pc, #256]	; (8005288 <xTaskIncrementTick+0x154>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a3e      	ldr	r2, [pc, #248]	; (8005284 <xTaskIncrementTick+0x150>)
 800518a:	6013      	str	r3, [r2, #0]
 800518c:	4a3e      	ldr	r2, [pc, #248]	; (8005288 <xTaskIncrementTick+0x154>)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	4b3e      	ldr	r3, [pc, #248]	; (800528c <xTaskIncrementTick+0x158>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	3301      	adds	r3, #1
 8005198:	4a3c      	ldr	r2, [pc, #240]	; (800528c <xTaskIncrementTick+0x158>)
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	f000 fad2 	bl	8005744 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051a0:	4b3b      	ldr	r3, [pc, #236]	; (8005290 <xTaskIncrementTick+0x15c>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	693a      	ldr	r2, [r7, #16]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d349      	bcc.n	800523e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051aa:	4b36      	ldr	r3, [pc, #216]	; (8005284 <xTaskIncrementTick+0x150>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d104      	bne.n	80051be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051b4:	4b36      	ldr	r3, [pc, #216]	; (8005290 <xTaskIncrementTick+0x15c>)
 80051b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80051ba:	601a      	str	r2, [r3, #0]
					break;
 80051bc:	e03f      	b.n	800523e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051be:	4b31      	ldr	r3, [pc, #196]	; (8005284 <xTaskIncrementTick+0x150>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d203      	bcs.n	80051de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80051d6:	4a2e      	ldr	r2, [pc, #184]	; (8005290 <xTaskIncrementTick+0x15c>)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80051dc:	e02f      	b.n	800523e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	3304      	adds	r3, #4
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fe fc4a 	bl	8003a7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d004      	beq.n	80051fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	3318      	adds	r3, #24
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7fe fc41 	bl	8003a7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051fe:	4b25      	ldr	r3, [pc, #148]	; (8005294 <xTaskIncrementTick+0x160>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	429a      	cmp	r2, r3
 8005204:	d903      	bls.n	800520e <xTaskIncrementTick+0xda>
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520a:	4a22      	ldr	r2, [pc, #136]	; (8005294 <xTaskIncrementTick+0x160>)
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005212:	4613      	mov	r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	4413      	add	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4a1f      	ldr	r2, [pc, #124]	; (8005298 <xTaskIncrementTick+0x164>)
 800521c:	441a      	add	r2, r3
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	3304      	adds	r3, #4
 8005222:	4619      	mov	r1, r3
 8005224:	4610      	mov	r0, r2
 8005226:	f7fe fbcc 	bl	80039c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800522e:	4b1b      	ldr	r3, [pc, #108]	; (800529c <xTaskIncrementTick+0x168>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005234:	429a      	cmp	r2, r3
 8005236:	d3b8      	bcc.n	80051aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005238:	2301      	movs	r3, #1
 800523a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800523c:	e7b5      	b.n	80051aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800523e:	4b17      	ldr	r3, [pc, #92]	; (800529c <xTaskIncrementTick+0x168>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005244:	4914      	ldr	r1, [pc, #80]	; (8005298 <xTaskIncrementTick+0x164>)
 8005246:	4613      	mov	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	440b      	add	r3, r1
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d907      	bls.n	8005266 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8005256:	2301      	movs	r3, #1
 8005258:	617b      	str	r3, [r7, #20]
 800525a:	e004      	b.n	8005266 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800525c:	4b10      	ldr	r3, [pc, #64]	; (80052a0 <xTaskIncrementTick+0x16c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3301      	adds	r3, #1
 8005262:	4a0f      	ldr	r2, [pc, #60]	; (80052a0 <xTaskIncrementTick+0x16c>)
 8005264:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005266:	4b0f      	ldr	r3, [pc, #60]	; (80052a4 <xTaskIncrementTick+0x170>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800526e:	2301      	movs	r3, #1
 8005270:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005272:	697b      	ldr	r3, [r7, #20]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3718      	adds	r7, #24
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	20000c5c 	.word	0x20000c5c
 8005280:	20000c38 	.word	0x20000c38
 8005284:	20000bec 	.word	0x20000bec
 8005288:	20000bf0 	.word	0x20000bf0
 800528c:	20000c4c 	.word	0x20000c4c
 8005290:	20000c54 	.word	0x20000c54
 8005294:	20000c3c 	.word	0x20000c3c
 8005298:	20000764 	.word	0x20000764
 800529c:	20000760 	.word	0x20000760
 80052a0:	20000c44 	.word	0x20000c44
 80052a4:	20000c48 	.word	0x20000c48

080052a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80052ae:	4b28      	ldr	r3, [pc, #160]	; (8005350 <vTaskSwitchContext+0xa8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80052b6:	4b27      	ldr	r3, [pc, #156]	; (8005354 <vTaskSwitchContext+0xac>)
 80052b8:	2201      	movs	r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80052bc:	e042      	b.n	8005344 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80052be:	4b25      	ldr	r3, [pc, #148]	; (8005354 <vTaskSwitchContext+0xac>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052c4:	4b24      	ldr	r3, [pc, #144]	; (8005358 <vTaskSwitchContext+0xb0>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	60fb      	str	r3, [r7, #12]
 80052ca:	e011      	b.n	80052f0 <vTaskSwitchContext+0x48>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10b      	bne.n	80052ea <vTaskSwitchContext+0x42>
 80052d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d6:	b672      	cpsid	i
 80052d8:	f383 8811 	msr	BASEPRI, r3
 80052dc:	f3bf 8f6f 	isb	sy
 80052e0:	f3bf 8f4f 	dsb	sy
 80052e4:	b662      	cpsie	i
 80052e6:	607b      	str	r3, [r7, #4]
 80052e8:	e7fe      	b.n	80052e8 <vTaskSwitchContext+0x40>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	3b01      	subs	r3, #1
 80052ee:	60fb      	str	r3, [r7, #12]
 80052f0:	491a      	ldr	r1, [pc, #104]	; (800535c <vTaskSwitchContext+0xb4>)
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	4613      	mov	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4413      	add	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	440b      	add	r3, r1
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0e3      	beq.n	80052cc <vTaskSwitchContext+0x24>
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	4613      	mov	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4a13      	ldr	r2, [pc, #76]	; (800535c <vTaskSwitchContext+0xb4>)
 8005310:	4413      	add	r3, r2
 8005312:	60bb      	str	r3, [r7, #8]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	605a      	str	r2, [r3, #4]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	3308      	adds	r3, #8
 8005326:	429a      	cmp	r2, r3
 8005328:	d104      	bne.n	8005334 <vTaskSwitchContext+0x8c>
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	605a      	str	r2, [r3, #4]
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	4a09      	ldr	r2, [pc, #36]	; (8005360 <vTaskSwitchContext+0xb8>)
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	4a06      	ldr	r2, [pc, #24]	; (8005358 <vTaskSwitchContext+0xb0>)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6013      	str	r3, [r2, #0]
}
 8005344:	bf00      	nop
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	20000c5c 	.word	0x20000c5c
 8005354:	20000c48 	.word	0x20000c48
 8005358:	20000c3c 	.word	0x20000c3c
 800535c:	20000764 	.word	0x20000764
 8005360:	20000760 	.word	0x20000760

08005364 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10b      	bne.n	800538c <vTaskPlaceOnEventList+0x28>
 8005374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005378:	b672      	cpsid	i
 800537a:	f383 8811 	msr	BASEPRI, r3
 800537e:	f3bf 8f6f 	isb	sy
 8005382:	f3bf 8f4f 	dsb	sy
 8005386:	b662      	cpsie	i
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	e7fe      	b.n	800538a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800538c:	4b07      	ldr	r3, [pc, #28]	; (80053ac <vTaskPlaceOnEventList+0x48>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3318      	adds	r3, #24
 8005392:	4619      	mov	r1, r3
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7fe fb38 	bl	8003a0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800539a:	2101      	movs	r1, #1
 800539c:	6838      	ldr	r0, [r7, #0]
 800539e:	f000 fb7f 	bl	8005aa0 <prvAddCurrentTaskToDelayedList>
}
 80053a2:	bf00      	nop
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000760 	.word	0x20000760

080053b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10b      	bne.n	80053da <vTaskPlaceOnEventListRestricted+0x2a>
 80053c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c6:	b672      	cpsid	i
 80053c8:	f383 8811 	msr	BASEPRI, r3
 80053cc:	f3bf 8f6f 	isb	sy
 80053d0:	f3bf 8f4f 	dsb	sy
 80053d4:	b662      	cpsie	i
 80053d6:	617b      	str	r3, [r7, #20]
 80053d8:	e7fe      	b.n	80053d8 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053da:	4b0a      	ldr	r3, [pc, #40]	; (8005404 <vTaskPlaceOnEventListRestricted+0x54>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	3318      	adds	r3, #24
 80053e0:	4619      	mov	r1, r3
 80053e2:	68f8      	ldr	r0, [r7, #12]
 80053e4:	f7fe faed 	bl	80039c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80053ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	68b8      	ldr	r0, [r7, #8]
 80053f8:	f000 fb52 	bl	8005aa0 <prvAddCurrentTaskToDelayedList>
	}
 80053fc:	bf00      	nop
 80053fe:	3718      	adds	r7, #24
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	20000760 	.word	0x20000760

08005408 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10b      	bne.n	8005436 <xTaskRemoveFromEventList+0x2e>
 800541e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005422:	b672      	cpsid	i
 8005424:	f383 8811 	msr	BASEPRI, r3
 8005428:	f3bf 8f6f 	isb	sy
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	b662      	cpsie	i
 8005432:	60fb      	str	r3, [r7, #12]
 8005434:	e7fe      	b.n	8005434 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	3318      	adds	r3, #24
 800543a:	4618      	mov	r0, r3
 800543c:	f7fe fb1e 	bl	8003a7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005440:	4b1d      	ldr	r3, [pc, #116]	; (80054b8 <xTaskRemoveFromEventList+0xb0>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d11d      	bne.n	8005484 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	3304      	adds	r3, #4
 800544c:	4618      	mov	r0, r3
 800544e:	f7fe fb15 	bl	8003a7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005456:	4b19      	ldr	r3, [pc, #100]	; (80054bc <xTaskRemoveFromEventList+0xb4>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	429a      	cmp	r2, r3
 800545c:	d903      	bls.n	8005466 <xTaskRemoveFromEventList+0x5e>
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005462:	4a16      	ldr	r2, [pc, #88]	; (80054bc <xTaskRemoveFromEventList+0xb4>)
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800546a:	4613      	mov	r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	4413      	add	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	4a13      	ldr	r2, [pc, #76]	; (80054c0 <xTaskRemoveFromEventList+0xb8>)
 8005474:	441a      	add	r2, r3
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	3304      	adds	r3, #4
 800547a:	4619      	mov	r1, r3
 800547c:	4610      	mov	r0, r2
 800547e:	f7fe faa0 	bl	80039c2 <vListInsertEnd>
 8005482:	e005      	b.n	8005490 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	3318      	adds	r3, #24
 8005488:	4619      	mov	r1, r3
 800548a:	480e      	ldr	r0, [pc, #56]	; (80054c4 <xTaskRemoveFromEventList+0xbc>)
 800548c:	f7fe fa99 	bl	80039c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005494:	4b0c      	ldr	r3, [pc, #48]	; (80054c8 <xTaskRemoveFromEventList+0xc0>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800549a:	429a      	cmp	r2, r3
 800549c:	d905      	bls.n	80054aa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800549e:	2301      	movs	r3, #1
 80054a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80054a2:	4b0a      	ldr	r3, [pc, #40]	; (80054cc <xTaskRemoveFromEventList+0xc4>)
 80054a4:	2201      	movs	r2, #1
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	e001      	b.n	80054ae <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80054aa:	2300      	movs	r3, #0
 80054ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80054ae:	697b      	ldr	r3, [r7, #20]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	20000c5c 	.word	0x20000c5c
 80054bc:	20000c3c 	.word	0x20000c3c
 80054c0:	20000764 	.word	0x20000764
 80054c4:	20000bf4 	.word	0x20000bf4
 80054c8:	20000760 	.word	0x20000760
 80054cc:	20000c48 	.word	0x20000c48

080054d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054d8:	4b06      	ldr	r3, [pc, #24]	; (80054f4 <vTaskInternalSetTimeOutState+0x24>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054e0:	4b05      	ldr	r3, [pc, #20]	; (80054f8 <vTaskInternalSetTimeOutState+0x28>)
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	605a      	str	r2, [r3, #4]
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	20000c4c 	.word	0x20000c4c
 80054f8:	20000c38 	.word	0x20000c38

080054fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10b      	bne.n	8005524 <xTaskCheckForTimeOut+0x28>
 800550c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005510:	b672      	cpsid	i
 8005512:	f383 8811 	msr	BASEPRI, r3
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	f3bf 8f4f 	dsb	sy
 800551e:	b662      	cpsie	i
 8005520:	613b      	str	r3, [r7, #16]
 8005522:	e7fe      	b.n	8005522 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10b      	bne.n	8005542 <xTaskCheckForTimeOut+0x46>
 800552a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552e:	b672      	cpsid	i
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	b662      	cpsie	i
 800553e:	60fb      	str	r3, [r7, #12]
 8005540:	e7fe      	b.n	8005540 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8005542:	f000 ff61 	bl	8006408 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005546:	4b1d      	ldr	r3, [pc, #116]	; (80055bc <xTaskCheckForTimeOut+0xc0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800555e:	d102      	bne.n	8005566 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]
 8005564:	e023      	b.n	80055ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	4b15      	ldr	r3, [pc, #84]	; (80055c0 <xTaskCheckForTimeOut+0xc4>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	429a      	cmp	r2, r3
 8005570:	d007      	beq.n	8005582 <xTaskCheckForTimeOut+0x86>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	429a      	cmp	r2, r3
 800557a:	d302      	bcc.n	8005582 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800557c:	2301      	movs	r3, #1
 800557e:	61fb      	str	r3, [r7, #28]
 8005580:	e015      	b.n	80055ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	429a      	cmp	r2, r3
 800558a:	d20b      	bcs.n	80055a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	1ad2      	subs	r2, r2, r3
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f7ff ff99 	bl	80054d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800559e:	2300      	movs	r3, #0
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	e004      	b.n	80055ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80055aa:	2301      	movs	r3, #1
 80055ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80055ae:	f000 ff5d 	bl	800646c <vPortExitCritical>

	return xReturn;
 80055b2:	69fb      	ldr	r3, [r7, #28]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3720      	adds	r7, #32
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	20000c38 	.word	0x20000c38
 80055c0:	20000c4c 	.word	0x20000c4c

080055c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80055c8:	4b03      	ldr	r3, [pc, #12]	; (80055d8 <vTaskMissedYield+0x14>)
 80055ca:	2201      	movs	r2, #1
 80055cc:	601a      	str	r2, [r3, #0]
}
 80055ce:	bf00      	nop
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	20000c48 	.word	0x20000c48

080055dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055e4:	f000 f852 	bl	800568c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055e8:	4b06      	ldr	r3, [pc, #24]	; (8005604 <prvIdleTask+0x28>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d9f9      	bls.n	80055e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80055f0:	4b05      	ldr	r3, [pc, #20]	; (8005608 <prvIdleTask+0x2c>)
 80055f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055f6:	601a      	str	r2, [r3, #0]
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005600:	e7f0      	b.n	80055e4 <prvIdleTask+0x8>
 8005602:	bf00      	nop
 8005604:	20000764 	.word	0x20000764
 8005608:	e000ed04 	.word	0xe000ed04

0800560c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b082      	sub	sp, #8
 8005610:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005612:	2300      	movs	r3, #0
 8005614:	607b      	str	r3, [r7, #4]
 8005616:	e00c      	b.n	8005632 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	4613      	mov	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	4413      	add	r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4a12      	ldr	r2, [pc, #72]	; (800566c <prvInitialiseTaskLists+0x60>)
 8005624:	4413      	add	r3, r2
 8005626:	4618      	mov	r0, r3
 8005628:	f7fe f99e 	bl	8003968 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	3301      	adds	r3, #1
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b37      	cmp	r3, #55	; 0x37
 8005636:	d9ef      	bls.n	8005618 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005638:	480d      	ldr	r0, [pc, #52]	; (8005670 <prvInitialiseTaskLists+0x64>)
 800563a:	f7fe f995 	bl	8003968 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800563e:	480d      	ldr	r0, [pc, #52]	; (8005674 <prvInitialiseTaskLists+0x68>)
 8005640:	f7fe f992 	bl	8003968 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005644:	480c      	ldr	r0, [pc, #48]	; (8005678 <prvInitialiseTaskLists+0x6c>)
 8005646:	f7fe f98f 	bl	8003968 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800564a:	480c      	ldr	r0, [pc, #48]	; (800567c <prvInitialiseTaskLists+0x70>)
 800564c:	f7fe f98c 	bl	8003968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005650:	480b      	ldr	r0, [pc, #44]	; (8005680 <prvInitialiseTaskLists+0x74>)
 8005652:	f7fe f989 	bl	8003968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005656:	4b0b      	ldr	r3, [pc, #44]	; (8005684 <prvInitialiseTaskLists+0x78>)
 8005658:	4a05      	ldr	r2, [pc, #20]	; (8005670 <prvInitialiseTaskLists+0x64>)
 800565a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800565c:	4b0a      	ldr	r3, [pc, #40]	; (8005688 <prvInitialiseTaskLists+0x7c>)
 800565e:	4a05      	ldr	r2, [pc, #20]	; (8005674 <prvInitialiseTaskLists+0x68>)
 8005660:	601a      	str	r2, [r3, #0]
}
 8005662:	bf00      	nop
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	20000764 	.word	0x20000764
 8005670:	20000bc4 	.word	0x20000bc4
 8005674:	20000bd8 	.word	0x20000bd8
 8005678:	20000bf4 	.word	0x20000bf4
 800567c:	20000c08 	.word	0x20000c08
 8005680:	20000c20 	.word	0x20000c20
 8005684:	20000bec 	.word	0x20000bec
 8005688:	20000bf0 	.word	0x20000bf0

0800568c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005692:	e019      	b.n	80056c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005694:	f000 feb8 	bl	8006408 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005698:	4b0f      	ldr	r3, [pc, #60]	; (80056d8 <prvCheckTasksWaitingTermination+0x4c>)
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	3304      	adds	r3, #4
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7fe f9e9 	bl	8003a7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80056aa:	4b0c      	ldr	r3, [pc, #48]	; (80056dc <prvCheckTasksWaitingTermination+0x50>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3b01      	subs	r3, #1
 80056b0:	4a0a      	ldr	r2, [pc, #40]	; (80056dc <prvCheckTasksWaitingTermination+0x50>)
 80056b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80056b4:	4b0a      	ldr	r3, [pc, #40]	; (80056e0 <prvCheckTasksWaitingTermination+0x54>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	3b01      	subs	r3, #1
 80056ba:	4a09      	ldr	r2, [pc, #36]	; (80056e0 <prvCheckTasksWaitingTermination+0x54>)
 80056bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80056be:	f000 fed5 	bl	800646c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f80e 	bl	80056e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056c8:	4b05      	ldr	r3, [pc, #20]	; (80056e0 <prvCheckTasksWaitingTermination+0x54>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1e1      	bne.n	8005694 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80056d0:	bf00      	nop
 80056d2:	3708      	adds	r7, #8
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}
 80056d8:	20000c08 	.word	0x20000c08
 80056dc:	20000c34 	.word	0x20000c34
 80056e0:	20000c1c 	.word	0x20000c1c

080056e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d108      	bne.n	8005708 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	4618      	mov	r0, r3
 80056fc:	f001 f86e 	bl	80067dc <vPortFree>
				vPortFree( pxTCB );
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f001 f86b 	bl	80067dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005706:	e019      	b.n	800573c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800570e:	2b01      	cmp	r3, #1
 8005710:	d103      	bne.n	800571a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f001 f862 	bl	80067dc <vPortFree>
	}
 8005718:	e010      	b.n	800573c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005720:	2b02      	cmp	r3, #2
 8005722:	d00b      	beq.n	800573c <prvDeleteTCB+0x58>
 8005724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005728:	b672      	cpsid	i
 800572a:	f383 8811 	msr	BASEPRI, r3
 800572e:	f3bf 8f6f 	isb	sy
 8005732:	f3bf 8f4f 	dsb	sy
 8005736:	b662      	cpsie	i
 8005738:	60fb      	str	r3, [r7, #12]
 800573a:	e7fe      	b.n	800573a <prvDeleteTCB+0x56>
	}
 800573c:	bf00      	nop
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800574a:	4b0c      	ldr	r3, [pc, #48]	; (800577c <prvResetNextTaskUnblockTime+0x38>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d104      	bne.n	800575e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005754:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <prvResetNextTaskUnblockTime+0x3c>)
 8005756:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800575a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800575c:	e008      	b.n	8005770 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800575e:	4b07      	ldr	r3, [pc, #28]	; (800577c <prvResetNextTaskUnblockTime+0x38>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	4a04      	ldr	r2, [pc, #16]	; (8005780 <prvResetNextTaskUnblockTime+0x3c>)
 800576e:	6013      	str	r3, [r2, #0]
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr
 800577c:	20000bec 	.word	0x20000bec
 8005780:	20000c54 	.word	0x20000c54

08005784 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800578a:	4b0b      	ldr	r3, [pc, #44]	; (80057b8 <xTaskGetSchedulerState+0x34>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d102      	bne.n	8005798 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005792:	2301      	movs	r3, #1
 8005794:	607b      	str	r3, [r7, #4]
 8005796:	e008      	b.n	80057aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005798:	4b08      	ldr	r3, [pc, #32]	; (80057bc <xTaskGetSchedulerState+0x38>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d102      	bne.n	80057a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80057a0:	2302      	movs	r3, #2
 80057a2:	607b      	str	r3, [r7, #4]
 80057a4:	e001      	b.n	80057aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80057a6:	2300      	movs	r3, #0
 80057a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80057aa:	687b      	ldr	r3, [r7, #4]
	}
 80057ac:	4618      	mov	r0, r3
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	20000c40 	.word	0x20000c40
 80057bc:	20000c5c 	.word	0x20000c5c

080057c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80057cc:	2300      	movs	r3, #0
 80057ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d051      	beq.n	800587a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057da:	4b2a      	ldr	r3, [pc, #168]	; (8005884 <xTaskPriorityInherit+0xc4>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d241      	bcs.n	8005868 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	db06      	blt.n	80057fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057ec:	4b25      	ldr	r3, [pc, #148]	; (8005884 <xTaskPriorityInherit+0xc4>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	6959      	ldr	r1, [r3, #20]
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	4a1f      	ldr	r2, [pc, #124]	; (8005888 <xTaskPriorityInherit+0xc8>)
 800580c:	4413      	add	r3, r2
 800580e:	4299      	cmp	r1, r3
 8005810:	d122      	bne.n	8005858 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	3304      	adds	r3, #4
 8005816:	4618      	mov	r0, r3
 8005818:	f7fe f930 	bl	8003a7c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800581c:	4b19      	ldr	r3, [pc, #100]	; (8005884 <xTaskPriorityInherit+0xc4>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800582a:	4b18      	ldr	r3, [pc, #96]	; (800588c <xTaskPriorityInherit+0xcc>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	429a      	cmp	r2, r3
 8005830:	d903      	bls.n	800583a <xTaskPriorityInherit+0x7a>
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005836:	4a15      	ldr	r2, [pc, #84]	; (800588c <xTaskPriorityInherit+0xcc>)
 8005838:	6013      	str	r3, [r2, #0]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800583e:	4613      	mov	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	4413      	add	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4a10      	ldr	r2, [pc, #64]	; (8005888 <xTaskPriorityInherit+0xc8>)
 8005848:	441a      	add	r2, r3
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	3304      	adds	r3, #4
 800584e:	4619      	mov	r1, r3
 8005850:	4610      	mov	r0, r2
 8005852:	f7fe f8b6 	bl	80039c2 <vListInsertEnd>
 8005856:	e004      	b.n	8005862 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005858:	4b0a      	ldr	r3, [pc, #40]	; (8005884 <xTaskPriorityInherit+0xc4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005862:	2301      	movs	r3, #1
 8005864:	60fb      	str	r3, [r7, #12]
 8005866:	e008      	b.n	800587a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800586c:	4b05      	ldr	r3, [pc, #20]	; (8005884 <xTaskPriorityInherit+0xc4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005872:	429a      	cmp	r2, r3
 8005874:	d201      	bcs.n	800587a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005876:	2301      	movs	r3, #1
 8005878:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800587a:	68fb      	ldr	r3, [r7, #12]
	}
 800587c:	4618      	mov	r0, r3
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	20000760 	.word	0x20000760
 8005888:	20000764 	.word	0x20000764
 800588c:	20000c3c 	.word	0x20000c3c

08005890 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d058      	beq.n	8005958 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80058a6:	4b2f      	ldr	r3, [pc, #188]	; (8005964 <xTaskPriorityDisinherit+0xd4>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d00b      	beq.n	80058c8 <xTaskPriorityDisinherit+0x38>
 80058b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b4:	b672      	cpsid	i
 80058b6:	f383 8811 	msr	BASEPRI, r3
 80058ba:	f3bf 8f6f 	isb	sy
 80058be:	f3bf 8f4f 	dsb	sy
 80058c2:	b662      	cpsie	i
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	e7fe      	b.n	80058c6 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10b      	bne.n	80058e8 <xTaskPriorityDisinherit+0x58>
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	b672      	cpsid	i
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	b662      	cpsie	i
 80058e4:	60bb      	str	r3, [r7, #8]
 80058e6:	e7fe      	b.n	80058e6 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058ec:	1e5a      	subs	r2, r3, #1
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d02c      	beq.n	8005958 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005902:	2b00      	cmp	r3, #0
 8005904:	d128      	bne.n	8005958 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	3304      	adds	r3, #4
 800590a:	4618      	mov	r0, r3
 800590c:	f7fe f8b6 	bl	8003a7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005928:	4b0f      	ldr	r3, [pc, #60]	; (8005968 <xTaskPriorityDisinherit+0xd8>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d903      	bls.n	8005938 <xTaskPriorityDisinherit+0xa8>
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005934:	4a0c      	ldr	r2, [pc, #48]	; (8005968 <xTaskPriorityDisinherit+0xd8>)
 8005936:	6013      	str	r3, [r2, #0]
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800593c:	4613      	mov	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	4413      	add	r3, r2
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4a09      	ldr	r2, [pc, #36]	; (800596c <xTaskPriorityDisinherit+0xdc>)
 8005946:	441a      	add	r2, r3
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	3304      	adds	r3, #4
 800594c:	4619      	mov	r1, r3
 800594e:	4610      	mov	r0, r2
 8005950:	f7fe f837 	bl	80039c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005954:	2301      	movs	r3, #1
 8005956:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005958:	697b      	ldr	r3, [r7, #20]
	}
 800595a:	4618      	mov	r0, r3
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	20000760 	.word	0x20000760
 8005968:	20000c3c 	.word	0x20000c3c
 800596c:	20000764 	.word	0x20000764

08005970 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005970:	b580      	push	{r7, lr}
 8005972:	b088      	sub	sp, #32
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800597e:	2301      	movs	r3, #1
 8005980:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d06c      	beq.n	8005a62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10b      	bne.n	80059a8 <vTaskPriorityDisinheritAfterTimeout+0x38>
 8005990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005994:	b672      	cpsid	i
 8005996:	f383 8811 	msr	BASEPRI, r3
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	b662      	cpsie	i
 80059a4:	60fb      	str	r3, [r7, #12]
 80059a6:	e7fe      	b.n	80059a6 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d902      	bls.n	80059b8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	61fb      	str	r3, [r7, #28]
 80059b6:	e002      	b.n	80059be <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059bc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d04c      	beq.n	8005a62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d147      	bne.n	8005a62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80059d2:	4b26      	ldr	r3, [pc, #152]	; (8005a6c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d10b      	bne.n	80059f4 <vTaskPriorityDisinheritAfterTimeout+0x84>
 80059dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e0:	b672      	cpsid	i
 80059e2:	f383 8811 	msr	BASEPRI, r3
 80059e6:	f3bf 8f6f 	isb	sy
 80059ea:	f3bf 8f4f 	dsb	sy
 80059ee:	b662      	cpsie	i
 80059f0:	60bb      	str	r3, [r7, #8]
 80059f2:	e7fe      	b.n	80059f2 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	69fa      	ldr	r2, [r7, #28]
 80059fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	db04      	blt.n	8005a12 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	6959      	ldr	r1, [r3, #20]
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	4413      	add	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4a13      	ldr	r2, [pc, #76]	; (8005a70 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005a22:	4413      	add	r3, r2
 8005a24:	4299      	cmp	r1, r3
 8005a26:	d11c      	bne.n	8005a62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7fe f825 	bl	8003a7c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a36:	4b0f      	ldr	r3, [pc, #60]	; (8005a74 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d903      	bls.n	8005a46 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a42:	4a0c      	ldr	r2, [pc, #48]	; (8005a74 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4a07      	ldr	r2, [pc, #28]	; (8005a70 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005a54:	441a      	add	r2, r3
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	3304      	adds	r3, #4
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	4610      	mov	r0, r2
 8005a5e:	f7fd ffb0 	bl	80039c2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a62:	bf00      	nop
 8005a64:	3720      	adds	r7, #32
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	20000760 	.word	0x20000760
 8005a70:	20000764 	.word	0x20000764
 8005a74:	20000c3c 	.word	0x20000c3c

08005a78 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005a78:	b480      	push	{r7}
 8005a7a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005a7c:	4b07      	ldr	r3, [pc, #28]	; (8005a9c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d004      	beq.n	8005a8e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005a84:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005a8a:	3201      	adds	r2, #1
 8005a8c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005a8e:	4b03      	ldr	r3, [pc, #12]	; (8005a9c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a90:	681b      	ldr	r3, [r3, #0]
	}
 8005a92:	4618      	mov	r0, r3
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	20000760 	.word	0x20000760

08005aa0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005aaa:	4b21      	ldr	r3, [pc, #132]	; (8005b30 <prvAddCurrentTaskToDelayedList+0x90>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ab0:	4b20      	ldr	r3, [pc, #128]	; (8005b34 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3304      	adds	r3, #4
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fd ffe0 	bl	8003a7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ac2:	d10a      	bne.n	8005ada <prvAddCurrentTaskToDelayedList+0x3a>
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d007      	beq.n	8005ada <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aca:	4b1a      	ldr	r3, [pc, #104]	; (8005b34 <prvAddCurrentTaskToDelayedList+0x94>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3304      	adds	r3, #4
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4819      	ldr	r0, [pc, #100]	; (8005b38 <prvAddCurrentTaskToDelayedList+0x98>)
 8005ad4:	f7fd ff75 	bl	80039c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ad8:	e026      	b.n	8005b28 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4413      	add	r3, r2
 8005ae0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ae2:	4b14      	ldr	r3, [pc, #80]	; (8005b34 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d209      	bcs.n	8005b06 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005af2:	4b12      	ldr	r3, [pc, #72]	; (8005b3c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	4b0f      	ldr	r3, [pc, #60]	; (8005b34 <prvAddCurrentTaskToDelayedList+0x94>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3304      	adds	r3, #4
 8005afc:	4619      	mov	r1, r3
 8005afe:	4610      	mov	r0, r2
 8005b00:	f7fd ff83 	bl	8003a0a <vListInsert>
}
 8005b04:	e010      	b.n	8005b28 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b06:	4b0e      	ldr	r3, [pc, #56]	; (8005b40 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	4b0a      	ldr	r3, [pc, #40]	; (8005b34 <prvAddCurrentTaskToDelayedList+0x94>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	3304      	adds	r3, #4
 8005b10:	4619      	mov	r1, r3
 8005b12:	4610      	mov	r0, r2
 8005b14:	f7fd ff79 	bl	8003a0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b18:	4b0a      	ldr	r3, [pc, #40]	; (8005b44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d202      	bcs.n	8005b28 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005b22:	4a08      	ldr	r2, [pc, #32]	; (8005b44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	6013      	str	r3, [r2, #0]
}
 8005b28:	bf00      	nop
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	20000c38 	.word	0x20000c38
 8005b34:	20000760 	.word	0x20000760
 8005b38:	20000c20 	.word	0x20000c20
 8005b3c:	20000bf0 	.word	0x20000bf0
 8005b40:	20000bec 	.word	0x20000bec
 8005b44:	20000c54 	.word	0x20000c54

08005b48 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08a      	sub	sp, #40	; 0x28
 8005b4c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005b52:	f000 fb0d 	bl	8006170 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005b56:	4b1d      	ldr	r3, [pc, #116]	; (8005bcc <xTimerCreateTimerTask+0x84>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d021      	beq.n	8005ba2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005b66:	1d3a      	adds	r2, r7, #4
 8005b68:	f107 0108 	add.w	r1, r7, #8
 8005b6c:	f107 030c 	add.w	r3, r7, #12
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7fd fedf 	bl	8003934 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005b76:	6879      	ldr	r1, [r7, #4]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	9202      	str	r2, [sp, #8]
 8005b7e:	9301      	str	r3, [sp, #4]
 8005b80:	2302      	movs	r3, #2
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	2300      	movs	r3, #0
 8005b86:	460a      	mov	r2, r1
 8005b88:	4911      	ldr	r1, [pc, #68]	; (8005bd0 <xTimerCreateTimerTask+0x88>)
 8005b8a:	4812      	ldr	r0, [pc, #72]	; (8005bd4 <xTimerCreateTimerTask+0x8c>)
 8005b8c:	f7fe ffd2 	bl	8004b34 <xTaskCreateStatic>
 8005b90:	4602      	mov	r2, r0
 8005b92:	4b11      	ldr	r3, [pc, #68]	; (8005bd8 <xTimerCreateTimerTask+0x90>)
 8005b94:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b96:	4b10      	ldr	r3, [pc, #64]	; (8005bd8 <xTimerCreateTimerTask+0x90>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10b      	bne.n	8005bc0 <xTimerCreateTimerTask+0x78>
 8005ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bac:	b672      	cpsid	i
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	b662      	cpsie	i
 8005bbc:	613b      	str	r3, [r7, #16]
 8005bbe:	e7fe      	b.n	8005bbe <xTimerCreateTimerTask+0x76>
	return xReturn;
 8005bc0:	697b      	ldr	r3, [r7, #20]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3718      	adds	r7, #24
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	20000c90 	.word	0x20000c90
 8005bd0:	08006bb8 	.word	0x08006bb8
 8005bd4:	08005d15 	.word	0x08005d15
 8005bd8:	20000c94 	.word	0x20000c94

08005bdc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08a      	sub	sp, #40	; 0x28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
 8005be8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005bea:	2300      	movs	r3, #0
 8005bec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10b      	bne.n	8005c0c <xTimerGenericCommand+0x30>
 8005bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf8:	b672      	cpsid	i
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	b662      	cpsie	i
 8005c08:	623b      	str	r3, [r7, #32]
 8005c0a:	e7fe      	b.n	8005c0a <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c0c:	4b19      	ldr	r3, [pc, #100]	; (8005c74 <xTimerGenericCommand+0x98>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d02a      	beq.n	8005c6a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	2b05      	cmp	r3, #5
 8005c24:	dc18      	bgt.n	8005c58 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c26:	f7ff fdad 	bl	8005784 <xTaskGetSchedulerState>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d109      	bne.n	8005c44 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c30:	4b10      	ldr	r3, [pc, #64]	; (8005c74 <xTimerGenericCommand+0x98>)
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	f107 0110 	add.w	r1, r7, #16
 8005c38:	2300      	movs	r3, #0
 8005c3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c3c:	f7fe f902 	bl	8003e44 <xQueueGenericSend>
 8005c40:	6278      	str	r0, [r7, #36]	; 0x24
 8005c42:	e012      	b.n	8005c6a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c44:	4b0b      	ldr	r3, [pc, #44]	; (8005c74 <xTimerGenericCommand+0x98>)
 8005c46:	6818      	ldr	r0, [r3, #0]
 8005c48:	f107 0110 	add.w	r1, r7, #16
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f7fe f8f8 	bl	8003e44 <xQueueGenericSend>
 8005c54:	6278      	str	r0, [r7, #36]	; 0x24
 8005c56:	e008      	b.n	8005c6a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c58:	4b06      	ldr	r3, [pc, #24]	; (8005c74 <xTimerGenericCommand+0x98>)
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	f107 0110 	add.w	r1, r7, #16
 8005c60:	2300      	movs	r3, #0
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	f7fe f9f0 	bl	8004048 <xQueueGenericSendFromISR>
 8005c68:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3728      	adds	r7, #40	; 0x28
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	20000c90 	.word	0x20000c90

08005c78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af02      	add	r7, sp, #8
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c82:	4b23      	ldr	r3, [pc, #140]	; (8005d10 <prvProcessExpiredTimer+0x98>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fd fef3 	bl	8003a7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d023      	beq.n	8005cec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	699a      	ldr	r2, [r3, #24]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	18d1      	adds	r1, r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	6978      	ldr	r0, [r7, #20]
 8005cb2:	f000 f8d3 	bl	8005e5c <prvInsertTimerInActiveList>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d020      	beq.n	8005cfe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	6978      	ldr	r0, [r7, #20]
 8005cc8:	f7ff ff88 	bl	8005bdc <xTimerGenericCommand>
 8005ccc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d114      	bne.n	8005cfe <prvProcessExpiredTimer+0x86>
 8005cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd8:	b672      	cpsid	i
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	b662      	cpsie	i
 8005ce8:	60fb      	str	r3, [r7, #12]
 8005cea:	e7fe      	b.n	8005cea <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005cf2:	f023 0301 	bic.w	r3, r3, #1
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	6978      	ldr	r0, [r7, #20]
 8005d04:	4798      	blx	r3
}
 8005d06:	bf00      	nop
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	20000c88 	.word	0x20000c88

08005d14 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d1c:	f107 0308 	add.w	r3, r7, #8
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 f857 	bl	8005dd4 <prvGetNextExpireTime>
 8005d26:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f000 f803 	bl	8005d38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d32:	f000 f8d5 	bl	8005ee0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d36:	e7f1      	b.n	8005d1c <prvTimerTask+0x8>

08005d38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005d42:	f7ff f93b 	bl	8004fbc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d46:	f107 0308 	add.w	r3, r7, #8
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 f866 	bl	8005e1c <prvSampleTimeNow>
 8005d50:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d130      	bne.n	8005dba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10a      	bne.n	8005d74 <prvProcessTimerOrBlockTask+0x3c>
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d806      	bhi.n	8005d74 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d66:	f7ff f937 	bl	8004fd8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d6a:	68f9      	ldr	r1, [r7, #12]
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7ff ff83 	bl	8005c78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005d72:	e024      	b.n	8005dbe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d008      	beq.n	8005d8c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005d7a:	4b13      	ldr	r3, [pc, #76]	; (8005dc8 <prvProcessTimerOrBlockTask+0x90>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d101      	bne.n	8005d88 <prvProcessTimerOrBlockTask+0x50>
 8005d84:	2301      	movs	r3, #1
 8005d86:	e000      	b.n	8005d8a <prvProcessTimerOrBlockTask+0x52>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	; (8005dcc <prvProcessTimerOrBlockTask+0x94>)
 8005d8e:	6818      	ldr	r0, [r3, #0]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f7fe fe97 	bl	8004acc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d9e:	f7ff f91b 	bl	8004fd8 <xTaskResumeAll>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10a      	bne.n	8005dbe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005da8:	4b09      	ldr	r3, [pc, #36]	; (8005dd0 <prvProcessTimerOrBlockTask+0x98>)
 8005daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	f3bf 8f6f 	isb	sy
}
 8005db8:	e001      	b.n	8005dbe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005dba:	f7ff f90d 	bl	8004fd8 <xTaskResumeAll>
}
 8005dbe:	bf00      	nop
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000c8c 	.word	0x20000c8c
 8005dcc:	20000c90 	.word	0x20000c90
 8005dd0:	e000ed04 	.word	0xe000ed04

08005dd4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005ddc:	4b0e      	ldr	r3, [pc, #56]	; (8005e18 <prvGetNextExpireTime+0x44>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <prvGetNextExpireTime+0x16>
 8005de6:	2201      	movs	r2, #1
 8005de8:	e000      	b.n	8005dec <prvGetNextExpireTime+0x18>
 8005dea:	2200      	movs	r2, #0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d105      	bne.n	8005e04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005df8:	4b07      	ldr	r3, [pc, #28]	; (8005e18 <prvGetNextExpireTime+0x44>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	e001      	b.n	8005e08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e08:	68fb      	ldr	r3, [r7, #12]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	20000c88 	.word	0x20000c88

08005e1c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e24:	f7ff f976 	bl	8005114 <xTaskGetTickCount>
 8005e28:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e2a:	4b0b      	ldr	r3, [pc, #44]	; (8005e58 <prvSampleTimeNow+0x3c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d205      	bcs.n	8005e40 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e34:	f000 f936 	bl	80060a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	e002      	b.n	8005e46 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005e46:	4a04      	ldr	r2, [pc, #16]	; (8005e58 <prvSampleTimeNow+0x3c>)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20000c98 	.word	0x20000c98

08005e5c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d812      	bhi.n	8005ea8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	1ad2      	subs	r2, r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d302      	bcc.n	8005e96 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e90:	2301      	movs	r3, #1
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	e01b      	b.n	8005ece <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e96:	4b10      	ldr	r3, [pc, #64]	; (8005ed8 <prvInsertTimerInActiveList+0x7c>)
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	f7fd fdb2 	bl	8003a0a <vListInsert>
 8005ea6:	e012      	b.n	8005ece <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d206      	bcs.n	8005ebe <prvInsertTimerInActiveList+0x62>
 8005eb0:	68ba      	ldr	r2, [r7, #8]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d302      	bcc.n	8005ebe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	e007      	b.n	8005ece <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ebe:	4b07      	ldr	r3, [pc, #28]	; (8005edc <prvInsertTimerInActiveList+0x80>)
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	4610      	mov	r0, r2
 8005eca:	f7fd fd9e 	bl	8003a0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005ece:	697b      	ldr	r3, [r7, #20]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	20000c8c 	.word	0x20000c8c
 8005edc:	20000c88 	.word	0x20000c88

08005ee0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08e      	sub	sp, #56	; 0x38
 8005ee4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ee6:	e0cc      	b.n	8006082 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	da19      	bge.n	8005f22 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005eee:	1d3b      	adds	r3, r7, #4
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <prvProcessReceivedCommands+0x32>
 8005efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efe:	b672      	cpsid	i
 8005f00:	f383 8811 	msr	BASEPRI, r3
 8005f04:	f3bf 8f6f 	isb	sy
 8005f08:	f3bf 8f4f 	dsb	sy
 8005f0c:	b662      	cpsie	i
 8005f0e:	61fb      	str	r3, [r7, #28]
 8005f10:	e7fe      	b.n	8005f10 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f18:	6850      	ldr	r0, [r2, #4]
 8005f1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f1c:	6892      	ldr	r2, [r2, #8]
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f2c0 80ab 	blt.w	8006080 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d004      	beq.n	8005f40 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f38:	3304      	adds	r3, #4
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fd fd9e 	bl	8003a7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f40:	463b      	mov	r3, r7
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7ff ff6a 	bl	8005e1c <prvSampleTimeNow>
 8005f48:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b09      	cmp	r3, #9
 8005f4e:	f200 8098 	bhi.w	8006082 <prvProcessReceivedCommands+0x1a2>
 8005f52:	a201      	add	r2, pc, #4	; (adr r2, 8005f58 <prvProcessReceivedCommands+0x78>)
 8005f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f58:	08005f81 	.word	0x08005f81
 8005f5c:	08005f81 	.word	0x08005f81
 8005f60:	08005f81 	.word	0x08005f81
 8005f64:	08005ff7 	.word	0x08005ff7
 8005f68:	0800600b 	.word	0x0800600b
 8005f6c:	08006057 	.word	0x08006057
 8005f70:	08005f81 	.word	0x08005f81
 8005f74:	08005f81 	.word	0x08005f81
 8005f78:	08005ff7 	.word	0x08005ff7
 8005f7c:	0800600b 	.word	0x0800600b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f86:	f043 0301 	orr.w	r3, r3, #1
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	18d1      	adds	r1, r2, r3
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fa0:	f7ff ff5c 	bl	8005e5c <prvInsertTimerInActiveList>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d06b      	beq.n	8006082 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fb0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d060      	beq.n	8006082 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	441a      	add	r2, r3
 8005fc8:	2300      	movs	r3, #0
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	2100      	movs	r1, #0
 8005fd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fd2:	f7ff fe03 	bl	8005bdc <xTimerGenericCommand>
 8005fd6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d151      	bne.n	8006082 <prvProcessReceivedCommands+0x1a2>
 8005fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe2:	b672      	cpsid	i
 8005fe4:	f383 8811 	msr	BASEPRI, r3
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	f3bf 8f4f 	dsb	sy
 8005ff0:	b662      	cpsie	i
 8005ff2:	61bb      	str	r3, [r7, #24]
 8005ff4:	e7fe      	b.n	8005ff4 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	b2da      	uxtb	r2, r3
 8006002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006004:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006008:	e03b      	b.n	8006082 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800600a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800600c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006010:	f043 0301 	orr.w	r3, r3, #1
 8006014:	b2da      	uxtb	r2, r3
 8006016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006018:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006020:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d10b      	bne.n	8006042 <prvProcessReceivedCommands+0x162>
 800602a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602e:	b672      	cpsid	i
 8006030:	f383 8811 	msr	BASEPRI, r3
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	f3bf 8f4f 	dsb	sy
 800603c:	b662      	cpsie	i
 800603e:	617b      	str	r3, [r7, #20]
 8006040:	e7fe      	b.n	8006040 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006044:	699a      	ldr	r2, [r3, #24]
 8006046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006048:	18d1      	adds	r1, r2, r3
 800604a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800604e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006050:	f7ff ff04 	bl	8005e5c <prvInsertTimerInActiveList>
					break;
 8006054:	e015      	b.n	8006082 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d103      	bne.n	800606c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006064:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006066:	f000 fbb9 	bl	80067dc <vPortFree>
 800606a:	e00a      	b.n	8006082 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800606c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006072:	f023 0301 	bic.w	r3, r3, #1
 8006076:	b2da      	uxtb	r2, r3
 8006078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800607a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800607e:	e000      	b.n	8006082 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006080:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006082:	4b07      	ldr	r3, [pc, #28]	; (80060a0 <prvProcessReceivedCommands+0x1c0>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	1d39      	adds	r1, r7, #4
 8006088:	2200      	movs	r2, #0
 800608a:	4618      	mov	r0, r3
 800608c:	f7fe f90a 	bl	80042a4 <xQueueReceive>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	f47f af28 	bne.w	8005ee8 <prvProcessReceivedCommands+0x8>
	}
}
 8006098:	bf00      	nop
 800609a:	3730      	adds	r7, #48	; 0x30
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	20000c90 	.word	0x20000c90

080060a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b088      	sub	sp, #32
 80060a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060aa:	e049      	b.n	8006140 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060ac:	4b2e      	ldr	r3, [pc, #184]	; (8006168 <prvSwitchTimerLists+0xc4>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060b6:	4b2c      	ldr	r3, [pc, #176]	; (8006168 <prvSwitchTimerLists+0xc4>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	3304      	adds	r3, #4
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fd fcd9 	bl	8003a7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d02f      	beq.n	8006140 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	4413      	add	r3, r2
 80060e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d90e      	bls.n	8006110 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	68ba      	ldr	r2, [r7, #8]
 80060f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060fe:	4b1a      	ldr	r3, [pc, #104]	; (8006168 <prvSwitchTimerLists+0xc4>)
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	3304      	adds	r3, #4
 8006106:	4619      	mov	r1, r3
 8006108:	4610      	mov	r0, r2
 800610a:	f7fd fc7e 	bl	8003a0a <vListInsert>
 800610e:	e017      	b.n	8006140 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006110:	2300      	movs	r3, #0
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	2300      	movs	r3, #0
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	2100      	movs	r1, #0
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7ff fd5e 	bl	8005bdc <xTimerGenericCommand>
 8006120:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10b      	bne.n	8006140 <prvSwitchTimerLists+0x9c>
 8006128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612c:	b672      	cpsid	i
 800612e:	f383 8811 	msr	BASEPRI, r3
 8006132:	f3bf 8f6f 	isb	sy
 8006136:	f3bf 8f4f 	dsb	sy
 800613a:	b662      	cpsie	i
 800613c:	603b      	str	r3, [r7, #0]
 800613e:	e7fe      	b.n	800613e <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006140:	4b09      	ldr	r3, [pc, #36]	; (8006168 <prvSwitchTimerLists+0xc4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1b0      	bne.n	80060ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800614a:	4b07      	ldr	r3, [pc, #28]	; (8006168 <prvSwitchTimerLists+0xc4>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006150:	4b06      	ldr	r3, [pc, #24]	; (800616c <prvSwitchTimerLists+0xc8>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a04      	ldr	r2, [pc, #16]	; (8006168 <prvSwitchTimerLists+0xc4>)
 8006156:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006158:	4a04      	ldr	r2, [pc, #16]	; (800616c <prvSwitchTimerLists+0xc8>)
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	6013      	str	r3, [r2, #0]
}
 800615e:	bf00      	nop
 8006160:	3718      	adds	r7, #24
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	20000c88 	.word	0x20000c88
 800616c:	20000c8c 	.word	0x20000c8c

08006170 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006176:	f000 f947 	bl	8006408 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800617a:	4b15      	ldr	r3, [pc, #84]	; (80061d0 <prvCheckForValidListAndQueue+0x60>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d120      	bne.n	80061c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006182:	4814      	ldr	r0, [pc, #80]	; (80061d4 <prvCheckForValidListAndQueue+0x64>)
 8006184:	f7fd fbf0 	bl	8003968 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006188:	4813      	ldr	r0, [pc, #76]	; (80061d8 <prvCheckForValidListAndQueue+0x68>)
 800618a:	f7fd fbed 	bl	8003968 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800618e:	4b13      	ldr	r3, [pc, #76]	; (80061dc <prvCheckForValidListAndQueue+0x6c>)
 8006190:	4a10      	ldr	r2, [pc, #64]	; (80061d4 <prvCheckForValidListAndQueue+0x64>)
 8006192:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006194:	4b12      	ldr	r3, [pc, #72]	; (80061e0 <prvCheckForValidListAndQueue+0x70>)
 8006196:	4a10      	ldr	r2, [pc, #64]	; (80061d8 <prvCheckForValidListAndQueue+0x68>)
 8006198:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800619a:	2300      	movs	r3, #0
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	4b11      	ldr	r3, [pc, #68]	; (80061e4 <prvCheckForValidListAndQueue+0x74>)
 80061a0:	4a11      	ldr	r2, [pc, #68]	; (80061e8 <prvCheckForValidListAndQueue+0x78>)
 80061a2:	2110      	movs	r1, #16
 80061a4:	200a      	movs	r0, #10
 80061a6:	f7fd fcfd 	bl	8003ba4 <xQueueGenericCreateStatic>
 80061aa:	4602      	mov	r2, r0
 80061ac:	4b08      	ldr	r3, [pc, #32]	; (80061d0 <prvCheckForValidListAndQueue+0x60>)
 80061ae:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80061b0:	4b07      	ldr	r3, [pc, #28]	; (80061d0 <prvCheckForValidListAndQueue+0x60>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d005      	beq.n	80061c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061b8:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <prvCheckForValidListAndQueue+0x60>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	490b      	ldr	r1, [pc, #44]	; (80061ec <prvCheckForValidListAndQueue+0x7c>)
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fe fc32 	bl	8004a28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80061c4:	f000 f952 	bl	800646c <vPortExitCritical>
}
 80061c8:	bf00      	nop
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20000c90 	.word	0x20000c90
 80061d4:	20000c60 	.word	0x20000c60
 80061d8:	20000c74 	.word	0x20000c74
 80061dc:	20000c88 	.word	0x20000c88
 80061e0:	20000c8c 	.word	0x20000c8c
 80061e4:	20000d3c 	.word	0x20000d3c
 80061e8:	20000c9c 	.word	0x20000c9c
 80061ec:	08006bc0 	.word	0x08006bc0

080061f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3b04      	subs	r3, #4
 8006200:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006208:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	3b04      	subs	r3, #4
 800620e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f023 0201 	bic.w	r2, r3, #1
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	3b04      	subs	r3, #4
 800621e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006220:	4a0c      	ldr	r2, [pc, #48]	; (8006254 <pxPortInitialiseStack+0x64>)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	3b14      	subs	r3, #20
 800622a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3b04      	subs	r3, #4
 8006236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f06f 0202 	mvn.w	r2, #2
 800623e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	3b20      	subs	r3, #32
 8006244:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006246:	68fb      	ldr	r3, [r7, #12]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	08006259 	.word	0x08006259

08006258 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800625e:	2300      	movs	r3, #0
 8006260:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006262:	4b13      	ldr	r3, [pc, #76]	; (80062b0 <prvTaskExitError+0x58>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800626a:	d00b      	beq.n	8006284 <prvTaskExitError+0x2c>
 800626c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006270:	b672      	cpsid	i
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	b662      	cpsie	i
 8006280:	60fb      	str	r3, [r7, #12]
 8006282:	e7fe      	b.n	8006282 <prvTaskExitError+0x2a>
 8006284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006288:	b672      	cpsid	i
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	b662      	cpsie	i
 8006298:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800629a:	bf00      	nop
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d0fc      	beq.n	800629c <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062a2:	bf00      	nop
 80062a4:	3714      	adds	r7, #20
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	2000001c 	.word	0x2000001c
	...

080062c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062c0:	4b07      	ldr	r3, [pc, #28]	; (80062e0 <pxCurrentTCBConst2>)
 80062c2:	6819      	ldr	r1, [r3, #0]
 80062c4:	6808      	ldr	r0, [r1, #0]
 80062c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ca:	f380 8809 	msr	PSP, r0
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f04f 0000 	mov.w	r0, #0
 80062d6:	f380 8811 	msr	BASEPRI, r0
 80062da:	4770      	bx	lr
 80062dc:	f3af 8000 	nop.w

080062e0 <pxCurrentTCBConst2>:
 80062e0:	20000760 	.word	0x20000760
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80062e4:	bf00      	nop
 80062e6:	bf00      	nop

080062e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80062e8:	4808      	ldr	r0, [pc, #32]	; (800630c <prvPortStartFirstTask+0x24>)
 80062ea:	6800      	ldr	r0, [r0, #0]
 80062ec:	6800      	ldr	r0, [r0, #0]
 80062ee:	f380 8808 	msr	MSP, r0
 80062f2:	f04f 0000 	mov.w	r0, #0
 80062f6:	f380 8814 	msr	CONTROL, r0
 80062fa:	b662      	cpsie	i
 80062fc:	b661      	cpsie	f
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	df00      	svc	0
 8006308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800630a:	bf00      	nop
 800630c:	e000ed08 	.word	0xe000ed08

08006310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006316:	4b36      	ldr	r3, [pc, #216]	; (80063f0 <xPortStartScheduler+0xe0>)
 8006318:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	781b      	ldrb	r3, [r3, #0]
 800631e:	b2db      	uxtb	r3, r3
 8006320:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	22ff      	movs	r2, #255	; 0xff
 8006326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	b2db      	uxtb	r3, r3
 800632e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006330:	78fb      	ldrb	r3, [r7, #3]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006338:	b2da      	uxtb	r2, r3
 800633a:	4b2e      	ldr	r3, [pc, #184]	; (80063f4 <xPortStartScheduler+0xe4>)
 800633c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800633e:	4b2e      	ldr	r3, [pc, #184]	; (80063f8 <xPortStartScheduler+0xe8>)
 8006340:	2207      	movs	r2, #7
 8006342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006344:	e009      	b.n	800635a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006346:	4b2c      	ldr	r3, [pc, #176]	; (80063f8 <xPortStartScheduler+0xe8>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3b01      	subs	r3, #1
 800634c:	4a2a      	ldr	r2, [pc, #168]	; (80063f8 <xPortStartScheduler+0xe8>)
 800634e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006350:	78fb      	ldrb	r3, [r7, #3]
 8006352:	b2db      	uxtb	r3, r3
 8006354:	005b      	lsls	r3, r3, #1
 8006356:	b2db      	uxtb	r3, r3
 8006358:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800635a:	78fb      	ldrb	r3, [r7, #3]
 800635c:	b2db      	uxtb	r3, r3
 800635e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006362:	2b80      	cmp	r3, #128	; 0x80
 8006364:	d0ef      	beq.n	8006346 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006366:	4b24      	ldr	r3, [pc, #144]	; (80063f8 <xPortStartScheduler+0xe8>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f1c3 0307 	rsb	r3, r3, #7
 800636e:	2b04      	cmp	r3, #4
 8006370:	d00b      	beq.n	800638a <xPortStartScheduler+0x7a>
 8006372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006376:	b672      	cpsid	i
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	b662      	cpsie	i
 8006386:	60bb      	str	r3, [r7, #8]
 8006388:	e7fe      	b.n	8006388 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800638a:	4b1b      	ldr	r3, [pc, #108]	; (80063f8 <xPortStartScheduler+0xe8>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	021b      	lsls	r3, r3, #8
 8006390:	4a19      	ldr	r2, [pc, #100]	; (80063f8 <xPortStartScheduler+0xe8>)
 8006392:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006394:	4b18      	ldr	r3, [pc, #96]	; (80063f8 <xPortStartScheduler+0xe8>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800639c:	4a16      	ldr	r2, [pc, #88]	; (80063f8 <xPortStartScheduler+0xe8>)
 800639e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80063a8:	4b14      	ldr	r3, [pc, #80]	; (80063fc <xPortStartScheduler+0xec>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a13      	ldr	r2, [pc, #76]	; (80063fc <xPortStartScheduler+0xec>)
 80063ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80063b2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80063b4:	4b11      	ldr	r3, [pc, #68]	; (80063fc <xPortStartScheduler+0xec>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a10      	ldr	r2, [pc, #64]	; (80063fc <xPortStartScheduler+0xec>)
 80063ba:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80063be:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80063c0:	f000 f8d4 	bl	800656c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063c4:	4b0e      	ldr	r3, [pc, #56]	; (8006400 <xPortStartScheduler+0xf0>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80063ca:	f000 f8f3 	bl	80065b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80063ce:	4b0d      	ldr	r3, [pc, #52]	; (8006404 <xPortStartScheduler+0xf4>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a0c      	ldr	r2, [pc, #48]	; (8006404 <xPortStartScheduler+0xf4>)
 80063d4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80063d8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063da:	f7ff ff85 	bl	80062e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80063de:	f7fe ff63 	bl	80052a8 <vTaskSwitchContext>
	prvTaskExitError();
 80063e2:	f7ff ff39 	bl	8006258 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3710      	adds	r7, #16
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	e000e400 	.word	0xe000e400
 80063f4:	20000d8c 	.word	0x20000d8c
 80063f8:	20000d90 	.word	0x20000d90
 80063fc:	e000ed20 	.word	0xe000ed20
 8006400:	2000001c 	.word	0x2000001c
 8006404:	e000ef34 	.word	0xe000ef34

08006408 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006412:	b672      	cpsid	i
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	b662      	cpsie	i
 8006422:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006424:	4b0f      	ldr	r3, [pc, #60]	; (8006464 <vPortEnterCritical+0x5c>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	3301      	adds	r3, #1
 800642a:	4a0e      	ldr	r2, [pc, #56]	; (8006464 <vPortEnterCritical+0x5c>)
 800642c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800642e:	4b0d      	ldr	r3, [pc, #52]	; (8006464 <vPortEnterCritical+0x5c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	2b01      	cmp	r3, #1
 8006434:	d110      	bne.n	8006458 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006436:	4b0c      	ldr	r3, [pc, #48]	; (8006468 <vPortEnterCritical+0x60>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	b2db      	uxtb	r3, r3
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00b      	beq.n	8006458 <vPortEnterCritical+0x50>
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	b672      	cpsid	i
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	b662      	cpsie	i
 8006454:	603b      	str	r3, [r7, #0]
 8006456:	e7fe      	b.n	8006456 <vPortEnterCritical+0x4e>
	}
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr
 8006464:	2000001c 	.word	0x2000001c
 8006468:	e000ed04 	.word	0xe000ed04

0800646c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006472:	4b12      	ldr	r3, [pc, #72]	; (80064bc <vPortExitCritical+0x50>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10b      	bne.n	8006492 <vPortExitCritical+0x26>
 800647a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647e:	b672      	cpsid	i
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	b662      	cpsie	i
 800648e:	607b      	str	r3, [r7, #4]
 8006490:	e7fe      	b.n	8006490 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8006492:	4b0a      	ldr	r3, [pc, #40]	; (80064bc <vPortExitCritical+0x50>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3b01      	subs	r3, #1
 8006498:	4a08      	ldr	r2, [pc, #32]	; (80064bc <vPortExitCritical+0x50>)
 800649a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800649c:	4b07      	ldr	r3, [pc, #28]	; (80064bc <vPortExitCritical+0x50>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d104      	bne.n	80064ae <vPortExitCritical+0x42>
 80064a4:	2300      	movs	r3, #0
 80064a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80064ae:	bf00      	nop
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	2000001c 	.word	0x2000001c

080064c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064c0:	f3ef 8009 	mrs	r0, PSP
 80064c4:	f3bf 8f6f 	isb	sy
 80064c8:	4b15      	ldr	r3, [pc, #84]	; (8006520 <pxCurrentTCBConst>)
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	f01e 0f10 	tst.w	lr, #16
 80064d0:	bf08      	it	eq
 80064d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064da:	6010      	str	r0, [r2, #0]
 80064dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064e4:	b672      	cpsid	i
 80064e6:	f380 8811 	msr	BASEPRI, r0
 80064ea:	f3bf 8f4f 	dsb	sy
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	b662      	cpsie	i
 80064f4:	f7fe fed8 	bl	80052a8 <vTaskSwitchContext>
 80064f8:	f04f 0000 	mov.w	r0, #0
 80064fc:	f380 8811 	msr	BASEPRI, r0
 8006500:	bc09      	pop	{r0, r3}
 8006502:	6819      	ldr	r1, [r3, #0]
 8006504:	6808      	ldr	r0, [r1, #0]
 8006506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800650a:	f01e 0f10 	tst.w	lr, #16
 800650e:	bf08      	it	eq
 8006510:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006514:	f380 8809 	msr	PSP, r0
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop

08006520 <pxCurrentTCBConst>:
 8006520:	20000760 	.word	0x20000760
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop

08006528 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
	__asm volatile
 800652e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006532:	b672      	cpsid	i
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	b662      	cpsie	i
 8006542:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006544:	f7fe fdf6 	bl	8005134 <xTaskIncrementTick>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800654e:	4b06      	ldr	r3, [pc, #24]	; (8006568 <SysTick_Handler+0x40>)
 8006550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	2300      	movs	r3, #0
 8006558:	603b      	str	r3, [r7, #0]
	__asm volatile
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006560:	bf00      	nop
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	e000ed04 	.word	0xe000ed04

0800656c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006570:	4b0b      	ldr	r3, [pc, #44]	; (80065a0 <vPortSetupTimerInterrupt+0x34>)
 8006572:	2200      	movs	r2, #0
 8006574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006576:	4b0b      	ldr	r3, [pc, #44]	; (80065a4 <vPortSetupTimerInterrupt+0x38>)
 8006578:	2200      	movs	r2, #0
 800657a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800657c:	4b0a      	ldr	r3, [pc, #40]	; (80065a8 <vPortSetupTimerInterrupt+0x3c>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a0a      	ldr	r2, [pc, #40]	; (80065ac <vPortSetupTimerInterrupt+0x40>)
 8006582:	fba2 2303 	umull	r2, r3, r2, r3
 8006586:	099b      	lsrs	r3, r3, #6
 8006588:	4a09      	ldr	r2, [pc, #36]	; (80065b0 <vPortSetupTimerInterrupt+0x44>)
 800658a:	3b01      	subs	r3, #1
 800658c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800658e:	4b04      	ldr	r3, [pc, #16]	; (80065a0 <vPortSetupTimerInterrupt+0x34>)
 8006590:	2207      	movs	r2, #7
 8006592:	601a      	str	r2, [r3, #0]
}
 8006594:	bf00      	nop
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	e000e010 	.word	0xe000e010
 80065a4:	e000e018 	.word	0xe000e018
 80065a8:	20000010 	.word	0x20000010
 80065ac:	10624dd3 	.word	0x10624dd3
 80065b0:	e000e014 	.word	0xe000e014

080065b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80065b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80065c4 <vPortEnableVFP+0x10>
 80065b8:	6801      	ldr	r1, [r0, #0]
 80065ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80065be:	6001      	str	r1, [r0, #0]
 80065c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80065c2:	bf00      	nop
 80065c4:	e000ed88 	.word	0xe000ed88

080065c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80065ce:	f3ef 8305 	mrs	r3, IPSR
 80065d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2b0f      	cmp	r3, #15
 80065d8:	d915      	bls.n	8006606 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80065da:	4a18      	ldr	r2, [pc, #96]	; (800663c <vPortValidateInterruptPriority+0x74>)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	4413      	add	r3, r2
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065e4:	4b16      	ldr	r3, [pc, #88]	; (8006640 <vPortValidateInterruptPriority+0x78>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	7afa      	ldrb	r2, [r7, #11]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d20b      	bcs.n	8006606 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80065ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f2:	b672      	cpsid	i
 80065f4:	f383 8811 	msr	BASEPRI, r3
 80065f8:	f3bf 8f6f 	isb	sy
 80065fc:	f3bf 8f4f 	dsb	sy
 8006600:	b662      	cpsie	i
 8006602:	607b      	str	r3, [r7, #4]
 8006604:	e7fe      	b.n	8006604 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006606:	4b0f      	ldr	r3, [pc, #60]	; (8006644 <vPortValidateInterruptPriority+0x7c>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800660e:	4b0e      	ldr	r3, [pc, #56]	; (8006648 <vPortValidateInterruptPriority+0x80>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	429a      	cmp	r2, r3
 8006614:	d90b      	bls.n	800662e <vPortValidateInterruptPriority+0x66>
 8006616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661a:	b672      	cpsid	i
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	b662      	cpsie	i
 800662a:	603b      	str	r3, [r7, #0]
 800662c:	e7fe      	b.n	800662c <vPortValidateInterruptPriority+0x64>
	}
 800662e:	bf00      	nop
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	e000e3f0 	.word	0xe000e3f0
 8006640:	20000d8c 	.word	0x20000d8c
 8006644:	e000ed0c 	.word	0xe000ed0c
 8006648:	20000d90 	.word	0x20000d90

0800664c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08a      	sub	sp, #40	; 0x28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006658:	f7fe fcb0 	bl	8004fbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800665c:	4b5a      	ldr	r3, [pc, #360]	; (80067c8 <pvPortMalloc+0x17c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006664:	f000 f916 	bl	8006894 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006668:	4b58      	ldr	r3, [pc, #352]	; (80067cc <pvPortMalloc+0x180>)
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4013      	ands	r3, r2
 8006670:	2b00      	cmp	r3, #0
 8006672:	f040 8090 	bne.w	8006796 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d01e      	beq.n	80066ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800667c:	2208      	movs	r2, #8
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4413      	add	r3, r2
 8006682:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f003 0307 	and.w	r3, r3, #7
 800668a:	2b00      	cmp	r3, #0
 800668c:	d015      	beq.n	80066ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f023 0307 	bic.w	r3, r3, #7
 8006694:	3308      	adds	r3, #8
 8006696:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00b      	beq.n	80066ba <pvPortMalloc+0x6e>
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	b672      	cpsid	i
 80066a8:	f383 8811 	msr	BASEPRI, r3
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	b662      	cpsie	i
 80066b6:	617b      	str	r3, [r7, #20]
 80066b8:	e7fe      	b.n	80066b8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d06a      	beq.n	8006796 <pvPortMalloc+0x14a>
 80066c0:	4b43      	ldr	r3, [pc, #268]	; (80067d0 <pvPortMalloc+0x184>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d865      	bhi.n	8006796 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80066ca:	4b42      	ldr	r3, [pc, #264]	; (80067d4 <pvPortMalloc+0x188>)
 80066cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80066ce:	4b41      	ldr	r3, [pc, #260]	; (80067d4 <pvPortMalloc+0x188>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066d4:	e004      	b.n	80066e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80066d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d903      	bls.n	80066f2 <pvPortMalloc+0xa6>
 80066ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1f1      	bne.n	80066d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066f2:	4b35      	ldr	r3, [pc, #212]	; (80067c8 <pvPortMalloc+0x17c>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d04c      	beq.n	8006796 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066fc:	6a3b      	ldr	r3, [r7, #32]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2208      	movs	r2, #8
 8006702:	4413      	add	r3, r2
 8006704:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	6a3b      	ldr	r3, [r7, #32]
 800670c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800670e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006710:	685a      	ldr	r2, [r3, #4]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	1ad2      	subs	r2, r2, r3
 8006716:	2308      	movs	r3, #8
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	429a      	cmp	r2, r3
 800671c:	d920      	bls.n	8006760 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800671e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4413      	add	r3, r2
 8006724:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00b      	beq.n	8006748 <pvPortMalloc+0xfc>
 8006730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006734:	b672      	cpsid	i
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	b662      	cpsie	i
 8006744:	613b      	str	r3, [r7, #16]
 8006746:	e7fe      	b.n	8006746 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674a:	685a      	ldr	r2, [r3, #4]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	1ad2      	subs	r2, r2, r3
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800675a:	69b8      	ldr	r0, [r7, #24]
 800675c:	f000 f8fc 	bl	8006958 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006760:	4b1b      	ldr	r3, [pc, #108]	; (80067d0 <pvPortMalloc+0x184>)
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	4a19      	ldr	r2, [pc, #100]	; (80067d0 <pvPortMalloc+0x184>)
 800676c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800676e:	4b18      	ldr	r3, [pc, #96]	; (80067d0 <pvPortMalloc+0x184>)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	4b19      	ldr	r3, [pc, #100]	; (80067d8 <pvPortMalloc+0x18c>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	429a      	cmp	r2, r3
 8006778:	d203      	bcs.n	8006782 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800677a:	4b15      	ldr	r3, [pc, #84]	; (80067d0 <pvPortMalloc+0x184>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a16      	ldr	r2, [pc, #88]	; (80067d8 <pvPortMalloc+0x18c>)
 8006780:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	4b11      	ldr	r3, [pc, #68]	; (80067cc <pvPortMalloc+0x180>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	431a      	orrs	r2, r3
 800678c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006792:	2200      	movs	r2, #0
 8006794:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006796:	f7fe fc1f 	bl	8004fd8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	f003 0307 	and.w	r3, r3, #7
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00b      	beq.n	80067bc <pvPortMalloc+0x170>
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	b672      	cpsid	i
 80067aa:	f383 8811 	msr	BASEPRI, r3
 80067ae:	f3bf 8f6f 	isb	sy
 80067b2:	f3bf 8f4f 	dsb	sy
 80067b6:	b662      	cpsie	i
 80067b8:	60fb      	str	r3, [r7, #12]
 80067ba:	e7fe      	b.n	80067ba <pvPortMalloc+0x16e>
	return pvReturn;
 80067bc:	69fb      	ldr	r3, [r7, #28]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3728      	adds	r7, #40	; 0x28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	2000499c 	.word	0x2000499c
 80067cc:	200049a8 	.word	0x200049a8
 80067d0:	200049a0 	.word	0x200049a0
 80067d4:	20004994 	.word	0x20004994
 80067d8:	200049a4 	.word	0x200049a4

080067dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b086      	sub	sp, #24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d04a      	beq.n	8006884 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80067ee:	2308      	movs	r3, #8
 80067f0:	425b      	negs	r3, r3
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	4413      	add	r3, r2
 80067f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	4b22      	ldr	r3, [pc, #136]	; (800688c <vPortFree+0xb0>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4013      	ands	r3, r2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10b      	bne.n	8006822 <vPortFree+0x46>
 800680a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800680e:	b672      	cpsid	i
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	b662      	cpsie	i
 800681e:	60fb      	str	r3, [r7, #12]
 8006820:	e7fe      	b.n	8006820 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00b      	beq.n	8006842 <vPortFree+0x66>
 800682a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682e:	b672      	cpsid	i
 8006830:	f383 8811 	msr	BASEPRI, r3
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	b662      	cpsie	i
 800683e:	60bb      	str	r3, [r7, #8]
 8006840:	e7fe      	b.n	8006840 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	4b11      	ldr	r3, [pc, #68]	; (800688c <vPortFree+0xb0>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4013      	ands	r3, r2
 800684c:	2b00      	cmp	r3, #0
 800684e:	d019      	beq.n	8006884 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d115      	bne.n	8006884 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	4b0b      	ldr	r3, [pc, #44]	; (800688c <vPortFree+0xb0>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	43db      	mvns	r3, r3
 8006862:	401a      	ands	r2, r3
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006868:	f7fe fba8 	bl	8004fbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	4b07      	ldr	r3, [pc, #28]	; (8006890 <vPortFree+0xb4>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4413      	add	r3, r2
 8006876:	4a06      	ldr	r2, [pc, #24]	; (8006890 <vPortFree+0xb4>)
 8006878:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800687a:	6938      	ldr	r0, [r7, #16]
 800687c:	f000 f86c 	bl	8006958 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006880:	f7fe fbaa 	bl	8004fd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006884:	bf00      	nop
 8006886:	3718      	adds	r7, #24
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}
 800688c:	200049a8 	.word	0x200049a8
 8006890:	200049a0 	.word	0x200049a0

08006894 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800689a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800689e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80068a0:	4b27      	ldr	r3, [pc, #156]	; (8006940 <prvHeapInit+0xac>)
 80068a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00c      	beq.n	80068c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	3307      	adds	r3, #7
 80068b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0307 	bic.w	r3, r3, #7
 80068ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	4a1f      	ldr	r2, [pc, #124]	; (8006940 <prvHeapInit+0xac>)
 80068c4:	4413      	add	r3, r2
 80068c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80068cc:	4a1d      	ldr	r2, [pc, #116]	; (8006944 <prvHeapInit+0xb0>)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80068d2:	4b1c      	ldr	r3, [pc, #112]	; (8006944 <prvHeapInit+0xb0>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	4413      	add	r3, r2
 80068de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80068e0:	2208      	movs	r2, #8
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	1a9b      	subs	r3, r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0307 	bic.w	r3, r3, #7
 80068ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4a15      	ldr	r2, [pc, #84]	; (8006948 <prvHeapInit+0xb4>)
 80068f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80068f6:	4b14      	ldr	r3, [pc, #80]	; (8006948 <prvHeapInit+0xb4>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2200      	movs	r2, #0
 80068fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80068fe:	4b12      	ldr	r3, [pc, #72]	; (8006948 <prvHeapInit+0xb4>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	1ad2      	subs	r2, r2, r3
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006914:	4b0c      	ldr	r3, [pc, #48]	; (8006948 <prvHeapInit+0xb4>)
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	4a0a      	ldr	r2, [pc, #40]	; (800694c <prvHeapInit+0xb8>)
 8006922:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	4a09      	ldr	r2, [pc, #36]	; (8006950 <prvHeapInit+0xbc>)
 800692a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800692c:	4b09      	ldr	r3, [pc, #36]	; (8006954 <prvHeapInit+0xc0>)
 800692e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006932:	601a      	str	r2, [r3, #0]
}
 8006934:	bf00      	nop
 8006936:	3714      	adds	r7, #20
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr
 8006940:	20000d94 	.word	0x20000d94
 8006944:	20004994 	.word	0x20004994
 8006948:	2000499c 	.word	0x2000499c
 800694c:	200049a4 	.word	0x200049a4
 8006950:	200049a0 	.word	0x200049a0
 8006954:	200049a8 	.word	0x200049a8

08006958 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006960:	4b28      	ldr	r3, [pc, #160]	; (8006a04 <prvInsertBlockIntoFreeList+0xac>)
 8006962:	60fb      	str	r3, [r7, #12]
 8006964:	e002      	b.n	800696c <prvInsertBlockIntoFreeList+0x14>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	429a      	cmp	r2, r3
 8006974:	d8f7      	bhi.n	8006966 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	4413      	add	r3, r2
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	429a      	cmp	r2, r3
 8006986:	d108      	bne.n	800699a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	441a      	add	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	441a      	add	r2, r3
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d118      	bne.n	80069e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	4b15      	ldr	r3, [pc, #84]	; (8006a08 <prvInsertBlockIntoFreeList+0xb0>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d00d      	beq.n	80069d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	441a      	add	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	e008      	b.n	80069e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80069d6:	4b0c      	ldr	r3, [pc, #48]	; (8006a08 <prvInsertBlockIntoFreeList+0xb0>)
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	e003      	b.n	80069e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d002      	beq.n	80069f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069f6:	bf00      	nop
 80069f8:	3714      	adds	r7, #20
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	20004994 	.word	0x20004994
 8006a08:	2000499c 	.word	0x2000499c

08006a0c <__errno>:
 8006a0c:	4b01      	ldr	r3, [pc, #4]	; (8006a14 <__errno+0x8>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	20000020 	.word	0x20000020

08006a18 <__libc_init_array>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	4e0d      	ldr	r6, [pc, #52]	; (8006a50 <__libc_init_array+0x38>)
 8006a1c:	4c0d      	ldr	r4, [pc, #52]	; (8006a54 <__libc_init_array+0x3c>)
 8006a1e:	1ba4      	subs	r4, r4, r6
 8006a20:	10a4      	asrs	r4, r4, #2
 8006a22:	2500      	movs	r5, #0
 8006a24:	42a5      	cmp	r5, r4
 8006a26:	d109      	bne.n	8006a3c <__libc_init_array+0x24>
 8006a28:	4e0b      	ldr	r6, [pc, #44]	; (8006a58 <__libc_init_array+0x40>)
 8006a2a:	4c0c      	ldr	r4, [pc, #48]	; (8006a5c <__libc_init_array+0x44>)
 8006a2c:	f000 f8a0 	bl	8006b70 <_init>
 8006a30:	1ba4      	subs	r4, r4, r6
 8006a32:	10a4      	asrs	r4, r4, #2
 8006a34:	2500      	movs	r5, #0
 8006a36:	42a5      	cmp	r5, r4
 8006a38:	d105      	bne.n	8006a46 <__libc_init_array+0x2e>
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}
 8006a3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a40:	4798      	blx	r3
 8006a42:	3501      	adds	r5, #1
 8006a44:	e7ee      	b.n	8006a24 <__libc_init_array+0xc>
 8006a46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a4a:	4798      	blx	r3
 8006a4c:	3501      	adds	r5, #1
 8006a4e:	e7f2      	b.n	8006a36 <__libc_init_array+0x1e>
 8006a50:	08006c0c 	.word	0x08006c0c
 8006a54:	08006c0c 	.word	0x08006c0c
 8006a58:	08006c0c 	.word	0x08006c0c
 8006a5c:	08006c10 	.word	0x08006c10

08006a60 <malloc>:
 8006a60:	4b02      	ldr	r3, [pc, #8]	; (8006a6c <malloc+0xc>)
 8006a62:	4601      	mov	r1, r0
 8006a64:	6818      	ldr	r0, [r3, #0]
 8006a66:	f000 b817 	b.w	8006a98 <_malloc_r>
 8006a6a:	bf00      	nop
 8006a6c:	20000020 	.word	0x20000020

08006a70 <memcpy>:
 8006a70:	b510      	push	{r4, lr}
 8006a72:	1e43      	subs	r3, r0, #1
 8006a74:	440a      	add	r2, r1
 8006a76:	4291      	cmp	r1, r2
 8006a78:	d100      	bne.n	8006a7c <memcpy+0xc>
 8006a7a:	bd10      	pop	{r4, pc}
 8006a7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a84:	e7f7      	b.n	8006a76 <memcpy+0x6>

08006a86 <memset>:
 8006a86:	4402      	add	r2, r0
 8006a88:	4603      	mov	r3, r0
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d100      	bne.n	8006a90 <memset+0xa>
 8006a8e:	4770      	bx	lr
 8006a90:	f803 1b01 	strb.w	r1, [r3], #1
 8006a94:	e7f9      	b.n	8006a8a <memset+0x4>
	...

08006a98 <_malloc_r>:
 8006a98:	b570      	push	{r4, r5, r6, lr}
 8006a9a:	1ccd      	adds	r5, r1, #3
 8006a9c:	f025 0503 	bic.w	r5, r5, #3
 8006aa0:	3508      	adds	r5, #8
 8006aa2:	2d0c      	cmp	r5, #12
 8006aa4:	bf38      	it	cc
 8006aa6:	250c      	movcc	r5, #12
 8006aa8:	2d00      	cmp	r5, #0
 8006aaa:	4606      	mov	r6, r0
 8006aac:	db01      	blt.n	8006ab2 <_malloc_r+0x1a>
 8006aae:	42a9      	cmp	r1, r5
 8006ab0:	d903      	bls.n	8006aba <_malloc_r+0x22>
 8006ab2:	230c      	movs	r3, #12
 8006ab4:	6033      	str	r3, [r6, #0]
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	bd70      	pop	{r4, r5, r6, pc}
 8006aba:	f000 f857 	bl	8006b6c <__malloc_lock>
 8006abe:	4a21      	ldr	r2, [pc, #132]	; (8006b44 <_malloc_r+0xac>)
 8006ac0:	6814      	ldr	r4, [r2, #0]
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	b991      	cbnz	r1, 8006aec <_malloc_r+0x54>
 8006ac6:	4c20      	ldr	r4, [pc, #128]	; (8006b48 <_malloc_r+0xb0>)
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	b91b      	cbnz	r3, 8006ad4 <_malloc_r+0x3c>
 8006acc:	4630      	mov	r0, r6
 8006ace:	f000 f83d 	bl	8006b4c <_sbrk_r>
 8006ad2:	6020      	str	r0, [r4, #0]
 8006ad4:	4629      	mov	r1, r5
 8006ad6:	4630      	mov	r0, r6
 8006ad8:	f000 f838 	bl	8006b4c <_sbrk_r>
 8006adc:	1c43      	adds	r3, r0, #1
 8006ade:	d124      	bne.n	8006b2a <_malloc_r+0x92>
 8006ae0:	230c      	movs	r3, #12
 8006ae2:	6033      	str	r3, [r6, #0]
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f000 f842 	bl	8006b6e <__malloc_unlock>
 8006aea:	e7e4      	b.n	8006ab6 <_malloc_r+0x1e>
 8006aec:	680b      	ldr	r3, [r1, #0]
 8006aee:	1b5b      	subs	r3, r3, r5
 8006af0:	d418      	bmi.n	8006b24 <_malloc_r+0x8c>
 8006af2:	2b0b      	cmp	r3, #11
 8006af4:	d90f      	bls.n	8006b16 <_malloc_r+0x7e>
 8006af6:	600b      	str	r3, [r1, #0]
 8006af8:	50cd      	str	r5, [r1, r3]
 8006afa:	18cc      	adds	r4, r1, r3
 8006afc:	4630      	mov	r0, r6
 8006afe:	f000 f836 	bl	8006b6e <__malloc_unlock>
 8006b02:	f104 000b 	add.w	r0, r4, #11
 8006b06:	1d23      	adds	r3, r4, #4
 8006b08:	f020 0007 	bic.w	r0, r0, #7
 8006b0c:	1ac3      	subs	r3, r0, r3
 8006b0e:	d0d3      	beq.n	8006ab8 <_malloc_r+0x20>
 8006b10:	425a      	negs	r2, r3
 8006b12:	50e2      	str	r2, [r4, r3]
 8006b14:	e7d0      	b.n	8006ab8 <_malloc_r+0x20>
 8006b16:	428c      	cmp	r4, r1
 8006b18:	684b      	ldr	r3, [r1, #4]
 8006b1a:	bf16      	itet	ne
 8006b1c:	6063      	strne	r3, [r4, #4]
 8006b1e:	6013      	streq	r3, [r2, #0]
 8006b20:	460c      	movne	r4, r1
 8006b22:	e7eb      	b.n	8006afc <_malloc_r+0x64>
 8006b24:	460c      	mov	r4, r1
 8006b26:	6849      	ldr	r1, [r1, #4]
 8006b28:	e7cc      	b.n	8006ac4 <_malloc_r+0x2c>
 8006b2a:	1cc4      	adds	r4, r0, #3
 8006b2c:	f024 0403 	bic.w	r4, r4, #3
 8006b30:	42a0      	cmp	r0, r4
 8006b32:	d005      	beq.n	8006b40 <_malloc_r+0xa8>
 8006b34:	1a21      	subs	r1, r4, r0
 8006b36:	4630      	mov	r0, r6
 8006b38:	f000 f808 	bl	8006b4c <_sbrk_r>
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	d0cf      	beq.n	8006ae0 <_malloc_r+0x48>
 8006b40:	6025      	str	r5, [r4, #0]
 8006b42:	e7db      	b.n	8006afc <_malloc_r+0x64>
 8006b44:	200049ac 	.word	0x200049ac
 8006b48:	200049b0 	.word	0x200049b0

08006b4c <_sbrk_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	4c06      	ldr	r4, [pc, #24]	; (8006b68 <_sbrk_r+0x1c>)
 8006b50:	2300      	movs	r3, #0
 8006b52:	4605      	mov	r5, r0
 8006b54:	4608      	mov	r0, r1
 8006b56:	6023      	str	r3, [r4, #0]
 8006b58:	f7f9 ffa0 	bl	8000a9c <_sbrk>
 8006b5c:	1c43      	adds	r3, r0, #1
 8006b5e:	d102      	bne.n	8006b66 <_sbrk_r+0x1a>
 8006b60:	6823      	ldr	r3, [r4, #0]
 8006b62:	b103      	cbz	r3, 8006b66 <_sbrk_r+0x1a>
 8006b64:	602b      	str	r3, [r5, #0]
 8006b66:	bd38      	pop	{r3, r4, r5, pc}
 8006b68:	20004ae8 	.word	0x20004ae8

08006b6c <__malloc_lock>:
 8006b6c:	4770      	bx	lr

08006b6e <__malloc_unlock>:
 8006b6e:	4770      	bx	lr

08006b70 <_init>:
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	bf00      	nop
 8006b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b76:	bc08      	pop	{r3}
 8006b78:	469e      	mov	lr, r3
 8006b7a:	4770      	bx	lr

08006b7c <_fini>:
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7e:	bf00      	nop
 8006b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b82:	bc08      	pop	{r3}
 8006b84:	469e      	mov	lr, r3
 8006b86:	4770      	bx	lr
