#pragma once

#include <torch/python.h>

#include "../../jit/compiler.hpp"
#include "../../jit/kernel_runtime.hpp"
#include "../../utils/exception.hpp"
#include "../../utils/format.hpp"
#include "runtime_utils.hpp"

#include <cstdlib>
#include <iostream>

#include <deep_gemm/layout/mega_moe.cuh>
#include <deep_gemm/layout/mega_moe_m2n.cuh>
#include <deep_gemm/layout/sym_buffer.cuh>

#include "../heuristics/mega_moe.hpp"

namespace deep_gemm {

static inline bool mega_moe_m2n_host_debug_enabled() {
    const char* env = std::getenv("MINISGL_MEGAMOE_HOST_DEBUG");
    return env != nullptr and env[0] != '\0' and env[0] != '0';
}

// ---------------------------------------------------------------------------
// AG kernel runtime (send + recv only; no GEMM, no cluster)
// ---------------------------------------------------------------------------
class SM100MegaMoEM2NAGRuntime final : public LaunchRuntime<SM100MegaMoEM2NAGRuntime> {
public:
    struct Args {
        int num_max_tokens_per_rank;
        int hidden, intermediate_hidden;
        int num_experts, num_topk;
        int input_num_topk, num_routed_experts;
        int num_ag_ranks, num_eg_ranks;
        int num_max_pool_tokens, num_padded_sf_pool_tokens;
        int num_dispatch_threads, num_combine_threads;
        int num_sms;
        bool topk_idx_is_64;
        bool in_kernel_gate;
        int ag_phase;  // 0 = fused, 1 = dispatch-only, 2 = combine-only
        bool external_quant;  // x/sf/weights staged by an upstream kernel
        bool direct_combine;  // reduce AG combine rows with warp global loads
        bool use_nvfp4;  // NVFP4 buffer layout (packed payload, gran-16 SF)

        void* y;
        const void* hidden_ptr;
        const void* topk_ids_ptr;
        const void* topk_weights_ptr;
        const void* gate_weight_ptr;
        bool renormalize;
        int num_tokens;
        float shared_topk_weight;
        float nvfp4_x_global_scale;
        unsigned long long* debug_timings;
        layout::SymBuffer<> sym_buffer_ptrs;

        LaunchArgs launch_args;
    };

    static std::string generate_impl(const Args& args) {
        return fmt::format(R"(
#include <deep_gemm/impls/sm100_mega_moe_m2n.cuh>

// m2n AG kernel ABI v3.11: protocol expert remap for remote shared expert
using namespace deep_gemm;

static void __instantiate_kernel() {{
    auto ptr = reinterpret_cast<void*>(&sm100_mega_moe_m2n_ag_impl<
        {},
        {}, {},
        {}, {},
        {},
        {},
        {}, {},
        {},
        {}, {},
        {},
        {},
        {},
        {},
        {},
        {},
        {},
        {},
        {}
    >);
}};
)", args.num_max_tokens_per_rank,
    args.hidden,
    args.intermediate_hidden,
    args.num_experts, args.num_topk,
    args.input_num_topk, args.num_routed_experts,
    args.num_max_pool_tokens,
    args.num_padded_sf_pool_tokens,
    args.num_dispatch_threads, args.num_combine_threads,
    args.num_sms,
    args.num_ag_ranks, args.num_eg_ranks,
    args.topk_idx_is_64 ? "true" : "false",
    args.in_kernel_gate ? "true" : "false",
    args.ag_phase,
    args.external_quant ? "true" : "false",
    args.direct_combine ? "true" : "false",
    args.use_nvfp4 ? "true" : "false",
    args.debug_timings != nullptr ? "true" : "false");
    }

    static void launch_impl(const KernelHandle& kernel, const LaunchConfigHandle& config, Args args) {
        DG_CUDA_UNIFIED_CHECK(launch_kernel(kernel, config,
            args.y,
            static_cast<const nv_bfloat16*>(args.hidden_ptr),
            args.topk_ids_ptr,
            static_cast<const float*>(args.topk_weights_ptr),
            static_cast<const nv_bfloat16*>(args.gate_weight_ptr),
            static_cast<uint32_t>(args.renormalize ? 1 : 0),
            args.num_tokens,
            args.shared_topk_weight,
            args.nvfp4_x_global_scale,
            args.debug_timings,
            args.sym_buffer_ptrs
        ));
    }
};

// Mirror of the AG kernel's shared memory layout
static std::tuple<int, int> get_ag_combine_smem_config_m2n(
    const int& hidden, const int& num_experts,
    const int& num_combine_threads) {
    constexpr int kSmemAlignment = 1024;
    const int num_combine_warps = num_combine_threads / 32;
    const int num_hidden_bytes = hidden * 2;
    const int num_chunks = (3 * num_combine_warps * num_hidden_bytes <= 160 * 1024) ? 1 : 2;
    const int chunk_bytes = num_hidden_bytes / num_chunks;
    const int smem_chunks = align(3 * num_combine_warps * chunk_bytes, kSmemAlignment);
    const int smem_expert_count = align(num_experts * static_cast<int>(sizeof(uint32_t)), kSmemAlignment);
    const int smem_barriers = num_combine_warps * 2 * 8;
    return {num_chunks, smem_chunks + smem_expert_count + smem_barriers};
}

static void sm100_mega_moe_m2n_ag(
    const torch::Tensor& y,
    const torch::Tensor& hidden_states,
    const std::optional<torch::Tensor>& topk_ids,
    const std::optional<torch::Tensor>& topk_weights,
    const std::optional<torch::Tensor>& gate_weight,
    const bool& renormalize,
    const std::vector<int64_t>& sym_buffer_ptrs,
    const int& rank_idx,
    const int& num_ag_ranks, const int& num_eg_ranks,
    const int& num_max_tokens_per_rank,
    const int& num_experts, const int& num_tokens, const int& num_topk,
    const int& input_num_topk, const int& num_routed_experts,
    const int& hidden, const int& intermediate_hidden,
    const int& num_max_pool_tokens, const int& num_padded_sf_pool_tokens,
    const int& num_sms_opt = 0,
    const int& ag_phase = 0,
    const bool& external_quant = false,
    const bool& direct_combine = false,
    const bool& use_nvfp4 = false,
    const float& shared_topk_weight = 0.0f,
    const float& nvfp4_x_global_scale = 1.0f,
    const std::optional<torch::Tensor> debug_timings = std::nullopt,
    const bool compile_only = false) {
    constexpr int kNumDispatchThreads = 128;
    constexpr int kNumCombineThreads = 256;
    // The kernel spin-waits for the EG combine push; a small grid keeps the
    // GPU free for concurrent (other-microbatch) compute.
    const auto num_sms = num_sms_opt > 0
        ? std::min(num_sms_opt, device_runtime->get_num_sms())
        : device_runtime->get_num_sms();
    const auto [num_chunks, smem_size] = get_ag_combine_smem_config_m2n(
        hidden, num_experts, kNumCombineThreads);

    unsigned long long* debug_timings_ptr = nullptr;
    if (debug_timings.has_value()) {
        constexpr int kAgTimingSlots = 29;
        // Device memory is the normal case. Pinned host memory is also accepted
        // because it is device-writable under unified addressing AND it survives
        // the CUDA context: when this kernel traps, every later call on the
        // context fails with a sticky error, so a device buffer can no longer be
        // copied back and the timers that would say HOW FAR the kernel got are
        // lost precisely when they matter. A pinned buffer keeps them readable.
        DG_HOST_ASSERT(debug_timings->is_contiguous());
        DG_HOST_ASSERT(debug_timings->is_cuda() or debug_timings->is_pinned());
        DG_HOST_ASSERT(debug_timings->scalar_type() == torch::kInt64);
        DG_HOST_ASSERT(debug_timings->numel() >= kAgTimingSlots);
        debug_timings_ptr = reinterpret_cast<unsigned long long*>(
            debug_timings->data_ptr<int64_t>());
    }

    const SM100MegaMoEM2NAGRuntime::Args args = {
        .num_max_tokens_per_rank = num_max_tokens_per_rank,
        .hidden = hidden, .intermediate_hidden = intermediate_hidden,
        .num_experts = num_experts, .num_topk = num_topk,
        .input_num_topk = input_num_topk,
        .num_routed_experts = num_routed_experts,
        .num_ag_ranks = num_ag_ranks, .num_eg_ranks = num_eg_ranks,
        .num_max_pool_tokens = num_max_pool_tokens,
        .num_padded_sf_pool_tokens = num_padded_sf_pool_tokens,
        .num_dispatch_threads = kNumDispatchThreads,
        .num_combine_threads = kNumCombineThreads,
        .num_sms = num_sms,
        // The in-kernel gate writes int64 route ids into the symm buffer
        .topk_idx_is_64 = gate_weight.has_value()
            or topk_ids->scalar_type() == torch::kInt64,
        .in_kernel_gate = gate_weight.has_value(),
        .ag_phase = ag_phase,
        .external_quant = external_quant,
        .direct_combine = direct_combine,
        .use_nvfp4 = use_nvfp4,
        .y = y.data_ptr(),
        .hidden_ptr = hidden_states.data_ptr(),
        .topk_ids_ptr = topk_ids.has_value() ? topk_ids->data_ptr() : nullptr,
        .topk_weights_ptr = topk_weights.has_value() ? topk_weights->data_ptr() : nullptr,
        .gate_weight_ptr = gate_weight.has_value() ? gate_weight->data_ptr() : nullptr,
        .renormalize = renormalize,
        .num_tokens = num_tokens,
        .shared_topk_weight = shared_topk_weight,
        .nvfp4_x_global_scale = nvfp4_x_global_scale,
        .debug_timings = debug_timings_ptr,
        .sym_buffer_ptrs = layout::SymBuffer<>(sym_buffer_ptrs, rank_idx),
        .launch_args = LaunchArgs(num_sms,
                                  kNumDispatchThreads + kNumCombineThreads,
                                  smem_size, 1)
    };

    const bool host_debug = mega_moe_m2n_host_debug_enabled();
    if (host_debug) {
        std::cerr << "[megamoe_m2n_ag] generate begin"
                  << " rank=" << rank_idx
                  << " tokens=" << num_tokens
                  << " max_tokens=" << num_max_tokens_per_rank
                  << " sms=" << num_sms
                  << " phase=" << ag_phase
                  << " external_quant=" << external_quant
                  << " direct_combine=" << direct_combine
                  << std::endl;
    }
    const auto code = SM100MegaMoEM2NAGRuntime::generate(args);
    if (host_debug)
        std::cerr << "[megamoe_m2n_ag] generate done rank=" << rank_idx
                  << " code_bytes=" << code.size() << std::endl;
    if (host_debug)
        std::cerr << "[megamoe_m2n_ag] compiler build begin rank=" << rank_idx << std::endl;
    const auto runtime = compiler->build("sm100_mega_moe_m2n_ag", code);
    // Both roles provision their native launch before any peer can enter
    // a device wait. Compiling must never consume the protocol timeout.
    if (compile_only)
        return;
    if (host_debug)
        std::cerr << "[megamoe_m2n_ag] compiler build done rank=" << rank_idx << std::endl;
    if (host_debug)
        std::cerr << "[megamoe_m2n_ag] launch begin rank=" << rank_idx << std::endl;
    SM100MegaMoEM2NAGRuntime::launch(runtime, args);
    if (host_debug)
        std::cerr << "[megamoe_m2n_ag] launch returned rank=" << rank_idx << std::endl;
}

// ---------------------------------------------------------------------------
// EG kernel runtime (recv + experts + send)
// ---------------------------------------------------------------------------
class SM100MegaMoEM2NEGRuntime final : public LaunchRuntime<SM100MegaMoEM2NEGRuntime> {
public:
    struct Args {
        int num_max_tokens_per_rank;
        int hidden, intermediate_hidden;
        int num_experts, num_topk;
        int num_ag_ranks, num_eg_ranks;
        float activation_clamp;
        // gpt-oss's two extra SwiGLU terms. Identity defaults, so every other
        // model emits the epilogue it emitted before.
        float activation_alpha;
        bool activation_up_bias;
        bool fast_math;
        bool use_fp8_weights;
        // Selects NVFP4 (group 16, E4M3 scales) over MXFP4 (group 32, E8M0)
        // when the weights are 4-bit. Ignored when use_fp8_weights is set.
        bool use_nvfp4_weights;
        MegaMoEConfig config;

        int* cumulative_local_expert_recv_stats;
        // Per-local-expert L1 global scale; nullptr unless the weights are NVFP4.
        const float* nvfp4_alpha;
        unsigned long long* debug_timings;
        int num_prefetch_bytes;
        int num_lanes;
        layout::SymBuffer<> sym_buffer_ptrs;
        layout::SymBuffer<> sym_buffer_ptrs1;
        layout::SymBuffer<> sym_buffer_ptrs2;
        layout::SymBuffer<> sym_buffer_ptrs3;

        CUtensorMap tensor_map_l1_acts;
        CUtensorMap tensor_map_l1_acts_sf;
        CUtensorMap tensor_map_l1_output;
        CUtensorMap tensor_map_l2_acts;
        CUtensorMap tensor_map_l2_acts_sf;
        CUtensorMap tensor_map_l1_acts_1;
        CUtensorMap tensor_map_l1_acts_sf_1;
        CUtensorMap tensor_map_l1_output_1;
        CUtensorMap tensor_map_l2_acts_1;
        CUtensorMap tensor_map_l2_acts_sf_1;
        CUtensorMap tensor_map_l1_acts_2;
        CUtensorMap tensor_map_l1_acts_sf_2;
        CUtensorMap tensor_map_l1_output_2;
        CUtensorMap tensor_map_l2_acts_2;
        CUtensorMap tensor_map_l2_acts_sf_2;
        CUtensorMap tensor_map_l1_acts_3;
        CUtensorMap tensor_map_l1_acts_sf_3;
        CUtensorMap tensor_map_l1_output_3;
        CUtensorMap tensor_map_l2_acts_3;
        CUtensorMap tensor_map_l2_acts_sf_3;
        const void* weight_descs;       // gmem [num_layers][4] CUtensorMap
        const void* l1_weight_ptrs;     // gmem [num_layers] const void*
        // gmem [num_layers] const void*, each a float [E_local, L2_SHAPE_N]
        // expert bias. Null unless the model has one (gpt-oss).
        const void* l2_bias_ptrs;
        int num_layers;

        LaunchArgs launch_args;
    };

    static std::string generate_impl(const Args& args) {
        return fmt::format(R"(
#include <deep_gemm/impls/sm100_mega_moe_m2n.cuh>

// m2n EG kernel ABI v4.7: optional debug timing counters
using namespace deep_gemm;

static void __instantiate_kernel() {{
    auto ptr = reinterpret_cast<void*>(&sm100_mega_moe_m2n_eg_impl<
        {},
        {}, {},
        {}, {},
        {},
        {}, {}, {},
        {},
        {}, {},
        {},
        {},
        {},
        {}, {}, {},
        {},
        {}, {},
        {},
        {},
        {},
        {},
        {},
        {},
        {},
        {}, {}, {}
    >);
}};
)", args.num_max_tokens_per_rank,
    args.hidden, args.intermediate_hidden,
    args.num_experts, args.num_topk,
    args.config.num_experts_per_wave,
    args.config.block_m, args.config.block_n, args.config.block_k,
    args.config.store_block_m,
    args.config.sf_block_m, args.config.sf_block_n,
    args.config.num_max_pool_tokens,
    args.config.num_padded_sf_pool_tokens,
    args.config.num_stages,
    args.config.num_dispatch_threads, args.config.num_non_epilogue_threads, args.config.num_epilogue_threads,
    args.config.num_dispatch_pull_stages,
    args.launch_args.grid_dim.first,
    args.num_ag_ranks, args.num_eg_ranks,
    to_string(args.activation_clamp),
    args.fast_math ? "true" : "false",
    args.use_fp8_weights ? "true" : "false",
    args.use_nvfp4_weights ? "true" : "false",
    args.num_lanes,
    args.debug_timings != nullptr ? "true" : "false",
    to_string(args.activation_alpha),
    args.activation_up_bias ? "true" : "false",
    // The template flag IS "did a bias arrive", so the two cannot
    // disagree: a null pointer compiles the epilogue branch out.
    args.l2_bias_ptrs != nullptr ? "true" : "false");
    }

    static void launch_impl(const KernelHandle& kernel, const LaunchConfigHandle& config, Args args) {
        DG_CUDA_UNIFIED_CHECK(launch_kernel(kernel, config,
            args.cumulative_local_expert_recv_stats,
            args.nvfp4_alpha,
            args.debug_timings,
            static_cast<uint32_t>(args.num_prefetch_bytes),
            args.sym_buffer_ptrs,
            args.sym_buffer_ptrs1,
            args.sym_buffer_ptrs2,
            args.sym_buffer_ptrs3,
            args.tensor_map_l1_acts,
            args.tensor_map_l1_acts_sf,
            args.tensor_map_l1_output,
            args.tensor_map_l2_acts,
            args.tensor_map_l2_acts_sf,
            args.tensor_map_l1_acts_1,
            args.tensor_map_l1_acts_sf_1,
            args.tensor_map_l1_output_1,
            args.tensor_map_l2_acts_1,
            args.tensor_map_l2_acts_sf_1,
            args.tensor_map_l1_acts_2,
            args.tensor_map_l1_acts_sf_2,
            args.tensor_map_l1_output_2,
            args.tensor_map_l2_acts_2,
            args.tensor_map_l2_acts_sf_2,
            args.tensor_map_l1_acts_3,
            args.tensor_map_l1_acts_sf_3,
            args.tensor_map_l1_output_3,
            args.tensor_map_l2_acts_3,
            args.tensor_map_l2_acts_sf_3,
            static_cast<const CUtensorMap*>(args.weight_descs),
            static_cast<const void* const*>(args.l1_weight_ptrs),
            static_cast<const void* const*>(args.l2_bias_ptrs),
            static_cast<uint32_t>(args.num_layers)
        ));
    }
};

// Build the 4 per-layer weight tensormaps (l1_w, l1_w_sf, l2_w, l2_w_sf) as
// a 4x128-byte CPU blob.  The weight descriptors are CONFIG-INDEPENDENT
// (block_k = load_block_n = block_n = swizzle = 128 for every MegaMoE
// config), so they can be built once at weight-registration time.
static torch::Tensor make_m2n_weight_descs(
    const torch::Tensor& l1_weights, const torch::Tensor& l1_weights_sf,
    const torch::Tensor& l2_weights, const torch::Tensor& l2_weights_sf,
    const int& num_experts_per_rank,
    const int& hidden, const int& intermediate_hidden,
    // Scale-factor granularity along K: 32 for FP8 and MXFP4, 16 for NVFP4.
    // It sets how many SF columns the TMA descriptor covers, so a wrong value
    // does not fail a shape check -- the kernel simply reads past the end.
    const int& sf_gran_k) {
    DG_HOST_ASSERT(sf_gran_k == 32 or sf_gran_k == 16);
    constexpr int kBlockK = 128, kLoadBlockN = 128, kBlockN = 128, kSwizzleW = 128;
    // How many SF words one kBlockK tile spans along K.  The kernel's
    // `kNumSFBWordsPerN` is this same quantity and sizes its smem, its expected
    // transaction bytes and its UTCCP chunk count from it; the descriptor box
    // below is the fourth expression of it and must agree, or the weight-SF
    // arrival barrier never reaches its byte count.
    const int sfb_words_per_n = kBlockK / (sf_gran_k * 4);
    // NVFP4 weights stay PACKED in smem (the mxf4nvf4 MMA reads packed
    // operands), so the box is built raw at half the swizzle; MXFP4 keeps the
    // byte-expanded .b4x16_p64 load at the full 128B swizzle.
    const bool nvfp4 = sf_gran_k == 16;
    const auto tm_l1_w = make_tma_2d_desc(l1_weights,
                                          hidden, num_experts_per_rank * intermediate_hidden * 2,
                                          kBlockK, kLoadBlockN,
                                          static_cast<int>(l1_weights.stride(-2)),
                                          nvfp4 ? kSwizzleW / 2 : kSwizzleW,
                                          0, false, /*fp4_unpacked_smem=*/not nvfp4);
    const auto tm_l1_w_sf = make_tma_sf_desc(cute::UMMA::Major::MN, l1_weights_sf,
                                             intermediate_hidden * 2, hidden,
                                             kBlockN, sf_gran_k, num_experts_per_rank, 0,
                                             0, false, sfb_words_per_n);
    const auto tm_l2_w = make_tma_2d_desc(l2_weights,
                                          intermediate_hidden, num_experts_per_rank * hidden,
                                          kBlockK, kLoadBlockN,
                                          static_cast<int>(l2_weights.stride(-2)),
                                          nvfp4 ? kSwizzleW / 2 : kSwizzleW,
                                          0, false, /*fp4_unpacked_smem=*/not nvfp4);
    const auto tm_l2_w_sf = make_tma_sf_desc(cute::UMMA::Major::MN, l2_weights_sf,
                                             hidden, intermediate_hidden,
                                             kBlockN, sf_gran_k, num_experts_per_rank, 0,
                                             0, false, sfb_words_per_n);
    auto blob = torch::empty({4, 128}, torch::TensorOptions().dtype(torch::kUInt8));
    static_assert(sizeof(CUtensorMap) == 128, "CUtensorMap must be 128B");
    std::memcpy(blob.data_ptr<uint8_t>() + 0 * 128, &tm_l1_w, 128);
    std::memcpy(blob.data_ptr<uint8_t>() + 1 * 128, &tm_l1_w_sf, 128);
    std::memcpy(blob.data_ptr<uint8_t>() + 2 * 128, &tm_l2_w, 128);
    std::memcpy(blob.data_ptr<uint8_t>() + 3 * 128, &tm_l2_w_sf, 128);
    return blob;
}

static std::string sm100_mega_moe_m2n_eg(
    const torch::Tensor& l1_acts, const torch::Tensor& l1_acts_sf,
    const torch::Tensor& l2_acts, const torch::Tensor& l2_acts_sf,
    const torch::Tensor& l1_acts1, const torch::Tensor& l1_acts_sf1,
    const torch::Tensor& l2_acts1, const torch::Tensor& l2_acts_sf1,
    const torch::Tensor& l1_acts2, const torch::Tensor& l1_acts_sf2,
    const torch::Tensor& l2_acts2, const torch::Tensor& l2_acts_sf2,
    const torch::Tensor& l1_acts3, const torch::Tensor& l1_acts_sf3,
    const torch::Tensor& l2_acts3, const torch::Tensor& l2_acts_sf3,
    const torch::Tensor& weight_descs,    // device uint8 [num_layers, 4, 128]
    const torch::Tensor& l1_weight_ptrs,  // device int64 [num_layers]
    const std::optional<torch::Tensor>& l2_bias_ptrs,  // device int64 [num_layers]
    const int& num_layers,
    const int& l1_weights_nbytes,
    const std::optional<torch::Tensor> cumulative_local_expert_recv_stats,
    const std::optional<torch::Tensor> nvfp4_alpha,
    const std::vector<int64_t>& sym_buffer_ptrs,
    const std::vector<int64_t>& sym_buffer_ptrs1,
    const std::vector<int64_t>& sym_buffer_ptrs2,
    const std::vector<int64_t>& sym_buffer_ptrs3,
    const int& num_lanes,
    const int& rank_idx,
    const int& num_ag_ranks, const int& num_eg_ranks,
    const int& num_max_tokens_per_rank,
    const int& num_experts_per_rank,
    const int& expected_num_tokens_per_rank, const int& num_topk,
    const int& hidden, const int& intermediate_hidden,
    const float& activation_clamp,
    const float& activation_alpha,
    const bool& activation_up_bias,
    const bool& fast_math,
    const bool& use_fp8_weights,
    const bool& use_nvfp4_weights,
    const int& num_sms_opt = 0,
    const int& num_prefetch_bytes_opt = 0,
    const std::optional<torch::Tensor> debug_timings = std::nullopt,
    // Select, build and load the kernel instance this launch would use, then
    // return its generated source instead of launching it. The EG kernel is one
    // half of a cross-rank protocol and cannot run alone, so this is the only
    // way to take its JIT compile off the step path.
    const bool& compile_only = false
) {
    const auto num_experts = num_experts_per_rank * num_eg_ranks;
    const auto num_padded_sf_pool_tokens = static_cast<int>(l1_acts_sf.size(0));

    // A sub-device grid lets two microbatch lanes co-run their fused kernels;
    // 2-CTA clusters require an even SM count.
    auto num_sms = num_sms_opt > 0
        ? std::min(num_sms_opt, device_runtime->get_num_sms())
        : device_runtime->get_num_sms();
    num_sms = std::max(num_sms / 2 * 2, 4);

    constexpr int num_dispatch_pull_stages = 2;

    // Heuristics: source ranks are the AG ranks
    auto config = get_mega_moe_config(
        num_ag_ranks, num_experts, num_experts_per_rank,
        num_max_tokens_per_rank, expected_num_tokens_per_rank, num_topk,
        hidden, intermediate_hidden, num_padded_sf_pool_tokens,
        num_dispatch_pull_stages,
        // NVFP4 carries twice the SFB words per N, and this figure is what the
        // launch allocates as dynamic shared memory.
        use_nvfp4_weights ? 2 : 1);
    // The symmetric MegaMoE heuristic assumes the number of token-source ranks
    // equals the number of expert-owner ranks.  M2N breaks that assumption:
    // each EG rank receives tokens from all AG ranks but owns only the experts
    // for one EG shard.  Scale the per-source-rank decode bucket by AG/EG for
    // wave budgeting, otherwise large fan-in runs underestimate rows/expert
    // and process too many experts per wave.
    const int64_t m2n_wave_expected_tokens =
        std::max<int64_t>(1, (
            static_cast<int64_t>(expected_num_tokens_per_rank) * num_ag_ranks +
            num_eg_ranks - 1) / num_eg_ranks);
    config.num_experts_per_wave = get_num_experts_per_wave_for_mega_moe(
        num_experts_per_rank, static_cast<int>(m2n_wave_expected_tokens), num_topk,
        intermediate_hidden, config.block_m, config.block_n, num_sms);

    // Make tensormaps (same as the symmetric kernel)
    const auto tensor_map_l1_acts = make_tma_2d_desc(l1_acts,
                                                     hidden, config.num_max_pool_tokens,
                                                     config.block_k, config.load_block_m,
                                                     static_cast<int>(l1_acts.stride(-2)),
                                                     use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l1_acts_sf = make_tma_sf_desc(cute::UMMA::Major::MN, l1_acts_sf,
                                                        config.num_padded_sf_pool_tokens, hidden,
                                                        config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                        1, 0);
    const auto tensor_map_l1_output = use_nvfp4_weights
                                                       // Packed L1 output: linear int32-element map, swizzle 0;
                                                       // the kernel stages already-packed 32-byte rows.
                                                       ? make_tma_2d_desc(l2_acts.view(torch::kInt32),
                                                                          intermediate_hidden / 8, config.num_max_pool_tokens,
                                                                          8, config.store_block_m,
                                                                          static_cast<int>(l2_acts.view(torch::kInt32).stride(-2)),
                                                                          0)
                                                       : make_tma_2d_desc(l2_acts,
                                                                          intermediate_hidden, config.num_max_pool_tokens,
                                                                          config.block_n / 2, config.store_block_m,
                                                                          static_cast<int>(l2_acts.stride(-2)),
                                                                          config.swizzle_acts_mode / 2);
    const auto tensor_map_l2_acts = make_tma_2d_desc(l2_acts,
                                                     intermediate_hidden, config.num_max_pool_tokens,
                                                     config.block_k, config.load_block_m,
                                                     static_cast<int>(l2_acts.stride(-2)),
                                                     use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l2_acts_sf = make_tma_sf_desc(cute::UMMA::Major::MN, l2_acts_sf,
                                                        config.num_padded_sf_pool_tokens, intermediate_hidden,
                                                        config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                        1, 0);

    // Lane-1 activation/output maps (weights are shared across lanes)
    const auto tensor_map_l1_acts_1 = make_tma_2d_desc(l1_acts1,
                                                       hidden, config.num_max_pool_tokens,
                                                       config.block_k, config.load_block_m,
                                                       static_cast<int>(l1_acts1.stride(-2)),
                                                       use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l1_acts_sf_1 = make_tma_sf_desc(cute::UMMA::Major::MN, l1_acts_sf1,
                                                          config.num_padded_sf_pool_tokens, hidden,
                                                          config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                          1, 0);
    const auto tensor_map_l1_output_1 = use_nvfp4_weights
                                                         // Packed L1 output: linear int32-element map, swizzle 0;
                                                         // the kernel stages already-packed 32-byte rows.
                                                         ? make_tma_2d_desc(l2_acts1.view(torch::kInt32),
                                                                            intermediate_hidden / 8, config.num_max_pool_tokens,
                                                                            8, config.store_block_m,
                                                                            static_cast<int>(l2_acts1.view(torch::kInt32).stride(-2)),
                                                                            0)
                                                         : make_tma_2d_desc(l2_acts1,
                                                                            intermediate_hidden, config.num_max_pool_tokens,
                                                                            config.block_n / 2, config.store_block_m,
                                                                            static_cast<int>(l2_acts1.stride(-2)),
                                                                            config.swizzle_acts_mode / 2);
    const auto tensor_map_l2_acts_1 = make_tma_2d_desc(l2_acts1,
                                                       intermediate_hidden, config.num_max_pool_tokens,
                                                       config.block_k, config.load_block_m,
                                                       static_cast<int>(l2_acts1.stride(-2)),
                                                       use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l2_acts_sf_1 = make_tma_sf_desc(cute::UMMA::Major::MN, l2_acts_sf1,
                                                          config.num_padded_sf_pool_tokens, intermediate_hidden,
                                                          config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                          1, 0);
    const auto tensor_map_l1_acts_2 = make_tma_2d_desc(l1_acts2,
                                                       hidden, config.num_max_pool_tokens,
                                                       config.block_k, config.load_block_m,
                                                       static_cast<int>(l1_acts2.stride(-2)),
                                                       use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l1_acts_sf_2 = make_tma_sf_desc(cute::UMMA::Major::MN, l1_acts_sf2,
                                                          config.num_padded_sf_pool_tokens, hidden,
                                                          config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                          1, 0);
    const auto tensor_map_l1_output_2 = use_nvfp4_weights
                                                         // Packed L1 output: linear int32-element map, swizzle 0;
                                                         // the kernel stages already-packed 32-byte rows.
                                                         ? make_tma_2d_desc(l2_acts2.view(torch::kInt32),
                                                                            intermediate_hidden / 8, config.num_max_pool_tokens,
                                                                            8, config.store_block_m,
                                                                            static_cast<int>(l2_acts2.view(torch::kInt32).stride(-2)),
                                                                            0)
                                                         : make_tma_2d_desc(l2_acts2,
                                                                            intermediate_hidden, config.num_max_pool_tokens,
                                                                            config.block_n / 2, config.store_block_m,
                                                                            static_cast<int>(l2_acts2.stride(-2)),
                                                                            config.swizzle_acts_mode / 2);
    const auto tensor_map_l2_acts_2 = make_tma_2d_desc(l2_acts2,
                                                       intermediate_hidden, config.num_max_pool_tokens,
                                                       config.block_k, config.load_block_m,
                                                       static_cast<int>(l2_acts2.stride(-2)),
                                                       use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l2_acts_sf_2 = make_tma_sf_desc(cute::UMMA::Major::MN, l2_acts_sf2,
                                                          config.num_padded_sf_pool_tokens, intermediate_hidden,
                                                          config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                          1, 0);
    const auto tensor_map_l1_acts_3 = make_tma_2d_desc(l1_acts3,
                                                       hidden, config.num_max_pool_tokens,
                                                       config.block_k, config.load_block_m,
                                                       static_cast<int>(l1_acts3.stride(-2)),
                                                       use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l1_acts_sf_3 = make_tma_sf_desc(cute::UMMA::Major::MN, l1_acts_sf3,
                                                          config.num_padded_sf_pool_tokens, hidden,
                                                          config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                          1, 0);
    const auto tensor_map_l1_output_3 = use_nvfp4_weights
                                                         // Packed L1 output: linear int32-element map, swizzle 0;
                                                         // the kernel stages already-packed 32-byte rows.
                                                         ? make_tma_2d_desc(l2_acts3.view(torch::kInt32),
                                                                            intermediate_hidden / 8, config.num_max_pool_tokens,
                                                                            8, config.store_block_m,
                                                                            static_cast<int>(l2_acts3.view(torch::kInt32).stride(-2)),
                                                                            0)
                                                         : make_tma_2d_desc(l2_acts3,
                                                                            intermediate_hidden, config.num_max_pool_tokens,
                                                                            config.block_n / 2, config.store_block_m,
                                                                            static_cast<int>(l2_acts3.stride(-2)),
                                                                            config.swizzle_acts_mode / 2);
    const auto tensor_map_l2_acts_3 = make_tma_2d_desc(l2_acts3,
                                                       intermediate_hidden, config.num_max_pool_tokens,
                                                       config.block_k, config.load_block_m,
                                                       static_cast<int>(l2_acts3.stride(-2)),
                                                       use_nvfp4_weights ? 64 : config.swizzle_acts_mode,
                                                     0, false, not use_nvfp4_weights);
    const auto tensor_map_l2_acts_sf_3 = make_tma_sf_desc(cute::UMMA::Major::MN, l2_acts_sf3,
                                                          config.num_padded_sf_pool_tokens, intermediate_hidden,
                                                          config.sf_block_m, use_nvfp4_weights ? 16 : 32,
                                                          1, 0);

    int* cumulative_local_expert_recv_stats_ptr = nullptr;
    if (cumulative_local_expert_recv_stats.has_value())
        cumulative_local_expert_recv_stats_ptr = cumulative_local_expert_recv_stats->data_ptr<int>();
        const float* nvfp4_alpha_ptr = nullptr;
        if (nvfp4_alpha.has_value())
            nvfp4_alpha_ptr = nvfp4_alpha->data_ptr<float>();

    unsigned long long* debug_timings_ptr = nullptr;
    if (debug_timings.has_value()) {
        constexpr int kEgTimingSlots = 31;
        DG_HOST_ASSERT(debug_timings->is_cuda() and debug_timings->is_contiguous());
        DG_HOST_ASSERT(debug_timings->scalar_type() == torch::kInt64);
        DG_HOST_ASSERT(debug_timings->numel() >=
            static_cast<int64_t>(num_layers) * std::max(num_lanes, 1) * kEgTimingSlots);
        debug_timings_ptr = reinterpret_cast<unsigned long long*>(
            debug_timings->data_ptr<int64_t>());
    }

    const auto num_prefetch_bytes = static_cast<int>(std::min<int64_t>(
        std::max(num_prefetch_bytes_opt, 0), static_cast<int64_t>(l1_weights_nbytes)));

    const SM100MegaMoEM2NEGRuntime::Args args = {
        .num_max_tokens_per_rank = num_max_tokens_per_rank,
        .hidden = hidden, .intermediate_hidden = intermediate_hidden,
        .num_experts = num_experts, .num_topk = num_topk,
        .num_ag_ranks = num_ag_ranks, .num_eg_ranks = num_eg_ranks,
        .activation_clamp = activation_clamp,
        .activation_alpha = activation_alpha,
        .activation_up_bias = activation_up_bias,
        .fast_math = fast_math,
        .use_fp8_weights = use_fp8_weights,
        .use_nvfp4_weights = use_nvfp4_weights,
        .config = config,
        .cumulative_local_expert_recv_stats = cumulative_local_expert_recv_stats_ptr,
        .nvfp4_alpha = nvfp4_alpha_ptr,
        .debug_timings = debug_timings_ptr,
        .num_prefetch_bytes = num_prefetch_bytes,
        .num_lanes = num_lanes,
        .sym_buffer_ptrs = layout::SymBuffer<>(sym_buffer_ptrs, rank_idx),
        .sym_buffer_ptrs1 = layout::SymBuffer<>(sym_buffer_ptrs1, rank_idx),
        .sym_buffer_ptrs2 = layout::SymBuffer<>(sym_buffer_ptrs2, rank_idx),
        .sym_buffer_ptrs3 = layout::SymBuffer<>(sym_buffer_ptrs3, rank_idx),
        .tensor_map_l1_acts = tensor_map_l1_acts,
        .tensor_map_l1_acts_sf = tensor_map_l1_acts_sf,
        .tensor_map_l1_output = tensor_map_l1_output,
        .tensor_map_l2_acts = tensor_map_l2_acts,
        .tensor_map_l2_acts_sf = tensor_map_l2_acts_sf,
        .tensor_map_l1_acts_1 = tensor_map_l1_acts_1,
        .tensor_map_l1_acts_sf_1 = tensor_map_l1_acts_sf_1,
        .tensor_map_l1_output_1 = tensor_map_l1_output_1,
        .tensor_map_l2_acts_1 = tensor_map_l2_acts_1,
        .tensor_map_l2_acts_sf_1 = tensor_map_l2_acts_sf_1,
        .tensor_map_l1_acts_2 = tensor_map_l1_acts_2,
        .tensor_map_l1_acts_sf_2 = tensor_map_l1_acts_sf_2,
        .tensor_map_l1_output_2 = tensor_map_l1_output_2,
        .tensor_map_l2_acts_2 = tensor_map_l2_acts_2,
        .tensor_map_l2_acts_sf_2 = tensor_map_l2_acts_sf_2,
        .tensor_map_l1_acts_3 = tensor_map_l1_acts_3,
        .tensor_map_l1_acts_sf_3 = tensor_map_l1_acts_sf_3,
        .tensor_map_l1_output_3 = tensor_map_l1_output_3,
        .tensor_map_l2_acts_3 = tensor_map_l2_acts_3,
        .tensor_map_l2_acts_sf_3 = tensor_map_l2_acts_sf_3,
        .weight_descs = weight_descs.data_ptr(),
        .l1_weight_ptrs = l1_weight_ptrs.data_ptr(),
        .l2_bias_ptrs = l2_bias_ptrs.has_value() ? l2_bias_ptrs->data_ptr() : nullptr,
        .num_layers = num_layers,
        .launch_args = LaunchArgs(num_sms,
                                  config.num_dispatch_threads + config.num_non_epilogue_threads + config.num_epilogue_threads,
                                  config.smem_size, 2)
    };

    const bool host_debug = mega_moe_m2n_host_debug_enabled();
    if (host_debug) {
        std::cerr << "[megamoe_m2n_eg] generate begin"
                  << " rank=" << rank_idx
                  << " layers=" << num_layers
                  << " lanes=" << num_lanes
                  << " expected_tokens=" << expected_num_tokens_per_rank
                  << " max_tokens=" << num_max_tokens_per_rank
                  << " wave_expected_tokens=" << m2n_wave_expected_tokens
                  << " sms=" << num_sms
                  << " pull_stages=" << config.num_dispatch_pull_stages
                  << " prefetch_bytes=" << num_prefetch_bytes
                  << " block_m=" << config.block_m
                  << " block_n=" << config.block_n
                  << " experts_per_wave=" << config.num_experts_per_wave
                  << std::endl;
    }
    const auto code = SM100MegaMoEM2NEGRuntime::generate(args);
    if (host_debug)
        std::cerr << "[megamoe_m2n_eg] generate done rank=" << rank_idx
                  << " code_bytes=" << code.size() << std::endl;
    if (host_debug)
        std::cerr << "[megamoe_m2n_eg] compiler build begin rank=" << rank_idx << std::endl;
    const auto runtime = compiler->build("sm100_mega_moe_m2n_eg", code);
    if (host_debug)
        std::cerr << "[megamoe_m2n_eg] compiler build done rank=" << rank_idx << std::endl;
    if (compile_only)
        return code;
    if (host_debug)
        std::cerr << "[megamoe_m2n_eg] launch begin rank=" << rank_idx << std::endl;
    SM100MegaMoEM2NEGRuntime::launch(runtime, args);
    if (host_debug)
        std::cerr << "[megamoe_m2n_eg] launch returned rank=" << rank_idx << std::endl;
    return {};
}

} // namespace deep_gemm
