# Digital Hardware Design

#### Using: Very High-Speed Integrated Circuit Hardware Description Language (VHDL)

## Report documentation:
- [Document 1](/8%20point%20FFT%20using%20VHDL.pdf)
- [Document 2](/Lab_Report.pdf)

## Contents

### Experiment 1 - Introduction to VHDL

- 1.1 Theory
- 1.2 Codes
- 1.3 RTL Schematic
- 1.4 Simulation Waverform
- 1.5 Conclusion

### Experiment 2 - Data Flow Modelling, Behavioral Modelling, Structural Modelling

- 2.1 Theory
- 2.2 Codes
- 2.3 Testbench
- 2.4 RTL Schematic
- 2.5 Simulation Waverform
- 2.6 Conclusion

### Experiment 3 - Concurrent and Sequential Statements

- 3.1 Theory
- 3.2 Codes
- 3.3 Testbench
- 3.4 RTL Schematic
- 3.5 Simulation Waverform
- 3.6 Conclusion

### Experiment 4 - Registers and Counters

- 4.1 Theory
- 4.2 Codes
- 4.3 Testbench
- 4.4 RTL Schematic
- 4.5 Simulation Waverform
- 4.6 Conclusion

### Experiment 5 - Finite State Machine

- 5.1 Theory
- 5.2 Codes
- 5.3 Testbench
- 5.4 RTL Schematic
- 5.5 Simulation Waverform
- 5.6 Conclusion

### Experiment 6 - Configuration and Packages

- 6.1 Theory
- 6.2 Codes
- 6.3 Testbench
- 6.4 RTL Schematic
- 6.5 Simulation Waveform
- 6.6 Conclusion

### Experiment 7 - Verilog - 1

- 7.1 Theory
- 7.2 Codes
- 7.3 Testbench
- 7.4 RTL Schematic
- 7.5 Simulation Waverform
- 7.6 Conclusion

### Experiment 8 - Verilog - 2

- 8.1 Theory
- 8.2 Codes
- 8.3 Testbench
- 8.4 RTL Schematic
- 8.5 Simulation Waverform
- 8.6 Conclusion

### Experiment 9 - FPGA - 1

- 9.1 Theory
- 9.2 Screenshots
- 9.3 Conclusion

### Experiment 10 - FPGA - 2

- 10.1 Theory
- 10.2 Screenshots
- 10.3 Conclusion
