{
  "id": "question-006",
  "title": "Formal vs Simulation â€” prove mutual exclusion for grants",
  "difficulty": "hard",
  "tags": ["formal", "assertions", "sva"],
  "description": "Explain when you'd use formal vs simulation and write an SVA property that asserts mutual exclusion for grant1 and grant2.",
  "examples": [
    { "input": "assert property (@(posedge clk) !(grant1 && grant2));", "output": "Formal finds violations where both grant1 and grant2 are asserted simultaneously.", "explanation": "Formal is excellent for exhaustive corner-case proof." }
  ],
  "constraints": "Formal checks typically require a reset and stable environment constraints for soundness.",
  "hints": ["Explain Bounded Model Checking (BMC) vs induction.", "Use formal assumptions to restrict environment."],
  "solution": { "language": "systemverilog", "code": "property p_mutual_excl; @(posedge clk) !(grant1 && grant2); endproperty\nassert property (p_mutual_excl) else $error(\"Mutual exclusion violated\");" },
  "acceptance_rate": 0.0,
  "submissions": 0,
  "companies": [
    { "name": "Qualcomm", "logo": "/images/companies/qualcomm.svg" },
    { "name": "AMD", "logo": "/images/companies/amd.svg" }
  ],
  "slug": "formal-use-cases-and-property",
  "createdAt": "2026-01-30T00:00:00Z",
  "updatedAt": "2026-01-30T00:00:00Z"
}