// BMM LOC annotation file.
//
// SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'UART_BRAM_Interfacing_i_PS_processing_system7_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP UART_BRAM_Interfacing_i_PS_processing_system7_0 ARM 100 UART_BRAM_Interfacing_i/PS/processing_system7_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'UART_BRAM_Interfacing_i_PS_processing_system7_0' address space 'UART_BRAM_Interfacing_i_PS_axi_bram_ctrl_0' 0X0000000040000000:0X0000000040001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE UART_BRAM_Interfacing_i_PS_axi_bram_ctrl_0 RAMB32 [0X0000000040000000:0X0000000040001FFF] UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0
        BUS_BLOCK
            UART_BRAM_Interfacing_i/PS/blk_mem_gen_0_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X2Y18;
            UART_BRAM_Interfacing_i/PS/blk_mem_gen_0_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X2Y17;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

