# 5-bit-CPU-Design
Designing a CPU where-  
* Word size: 5 bits  
* Operations: AND, SHL  
* Register No: 4  
* Size of RAM: 10  
* Word size of RAM & ISA: 18 bits  
* Register mode, Immediate mode, JC  
Here are the screenshots of steps of designing in Logisim  
#5-Bit AND
![5 bit AND](https://user-images.githubusercontent.com/112200299/216246240-4c0a09c8-5981-4731-95b3-f5035f8788d0.PNG)  
#5-bit AND chip
![5 bit AND chip](https://user-images.githubusercontent.com/112200299/216246313-90087309-3723-4159-88fe-07f33a5e2091.PNG)
5-bit SHL
![5 bit SHL](https://user-images.githubusercontent.com/112200299/216246373-04f9c341-3d91-450a-bfaf-e145aea489d9.PNG)
5-bit SHL Chip
![5 bit SHL Chip](https://user-images.githubusercontent.com/112200299/216246444-d241ce2b-c8e3-4861-99ef-9a0e4a8080b7.PNG)
5-bit ALU
![5 bit ALU](https://user-images.githubusercontent.com/112200299/216246538-59198f1f-766f-4079-ba33-41bcb6c1be33.PNG)
5-Bit ALU chip
![ALU Chip](https://user-images.githubusercontent.com/112200299/216246591-a0893891-64fd-4805-bbb6-acd489711a29.PNG)
1-bit Register
![1 bit register](https://user-images.githubusercontent.com/112200299/216246654-2937cbfe-5dc0-413b-9206-883ecfc9309b.PNG)
1-bit Register chip
![1 bit reg chip](https://user-images.githubusercontent.com/112200299/216246708-a49287d9-cc63-4ffc-9613-464c4fa73c1d.PNG)
5-bit Register
![5 bit register](https://user-images.githubusercontent.com/112200299/216246784-559aa2b2-0c3e-4252-a183-f4d3adc38381.PNG)
5-bit Register chip
![5 bit reg chip](https://user-images.githubusercontent.com/112200299/216246840-03017734-4163-4f81-a5eb-3d912a06c630.PNG)
Register Set
![Register set](https://user-images.githubusercontent.com/112200299/216246896-38ad0fa8-5f7c-4383-9130-9416a59f674d.PNG)
Register set chip
![Reg set chip](https://user-images.githubusercontent.com/112200299/216246933-d6faf873-ac45-48ca-bf5a-c7cc5fee3e3e.PNG)
1x1 SRAM
![1x1 RAM](https://user-images.githubusercontent.com/112200299/216246980-1e66950f-ade2-40f5-9a40-289a7030b0f9.PNG)
1x1 SRAM chip
![1X1 SRAM CHIP](https://user-images.githubusercontent.com/112200299/216247034-684ec962-5f92-4cff-a8f7-98eb13e36efb.PNG)
1x18 SRAM
![1X18 SRAM](https://user-images.githubusercontent.com/112200299/216247104-abe8b0bd-d452-4e41-872c-6057e5fff667.PNG)
1X18 SRAM chip
![1X18 SRAM CHIP](https://user-images.githubusercontent.com/112200299/216247161-babbe0eb-36e4-4956-a60e-18705b246ba9.PNG)
10x18 SRAM Part-1
![10x18 SRAM part1](https://user-images.githubusercontent.com/112200299/216247243-698cf835-0573-4e1e-9f44-d59e6f1ec13a.PNG)
10x18 SRAM Part-2
![10x18 SRAM part2](https://user-images.githubusercontent.com/112200299/216247312-e5282b8f-5b1f-465e-9446-8121beb96af8.PNG)
4-bit Counter
![4 bit counter](https://user-images.githubusercontent.com/112200299/216247382-224c3f1b-bf2b-44e2-8116-2f11a92c7a4f.PNG)
4-bit Counter chip
![4 bit counter chip](https://user-images.githubusercontent.com/112200299/216247454-1b1262dc-35a1-40b7-b567-70de929de439.PNG)
4-bit PC Adder
![4 bit PC adder](https://user-images.githubusercontent.com/112200299/216247535-af25ce9e-11ad-45ad-a09a-0797fd3a366d.PNG)
4-bit PC adder chip
![4 bit pc adder chip](https://user-images.githubusercontent.com/112200299/216247581-9f7ff694-bd4b-4023-bf24-e63249208ee8.PNG)
Control Unit
![control unit](https://user-images.githubusercontent.com/112200299/216247905-249d462a-d138-431d-8870-e92316256004.PNG)
Control unit chip
![Control unit chip](https://user-images.githubusercontent.com/112200299/216247975-ead80b5e-6aba-4e6c-b529-d909c134999c.PNG)
Flag Registers
![flag registers](https://user-images.githubusercontent.com/112200299/216248022-2056fb85-7da3-41ae-bef7-0c834f0a3074.PNG)
Flag Register chip
![flag reg chip](https://user-images.githubusercontent.com/112200299/216248248-d4ecae8e-284a-48de-8583-5ae300733a90.PNG)
CPU Full view
![CPU Full view](https://user-images.githubusercontent.com/112200299/216248286-ce2a2652-e1f7-4b95-bbdc-30329a772a71.PNG)

