Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'outputmapper1out' on this module [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v:129]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_7(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=0,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="NONE",C_HAS_RSTA=1,C_WRITE_WIDTH_A=43,C_READ_WIDTH_A=43,C_WRITE_DEPTH_A=32,C_READ_DEPTH_A=32,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=43,C_READ_WIDTH_B=43,C_WRITE_DEPTH_B=32,C_READ_DEPTH_B=32,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_EN_SAFETY_CKT=1,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____5.96135_mW")' is ignored due to previous errors [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3457]
ERROR: [VRFC 10-8530] module 'CADA_MEMControl(Data_bitWidth=126,stride_BW=3)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1572]
ERROR: [VRFC 10-8530] module 'HA_1BM(Mux_BW=1)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1131]
ERROR: [VRFC 10-8530] module 'HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:133]
ERROR: [VRFC 10-8530] module 'CADA_IN(Data_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:207]
ERROR: [VRFC 10-8530] module 'HA_OW(DataIn_1_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1526]
ERROR: [VRFC 10-8530] module 'CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:31]
ERROR: [VRFC 10-8530] module 'CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:54]
ERROR: [VRFC 10-8530] module 'HA_2IM(Mux_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1119]
ERROR: [VRFC 10-8530] module 'HA_CReg(Inst_BW=2)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:189]
ERROR: [VRFC 10-8530] module 'HA_INW(DataIn_1_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1510]
ERROR: [VRFC 10-8530] module 'HA_TW(DataIn_1_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1518]
ERROR: [VRFC 10-8530] module 'HA_4IM(Mux_BW=16)' is ignored due to previous errors [C:/Users/User/EE216BProject/216BProject-keith/ECE216BNew.srcs/sources_1/new/EntityLib.v:1075]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
