# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work -voptargs="+acc" serializer_tb 
# Start time: 09:28:09 on Dec 12,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
do wave.do
run 1000ns
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                    22 Checks
#                          22 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(122)
#    Time: 755 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
run -all
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                    22 Checks
#                          22 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(122)
#    Time: 755 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 09:35:56 on Dec 12,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 09:35:56 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -lib work -voptargs=+acc work.serializer_tb
# End time: 09:36:11 on Dec 12,2018, Elapsed time: 0:08:02
# Errors: 0, Warnings: 0
# vsim -lib work -voptargs="+acc" work.serializer_tb 
# Start time: 09:36:11 on Dec 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
run -all
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                  100 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                   202 Checks
#                         202 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(122)
#    Time: 6155 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
do wave.do
run -all
# Break key hit
# Break in Module Clock_divider at /home/msc18h28/ma/RTL/Clock_divider.v line 12
break\
qq
# wrong # args: should be "break"
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
run -all
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                  100 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                   202 Checks
#                         202 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(122)
#    Time: 6155 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 09:47:37 on Dec 12,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# ** Error: /home/msc18h28/ma/RTL/serializer_tb.sv(70): (vlog-2730) Undefined variable: 'allchecks'.
# ** Error: /home/msc18h28/ma/RTL/serializer_tb.sv(71): (vlog-2730) Undefined variable: 'allpassed'.
# -- Compiling program test_div
# ** Error: /home/msc18h28/ma/RTL/serializer_tb.sv(70): (vlog-2110) Illegal reference to net "allchecks".
# ** Error: /home/msc18h28/ma/RTL/serializer_tb.sv(71): (vlog-2110) Illegal reference to net "allpassed".
# End time: 09:47:37 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 09:47:54 on Dec 12,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 09:47:54 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
vsim -lib work -voptargs=+acc work.serializer_tb
# End time: 09:48:18 on Dec 12,2018, Elapsed time: 0:12:07
# Errors: 5, Warnings: 0
# vsim -lib work -voptargs="+acc" work.serializer_tb 
# Start time: 09:48:18 on Dec 12,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
run -all
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                    22 Checks
#                          22 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(116)
#    Time: 755 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
do wave.do
run -all
# Break key hit
# Break in Module serializer_tb at /home/msc18h28/ma/RTL/serializer_tb.sv line 35
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
run -all
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                    22 Checks
#                          22 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(116)
#    Time: 755 ns  Iteration: 3  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 11:19:39 on Dec 12,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 11:19:40 on Dec 12,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -lib work -voptargs=+acc work.serializer_tb
# End time: 11:19:57 on Dec 12,2018, Elapsed time: 1:31:39
# Errors: 0, Warnings: 0
# vsim -lib work -voptargs="+acc" work.serializer_tb 
# Start time: 11:19:57 on Dec 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
do wave.do
restart -f;run -all;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     2 Checks
#                           2 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(116)
#    Time: 355 ns  Iteration: 4  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
# Causality operation skipped due to absence of debug database file
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 11:25:54 on Dec 12,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 11:25:54 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -lib work -voptargs=+acc work.serializer_tb
# End time: 11:25:58 on Dec 12,2018, Elapsed time: 0:06:01
# Errors: 0, Warnings: 1
# vsim -lib work -voptargs="+acc" work.serializer_tb 
# Start time: 11:25:58 on Dec 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
restart -f;run -all;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(116)
#    Time: 435 ns  Iteration: 4  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
do wave.do
restart -f;run -all;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(116)
#    Time: 435 ns  Iteration: 4  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv
# QuestaSim-64 vlog 10.6b Compiler 2017.05 May 25 2017
# Start time: 11:27:35 on Dec 12,2018
# vlog -reportprogress 300 -work work /home/msc18h28/ma/RTL/serializer_tb.sv 
# -- Compiling module serializer_tb
# -- Compiling program test_div
# 
# Top level modules:
# 	serializer_tb
# End time: 11:27:35 on Dec 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -lib work -voptargs=+acc work.serializer_tb
# End time: 11:27:40 on Dec 12,2018, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim -lib work -voptargs="+acc" work.serializer_tb 
# Start time: 11:27:40 on Dec 12,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
do wave.do
restart -f;run -all;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.serializer_tb(fast)
# Loading work.TopLevel(fast)
# Loading work.Clock_divider(fast)
# Loading work.Serializer(fast)
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Serializer
# --------------------------------------------------
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 0
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 0
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# --------------------------------------------------
# Test Serializer with:
# data1: 1
# data2: 1
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# Testing Randomized with                   10 Stimuli
# --------------------------------------------------
# //////////////////////////////////////////////////
# --------------------------------------------------
# After                     0 Checks
#                           0 were successfull!
# --------------------------------------------------
# ** Note: implicit $finish from program    : /home/msc18h28/ma/RTL/serializer_tb.sv(116)
#    Time: 795 ns  Iteration: 4  Instance: /serializer_tb/test_div
# 1
# Simulation stop requested.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/msc18h28/ma/modelsim/wave.do
# End time: 16:58:13 on Dec 12,2018, Elapsed time: 5:30:33
# Errors: 0, Warnings: 0
