/*
 * Code for M3352 Module.
 *
 * Copyright (C) 2013 ZHIYUAN Electronics http://www.zlg.cn
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/i2c.h>
#include <linux/module.h>
#include <linux/i2c/at24.h>
#include <linux/i2c/ds2460.h>
#include <linux/phy.h>
#include <linux/gpio.h>
#include <linux/spi/spi.h>
#include <linux/spi/flash.h>
#include <linux/gpio_keys.h>
#include <linux/input.h>
#include <linux/input/matrix_keypad.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/nand.h>
#include <linux/mtd/partitions.h>
#include <linux/platform_device.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/export.h>
#include <linux/wl12xx.h>
#include <linux/ethtool.h>
#include <linux/mfd/tps65910.h>
#include <linux/mfd/tps65217.h>
#include <linux/pwm_backlight.h>
#include <linux/input/ti_tsc.h>
#include <linux/platform_data/ti_adc.h>
#include <linux/mfd/ti_tscadc.h>
#include <linux/reboot.h>
#include <linux/pwm/pwm.h>
#include <linux/rtc/rtc-omap.h>
#include <linux/opp.h>
#include <linux/serial_8250.h>
#include <sound/tlv320aic3x.h>

/* LCD controller is similar to DA850 */
#include <video/da8xx-fb.h>

#include <mach/hardware.h>
#include <mach/board-am335xevm.h>

#include <asm/mach-types.h>
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/hardware/asp.h>

#include <plat/omap_device.h>
#include <plat/omap-pm.h>
#include <plat/irqs.h>
#include <plat/board.h>
#include <plat/common.h>
#include <plat/lcdc.h>
#include <plat/usb.h>
#include <plat/mmc.h>
#include <plat/emif.h>
#include <plat/nand.h>
#include <plat/omap-serial.h>

#include "board-flash.h"
#include "cpuidle33xx.h"
#include "mux.h"
#include "devices.h"
#include "hsmmc.h"


//#define A3352-WB128LI             /* WI-FI and Bluetooth  */
//#define A3352-W128LI              /* Only WI-FI */


/* Convert GPIO signal to GPIO pin number */
#define GPIO_TO_PIN(bank, gpio) (32 * (bank) + (gpio))

/* BBB PHY IDs */
//#define BBB_PHY_ID		0x7c0f1
//#define BBB_PHY_MASK		0xfffffffe
#define BBB_PHY_ID      0x221510
#define BBB_PHY_MASK        0x00fffff0

#if 0
static struct plat_serial8250_port serial_platform_data_ex[] = {
    {      		//ttyO4-->ttyS?
	.mapbase  = 0x481a9000,
	.irq      = 45,
	.flags    = UPF_BOOT_AUTOCONF,// | UPF_BUGGY_UART |  UPF_IOREMAP, 
	.iotype   = UPIO_MEM,
	.regshift = 2,
	.uartclk  = OMAP24XX_BASE_BAUD * 16,
    }, {    //ttyO5-->ttyS?
	.mapbase  = 0x481ab000,
	.irq      = 46,
	.flags    = UPF_BOOT_AUTOCONF,// | UPF_BUGGY_UART |  UPF_IOREMAP,
	.iotype   = UPIO_MEM,
	.regshift = 2,
	.uartclk  = OMAP24XX_BASE_BAUD * 16,
    },{
	.flags          = 0
    }
};

static struct platform_device serial_device_ex = {
    .name                   = "serial8250",
    .id                     = PLAT8250_DEV_PLATFORM,
    //.id                     = 1,
    .dev                    = {
	.platform_data  = serial_platform_data_ex,
    },
};
#endif

static const struct display_panel disp_panel = {
    WVGA,
    16,//32,
    16,//32,
    COLOR_ACTIVE,
};

/* LCD backlight platform Data */
#define AM335X_BACKLIGHT_MAX_BRIGHTNESS        100
#define AM335X_BACKLIGHT_DEFAULT_BRIGHTNESS    100
#define AM335X_PWM_PERIOD_NANO_SECONDS        (5000 * 10)

static struct platform_pwm_backlight_data am335x_backlight_data0 = {
    .pwm_id         = "ecap.0",
    .ch             = -1,
    .lth_brightness	= 21,
    .max_brightness = AM335X_BACKLIGHT_MAX_BRIGHTNESS,
    .dft_brightness = AM335X_BACKLIGHT_DEFAULT_BRIGHTNESS,
    .pwm_period_ns  = AM335X_PWM_PERIOD_NANO_SECONDS,
};

static struct lcd_ctrl_config lcd_cfg = {
    &disp_panel,
    .ac_bias		= 255,
    .ac_bias_intrpt		= 0,
    .dma_burst_sz		= 16,
    .bpp			= 16,//32,
    .fdd			= 0x80,
    .tft_alt_mode		= 0,
    .stn_565_mode		= 0,
    .mono_8bit_mode		= 0,
    .invert_line_clock	= 1,
    .invert_frm_clock	= 1,
    .sync_edge		= 0,
    .sync_ctrl		= 1,
    .raster_order		= 0,
};

struct da8xx_lcdc_platform_data TFC_S9700RTWV35TR_01B_pdata = {
    .manu_name		= "ThreeFive",
    .controller_data	= &lcd_cfg,
    .type			= "TFC_S9700RTWV35TR_01B",
};

struct da8xx_lcdc_platform_data TFT_TM070RDH12_pdata = {
    .manu_name		= "TianMa",
    .controller_data	= &lcd_cfg,
    .type			= "TFT_TM070RDH12",
};

struct da8xx_lcdc_platform_data TFT_HW480272_pdata = {
    .manu_name		= "HuaWei",
    .controller_data	= &lcd_cfg,
    .type			= "TFT_HW480272-0B-0A",
};

struct da8xx_lcdc_platform_data VGA_800x600_pdata = {
    .manu_name		= "VGA02",
    .controller_data	= &lcd_cfg,
    .type			= "VGA_800x600",
};

#include "common.h"

#include <linux/lis3lv02d.h>

/* TSc controller */
static struct tsc_data am335x_touchscreen_data  = {
    .wires  = 4,
    .x_plate_resistance = 200,
    .steps_to_configure = 5,
};

static struct adc_data am335x_adc_data = {
    .adc_channels = 4,
};

static struct mfd_tscadc_board tscadc = {
    .tsc_init = &am335x_touchscreen_data,
    .adc_init = &am335x_adc_data,
};

static u8 am335x_iis_serializer_direction0[] = {
    //TX_MODE, 		INACTIVE_MODE,	RX_MODE, 		INACTIVE_MODE,	
    TX_MODE, 		RX_MODE,		INACTIVE_MODE,	INACTIVE_MODE,	
    INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,
    INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,
    INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,	INACTIVE_MODE,
};

static struct snd_platform_data am335x_evm_snd_data0 = {
    .tx_dma_offset	= 0x46000000,	/* McASP0 */
    .rx_dma_offset	= 0x46000000,
    .op_mode	= DAVINCI_MCASP_IIS_MODE,
    .num_serializer	= ARRAY_SIZE(am335x_iis_serializer_direction0),
    .tdm_slots	= 2,
    .serial_dir	= am335x_iis_serializer_direction0,
    .asp_chan_q	= EVENTQ_2,
    .version	= MCASP_VERSION_3,
    .txnumevt	= 32,
    .rxnumevt	= 32,
};

/*static struct omap2_hsmmc_info am335x_mmc[] __initdata = {
  {
  .mmc            = 1,
  .caps           = MMC_CAP_4_BIT_DATA,
  .gpio_cd        = GPIO_TO_PIN(0, 6),
  .gpio_wp        = GPIO_TO_PIN(0, 19),
  .ocr_mask       = MMC_VDD_32_33 | MMC_VDD_33_34, 
  },
  {}      
  };*/

static struct omap2_hsmmc_info am335x_mmc[] __initdata = {
    {
	.mmc            = 1,
	.caps           = MMC_CAP_4_BIT_DATA,
	.gpio_cd        = GPIO_TO_PIN(0, 6),
	.gpio_wp        = GPIO_TO_PIN(0, 19),
	.ocr_mask       = MMC_VDD_32_33 | MMC_VDD_33_34, 
    },
    /*{
      .mmc            = 2,
      .caps           = MMC_CAP_4_BIT_DATA,
      .gpio_cd        = -EINVAL,
      .gpio_wp        = -EINVAL,
      .ocr_mask       = MMC_VDD_32_33 | MMC_VDD_33_34, 
      },*/
    {
	.mmc            = 0,	
    },
    {}
};


#ifdef CONFIG_OMAP_MUX
static struct omap_board_mux board_mux[] __initdata = {
    /*
     * Setting SYSBOOT[5] should set xdma_event_intr0 pin to mode 3 thereby
     * allowing clkout1 to be available on xdma_event_intr0.
     * However, on some boards (like EVM-SK), SYSBOOT[5] isn't properly
     * latched.
     * To be extra cautious, setup the pin-mux manually.
     * If any modules/usecase requries it in different mode, then subsequent
     * module init call will change the mux accordingly.
     */
    AM33XX_MUX(XDMA_EVENT_INTR0, OMAP_MUX_MODE3 | AM33XX_PIN_OUTPUT),
    AM33XX_MUX(I2C0_SDA, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW |
	    AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT),
    AM33XX_MUX(I2C0_SCL, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW |
	    AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT),
    { .reg_offset = OMAP_MUX_TERMINATOR },
};
#else
#define	board_mux	NULL
#endif

/* module pin mux structure */
struct pinmux_config {
    const char *string_name; /* signal name format */
    int val; /* Options for the mux register value */
};

struct evm_dev_cfg {
    void (*device_init)(int evm_id, int profile);

    /*
     * If the device is required on both baseboard & daughter board (ex i2c),
     * specify DEV_ON_BASEBOARD
     */
#define DEV_ON_BASEBOARD	0
#define DEV_ON_DGHTR_BRD	1
    u32 device_on;

    u32 profile;	/* Profiles (0-7) in which the module is present */
};

static u32 am335x_evm_id;
static struct omap_board_config_kernel m3352_config[] __initdata = {
};

static bool daughter_brd_detected;
static int am33xx_evmid = -EINVAL;

/*
 * am335x_evm_set_id - set up board evmid
 * @evmid - evm id which needs to be configured
 *
 * This function is called to configure board evm id.
 */
void am335x_evm_set_id(unsigned int evmid)
{
    am33xx_evmid = evmid;
    return;
}

/*
 * am335x_evm_get_id - returns Board Type (EVM/BB/EVM-SK ...)
 *
 * Note:
 *	returns -EINVAL if Board detection hasn't happened yet.
 */
int am335x_evm_get_id(void)
{
    return am33xx_evmid;
}
EXPORT_SYMBOL(am335x_evm_get_id);

static struct pinmux_config haptics_pin_mux[] = {
    {"mcasp0_ahclkr.ecap2_in_pwm2_out",		OMAP_MUX_MODE4 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/* Module pin mux for LCDC */
static struct pinmux_config lcdc_pin_mux[] = {
    {"lcd_data0.lcd_data0",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data1.lcd_data1",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data2.lcd_data2",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data3.lcd_data3",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data4.lcd_data4",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data5.lcd_data5",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data6.lcd_data6",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data7.lcd_data7",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data8.lcd_data8",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data9.lcd_data9",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data10.lcd_data10",	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data11.lcd_data11",	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data12.lcd_data12",	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data13.lcd_data13",	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data14.lcd_data14",	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
    {"lcd_data15.lcd_data15",	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
	| AM33XX_PULL_DISA},
#if 0
    {"gpmc_ad8.lcd_data16",		OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad9.lcd_data17",		OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad10.lcd_data18",	OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad11.lcd_data19",	OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad12.lcd_data20",	OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad13.lcd_data21",	OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad14.lcd_data22",	OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"gpmc_ad15.lcd_data23",	OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
#endif
    {"lcd_vsync.lcd_vsync",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {"lcd_hsync.lcd_hsync",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {"lcd_pclk.lcd_pclk",		OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {"lcd_ac_bias_en.lcd_ac_bias_en", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/* Pin mux for nand flash module */
static struct pinmux_config nand_pin_mux[] = {
    {"gpmc_ad0.gpmc_ad0",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad1.gpmc_ad1",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad2.gpmc_ad2",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad3.gpmc_ad3",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad4.gpmc_ad4",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad5.gpmc_ad5",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad6.gpmc_ad6",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad7.gpmc_ad7",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_wait0.gpmc_wait0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    //{"gpmc_wpn.gpmc_wpn",	  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_wpn.gpmc_wpn",	  OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_csn0.gpmc_csn0",	  OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
    {"gpmc_advn_ale.gpmc_advn_ale",  OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
    {"gpmc_oen_ren.gpmc_oen_ren",	 OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
    {"gpmc_wen.gpmc_wen",     OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
    {"gpmc_ben0_cle.gpmc_ben0_cle",	 OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
    {NULL, 0},
};

/* Module pin mux for SPI fash */
static struct pinmux_config spi0_pin_mux[] = {
    {"spi0_sclk.spi0_sclk", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL
	| AM33XX_INPUT_EN},
    {"spi0_d0.spi0_d0", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL | AM33XX_PULL_UP
	| AM33XX_INPUT_EN},
    {"spi0_d1.spi0_d1", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL
	| AM33XX_INPUT_EN},
    {"spi0_cs0.spi0_cs0", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL | AM33XX_PULL_UP
	| AM33XX_INPUT_EN},
    {NULL, 0},
};

/* Module pin mux for rgmii2 */
static struct pinmux_config rgmii2_pin_mux[] = {
    {"gpmc_a0.rgmii2_tctl", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
    {"gpmc_a1.rgmii2_rctl", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
    {"gpmc_a2.rgmii2_td3", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
    {"gpmc_a3.rgmii2_td2", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
    {"gpmc_a4.rgmii2_td1", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
    {"gpmc_a5.rgmii2_td0", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
    {"gpmc_a6.rgmii2_tclk", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
    {"gpmc_a7.rgmii2_rclk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
    {"gpmc_a8.rgmii2_rd3", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
    {"gpmc_a9.rgmii2_rd2", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
    {"gpmc_a10.rgmii2_rd1", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
    {"gpmc_a11.rgmii2_rd0", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
    {NULL, 0},
};

/* Module pin mux for rmii1 */
static struct pinmux_config rmii1_pin_mux[] = {
    {"mii1_crs.rmii1_crs_dv", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mii1_rxerr.mii1_rxerr", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mii1_txen.mii1_txen", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"mii1_txd1.mii1_txd1", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"mii1_txd0.mii1_txd0", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
    {"mii1_rxd1.mii1_rxd1", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mii1_rxd0.mii1_rxd0", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
    {"rmii1_refclk.rmii1_refclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
    {NULL, 0},
};

static struct pinmux_config i2c1_pin_mux[] = {
    {"spi0_d1.i2c1_sda",    OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW |
	AM33XX_PULL_ENBL | AM33XX_INPUT_EN},
    {"spi0_cs0.i2c1_scl",   OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW |
	AM33XX_PULL_ENBL | AM33XX_INPUT_EN},
    {NULL, 0},
};

static struct pinmux_config i2c2_pin_mux[] = {
    {"spi0_sclk.i2c2_sda", OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW |
	AM33XX_PULL_ENBL | AM33XX_INPUT_EN},
    {"spi0_d0.i2c2_scl", OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW |
	AM33XX_PULL_ENBL | AM33XX_INPUT_EN},
    {NULL, 0},
};

/* Module pin mux for mcasp0 */
static struct pinmux_config mcasp0_pin_mux[] = {
    {"mcasp0_aclkx.mcasp0_aclkx", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_fsx.mcasp0_fsx", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_axr0.mcasp0_axr0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    //	{"mcasp0_ahclkr.mcasp0_ahclkr", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_aclkr.mcasp0_aclkr", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_fsr.mcasp0_fsr", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_axr1.mcasp0_axr1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_ahclkx.mcasp0_ahclkx", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
    {NULL, 0},
};

/* Module pin mux for mmc0 */
static struct pinmux_config mmc0_common_pin_mux[] = {
    {"mmc0_dat3.mmc0_dat3",	OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mmc0_dat2.mmc0_dat2",	OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mmc0_dat1.mmc0_dat1",	OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mmc0_dat0.mmc0_dat0",	OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mmc0_clk.mmc0_clk",	OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"mmc0_cmd.mmc0_cmd",	OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {NULL, 0},
};

/******************************add for tanghui********************************************/
/* Module pin mux for ap6181 */
static struct pinmux_config mmc1_ap6181_pin_mux[] = {
    {"gpmc_ad8.mmc1_dat0",	OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad9.mmc1_dat1",	OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad10.mmc1_dat2",	OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad11.mmc1_dat3",	OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_csn1.mmc1_clk",	OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_csn2.mmc1_cmd",	OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad12.gpio1_12",	OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT_PULLUP},
    {NULL, 0},
};

#ifdef A3352-WB128LI
static struct pinmux_config bluetooth_pin_mux[] = {
    //{"uart1_ctsn.gpio0_12", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
    //{"uart1_rtsn.gpio0_13", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT_PULLUP},
    {"uart1_ctsn.uart1_ctsn", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"uart1_rtsn.uart1_rtsn", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
    {"gpmc_ad13.gpio1_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//BT_RST_N
    {"emu1.gpio3_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//BT_WAKE
    {NULL, 0},
};
#else
static struct pinmux_config bluetooth_pin_mux[] = {
    {"uart1_ctsn.d_can0_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL},
    {"uart1_rtsn.d_can0_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {"gpmc_ad13.gpio1_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {"emu1.gpio3_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {NULL, 0},
};
#endif

/****************************************************************************************/

static struct pinmux_config mmc0_wp_only_pin_mux[] = {
    {"xdma_event_intr0.gpio0_19", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
    {NULL, 0},
};

static struct pinmux_config mmc0_cd_only_pin_mux[] = {
    {"spi0_cs1.gpio0_6",  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
    {NULL, 0},
};

static struct pinmux_config d_can_gp_pin_mux[] = {
    {"uart0_ctsn.d_can1_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL},
    {"uart0_rtsn.d_can1_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {NULL, 0},
};

#if 0
static struct pinmux_config d_can_ia_pin_mux[] = {
    {"uart1_ctsn.d_can0_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL},
    {"uart1_rtsn.d_can0_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
    {NULL, 0},
};
#endif

/* Module pin mux for uart1 */
static struct pinmux_config uart1_pin_mux[] = {
    {"uart1_rxd.uart1_rxd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
    {"uart1_txd.uart1_txd", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL},
    {NULL, 0},
};

/* Module pin mux for uart2 */
static struct pinmux_config uart2_pin_mux[] = {
    {"mii1_txclk.uart2_rxd", OMAP_MUX_MODE1 | AM33XX_SLEWCTRL_SLOW |
	AM33XX_PIN_INPUT_PULLUP},
    {"mii1_rxclk.uart2_txd", OMAP_MUX_MODE1 | AM33XX_PULL_UP |
	AM33XX_PULL_DISA |	AM33XX_SLEWCTRL_SLOW},
    {NULL, 0},
};

/* Module pin mux for uart3 */
static struct pinmux_config uart3_pin_mux[] = {
    {"mii1_rxd3.uart3_rxd", AM33XX_PIN_INPUT_PULLUP},
    {"mii1_rxd2.uart3_txd", AM33XX_PULL_ENBL},
    {NULL, 0},
};

/* Module pin mux for uart4 */
static struct pinmux_config uart4_pin_mux[] = {
    {"mii1_txd3.uart4_rxd", AM33XX_PIN_INPUT_PULLUP},
    {"mii1_txd2.uart4_txd", AM33XX_PULL_ENBL},
    /* flow ctrl gpio */
    //{"gpmc_csn1.gpio1_30", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/* Module pin mux for uart5 */
static struct pinmux_config uart5_pin_mux[] = {
    {"mii1_col.uart5_rxd", AM33XX_PIN_INPUT_PULLUP},
    {"mii1_rxdv.uart5_txd", AM33XX_PULL_ENBL},
    /* flow ctrl gpio */
    //{"gpmc_csn2.gpio1_31", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},

    //{"mcasp0_ahclkr.gpio3_17", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, //beep
    {NULL, 0},
};

/* pinmux for gpio based key */
static struct pinmux_config gpio_keys_pin_mux[] = {
    {"gpmc_wait0.gpio0_30", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {"gpmc_oen_ren.gpio2_3", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {"gpmc_advn_ale.gpio2_2", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {"gpmc_ben0_cle.gpio2_5", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {NULL, 0},
};

/* pinmux for led device */
static struct pinmux_config gpio_led_mux[] = {
    {"xdma_event_intr1.gpio0_20", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
    //{"gpmc_ad11.gpio0_27", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/* Module pin mux for GPIOs */
static struct pinmux_config gpio_pin_mux[] = {
    //{"xdma_event_intr1.gpio0_20", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, //LED
    //{"gpmc_ben1.gpio1_28", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, //FACT_PA
    {"gpmc_clk.gpio2_1", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, //wdt feed
    //	{"mcasp0_ahclkr.gpio3_17", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, //beep
    {"mcasp0_ahclkx.gpio3_21", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//RST_REG
    {"emu0.gpio3_7", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//JP12
    //{"emu1.gpio3_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//JP12

    //{"gpmc_ad8.gpio0_22",  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//J6 (2)
    //{"gpmc_ad9.gpio0_23",  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//J6 (1)
    //{"gpmc_csn1.gpio1_30", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//J6 (4)
    //{"gpmc_csn2.gpio1_31", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//J6 (3)

    //	{"gpmc_ad10.gpio0_26", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},//AUDIO nRESET
    //{"gpmc_ad12.gpio1_12", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(15)
    //{"gpmc_ad13.gpio1_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(16)
    {"gpmc_ad14.gpio1_14", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(13)
    //{"gpmc_ad15.gpio1_15", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(14)
    //{"gpmc_a0.gpio1_16",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(11)
    //{"gpmc_a1.gpio1_17",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(12)
    //{"gpmc_a2.gpio1_18",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(9)
    //{"gpmc_a3.gpio1_19",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(10)
    //{"gpmc_a4.gpio1_20",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(7)
    //{"gpmc_a5.gpio1_21",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(8)
    //{"gpmc_a6.gpio1_22",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(5)
    //{"gpmc_a7.gpio1_23",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(6)
    //{"gpmc_a8.gpio1_24",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(3)
    //{"gpmc_a9.gpio1_25",   OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(4)
    //{"gpmc_a10.gpio1_26",  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(1)
    //{"gpmc_a11.gpio1_27",  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8_(2)
    {NULL, 0},
};

#define AM335XEVM_WLAN_IRQ_GPIO		GPIO_TO_PIN(1, 28)

struct wl12xx_platform_data am335xevm_wlan_data = {
    .irq = OMAP_GPIO_IRQ(AM335XEVM_WLAN_IRQ_GPIO),
    //.board_ref_clock = WL12XX_REFCLOCK_38_XTAL, /* 38.4Mhz */
    .board_ref_clock = WL12XX_REFCLOCK_26,
    .board_tcxo_clock = WL12XX_TCXOCLOCK_26,
    //.bt_enable_gpio = GPIO_TO_PIN(3, 21),
    .wlan_enable_gpio = GPIO_TO_PIN(3, 21),
};
static struct pinmux_config wl18xx_pin_mux[] = {
    {"gpmc_ben1.gpio1_28", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, //FACT_PA, WLAN-IRQ
    {"mcasp0_ahclkx.gpio3_21", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT_PULLUP},//RST_REG, WLAN-POWER_Enable
    {NULL, 0},
};

static struct pinmux_config gpio_ddr_vtt_enb_pin_mux[] = {
    {"ecap0_in_pwm0_out.gpio0_7", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/*
 * @pin_mux - single module pin-mux structure which defines pin-mux
 *			details for all its pins.
 */
static void setup_pin_mux(struct pinmux_config *pin_mux)
{
    int i;

    for (i = 0; pin_mux->string_name != NULL; pin_mux++)
	omap_mux_init_signal(pin_mux->string_name, pin_mux->val);

}

/* pinmux for keypad device */
static struct pinmux_config volume_keys_pin_mux[] = {
    {"spi0_sclk.gpio0_2",  OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {"spi0_d0.gpio0_3",    OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
    {NULL, 0},
};

/* Configure GPIOs for Volume Keys */
static struct gpio_keys_button am335x_evm_volume_gpio_buttons[] = {
    {
	.code                   = KEY_VOLUMEUP,
	.gpio                   = GPIO_TO_PIN(0, 2),
	.active_low             = true,
	.desc                   = "volume-up",
	.type                   = EV_KEY,
	.wakeup                 = 1,
    },
    {
	.code                   = KEY_VOLUMEDOWN,
	.gpio                   = GPIO_TO_PIN(0, 3),
	.active_low             = true,
	.desc                   = "volume-down",
	.type                   = EV_KEY,
	.wakeup                 = 1,
    },
};

static struct gpio_keys_platform_data am335x_evm_volume_gpio_key_info = {
    .buttons        = am335x_evm_volume_gpio_buttons,
    .nbuttons       = ARRAY_SIZE(am335x_evm_volume_gpio_buttons),
};

static struct platform_device am335x_evm_volume_keys = {
    .name   = "gpio-keys",
    .id     = -1,
    .dev    = {
	.platform_data  = &am335x_evm_volume_gpio_key_info,
    },
};

static void volume_keys_init(int evm_id, int profile)
{
    int err;

    setup_pin_mux(volume_keys_pin_mux);
    err = platform_device_register(&am335x_evm_volume_keys);
    if (err)
	pr_err("failed to register matrix keypad (2x3) device\n");
}

/*
 * @evm_id - evm id which needs to be configured
 * @dev_cfg - single evm structure which includes
 *				all module inits, pin-mux defines
 * @profile - if present, else PROFILE_NONE
 * @dghtr_brd_flg - Whether Daughter board is present or not
 */
static void _configure_device(int evm_id, struct evm_dev_cfg *dev_cfg,
	int profile)
{
    int i;

    /*
     * If the device is on baseboard, directly configure it. Else (device on
     * Daughter board), check if the daughter card is detected.
     */
    if (profile == PROFILE_NONE) {
	for (i = 0; dev_cfg->device_init != NULL; dev_cfg++) {
	    if (dev_cfg->device_on == DEV_ON_BASEBOARD)
		dev_cfg->device_init(evm_id, profile);
	    else if (daughter_brd_detected == true)
		dev_cfg->device_init(evm_id, profile);
	}
    }
}

/* pinmux for usb0 drvvbus */
static struct pinmux_config usb0_pin_mux[] = {
    {"usb0_drvvbus.usb0_drvvbus",    OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/* pinmux for usb1 drvvbus */
static struct pinmux_config usb1_pin_mux[] = {
    {"usb1_drvvbus.usb1_drvvbus",    OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

/* Module pin mux for eCAP0, LCD pwm backlight */
static struct pinmux_config ecap0_pin_mux[] = {
    {"ecap0_in_pwm0_out.ecap0_in_pwm0_out",
	OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

static bool backlight_enable;

static void enable_ecap0(int evm_id, int profile)
{
    backlight_enable = true;
    setup_pin_mux(ecap0_pin_mux);
}

/* Setup pwm-backlight */
static struct platform_device am335x_backlight = {
    .name           = "pwm-backlight",
    .id             = -1,
    .dev		= {
	.platform_data = &am335x_backlight_data0,
    },
};

static struct pwmss_platform_data  pwm_pdata[3] = {
    {
	.version = PWM_VERSION_1,
    },
    {
	.version = PWM_VERSION_1,
    },
    {
	.version = PWM_VERSION_1,
    },
};

static int __init backlight_init(void)
{
    int status = 0;

    if (backlight_enable) {
	int ecap_index = 0;
	am33xx_register_ecap(ecap_index, &pwm_pdata[ecap_index]);
	platform_device_register(&am335x_backlight);
    }
    return status;
}
late_initcall(backlight_init);

/* setup haptics */
#define HAPTICS_MAX_FREQ 6000
static void haptics_init(int evm_id, int profile)
{
    setup_pin_mux(haptics_pin_mux);
    pwm_pdata[2].chan_attrib[1].max_freq = HAPTICS_MAX_FREQ;
    am33xx_register_ecap(2, &pwm_pdata[2]);
    //am33xx_register_ehrpwm(0, &pwm_pdata[2]);
}

static int __init conf_disp_pll(int rate)
{
    struct clk *disp_pll;
    int ret = -EINVAL;

    disp_pll = clk_get(NULL, "dpll_disp_ck");
    if (IS_ERR(disp_pll)) {
	pr_err("Cannot clk_get disp_pll\n");
	goto out;
    }

    ret = clk_set_rate(disp_pll, rate);
    clk_put(disp_pll);
out:
    return ret;
}

static void lcdc_init(int evm_id, int profile)
{
    struct da8xx_lcdc_platform_data *lcdc_pdata;
    setup_pin_mux(lcdc_pin_mux);

    if (conf_disp_pll(300000000)) {
	pr_info("Failed configure display PLL, not attempting to"
		"register LCDC\n");
	return;
    }

    //lcdc_pdata = &TFC_S9700RTWV35TR_01B_pdata;
    //lcdc_pdata = &TFT_TM070RDH12_pdata;
    lcdc_pdata = &TFT_HW480272_pdata;
    //lcdc_pdata = &VGA_800x600_pdata;
    lcdc_pdata->get_context_loss_count = omap_pm_get_dev_context_loss_count;

    if (am33xx_register_lcdc(lcdc_pdata))
	pr_info("Failed to register LCDC device\n");

    return;
}

static void mfd_tscadc_init(int evm_id, int profile)
{
    int err;

    err = am33xx_register_mfd_tscadc(&tscadc);
    if (err)
	pr_err("failed to register touchscreen device\n");
}

static void rgmii2_init(int evm_id, int profile)
{
    setup_pin_mux(rgmii2_pin_mux);
    //	am33xx_cpsw_init(AM33XX_CPSW_MODE_RGMII, NULL, NULL); //abing
    return;
}

static void rmii1_init(int evm_id, int profile)
{
    setup_pin_mux(rmii1_pin_mux);
    am33xx_cpsw_init(AM33XX_CPSW_MODE_RMII, NULL, NULL); //abing
    return;
}

static void usb0_init(int evm_id, int profile)
{
    setup_pin_mux(usb0_pin_mux);
    return;
}

static void usb1_init(int evm_id, int profile)
{
    setup_pin_mux(usb1_pin_mux);
    return;
}

/* setup uart1 */
static void uart1_init(int evm_id, int profile)
{
    setup_pin_mux(uart1_pin_mux);
}

/* setup uart2 */
static void uart2_init(int evm_id, int profile)
{
    setup_pin_mux(uart2_pin_mux);
    return;
}

/* setup uart3 */
static void uart3_init(int evm_id, int profile)
{
    setup_pin_mux(uart3_pin_mux);
    return;
}

/* setup uart4 */
static void uart4_init(int evm_id, int profile)
{
    setup_pin_mux(uart4_pin_mux);
    return;
}

/* setup uart5 */
static void uart5_init(int evm_id, int profile)
{
    setup_pin_mux(uart5_pin_mux);
    return;
}

/* setup RS485: UART4 & UART5 */
static void rs485_init(int board_type, u8 profile)
{
    //int flow_ctrl_gpio = GPIO_TO_PIN(1, 30);
    setup_pin_mux(uart4_pin_mux);
    //uart_omap_port_set_rts_gpio(4, flow_ctrl_gpio);

    //flow_ctrl_gpio = GPIO_TO_PIN(1, 31);
    setup_pin_mux(uart5_pin_mux);
    //uart_omap_port_set_rts_gpio(5, flow_ctrl_gpio);

    return;
}

/* Module pin mux for test GPIOs */
static struct pinmux_config test_gpio_pin_mux[] = {
    /* origin set  */
    {"gpmc_clk.gpio2_1", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, //wdt feed
    {"mcasp0_ahclkx.gpio3_21", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//RST_REG
    {"emu0.gpio3_7", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//JP12
    //{"emu1.gpio3_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//JP12
    //{"gpmc_ad13.gpio1_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(16)
    {"gpmc_ad14.gpio1_14", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},//GPIO J8-(13)

    /* test set */
    {"mcasp0_axr0.gpio3_16", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_axr1.gpio3_20", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_aclkx.gpio3_14", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_aclkr.gpio3_18", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_fsx.gpio3_15", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"mcasp0_fsr.gpio3_19", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    /* I2C2 */
    {"spi0_sclk.gpio0_2", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"spi0_d0.gpio0_3", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    /* CAN */       
    {"uart0_ctsn.gpio1_8", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {"uart0_rtsn.gpio1_9", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    //{"uart1_ctsn.gpio0_12", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    //{"uart1_rtsn.gpio0_13", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLDOWN},
    {NULL, 0},   
};

static struct pinmux_config fact_gpio_pin_mux[] = {
    {"gpmc_ben1.gpio1_28", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP}, //FACT_PA
    {NULL, 0},
};

/* setup GPIO2 */
static void gpio_init(int evm_id, int profile)
{
    setup_pin_mux(fact_gpio_pin_mux);
    gpio_request(60, "gpio60");
    int value = gpio_get_value(60);

    if ( value )
    {
	setup_pin_mux(gpio_pin_mux);
    }
    else
    {
	setup_pin_mux(test_gpio_pin_mux);
        gpio_export(60, 1);
	int i;
	for (i=110; i<113; i++)
	{
	    if (gpio_request(i, "GPIOS") < 0)
	    {
		printk(KERN_ERR"failed to get GPIO_%d\n", i);
	    }
	}
	for (i=114; i<117; i++)
	{
	    if (gpio_request(i, "GPIOS") < 0)
	    {
		printk(KERN_ERR"failed to get GPIO_%d\n", i);
	    }
	}
	for (i=2; i<4; i++)
	{
	    if (gpio_request(i, "GPIOS") < 0)
	    {
		printk(KERN_ERR"failed to get GPIO_%d\n", i);
	    }
	}
	for (i=40; i<42; i++)
	{
	    if (gpio_request(i, "GPIOS") < 0)
	    {
		printk(KERN_ERR"failed to get GPIO_%d\n", i);
	    }
	}
#if 0
	for (i=12; i<14; i++)
	{
	    if (gpio_request(i, "GPIOS") < 0)
	    {
		printk(KERN_ERR"failed to get GPIO_%d\n", i);
	    }
	}
#endif
	gpio_export(110, 1);
	gpio_export(111, 1);
	gpio_export(112, 1);
	gpio_export(114, 1);
	gpio_export(115, 1);
	gpio_export(116, 1);
	gpio_export(2, 1);
	gpio_export(3, 1);
	gpio_export(40, 1);
	gpio_export(41, 1);
//	gpio_export(12, 1);
//	gpio_export(13, 1);

    }
    return;
}

/* NAND partition information */
static struct mtd_partition am335x_nand_partitions[] = {
    /* All the partition sizes are listed in terms of NAND block size */
    {
	.name           = "SPL",
	.offset         = 0,			/* Offset = 0x0 */
	.size           = 4*SZ_128K,		/* 0x0000 0000 ~ 0x0008 0000 */
	.mask_flags 	= MTD_WRITEABLE,
    },
    {
	.name           = "U-Boot",
	.offset         = MTDPART_OFS_APPEND,   /* Offset = 0x80000 */
	.size           = 16 * SZ_128K,			/* 0x0008 0000 ~ 0x0028 0000 */
	.mask_flags 	= MTD_WRITEABLE,
    },
    {
	.name           = "Kernel",
	.offset         = MTDPART_OFS_APPEND,   /* Offset = 0x0028 0000 */
	.size           = 32 * SZ_128K,			/* 4MB */
	.mask_flags 	= MTD_WRITEABLE,
    },
    {
	.name           = "Kernel2",
	.offset         = MTDPART_OFS_APPEND,   /* Offset = 0x0068 0000 */
	.size           = 32 * SZ_128K,			/* 4MB */
	.mask_flags 	= MTD_WRITEABLE,
    },
    {
	.name           = "Logo",
	.offset         = MTDPART_OFS_APPEND,   /* Offset = 0x00a8 0000 */
	.size           = 8 * SZ_128K,			/* 1MB */
	.mask_flags 	= MTD_WRITEABLE,
    },
    {
	.name           = "File System",
	.offset         = MTDPART_OFS_APPEND,   /* Offset = 0x00b8 0000 */
	.size           = 64 * SZ_1M,
    },
    {
	.name           = "Opt",
	.offset         = MTDPART_OFS_APPEND,   /* Offset = 0x08b8 0000 */
	.size           = MTDPART_SIZ_FULL,
    },
};

static struct gpmc_timings am335x_nand_timings_orig = {
    .sync_clk = 0,

    .cs_on = 0,
    .cs_rd_off = 44,
    .cs_wr_off = 44,

    .adv_on = 6,
    .adv_rd_off = 34,
    .adv_wr_off = 44,
    .we_off = 40,
    .oe_off = 54,

    .access = 64,
    .rd_cycle = 82,
    .wr_cycle = 82,

    .wr_access = 40,
    .wr_data_mux_bus = 0,
};

static struct gpmc_timings am335x_nand_timings = {
    /* assume GPMC_CLK = 166MHz 1/166M = 6ns */
    .sync_clk = 0,

    .cs_on = 6,//0,
    .cs_rd_off = 42, //44,
    .cs_wr_off = 42, //44,

    .adv_on = 6,
    .adv_rd_off = 42,//34,
    .adv_wr_off = 42,//44,
    .we_off = 36, //40,
    .oe_off = 36, //54,

    .access = 64,
    .rd_cycle = 42,//82,
    .wr_cycle = 42,//82,

    .wr_access = 30,//40,
    .wr_data_mux_bus = 0,
};

static void evm_nand_init(int evm_id, int profile)
{
    struct omap_nand_platform_data *pdata;
    struct gpmc_devices_info gpmc_device[2] = {
	{ NULL, 0 },
	{ NULL, 0 },
    };

    setup_pin_mux(nand_pin_mux);
    pdata = omap_nand_init(am335x_nand_partitions,
	    ARRAY_SIZE(am335x_nand_partitions), 0, 0,
	    &am335x_nand_timings_orig);
    //NULL);
    if (!pdata)
	return;
    //pdata->ecc_opt =OMAP_ECC_BCH8_CODE_HW;
    pdata->ecc_opt = OMAP_ECC_HAMMING_CODE_DEFAULT;
    pdata->elm_used = false;//true;
    gpmc_device[0].pdata = pdata;
    gpmc_device[0].flag = GPMC_DEVICE_NAND;

    omap_init_gpmc(gpmc_device, sizeof(gpmc_device));
    omap_init_elm();
}

static struct i2c_board_info am335x_i2c1_boardinfo[] = {
    {
	I2C_BOARD_INFO("pcf8563", 0x51),
    },
};

static void i2c1_init(int evm_id, int profile)
{
    setup_pin_mux(i2c1_pin_mux);
    omap_register_i2c_bus(2, 400, am335x_i2c1_boardinfo,
	    ARRAY_SIZE(am335x_i2c1_boardinfo));
    return;
}

static struct aic3x_pdata epc9600_aic3x_data __initdata = {
    .gpio_reset = 26,//GPIO0_26
};

static struct i2c_board_info am335x_i2c2_boardinfo[] = {
#if defined (CONFIG_SND_SOC_TLV320AIC23)
    {
	I2C_BOARD_INFO("tlv320aic23", 0x1A),
    },
#endif
#if defined (CONFIG_SND_SOC_TLV320AIC3X)
    {
	I2C_BOARD_INFO("tlv320aic3x", 0x18),
	.platform_data = &epc9600_aic3x_data,
    },
#endif
};

static void i2c2_init(int evm_id, int profile)
{
    setup_pin_mux(i2c2_pin_mux);
    //omap_register_i2c_bus(3, 100, NULL, NULL);
    //omap_register_i2c_bus(3, 100, am335x_i2c2_boardinfo,
    //		ARRAY_SIZE(am335x_i2c2_boardinfo));
    return;
}

/* Setup McASP 0 */
static void mcasp0_init(int evm_id, int profile)
{
    /* Configure McASP0 */
    setup_pin_mux(mcasp0_pin_mux);
    am335x_register_mcasp(&am335x_evm_snd_data0, 0);

    return;
}

static void mmc0_wl12xx_init(int evm_id, int profile)
{
    //setup_pin_mux(mmc0_wl12xx_pin_mux);

    am335x_mmc[1].mmc = 1;
    am335x_mmc[1].name = "wl1271";
    am335x_mmc[1].caps = MMC_CAP_4_BIT_DATA | MMC_CAP_POWER_OFF_CARD;
    am335x_mmc[1].nonremovable = true;
    am335x_mmc[1].gpio_cd = -EINVAL;
    am335x_mmc[1].gpio_wp = -EINVAL;
    am335x_mmc[1].ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34; /* 3V3 */

    /* mmc will be initialized when mmc0_init is called */
    return;
}

/***********************add for tanghui******************************/
static void sdio_ap6181_init(int evm_id, int profile)
{
    setup_pin_mux(mmc1_ap6181_pin_mux);

    am335x_mmc[1].mmc = 2;
    am335x_mmc[1].name = "bcmsdh_sdmmc";
    am335x_mmc[1].caps = MMC_CAP_4_BIT_DATA;// | MMC_CAP_POWER_OFF_CARD;
    am335x_mmc[1].nonremovable = true;
    am335x_mmc[1].gpio_cd = -EINVAL;
    am335x_mmc[1].gpio_wp = -EINVAL;
    am335x_mmc[1].ext_clock = 1;
    am335x_mmc[1].ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34; /* 3V3 */

    /* mmc will be initialized when mmc0_init is called */
    return;
}
/*********************************************************************/


/* wlan enable pin */
#define AM33XX_CONTROL_PADCONF_GPMC_CSN0_OFFSET		0x087C
static int wl12xx_set_power(struct device *dev, int slot, int on, int vdd)
{
    int pad_mux_value;

    if (on) {
	gpio_direction_output(am335xevm_wlan_data.wlan_enable_gpio, 1);
	mdelay(70);
    } else {
	gpio_direction_output(am335xevm_wlan_data.wlan_enable_gpio, 0);
    }

    return 0;
}

static void ap6181_init(int evm_id, int profile)
{
    struct device *dev;
    struct omap_mmc_platform_data *pdata;
    int ret;

    setup_pin_mux(mmc1_ap6181_pin_mux);
    am335xevm_wlan_data.platform_quirks = WL12XX_PLATFORM_QUIRK_EDGE_IRQ;
    //wl12xx_bluetooth_enable();

    if (wl12xx_set_platform_data(&am335xevm_wlan_data))
	pr_err("error setting wl12xx data\n");

    dev = am335x_mmc[1].dev;
    if (!dev) {
	pr_err("wl12xx mmc device initialization failed\n");
	goto out;
    }

    pdata = dev->platform_data;
    if (!pdata) {
	pr_err("Platfrom data of wl12xx device not set\n");
	goto out;
    }

    ret = gpio_request_one(am335xevm_wlan_data.wlan_enable_gpio,
	    GPIOF_OUT_INIT_LOW, "wlan_en");
    //ret = gpio_request(am335xevm_wlan_data.wlan_enable_gpio, "wlan_en"); //abing
    if (ret) {
	pr_err("Error requesting wlan enable gpio: %d\n", ret);
	goto out;
    }
    //gpio_direction_output(am335xevm_wlan_data.wlan_enable_gpio, 0); //default low abing

    pdata->slots[0].set_power = wl12xx_set_power;
out:
    return;
}

static void d_can_init(int evm_id, int profile)
{
    //setup_pin_mux(d_can_ia_pin_mux);
    /* Instance Zero */
    //am33xx_d_can_init(0);
    setup_pin_mux(d_can_gp_pin_mux);
    /* Instance One */
    am33xx_d_can_init(1);
}

static void mmc0_init(int evm_id, int profile)
{
    switch (evm_id) {
	case BEAGLE_BONE_A3:
	case BEAGLE_BONE_OLD:
	case EVM_SK:
	    setup_pin_mux(mmc0_common_pin_mux);
	    setup_pin_mux(mmc0_cd_only_pin_mux);
	    break;
	default:
	    setup_pin_mux(mmc0_common_pin_mux);
	    setup_pin_mux(mmc0_cd_only_pin_mux);
	    setup_pin_mux(mmc0_wp_only_pin_mux);
	    break;
    }

    omap2_hsmmc_init(am335x_mmc);
    return;
}

/* Configure GPIOs for GPIO Keys */
static struct gpio_keys_button am335x_evm_gpio_buttons[] = {
    {
	.code                   = BTN_0,
	.gpio                   = GPIO_TO_PIN(2, 3),
	.desc                   = "SW1",
    },
};

static struct gpio_keys_platform_data am335x_evm_gpio_key_info = {
    .buttons        = am335x_evm_gpio_buttons,
    .nbuttons       = ARRAY_SIZE(am335x_evm_gpio_buttons),
};

static struct platform_device am335x_evm_gpio_keys = {
    .name   = "gpio-keys",
    .id     = -1,
    .dev    = {
	.platform_data  = &am335x_evm_gpio_key_info,
    },
};

static void gpio_keys_init(int evm_id, int profile)
{
    int err;

    setup_pin_mux(gpio_keys_pin_mux);
    err = platform_device_register(&am335x_evm_gpio_keys);
    if (err)
	pr_err("failed to register gpio key device\n");
}

static struct gpio_led gpio_leds[] = {
    {
	.name			= "mmc0",
	.gpio			= GPIO_TO_PIN(1, 7),	/* D3 */
	.default_trigger	= "mmc0",
    },
    {
	.name			= "heartbeat",
	.gpio			= GPIO_TO_PIN(0, 20),	/* D4 */
	.default_trigger	= "heartbeat",
    },
    {
	.name			= "error",
	.gpio			= GPIO_TO_PIN(0, 27),	/* ERROR */
	//.default_trigge	= "gpio",
	.active_low		= true,
    },
};

static struct gpio_led_platform_data gpio_led_info = {
    .leds		= gpio_leds,
    .num_leds	= ARRAY_SIZE(gpio_leds),
};

static struct platform_device leds_gpio = {
    .name	= "leds-gpio",
    .id	= -1,
    .dev	= {
	.platform_data	= &gpio_led_info,
    },
};

static void gpio_led_init(int evm_id, int profile)
{
    int err;

    setup_pin_mux(gpio_led_mux);
    err = platform_device_register(&leds_gpio);
    if (err)
	pr_err("failed to register gpio led device\n");
}

static void bluetooth_init(int evm_id, int profile)
{
    setup_pin_mux(bluetooth_pin_mux);
}


static struct omap_rtc_pdata am335x_rtc_info = {
    .pm_off		= false,
    .wakeup_capable	= 0,
};

static void am335x_rtc_init(int evm_id, int profile)
{
    void __iomem *base;
    struct clk *clk;
    struct omap_hwmod *oh;
    struct platform_device *pdev;
    char *dev_name = "am33xx-rtc";

    clk = clk_get(NULL, "rtc_fck");
    if (IS_ERR(clk)) {
	pr_err("rtc : Failed to get RTC clock\n");
	return;
    }

    if (clk_enable(clk)) {
	pr_err("rtc: Clock Enable Failed\n");
	return;
    }

    base = ioremap(AM33XX_RTC_BASE, SZ_4K);

    if (WARN_ON(!base))
	return;

    /* Unlock the rtc's registers */
    writel(0x83e70b13, base + 0x6c);
    writel(0x95a4f1e0, base + 0x70);

    /*
     * Enable the 32K OSc
     * TODO: Need a better way to handle this
     * Since we want the clock to be running before mmc init
     * we need to do it before the rtc probe happens
     */
    writel(0x48, base + 0x54);

    iounmap(base);

    switch (evm_id) {
	case BEAGLE_BONE_A3:
	case BEAGLE_BONE_OLD:
	    am335x_rtc_info.pm_off = true;
	    break;
	default:
	    break;
    }

    clk_disable(clk);
    clk_put(clk);

    if (omap_rev() >= AM335X_REV_ES2_0)
	am335x_rtc_info.wakeup_capable = 1;

    oh = omap_hwmod_lookup("rtc");
    if (!oh) {
	pr_err("could not look up %s\n", "rtc");
	return;
    }

    pdev = omap_device_build(dev_name, -1, oh, &am335x_rtc_info,
	    sizeof(struct omap_rtc_pdata), NULL, 0, 0);
    WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s.\n",
	    dev_name, oh->name);
}

/* Enable clkout2 */
static struct pinmux_config clkout2_pin_mux[] = {
    {"xdma_event_intr1.clkout2", OMAP_MUX_MODE3 | AM33XX_PIN_OUTPUT},
    {NULL, 0},
};

static void clkout2_enable(int evm_id, int profile)
{
    struct clk *ck_32;

    ck_32 = clk_get(NULL, "clkout2_ck");
    if (IS_ERR(ck_32)) {
	pr_err("Cannot clk_get ck_32\n");
	return;
    }

    clk_enable(ck_32);

    setup_pin_mux(clkout2_pin_mux);
}

static void sgx_init(int evm_id, int profile)
{
    if (omap3_has_sgx()) {
	am33xx_gpu_init();
    }
}
/* General Purpose EVM */
static struct evm_dev_cfg zy_m3352_dev_cfg[] = {
    //{sdio_ap6181_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    //{ap6181_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    {am335x_rtc_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    //{clkout2_enable, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    {enable_ecap0,		DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {lcdc_init,			DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {mfd_tscadc_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {usb0_init,			DEV_ON_BASEBOARD, PROFILE_NONE },
    {usb1_init,			DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {evm_nand_init, 	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {i2c1_init,     	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {i2c2_init,     	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {mcasp0_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {sdio_ap6181_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    {bluetooth_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    {mmc0_init,		DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {uart1_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {uart2_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {uart3_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    //{uart4_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    //{uart5_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {rs485_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //
    {rmii1_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {rgmii2_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK，EPC-9600不用千兆网
    {d_can_init,	DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    {sgx_init,		DEV_ON_BASEBOARD, PROFILE_NONE },
    {gpio_led_init, DEV_ON_BASEBOARD, PROFILE_NONE }, //OK
    //{gpio_keys_init, DEV_ON_BASEBOARD, PROFILE_NONE },
    {gpio_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    //{mmc0_wl12xx_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    //{sdio_ap6181_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    //{ap6181_init, 	DEV_ON_BASEBOARD, PROFILE_NONE },
    {haptics_init,	 DEV_ON_BASEBOARD, PROFILE_NONE},
    {NULL, 0, 0},
};

#define AM33XX_VDD_CORE_OPP50_UV		1100000
#define AM33XX_OPP120_FREQ		600000000
#define AM33XX_OPPTURBO_FREQ		720000000

#define AM33XX_ES2_0_VDD_CORE_OPP50_UV	950000
#define AM33XX_ES2_0_OPP120_FREQ	720000000
#define AM33XX_ES2_0_OPPTURBO_FREQ	800000000
#define AM33XX_ES2_0_OPPNITRO_FREQ	1000000000

#define AM33XX_ES2_1_VDD_CORE_OPP50_UV	950000
#define AM33XX_ES2_1_OPP120_FREQ	720000000
#define AM33XX_ES2_1_OPPTURBO_FREQ	800000000
#define AM33XX_ES2_1_OPPNITRO_FREQ	1000000000

static void am335x_opp_update(void)
{
    u32 rev;
    int voltage_uv = 0;
    struct device *core_dev, *mpu_dev;
    struct regulator *core_reg;

    core_dev = omap_device_get_by_hwmod_name("l3_main");
    mpu_dev = omap_device_get_by_hwmod_name("mpu");

    if (!mpu_dev || !core_dev) {
	pr_err("%s: Aiee.. no mpu/core devices? %p %p\n", __func__,
		mpu_dev, core_dev);
	return;
    }

    core_reg = regulator_get(core_dev, "vdd_core");
    if (IS_ERR(core_reg)) {
	pr_err("%s: unable to get core regulator\n", __func__);
	return;
    }

    /*
     * Ensure physical regulator is present.
     * (e.g. could be dummy regulator.)
     */
    voltage_uv = regulator_get_voltage(core_reg);
    if (voltage_uv < 0) {
	pr_err("%s: physical regulator not present for core" \
		"(%d)\n", __func__, voltage_uv);
	regulator_put(core_reg);
	return;
    }

    pr_debug("%s: core regulator value %d\n", __func__, voltage_uv);
    if (voltage_uv > 0) {
	rev = omap_rev();
	switch (rev) {
	    case AM335X_REV_ES1_0:
		if (voltage_uv <= AM33XX_VDD_CORE_OPP50_UV) {
		    /*
		     * disable the higher freqs - we dont care about
		     * the results
		     */
		    opp_disable(mpu_dev, AM33XX_OPP120_FREQ);
		    opp_disable(mpu_dev, AM33XX_OPPTURBO_FREQ);
		}
		break;
	    case AM335X_REV_ES2_0:
		if (voltage_uv <= AM33XX_ES2_0_VDD_CORE_OPP50_UV) {
		    /*
		     * disable the higher freqs - we dont care about
		     * the results
		     */
		    opp_disable(mpu_dev,
			    AM33XX_ES2_0_OPP120_FREQ);
		    opp_disable(mpu_dev,
			    AM33XX_ES2_0_OPPTURBO_FREQ);
		    opp_disable(mpu_dev,
			    AM33XX_ES2_0_OPPNITRO_FREQ);
		}
		break;
	    case AM335X_REV_ES2_1:
		/* FALLTHROUGH */
	    default:
		if (voltage_uv <= AM33XX_ES2_1_VDD_CORE_OPP50_UV) {
		    /*
		     * disable the higher freqs - we dont care about
		     * the results
		     */
		    opp_disable(mpu_dev,
			    AM33XX_ES2_1_OPP120_FREQ);
		    opp_disable(mpu_dev,
			    AM33XX_ES2_1_OPPTURBO_FREQ);
		    opp_disable(mpu_dev,
			    AM33XX_ES2_1_OPPNITRO_FREQ);
		}
		break;
	}
    }
}

static void setup_zy_m3352(void)
{
    _configure_device(GEN_PURP_EVM, zy_m3352_dev_cfg, PROFILE_NONE);
}

static struct at24_platform_data am335x_daughter_board_eeprom_info = {
    .byte_len       = (256*1024) / 8,
    .page_size      = 64,
    .flags          = AT24_FLAG_ADDR16,
    .context        = (void *)NULL,
};

static struct at24_platform_data am335x_baseboard_eeprom_info = {
    .byte_len       = (256*1024) / 8,
    .page_size      = 64,
    .flags          = AT24_FLAG_ADDR16,
    .context        = (void *)NULL,
};

/*
 * Daughter board Detection.
 * Every board has a ID memory (EEPROM) on board. We probe these devices at
 * machine init, starting from daughter board and ending with baseboard.
 * Assumptions :
 *	1. probe for i2c devices are called in the order they are included in
 *	   the below struct. Daughter boards eeprom are probed 1st. Baseboard
 *	   eeprom probe is called last.
 */

static struct ds2460_platform_data ds2460_eeprom_info = {
    /* 112 Bytes User EEPROM for Storing End Equipment Property Data */
    .byte_len       = 248,
    .expose_start   = 0x96,//0x80,
    .expose_len 	= 18,//120,
    .page_size      = 8,
    .flags          = DS2460_FLAG_TAKE8ADDR | DS2460_FLAG_IRUGO,
    //    .setup          = davinci_get_mac_addr,
    .context    = (void *)0x80,
};

static struct i2c_board_info __initdata am335x_i2c0_boardinfo[] = {
    {
	I2C_BOARD_INFO("ds2460", 0x80 >> 1),
	.platform_data  = &ds2460_eeprom_info,
    },
};

static struct omap_musb_board_data musb_board_data = {
    .interface_type	= MUSB_INTERFACE_ULPI,
    /*
     * mode[0:3] = USB0PORT's mode
     * mode[4:7] = USB1PORT's mode
     * AM335X beta EVM has USB0 in OTG mode and USB1 in host mode.
     */
    //.mode           = (MUSB_HOST << 4) | MUSB_OTG,
    .mode           = (MUSB_HOST << 4) | MUSB_HOST,
    .power		= 500,
    .instances	= 1,
};

static void __init am335x_evm_i2c_init(void)
{
    /* Initially assume General Purpose EVM Config */
    am335x_evm_id = GEN_PURP_EVM;

    omap_register_i2c_bus(1, 400, am335x_i2c0_boardinfo,
	    ARRAY_SIZE(am335x_i2c0_boardinfo));
}

void __iomem *am33xx_emif_base;

void __iomem * __init am33xx_get_mem_ctlr(void)
{

    am33xx_emif_base = ioremap(AM33XX_EMIF0_BASE, SZ_32K);

    if (!am33xx_emif_base)
	pr_warning("%s: Unable to map DDR2 controller",	__func__);

    return am33xx_emif_base;
}

void __iomem *am33xx_get_ram_base(void)
{
    return am33xx_emif_base;
}

void __iomem *am33xx_gpio0_base;

void __iomem *am33xx_get_gpio0_base(void)
{
    am33xx_gpio0_base = ioremap(AM33XX_GPIO0_BASE, SZ_4K);

    return am33xx_gpio0_base;
}

static struct resource am33xx_cpuidle_resources[] = {
    {
	.start		= AM33XX_EMIF0_BASE,
	.end		= AM33XX_EMIF0_BASE + SZ_32K - 1,
	.flags		= IORESOURCE_MEM,
    },
};

/* AM33XX devices support DDR2 power down */
static struct am33xx_cpuidle_config am33xx_cpuidle_pdata = {
    .ddr2_pdown	= 1,
};

static struct platform_device am33xx_cpuidle_device = {
    .name			= "cpuidle-am33xx",
    .num_resources		= ARRAY_SIZE(am33xx_cpuidle_resources),
    .resource		= am33xx_cpuidle_resources,
    .dev = {
	.platform_data	= &am33xx_cpuidle_pdata,
    },
};

static void __init am33xx_cpuidle_init(void)
{
    int ret;

    am33xx_cpuidle_pdata.emif_base = am33xx_get_mem_ctlr();

    ret = platform_device_register(&am33xx_cpuidle_device);

    if (ret)
	pr_warning("AM33XX cpuidle registration failed\n");

}

static void __init am335x_evm_init(void)
{
    int i;

    am33xx_cpuidle_init();
    am33xx_mux_init(board_mux);
    omap_serial_init();
    am335x_evm_i2c_init();
    omap_sdrc_init(NULL, NULL);
    usb_musb_init(&musb_board_data);
    omap_board_config = m3352_config;
    omap_board_config_size = ARRAY_SIZE(m3352_config);

    /* Create an alias for icss clock */
    if (clk_add_alias("pruss", NULL, "pruss_uart_gclk", NULL))
	pr_warn("failed to create an alias: icss_uart_gclk --> pruss\n");
    /* Create an alias for gfx/sgx clock */
    if (clk_add_alias("sgx_ck", NULL, "gfx_fclk", NULL))
	pr_warn("failed to create an alias: gfx_fclk --> sgx_ck\n");

    setup_zy_m3352(); //abing
    am335x_opp_update(); //abing
    //	platform_device_register(&serial_device_ex); //abing NOT-OK
    if (gpio_request(65, "WDT feed") < 0) {
	printk("wdt feed GPIO request error!\n");
    }

    /* 导出gpio sysfs class */
    //GPIOs
    for (i=44; i<47; i++) {
	if (gpio_request(i, "GPIOs") < 0) {
	    printk(KERN_ERR "failed to get GPIO_%s\n", i);
	}
    }
    //gpio_export(44, 1);//1,允许修改方向
    //gpio_export(45, 1);
    //gpio_export(46, 1);
    //gpio_export(47, 1);
    /*gpio_export(48, 1);
      gpio_export(49, 1);
      gpio_export(50, 1);
      gpio_export(51, 1);
      gpio_export(52, 1);
      gpio_export(53, 1);
      gpio_export(54, 1);
      gpio_export(55, 1);
      gpio_export(56, 1);
      gpio_export(57, 1);
      gpio_export(58, 1);
      gpio_export(59, 1);

      if (gpio_request(22, "gpio22") < 0) {
      printk(KERN_ERR "failed to get GPIO_22\n");
      }
      gpio_export(22, 1);

      if (gpio_request(23, "gpio23") < 0) {
      printk(KERN_ERR "failed to get GPIO_23\n");
      }
      gpio_export(23, 1);

      if (gpio_request(62, "gpio62") < 0) {
      printk(KERN_ERR "failed to get GPIO_62\n");
      }
      gpio_export(62, 1);

      if (gpio_request(63, "gpio63") < 0) {
      printk(KERN_ERR "failed to get GPIO_63\n");
      }
      gpio_export(63, 1);*/
}

static void __init am335x_evm_map_io(void)
{
    omap2_set_globals_am33xx();
    omapam33xx_map_common_io();
}

//MACHINE_START(AM335XEVM, "epc-9200")
#ifdef A3352-WB128LI
MACHINE_START(AM335XEVM, "A3352-WB128LI")
#else
MACHINE_START(AM335XEVM, "A3352-W128LI")
#endif
/* Maintainer: Texas Instruments */
.atag_offset	= 0x100,
    .map_io			= am335x_evm_map_io,
    .init_early		= am33xx_init_early,
    .init_irq		= ti81xx_init_irq,
    .handle_irq     = omap3_intc_handle_irq,
    .timer			= &omap3_am33xx_timer,
    .init_machine	= am335x_evm_init,
    MACHINE_END

