###############################################################################
#
# IAR ELF Linker V9.50.2.385/W64 for ARM                  26/May/2024  18:13:36
# Copyright 2007-2024 IAR Systems AB.
#
#    Output file  =  build/stm32-qemu.out
#    Map file     =  build/stm32-qemu.map
#    Command line =
#        build/main.o build/stm32f4xx_it.o build/gpio.o build/usart.o
#        build/stm32f4xx_hal_msp.o build/stm32f4xx_hal_tim.o
#        build/stm32f4xx_hal_tim_ex.o build/stm32f4xx_hal_uart.o
#        build/stm32f4xx_hal_rcc.o build/stm32f4xx_hal_rcc_ex.o
#        build/stm32f4xx_hal_flash.o build/stm32f4xx_hal_flash_ex.o
#        build/stm32f4xx_hal_flash_ramfunc.o build/stm32f4xx_hal_gpio.o
#        build/stm32f4xx_hal_dma_ex.o build/stm32f4xx_hal_dma.o
#        build/stm32f4xx_hal_pwr.o build/stm32f4xx_hal_pwr_ex.o
#        build/stm32f4xx_hal_cortex.o build/stm32f4xx_hal.o
#        build/stm32f4xx_hal_exti.o build/system_stm32f4xx.o
#        build/startup_stm32f405xx.o --cpu=Cortex-M4 --fpu=VFPv4_sp --config
#        ./startup/stm32f405xx_flash.icf --semihosting --entry
#        __iar_program_start --vfe --text_out locale --no_out_extension --map
#        build/stm32-qemu.map -o build/stm32-qemu.out
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__CPP_Runtime   = 1
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because --advanced_heap
was not specified and the application did not appear to
be primarily optimized for speed.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x80f'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 2K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2001'ffff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address  Aligment    Size  Object
  -------            ----         -------  --------    ----  ------
"A0":                                                 0x188
  .intvec            ro code   0x800'0000         4   0x188  startup_stm32f405xx.o [1]
                             - 0x800'0188             0x188

"P1":                                                0x1ccc
  .text              ro code   0x800'0188         4   0xb64  stm32f4xx_hal_uart.o [1]
  .text              ro code   0x800'0cec         4    0x56  main.o [1]
  .text              ro code   0x800'0d42         2    0x2a  copy_init3.o [4]
  .text              ro code   0x800'0d6c         4    0xc4  usart.o [1]
  .text              ro code   0x800'0e30         4     0xc  stm32f4xx_hal.o [1]
  .text              ro code   0x800'0e3c         4    0xc4  stm32f4xx_hal_dma.o [1]
  .text              ro code   0x800'0f00         2     0x2  stm32f4xx_hal_uart.o [1]
  .text              ro code   0x800'0f02         2     0x2  stm32f4xx_hal_uart.o [1]
  .text              ro code   0x800'0f04         2     0x2  stm32f4xx_hal_uart.o [1]
  .text              ro code   0x800'0f06         2     0x2  stm32f4xx_hal_uart.o [1]
  .text              ro code   0x800'0f08         4    0x40  stm32f4xx_hal_rcc.o [1]
  .text              ro code   0x800'0f48         4   0x230  I64DivMod.o [4]
  .text              ro code   0x800'1178         4    0x34  stm32f4xx_hal.o [1]
  .text              ro code   0x800'11ac         4    0x50  gpio.o [1]
  .text              ro code   0x800'11fc         4    0x28  printf.o [2]
  .text              ro code   0x800'1224         4    0x28  stm32f4xx_hal.o [1]
  .text              ro code   0x800'124c         4    0x66  ABImemset.o [4]
  .text              ro code   0x800'12b4         4   0x434  stm32f4xx_hal_gpio.o [1]
  .text              ro code   0x800'16e8         4   0x1b8  stm32f4xx_hal_cortex.o [1]
  .text              ro code   0x800'18a0         4     0x2  I64DivZer.o [4]
  .text              ro code   0x800'18a4         4    0x4c  stm32f4xx_hal.o [1]
  .text              ro code   0x800'18f0         4    0x40  stm32f4xx_hal_msp.o [1]
  .text              ro code   0x800'1930         2   0x138  xprintftiny.o [2]
  .text              ro code   0x800'1a68         4    0x36  strlen.o [4]
  .rodata            const     0x800'1aa0         4    0x3c  stm32f4xx_hal_uart.o [1]
  .rodata            const     0x800'1adc         4    0x3c  stm32f4xx_hal_gpio.o [1]
  .rodata            const     0x800'1b18         4    0x3c  stm32f4xx_hal_cortex.o [1]
  .text              ro code   0x800'1b54         2    0x38  zero_init3.o [4]
  .text              ro code   0x800'1b8c         4    0x2a  data_init.o [4]
  .text              ro code   0x800'1bb8         4    0x28  stm32f4xx_it.o [1]
  .text              ro code   0x800'1be0         4    0x18  stm32f4xx_hal.o [1]
  .text              ro code   0x800'1bf8         4    0x22  fpinit_M.o [3]
  .iar.init_table    const     0x800'1c1c         4    0x24  - Linker created -
  .text              ro code   0x800'1c40         2    0x20  putchar.o [2]
  .text              ro code   0x800'1c60         4    0x1e  cmain.o [4]
  .text              ro code   0x800'1c7e         2     0x4  low_level_init.o [2]
  .text              ro code   0x800'1c82         2     0x4  exit.o [2]
  .text              ro code   0x800'1c88         4     0xa  cexit.o [4]
  .text              ro code   0x800'1c94         4    0x14  exit.o [5]
  .text              ro code   0x800'1ca8         4    0x1c  cstartup_M.o [4]
  .text              ro code   0x800'1cc4         2    0x16  xprout.o [2]
  .rodata            const     0x800'1cdc         4    0x10  main.o [1]
  .text              ro code   0x800'1cec         4    0x10  system_stm32f4xx.o [1]
  .text              ro code   0x800'1cfc         4    0x10  startup_stm32f405xx.o [1]
  Initializer bytes  const     0x800'1d0c         4     0xc  <for P2-1>
  .rodata            const     0x800'1d18         4     0x8  system_stm32f4xx.o [1]
  .text              ro code   0x800'1d20         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d24         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d28         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d2c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d30         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d34         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d38         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d3c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d40         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d44         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d48         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d4c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d50         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d54         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d58         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d5c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d60         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d64         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d68         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d6c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d70         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d74         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d78         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d7c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d80         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d84         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d88         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d8c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d90         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d94         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d98         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1d9c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1da0         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1da4         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1da8         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dac         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1db0         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1db4         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1db8         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dbc         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dc0         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dc4         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dc8         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dcc         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dd0         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dd4         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dd8         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1ddc         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1de0         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1de4         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1de8         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dec         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1df0         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1df4         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1df8         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1dfc         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e00         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e04         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e08         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e0c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e10         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e14         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e18         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e1c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e20         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e24         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e28         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e2c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e30         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e34         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e38         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e3c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e40         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e44         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e48         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e4c         2     0x4  startup_stm32f405xx.o [1]
  .text              ro code   0x800'1e50         2     0x4  startup_stm32f405xx.o [1]
  .rodata            const     0x800'1e54               0x0  zero_init3.o [4]
  .rodata            const     0x800'1e54               0x0  copy_init3.o [4]
                             - 0x800'1e54            0x1ccc

"P2", part 1 of 3:                                      0xc
  P2-1                        0x2000'0000         4     0x9  <Init block>
    .data            inited   0x2000'0000         4     0x4  stm32f4xx_hal.o [1]
    .data            inited   0x2000'0004         4     0x4  system_stm32f4xx.o [1]
    .data            inited   0x2000'0008               0x1  stm32f4xx_hal.o [1]
                            - 0x2000'0009               0x9

"P2", part 2 of 3:                                     0x4c
  .bss               zero     0x2000'000c         4    0x48  usart.o [1]
  .bss               zero     0x2000'0054         4     0x4  stm32f4xx_hal.o [1]
                            - 0x2000'0058              0x4c

"P2", part 3 of 3:                                    0x800
  CSTACK                      0x2000'0058         8   0x800  <Block>
    CSTACK           uninit   0x2000'0058             0x800  <Block tail>
                            - 0x2000'0858             0x800

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'1e54   0x80f'ffff  0xf'e1ac
  0x2000'0858  0x2001'ffff  0x1'f7a8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x4c:
          0x2000'000c  0x4c

Copy (__iar_copy_init3)
    1 source range, total size 0xc (133% of destination):
           0x800'1d0c   0xc
    1 destination range, total size 0x9:
          0x2000'0000   0x9



*******************************************************************************
*** MODULE SUMMARY
***

    Module                  ro code  ro data  rw data
    ------                  -------  -------  -------
command line/config:
    -------------------------------------------------
    Total:

C:\Users\xidon\code\github\qemu-simulator\boards\stm32f405rg\IAR-FreeRTOS\build: [1]
    gpio.o                       80
    main.o                       86       16
    startup_stm32f405xx.o       716
    stm32f4xx_hal.o             204        5        9
    stm32f4xx_hal_cortex.o      440       60
    stm32f4xx_hal_dma.o         196
    stm32f4xx_hal_gpio.o      1'076       60
    stm32f4xx_hal_msp.o          64
    stm32f4xx_hal_rcc.o          64
    stm32f4xx_hal_uart.o      2'924       60
    stm32f4xx_it.o               40
    system_stm32f4xx.o           16       12        4
    usart.o                     196                72
    -------------------------------------------------
    Total:                    6'102      213       85

dl7M_tln.a: [2]
    exit.o                        4
    low_level_init.o              4
    printf.o                     40
    putchar.o                    32
    xprintftiny.o               312
    xprout.o                     22
    -------------------------------------------------
    Total:                      414

m7M_tls.a: [3]
    fpinit_M.o                   34
    -------------------------------------------------
    Total:                       34

rt7M_tl.a: [4]
    ABImemset.o                 102
    I64DivMod.o                 560
    I64DivZer.o                   2
    cexit.o                      10
    cmain.o                      30
    copy_init3.o                 42
    cstartup_M.o                 28
    data_init.o                  42
    strlen.o                     54
    zero_init3.o                 56
    -------------------------------------------------
    Total:                      926

shb_l.a: [5]
    exit.o                       20
    -------------------------------------------------
    Total:                       20

    Gaps                         10        6
    Linker created                        39    2'048
-----------------------------------------------------
    Grand Total:              7'506      258    2'133


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'1c1c          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'1c40          --   Gb  - Linker created -
?main                    0x800'1c61         Code  Gb  cmain.o [4]
ADC_IRQHandler           0x800'1d69         Code  Wk  startup_stm32f405xx.o [1]
APBPrescTable            0x800'1d18    0x8  Data  Gb  system_stm32f4xx.o [1]
BusFault_Handler         0x800'1bbf    0x2  Code  Gb  stm32f4xx_it.o [1]
CAN1_RX0_IRQHandler      0x800'1d71         Code  Wk  startup_stm32f405xx.o [1]
CAN1_RX1_IRQHandler      0x800'1d75         Code  Wk  startup_stm32f405xx.o [1]
CAN1_SCE_IRQHandler      0x800'1d79         Code  Wk  startup_stm32f405xx.o [1]
CAN1_TX_IRQHandler       0x800'1d6d         Code  Wk  startup_stm32f405xx.o [1]
CAN2_RX0_IRQHandler      0x800'1e15         Code  Wk  startup_stm32f405xx.o [1]
CAN2_RX1_IRQHandler      0x800'1e19         Code  Wk  startup_stm32f405xx.o [1]
CAN2_SCE_IRQHandler      0x800'1e1d         Code  Wk  startup_stm32f405xx.o [1]
CAN2_TX_IRQHandler       0x800'1e11         Code  Wk  startup_stm32f405xx.o [1]
CSTACK$$Base            0x2000'0058          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0858          --   Gb  - Linker created -
DMA1_Stream0_IRQHandler
                         0x800'1d4d         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream1_IRQHandler
                         0x800'1d51         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream2_IRQHandler
                         0x800'1d55         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream3_IRQHandler
                         0x800'1d59         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream4_IRQHandler
                         0x800'1d5d         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream5_IRQHandler
                         0x800'1d61         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream6_IRQHandler
                         0x800'1d65         Code  Wk  startup_stm32f405xx.o [1]
DMA1_Stream7_IRQHandler
                         0x800'1dd9         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream0_IRQHandler
                         0x800'1dfd         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream1_IRQHandler
                         0x800'1e01         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream2_IRQHandler
                         0x800'1e05         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream3_IRQHandler
                         0x800'1e09         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream4_IRQHandler
                         0x800'1e0d         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream5_IRQHandler
                         0x800'1e25         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream6_IRQHandler
                         0x800'1e29         Code  Wk  startup_stm32f405xx.o [1]
DMA2_Stream7_IRQHandler
                         0x800'1e2d         Code  Wk  startup_stm32f405xx.o [1]
DebugMon_Handler         0x800'1bc5    0x2  Code  Gb  stm32f4xx_it.o [1]
EXTI0_IRQHandler         0x800'1d39         Code  Wk  startup_stm32f405xx.o [1]
EXTI15_10_IRQHandler     0x800'1dbd         Code  Wk  startup_stm32f405xx.o [1]
EXTI1_IRQHandler         0x800'1d3d         Code  Wk  startup_stm32f405xx.o [1]
EXTI2_IRQHandler         0x800'1d41         Code  Wk  startup_stm32f405xx.o [1]
EXTI3_IRQHandler         0x800'1d45         Code  Wk  startup_stm32f405xx.o [1]
EXTI4_IRQHandler         0x800'1d49         Code  Wk  startup_stm32f405xx.o [1]
EXTI9_5_IRQHandler       0x800'1d7d         Code  Wk  startup_stm32f405xx.o [1]
Error_Handler            0x800'0d3d    0x4  Code  Gb  main.o [1]
FLASH_IRQHandler         0x800'1d31         Code  Wk  startup_stm32f405xx.o [1]
FPU_IRQHandler           0x800'1e51         Code  Wk  startup_stm32f405xx.o [1]
FSMC_IRQHandler          0x800'1ddd         Code  Wk  startup_stm32f405xx.o [1]
HAL_DMA_Abort            0x800'0e3d   0x9c  Code  Gb  stm32f4xx_hal_dma.o [1]
HAL_DMA_Abort_IT         0x800'0ed9   0x28  Code  Gb  stm32f4xx_hal_dma.o [1]
HAL_Delay                0x800'1225   0x28  Code  Wk  stm32f4xx_hal.o [1]
HAL_GPIO_Init            0x800'12b5  0x3f2  Code  Gb  stm32f4xx_hal_gpio.o [1]
HAL_GetTick              0x800'0e31    0xc  Code  Wk  stm32f4xx_hal.o [1]
HAL_IncTick              0x800'1be1   0x18  Code  Wk  stm32f4xx_hal.o [1]
HAL_Init                 0x800'1179   0x30  Code  Gb  stm32f4xx_hal.o [1]
HAL_InitTick             0x800'18a5   0x4c  Code  Wk  stm32f4xx_hal.o [1]
HAL_MspInit              0x800'18f1   0x40  Code  Gb  stm32f4xx_hal_msp.o [1]
HAL_NVIC_EnableIRQ       0x800'184f   0x20  Code  Gb  stm32f4xx_hal_cortex.o [1]
HAL_NVIC_SetPriority     0x800'1809   0x46  Code  Gb  stm32f4xx_hal_cortex.o [1]
HAL_NVIC_SetPriorityGrouping
                         0x800'17df   0x2a  Code  Gb  stm32f4xx_hal_cortex.o [1]
HAL_RCC_GetHCLKFreq      0x800'0f09    0x6  Code  Gb  stm32f4xx_hal_rcc.o [1]
HAL_RCC_GetPCLK1Freq     0x800'0f0f   0x16  Code  Gb  stm32f4xx_hal_rcc.o [1]
HAL_RCC_GetPCLK2Freq     0x800'0f25   0x16  Code  Gb  stm32f4xx_hal_rcc.o [1]
HAL_SYSTICK_Config       0x800'186f    0xc  Code  Gb  stm32f4xx_hal_cortex.o [1]
HAL_UARTEx_RxEventCallback
                         0x800'0f03    0x2  Code  Wk  stm32f4xx_hal_uart.o [1]
HAL_UART_ErrorCallback   0x800'0f01    0x2  Code  Wk  stm32f4xx_hal_uart.o [1]
HAL_UART_IRQHandler      0x800'03d9  0x320  Code  Gb  stm32f4xx_hal_uart.o [1]
HAL_UART_Init            0x800'0189  0x156  Code  Gb  stm32f4xx_hal_uart.o [1]
HAL_UART_MspInit         0x800'0da1   0x7a  Code  Gb  usart.o [1]
HAL_UART_RxCpltCallback
                         0x800'0f07    0x2  Code  Wk  stm32f4xx_hal_uart.o [1]
HAL_UART_Transmit        0x800'02df   0xdc  Code  Gb  stm32f4xx_hal_uart.o [1]
HAL_UART_TxCpltCallback
                         0x800'0f05    0x2  Code  Wk  stm32f4xx_hal_uart.o [1]
HASH_RNG_IRQHandler      0x800'1e4d         Code  Wk  startup_stm32f405xx.o [1]
HardFault_Handler        0x800'1bbb    0x2  Code  Gb  stm32f4xx_it.o [1]
I2C1_ER_IRQHandler       0x800'1da1         Code  Wk  startup_stm32f405xx.o [1]
I2C1_EV_IRQHandler       0x800'1d9d         Code  Wk  startup_stm32f405xx.o [1]
I2C2_ER_IRQHandler       0x800'1da9         Code  Wk  startup_stm32f405xx.o [1]
I2C2_EV_IRQHandler       0x800'1da5         Code  Wk  startup_stm32f405xx.o [1]
I2C3_ER_IRQHandler       0x800'1e39         Code  Wk  startup_stm32f405xx.o [1]
I2C3_EV_IRQHandler       0x800'1e35         Code  Wk  startup_stm32f405xx.o [1]
MX_GPIO_Init             0x800'11ad   0x50  Code  Gb  gpio.o [1]
MX_USART1_UART_Init      0x800'0d6d   0x34  Code  Gb  usart.o [1]
MemManage_Handler        0x800'1bbd    0x2  Code  Gb  stm32f4xx_it.o [1]
NMI_Handler              0x800'1bb9    0x2  Code  Gb  stm32f4xx_it.o [1]
NVIC_EncodePriority      0x800'1769   0x40  Code  Lc  stm32f4xx_hal_cortex.o [1]
OTG_FS_IRQHandler        0x800'1e21         Code  Wk  startup_stm32f405xx.o [1]
OTG_FS_WKUP_IRQHandler   0x800'1dc5         Code  Wk  startup_stm32f405xx.o [1]
OTG_HS_EP1_IN_IRQHandler
                         0x800'1e41         Code  Wk  startup_stm32f405xx.o [1]
OTG_HS_EP1_OUT_IRQHandler
                         0x800'1e3d         Code  Wk  startup_stm32f405xx.o [1]
OTG_HS_IRQHandler        0x800'1e49         Code  Wk  startup_stm32f405xx.o [1]
OTG_HS_WKUP_IRQHandler   0x800'1e45         Code  Wk  startup_stm32f405xx.o [1]
PVD_IRQHandler           0x800'1d25         Code  Wk  startup_stm32f405xx.o [1]
PendSV_Handler           0x800'1bc7    0x2  Code  Gb  stm32f4xx_it.o [1]
RCC_IRQHandler           0x800'1d35         Code  Wk  startup_stm32f405xx.o [1]
RTC_Alarm_IRQHandler     0x800'1dc1         Code  Wk  startup_stm32f405xx.o [1]
RTC_WKUP_IRQHandler      0x800'1d2d         Code  Wk  startup_stm32f405xx.o [1]
Region$$Table$$Base      0x800'1c1c          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'1c40          --   Gb  - Linker created -
Reset_Handler            0x800'1cfd         Code  Wk  startup_stm32f405xx.o [1]
SDIO_IRQHandler          0x800'1de1         Code  Wk  startup_stm32f405xx.o [1]
SPI1_IRQHandler          0x800'1dad         Code  Wk  startup_stm32f405xx.o [1]
SPI2_IRQHandler          0x800'1db1         Code  Wk  startup_stm32f405xx.o [1]
SPI3_IRQHandler          0x800'1de9         Code  Wk  startup_stm32f405xx.o [1]
SVC_Handler              0x800'1bc3    0x2  Code  Gb  stm32f4xx_it.o [1]
SysTick_Config           0x800'17a9   0x36  Code  Lc  stm32f4xx_hal_cortex.o [1]
SysTick_Handler          0x800'1bc9    0x8  Code  Gb  stm32f4xx_it.o [1]
SystemCoreClock         0x2000'0004    0x4  Data  Gb  system_stm32f4xx.o [1]
SystemInit               0x800'1ced    0xc  Code  Gb  system_stm32f4xx.o [1]
TAMP_STAMP_IRQHandler    0x800'1d29         Code  Wk  startup_stm32f405xx.o [1]
TIM1_BRK_TIM9_IRQHandler
                         0x800'1d81         Code  Wk  startup_stm32f405xx.o [1]
TIM1_CC_IRQHandler       0x800'1d8d         Code  Wk  startup_stm32f405xx.o [1]
TIM1_TRG_COM_TIM11_IRQHandler
                         0x800'1d89         Code  Wk  startup_stm32f405xx.o [1]
TIM1_UP_TIM10_IRQHandler
                         0x800'1d85         Code  Wk  startup_stm32f405xx.o [1]
TIM2_IRQHandler          0x800'1d91         Code  Wk  startup_stm32f405xx.o [1]
TIM3_IRQHandler          0x800'1d95         Code  Wk  startup_stm32f405xx.o [1]
TIM4_IRQHandler          0x800'1d99         Code  Wk  startup_stm32f405xx.o [1]
TIM5_IRQHandler          0x800'1de5         Code  Wk  startup_stm32f405xx.o [1]
TIM6_DAC_IRQHandler      0x800'1df5         Code  Wk  startup_stm32f405xx.o [1]
TIM7_IRQHandler          0x800'1df9         Code  Wk  startup_stm32f405xx.o [1]
TIM8_BRK_TIM12_IRQHandler
                         0x800'1dc9         Code  Wk  startup_stm32f405xx.o [1]
TIM8_CC_IRQHandler       0x800'1dd5         Code  Wk  startup_stm32f405xx.o [1]
TIM8_TRG_COM_TIM14_IRQHandler
                         0x800'1dd1         Code  Wk  startup_stm32f405xx.o [1]
TIM8_UP_TIM13_IRQHandler
                         0x800'1dcd         Code  Wk  startup_stm32f405xx.o [1]
UART4_IRQHandler         0x800'1ded         Code  Wk  startup_stm32f405xx.o [1]
UART5_IRQHandler         0x800'1df1         Code  Wk  startup_stm32f405xx.o [1]
UART_DMAAbortOnError     0x800'07f1   0x16  Code  Lc  stm32f4xx_hal_uart.o [1]
UART_EndRxTransfer       0x800'0787   0x66  Code  Lc  stm32f4xx_hal_uart.o [1]
UART_EndTransmit_IT      0x800'086f   0x20  Code  Lc  stm32f4xx_hal_uart.o [1]
UART_Receive_IT          0x800'088f   0xf6  Code  Lc  stm32f4xx_hal_uart.o [1]
UART_SetConfig           0x800'0985  0x352  Code  Lc  stm32f4xx_hal_uart.o [1]
UART_Transmit_IT         0x800'0809   0x66  Code  Lc  stm32f4xx_hal_uart.o [1]
UART_WaitOnFlagUntilTimeout
                         0x800'06f9   0x8e  Code  Lc  stm32f4xx_hal_uart.o [1]
USART1_IRQHandler        0x800'1bd1    0xa  Code  Gb  stm32f4xx_it.o [1]
USART2_IRQHandler        0x800'1db5         Code  Wk  startup_stm32f405xx.o [1]
USART3_IRQHandler        0x800'1db9         Code  Wk  startup_stm32f405xx.o [1]
USART6_IRQHandler        0x800'1e31         Code  Wk  startup_stm32f405xx.o [1]
UsageFault_Handler       0x800'1bc1    0x2  Code  Gb  stm32f4xx_it.o [1]
WWDG_IRQHandler          0x800'1d21         Code  Wk  startup_stm32f405xx.o [1]
_PrintfTiny              0x800'1949  0x120  Code  Gb  xprintftiny.o [2]
_Prout                   0x800'1cc5   0x16  Code  Gb  xprout.o [2]
__NVIC_EnableIRQ         0x800'1719   0x20  Code  Lc  stm32f4xx_hal_cortex.o [1]
__NVIC_GetPriorityGrouping
                         0x800'170b    0xc  Code  Lc  stm32f4xx_hal_cortex.o [1]
__NVIC_SetPriority       0x800'1739   0x30  Code  Lc  stm32f4xx_hal_cortex.o [1]
__NVIC_SetPriorityGrouping
                         0x800'16e9   0x22  Code  Lc  stm32f4xx_hal_cortex.o [1]
__aeabi_ldiv0            0x800'18a1         Code  Gb  I64DivZer.o [4]
__aeabi_memset           0x800'124d         Code  Gb  ABImemset.o [4]
__aeabi_uldivmod         0x800'0f49         Code  Gb  I64DivMod.o [4]
__cmain                  0x800'1c61         Code  Gb  cmain.o [4]
__exit                   0x800'1c95   0x14  Code  Gb  exit.o [5]
__iar_Memset             0x800'124d         Code  Gb  ABImemset.o [4]
__iar_Memset_word        0x800'1255         Code  Gb  ABImemset.o [4]
__iar_copy_init3         0x800'0d43   0x2a  Code  Gb  copy_init3.o [4]
__iar_data_init3         0x800'1b8d   0x18  Code  Gb  data_init.o [4]
__iar_init_vfp           0x800'1bf9         Code  Gb  fpinit_M.o [3]
__iar_program_start      0x800'1ca9         Code  Gb  cstartup_M.o [4]
__iar_zero_init3         0x800'1b55   0x38  Code  Gb  zero_init3.o [4]
__low_level_init         0x800'1c7f    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32f405xx.o [1]
__write                  0x800'0ced   0x24  Code  Gb  main.o [1]
_call_main               0x800'1c6d         Code  Gb  cmain.o [4]
_exit                    0x800'1c89         Code  Gb  cexit.o [4]
assert_failed            0x800'0d41    0x2  Code  Gb  main.o [1]
exit                     0x800'1c83    0x4  Code  Gb  exit.o [2]
huart1                  0x2000'000c   0x48  Data  Gb  usart.o [1]
main                     0x800'0d11   0x1e  Code  Gb  main.o [1]
out                      0x800'1931   0x18  Code  Lc  xprintftiny.o [2]
printf                   0x800'11fd   0x28  Code  Gb  printf.o [2]
putchar                  0x800'1c41   0x20  Code  Gb  putchar.o [2]
strlen                   0x800'1a69         Code  Gb  strlen.o [4]
uwTick                  0x2000'0054    0x4  Data  Gb  stm32f4xx_hal.o [1]
uwTickFreq              0x2000'0008    0x1  Data  Gb  stm32f4xx_hal.o [1]
uwTickPrio              0x2000'0000    0x4  Data  Gb  stm32f4xx_hal.o [1]


[1] = C:\Users\xidon\code\github\qemu-simulator\boards\stm32f405rg\IAR-FreeRTOS\build
[2] = dl7M_tln.a
[3] = m7M_tls.a
[4] = rt7M_tl.a
[5] = shb_l.a

  7'506 bytes of readonly  code memory
    258 bytes of readonly  data memory
  2'133 bytes of readwrite data memory

Errors: none
Warnings: none
