

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Wed Apr 24 13:02:30 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.990|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     77|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|      31|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      31|    188|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_98_p2              |   icmp   |      0|  0|  13|          10|           9|
    |tmp_2_fu_121_p2             |   icmp   |      0|  0|  13|          10|           9|
    |tmp_3_fu_137_p2             |   icmp   |      0|  0|  13|          10|           6|
    |tmp_6_fu_145_p2             |   icmp   |      0|  0|  13|          12|          12|
    |tmp_fu_92_p2                |   icmp   |      0|  0|  13|          10|           6|
    |storemerge5_cast_fu_155_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge6_fu_127_p3       |  select  |      0|  0|   2|           1|           2|
    |storemerge7_cast_fu_110_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge_fu_164_p3        |  select  |      0|  0|   2|           1|           2|
    |not_right_fu_104_p2         |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_6_fu_150_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  77|          58|          54|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |XY_Blue_V        |  21|          4|    8|         32|
    |XY_Blue_V_preg   |   9|          2|    8|         16|
    |XY_Green_V       |  21|          4|    8|         32|
    |XY_Green_V_preg  |   9|          2|    8|         16|
    |XY_Red_V         |  21|          4|    8|         32|
    |XY_Red_V_preg    |   9|          2|    8|         16|
    |ap_NS_fsm        |  21|          4|    1|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 111|         22|   49|        148|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |XY_Blue_V_preg   |  8|   0|    8|          0|
    |XY_Green_V_preg  |  8|   0|    8|          0|
    |XY_Red_V_preg    |  8|   0|    8|          0|
    |ap_CS_fsm        |  3|   0|    3|          0|
    |tmp_2_reg_199    |  1|   0|    1|          0|
    |tmp_3_reg_203    |  1|   0|    1|          0|
    |tmp_6_reg_207    |  1|   0|    1|          0|
    |tmp_reg_192      |  1|   0|    1|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 31|   0|   31|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   Interface2  | return value |
|x_V            |  in |   10|   ap_none  |      x_V      |    scalar    |
|y_V            |  in |   10|   ap_none  |      y_V      |    scalar    |
|XY_Red_V       | out |    8|   ap_none  |    XY_Red_V   |    pointer   |
|XY_Green_V     | out |    8|   ap_none  |   XY_Green_V  |    pointer   |
|XY_Blue_V      | out |    8|   ap_none  |   XY_Blue_V   |    pointer   |
|center_line_V  |  in |   12|   ap_none  | center_line_V |    scalar    |
|right_r        |  in |    1|   ap_none  |    right_r    |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %x_V), !map !104"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %y_V), !map !110"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Red_V), !map !114"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Green_V), !map !118"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %XY_Blue_V), !map !122"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %center_line_V), !map !126"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %right_r), !map !130"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Interface2_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %right_r)" [Interface2/Interface2.cpp:70]   --->   Operation 12 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%center_line_V_read = call i12 @_ssdm_op_Read.ap_none.i12(i12 %center_line_V)" [Interface2/Interface2.cpp:70]   --->   Operation 13 'read' 'center_line_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %y_V)" [Interface2/Interface2.cpp:70]   --->   Operation 14 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i10 @_ssdm_op_Read.ap_none.i10(i10 %x_V)" [Interface2/Interface2.cpp:70]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %x_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:73]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %y_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:74]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Red_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:76]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Green_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:77]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %XY_Blue_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:78]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %center_line_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Interface2/Interface2.cpp:79]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %y_V_read, 40" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:80]   --->   Operation 22 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge.i" [Interface2/Interface2.cpp:21->Interface2/Interface2.cpp:80]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%tmp_1 = icmp ult i10 %x_V_read, 320" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:80]   --->   Operation 24 'icmp' 'tmp_1' <Predicate = (tmp)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %._crit_edge185.i" [Interface2/Interface2.cpp:22->Interface2/Interface2.cpp:80]   --->   Operation 25 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node storemerge7_cast)   --->   "%not_right = xor i1 %right_read, true" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:80]   --->   Operation 26 'xor' 'not_right' <Predicate = (tmp & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge7_cast = select i1 %not_right, i8 -1, i8 0" [Interface2/Interface2.cpp:23->Interface2/Interface2.cpp:80]   --->   Operation 27 'select' 'storemerge7_cast' <Predicate = (tmp & tmp_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge7_cast)" [Interface2/Interface2.cpp:30->Interface2/Interface2.cpp:80]   --->   Operation 28 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge7_cast)" [Interface2/Interface2.cpp:25->Interface2/Interface2.cpp:80]   --->   Operation 29 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge7_cast)" [Interface2/Interface2.cpp:32->Interface2/Interface2.cpp:80]   --->   Operation 30 'write' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge185.i" [Interface2/Interface2.cpp:34->Interface2/Interface2.cpp:80]   --->   Operation 31 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.77ns)   --->   "%tmp_2 = icmp ugt i10 %x_V_read, 320" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:80]   --->   Operation 32 'icmp' 'tmp_2' <Predicate = (tmp)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %3, label %._crit_edge186.i" [Interface2/Interface2.cpp:36->Interface2/Interface2.cpp:80]   --->   Operation 33 'br' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 34 [1/1] (0.99ns)   --->   "%storemerge6 = select i1 %right_read, i8 -1, i8 0" [Interface2/Interface2.cpp:37->Interface2/Interface2.cpp:80]   --->   Operation 34 'select' 'storemerge6' <Predicate = (tmp & tmp_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge6)" [Interface2/Interface2.cpp:38->Interface2/Interface2.cpp:80]   --->   Operation 35 'write' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 %storemerge6)" [Interface2/Interface2.cpp:44->Interface2/Interface2.cpp:80]   --->   Operation 36 'write' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge6)" [Interface2/Interface2.cpp:40->Interface2/Interface2.cpp:80]   --->   Operation 37 'write' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %._crit_edge186.i" [Interface2/Interface2.cpp:47->Interface2/Interface2.cpp:80]   --->   Operation 38 'br' <Predicate = (tmp & tmp_2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [Interface2/Interface2.cpp:48->Interface2/Interface2.cpp:80]   --->   Operation 39 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ugt i10 %y_V_read, 40" [Interface2/Interface2.cpp:52->Interface2/Interface2.cpp:80]   --->   Operation 40 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %4, label %retBit.exit" [Interface2/Interface2.cpp:52->Interface2/Interface2.cpp:80]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %x_V_read to i12" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 42 'zext' 'tmp_4_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.99ns)   --->   "%tmp_6 = icmp ugt i12 %tmp_4_cast, %center_line_V_read" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 43 'icmp' 'tmp_6' <Predicate = (tmp_3)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node storemerge5_cast)   --->   "%not_tmp_6 = xor i1 %tmp_6, true" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 44 'xor' 'not_tmp_6' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge5_cast = select i1 %not_tmp_6, i8 -1, i8 0" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 45 'select' 'storemerge5_cast' <Predicate = (tmp_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%storemerge = select i1 %tmp_6, i8 -1, i8 0" [Interface2/Interface2.cpp:53->Interface2/Interface2.cpp:80]   --->   Operation 46 'select' 'storemerge' <Predicate = (tmp_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Red_V, i8 %storemerge5_cast)" [Interface2/Interface2.cpp:54->Interface2/Interface2.cpp:80]   --->   Operation 47 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Blue_V, i8 0)" [Interface2/Interface2.cpp:63->Interface2/Interface2.cpp:80]   --->   Operation 48 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %XY_Green_V, i8 %storemerge)" [Interface2/Interface2.cpp:56->Interface2/Interface2.cpp:80]   --->   Operation 49 'write' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %retBit.exit" [Interface2/Interface2.cpp:66->Interface2/Interface2.cpp:80]   --->   Operation 50 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [Interface2/Interface2.cpp:83]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Red_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Green_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ XY_Blue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ center_line_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4         (specbitsmap  ) [ 0000]
StgValue_5         (specbitsmap  ) [ 0000]
StgValue_6         (specbitsmap  ) [ 0000]
StgValue_7         (specbitsmap  ) [ 0000]
StgValue_8         (specbitsmap  ) [ 0000]
StgValue_9         (specbitsmap  ) [ 0000]
StgValue_10        (specbitsmap  ) [ 0000]
StgValue_11        (spectopmodule) [ 0000]
right_read         (read         ) [ 0010]
center_line_V_read (read         ) [ 0010]
y_V_read           (read         ) [ 0010]
x_V_read           (read         ) [ 0010]
StgValue_16        (specinterface) [ 0000]
StgValue_17        (specinterface) [ 0000]
StgValue_18        (specinterface) [ 0000]
StgValue_19        (specinterface) [ 0000]
StgValue_20        (specinterface) [ 0000]
StgValue_21        (specinterface) [ 0000]
tmp                (icmp         ) [ 0110]
StgValue_23        (br           ) [ 0000]
tmp_1              (icmp         ) [ 0100]
StgValue_25        (br           ) [ 0000]
not_right          (xor          ) [ 0000]
storemerge7_cast   (select       ) [ 0000]
StgValue_28        (write        ) [ 0000]
StgValue_29        (write        ) [ 0000]
StgValue_30        (write        ) [ 0000]
StgValue_31        (br           ) [ 0000]
tmp_2              (icmp         ) [ 0010]
StgValue_33        (br           ) [ 0000]
storemerge6        (select       ) [ 0000]
StgValue_35        (write        ) [ 0000]
StgValue_36        (write        ) [ 0000]
StgValue_37        (write        ) [ 0000]
StgValue_38        (br           ) [ 0000]
StgValue_39        (br           ) [ 0000]
tmp_3              (icmp         ) [ 0011]
StgValue_41        (br           ) [ 0000]
tmp_4_cast         (zext         ) [ 0000]
tmp_6              (icmp         ) [ 0001]
not_tmp_6          (xor          ) [ 0000]
storemerge5_cast   (select       ) [ 0000]
storemerge         (select       ) [ 0000]
StgValue_47        (write        ) [ 0000]
StgValue_48        (write        ) [ 0000]
StgValue_49        (write        ) [ 0000]
StgValue_50        (br           ) [ 0000]
StgValue_51        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="XY_Red_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Red_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="XY_Green_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Green_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="XY_Blue_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="XY_Blue_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="center_line_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_line_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="right_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Interface2_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="right_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="center_line_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="12" slack="0"/>
<pin id="54" dir="0" index="1" bw="12" slack="0"/>
<pin id="55" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="center_line_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 StgValue_35/2 StgValue_47/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 StgValue_36/2 StgValue_48/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 StgValue_37/2 StgValue_49/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="not_right_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_right/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="storemerge7_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge7_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="storemerge6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge6/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="1"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_4_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="1"/>
<pin id="144" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="1"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="not_tmp_6_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_6/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="storemerge5_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge5_cast/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="storemerge_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="right_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="right_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="center_line_V_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="center_line_V_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="y_V_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="x_V_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_6_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="96"><net_src comp="58" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="64" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="119"><net_src comp="110" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="120"><net_src comp="110" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="125"><net_src comp="64" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="136"><net_src comp="127" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="175"><net_src comp="46" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="180"><net_src comp="52" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="185"><net_src comp="58" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="190"><net_src comp="64" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="195"><net_src comp="92" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="121" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="137" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="145" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: XY_Red_V | {1 2 3 }
	Port: XY_Green_V | {1 2 3 }
	Port: XY_Blue_V | {1 2 3 }
 - Input state : 
	Port: Interface2 : x_V | {1 }
	Port: Interface2 : y_V | {1 }
	Port: Interface2 : center_line_V | {1 }
	Port: Interface2 : right_r | {1 }
  - Chain level:
	State 1
		StgValue_23 : 1
		StgValue_25 : 1
		StgValue_28 : 1
		StgValue_29 : 1
		StgValue_30 : 1
		StgValue_33 : 1
	State 2
		StgValue_35 : 1
		StgValue_36 : 1
		StgValue_37 : 1
		StgValue_41 : 1
		tmp_6 : 1
	State 3
		StgValue_47 : 1
		StgValue_49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_92           |    0    |    13   |
|          |          tmp_1_fu_98          |    0    |    13   |
|   icmp   |          tmp_2_fu_121         |    0    |    13   |
|          |          tmp_3_fu_137         |    0    |    13   |
|          |          tmp_6_fu_145         |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |    storemerge7_cast_fu_110    |    0    |    8    |
|  select  |       storemerge6_fu_127      |    0    |    8    |
|          |    storemerge5_cast_fu_155    |    0    |    8    |
|          |       storemerge_fu_164       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    xor   |        not_right_fu_104       |    0    |    2    |
|          |        not_tmp_6_fu_150       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |     right_read_read_fu_46     |    0    |    0    |
|   read   | center_line_V_read_read_fu_52 |    0    |    0    |
|          |      y_V_read_read_fu_58      |    0    |    0    |
|          |      x_V_read_read_fu_64      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_70        |    0    |    0    |
|   write  |        grp_write_fu_77        |    0    |    0    |
|          |        grp_write_fu_84        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       tmp_4_cast_fu_142       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   101   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|center_line_V_read_reg_177|   12   |
|    right_read_reg_172    |    1   |
|       tmp_2_reg_199      |    1   |
|       tmp_3_reg_203      |    1   |
|       tmp_6_reg_207      |    1   |
|        tmp_reg_192       |    1   |
|     x_V_read_reg_187     |   10   |
|     y_V_read_reg_182     |   10   |
+--------------------------+--------+
|           Total          |   37   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_70 |  p2  |   3  |   8  |   24   ||    15   |
| grp_write_fu_77 |  p2  |   3  |   8  |   24   ||    15   |
| grp_write_fu_84 |  p2  |   3  |   8  |   24   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   72   || 5.44425 ||    45   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   45   |
|  Register |    -   |   37   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   37   |   146  |
+-----------+--------+--------+--------+
