Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /storage/projects/2020/fpga_adc/project_verilog/sdram.qsys --block-symbol-file --output-directory=/storage/projects/2020/fpga_adc/project_verilog/sdram --family="Cyclone 10 LP" --part=10CL006YU256C8G
Progress: Loading project_verilog/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /storage/projects/2020/fpga_adc/project_verilog/sdram.qsys --synthesis=VERILOG --output-directory=/storage/projects/2020/fpga_adc/project_verilog/sdram/synthesis --family="Cyclone 10 LP" --part=10CL006YU256C8G
Progress: Loading project_verilog/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: sdram: Starting RTL generation for module 'sdram_sdram'
Info: sdram:   Generation command is [exec /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/paintedman/Programs/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=/tmp/alt8303_6251558143337191926.dir/0003_sdram_gen/ --quartus_dir=/home/paintedman/Programs/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8303_6251558143337191926.dir/0003_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'sdram_sdram'
Info: sdram: "sdram" instantiated altera_avalon_new_sdram_controller "sdram"
Info: rst_controller: "sdram" instantiated altera_reset_controller "rst_controller"
Info: sdram: Done "sdram" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
