@inproceedings{DBLP:conf/isca/BuonadonnaC02,
  author    = {Philip Buonadonna and
               David E. Culler},
  title     = {Queue Pair {IP:} {A} Hybrid Architecture for System Area Networks},
  booktitle = {{ISCA}},
  pages     = {247--256},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/ChappellTPY02,
  author    = {Robert S. Chappell and
               Francis Tseng and
               Yale N. Patt and
               Adi Yoaz},
  title     = {Difficult-Path Branch Prediction Using Subordinate Microthreads},
  booktitle = {{ISCA}},
  pages     = {307--317},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/DhodapkarS02,
  author    = {Ashutosh S. Dhodapkar and
               James E. Smith},
  title     = {Managing Multi-Configuration Hardware via Dynamic Working Set Analysis},
  booktitle = {{ISCA}},
  pages     = {233},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/ErnstA02,
  author    = {Dan Ernst and
               Todd M. Austin},
  title     = {Efficient Dynamic Scheduling Through Tag Elimination},
  booktitle = {{ISCA}},
  pages     = {37--46},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/EspasaAGGHJEFLMS02,
  author    = {Roger Espasa and
               Federico Ardanaz and
               Julio Gago and
               Roger Gramunt and
               Isaac Hernandez and
               Toni Juan and
               Joel S. Emer and
               Stephen Felix and
               P. Geoffrey Lowney and
               Matthew Mattina and
               Andr{\'{e}} Seznec},
  title     = {Tarantula: {A} Vector Extension to the Alpha Architecture},
  booktitle = {{ISCA}},
  pages     = {281},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/FieldsBH02,
  author    = {Brian A. Fields and
               Rastislav Bod{\'{\i}}k and
               Mark D. Hill},
  title     = {Slack: Maximizing Performance Under Technological Constraints},
  booktitle = {{ISCA}},
  pages     = {47--58},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/FlautnerKMBM02,
  author    = {Kriszti{\'{a}}n Flautner and
               Nam Sung Kim and
               Steven M. Martin and
               David T. Blaauw and
               Trevor N. Mudge},
  title     = {Drowsy Caches: Simple Techniques for Reducing Leakage Power},
  booktitle = {{ISCA}},
  pages     = {148--157},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/HartsteinP02,
  author    = {Allan Hartstein and
               Thomas R. Puzak},
  title     = {The Optimum Pipeline Depth for a Microprocessor},
  booktitle = {{ISCA}},
  pages     = {7--13},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/HeoBHA02,
  author    = {Seongmoo Heo and
               Kenneth C. Barr and
               Mark Hampton and
               Krste Asanovic},
  title     = {Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines},
  booktitle = {{ISCA}},
  pages     = {137--147},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/HrishikeshBKSJF02,
  author    = {M. S. Hrishikesh and
               Doug Burger and
               Stephen W. Keckler and
               Premkishore Shivakumar and
               Norman P. Jouppi and
               Keith I. Farkas},
  title     = {The Optimal Logic Depth Per Pipeline Stage is 6 to 8 {FO4} Inverter
               Delays},
  booktitle = {{ISCA}},
  pages     = {14--24},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/HuMK02,
  author    = {Zhigang Hu and
               Margaret Martonosi and
               Stefanos Kaxiras},
  title     = {Timekeeping in the Memory System: Predicting and Optimizing Memory
               Behavior},
  booktitle = {{ISCA}},
  pages     = {209--220},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/IyerM02,
  author    = {Anoop Iyer and
               Diana Marculescu},
  title     = {Power and Performance Evaluation of Globally Asynchronous Locally
               Synchronous Processors},
  booktitle = {{ISCA}},
  pages     = {158},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/KandirajuS02,
  author    = {Gokul B. Kandiraju and
               Anand Sivasubramaniam},
  title     = {Going the Distance for {TLB} Prefetching: An Application-Driven Study},
  booktitle = {{ISCA}},
  pages     = {195},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/KimL02,
  author    = {Ilhyun Kim and
               Mikko H. Lipasti},
  title     = {Implementing Optimizations at Decode Time},
  booktitle = {{ISCA}},
  pages     = {221--232},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/KimS02,
  author    = {Ho{-}Seop Kim and
               James E. Smith},
  title     = {An Instruction Set and Microarchitecture for Instruction Level Distributed
               Processing},
  booktitle = {{ISCA}},
  pages     = {71},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/LebeckLRKP02,
  author    = {Alvin R. Lebeck and
               Tong Li and
               Eric Rotenberg and
               Jinson Koppanalil and
               Jaidev P. Patwardhan},
  title     = {A Large, Fast Instruction Window for Tolerating Cache Misses},
  booktitle = {{ISCA}},
  pages     = {59--70},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/LewisLB02,
  author    = {Jarrod A. Lewis and
               Mikko H. Lipasti and
               Bryan Black},
  title     = {Avoiding Initialization Misses to the Heap},
  booktitle = {{ISCA}},
  pages     = {183--194},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/MukherjeeKR02,
  author    = {Shubhendu S. Mukherjee and
               Michael Kontz and
               Steven K. Reinhardt},
  title     = {Detailed Design and Evaluation of Redundant Multithreading Alternatives},
  booktitle = {{ISCA}},
  pages     = {99--110},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/PajueloGV02,
  author    = {Alex Pajuelo and
               Antonio Gonz{\'{a}}lez and
               Mateo Valero},
  title     = {Speculative Dynamic Vectorization},
  booktitle = {{ISCA}},
  pages     = {271--280},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/PrvulovicTZ02,
  author    = {Milos Prvulovic and
               Josep Torrellas and
               Zheng Zhang},
  title     = {ReVive: Cost-Effective Architectural Support for Rollback Recovery
               in Shared-Memory Multiprocessors},
  booktitle = {{ISCA}},
  pages     = {111--122},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/RaaschBR02,
  author    = {Steven E. Raasch and
               Nathan L. Binkert and
               Steven K. Reinhardt},
  title     = {A Scalable Instruction Queue Design Using Dependence Chains},
  booktitle = {{ISCA}},
  pages     = {318},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/SeznecFKS02,
  author    = {Andr{\'{e}} Seznec and
               Stephen Felix and
               Venkata Krishnan and
               Yiannakis Sazeides},
  title     = {Design Tradeoffs for the Alpha {EV8} Conditional Branch Predictor},
  booktitle = {{ISCA}},
  pages     = {295--306},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/SolihinTL02,
  author    = {Yan Solihin and
               Josep Torrellas and
               Jaejin Lee},
  title     = {Using a User-Level Memory Thread for Correlation Prefetching},
  booktitle = {{ISCA}},
  pages     = {171--182},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/SorinMHW02,
  author    = {Daniel J. Sorin and
               Milo M. K. Martin and
               Mark D. Hill and
               David A. Wood},
  title     = {SafetyNet: Improving the Availability of Shared Memory Multiprocessors
               with Global Checkpoint/Recovery},
  booktitle = {{ISCA}},
  pages     = {123},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/SprangleC02,
  author    = {Eric Sprangle and
               Doug Carmean},
  title     = {Increasing Processor Performance by Implementing Deeper Pipelines},
  booktitle = {{ISCA}},
  pages     = {25},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/VijaykumarPC02,
  author    = {T. N. Vijaykumar and
               Irith Pomeranz and
               Karl Cheng},
  title     = {Transient-Fault Recovery Using Simultaneous Multithreading},
  booktitle = {{ISCA}},
  pages     = {87--98},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@inproceedings{DBLP:conf/isca/ZhouLBJDP02,
  author    = {Yuanyuan Zhou and
               Kai Li and
               Angelos Bilas and
               Suresh Jagannathan and
               Cezary Dubnicki and
               James Philbin},
  title     = {Experiences with {VI} Communication for Database Storage},
  booktitle = {{ISCA}},
  pages     = {257},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

@proceedings{DBLP:conf/isca/2002,
  editor    = {Yale N. Patt and
               Dirk Grunwald and
               Kevin Skadron},
  title     = {29th International Symposium on Computer Architecture {(ISCA} 2002),
               25-29 May 2002, Anchorage, AK, {USA}},
  publisher = {{IEEE} Computer Society},
  year      = {2002}
}

