Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 10 12:19:26 2020
| Host         : puja-MS-7B48 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu21drffvd1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 77705 |     0 |    425280 | 18.27 |
|   LUT as Logic             | 64466 |     0 |    425280 | 15.16 |
|   LUT as Memory            | 13239 |     0 |    213600 |  6.20 |
|     LUT as Distributed RAM | 10314 |     0 |           |       |
|     LUT as Shift Register  |  2925 |     0 |           |       |
| CLB Registers              | 62540 |     0 |    850560 |  7.35 |
|   Register as Flip Flop    | 62540 |     0 |    850560 |  7.35 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   877 |     0 |     53160 |  1.65 |
| F7 Muxes                   |  4214 |     0 |    212640 |  1.98 |
| F8 Muxes                   |   446 |     0 |    106320 |  0.42 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 143   |          Yes |           - |          Set |
| 384   |          Yes |           - |        Reset |
| 2507  |          Yes |         Set |            - |
| 59506 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 14318 |     0 |     53160 | 26.93 |
|   CLBL                                     |  7257 |     0 |           |       |
|   CLBM                                     |  7061 |     0 |           |       |
| LUT as Logic                               | 64466 |     0 |    425280 | 15.16 |
|   using O5 output only                     |   522 |       |           |       |
|   using O6 output only                     | 52354 |       |           |       |
|   using O5 and O6                          | 11590 |       |           |       |
| LUT as Memory                              | 13239 |     0 |    213600 |  6.20 |
|   LUT as Distributed RAM                   | 10314 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  7810 |       |           |       |
|     using O5 and O6                        |  2504 |       |           |       |
|   LUT as Shift Register                    |  2925 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   554 |       |           |       |
|     using O5 and O6                        |  2371 |       |           |       |
| CLB Registers                              | 62540 |     0 |    850560 |  7.35 |
|   Register driven from within the CLB      | 37363 |       |           |       |
|   Register driven from outside the CLB     | 25177 |       |           |       |
|     LUT in front of the register is unused | 14876 |       |           |       |
|     LUT in front of the register is used   | 10301 |       |           |       |
| Unique Control Sets                        |  2074 |       |    106320 |  1.95 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 590.5 |     0 |      1080 | 54.68 |
|   RAMB36/FIFO*    |   575 |     0 |      1080 | 53.24 |
|     RAMB36E2 only |   575 |       |           |       |
|   RAMB18          |    31 |     0 |      2160 |  1.44 |
|     RAMB18E2 only |    31 |       |           |       |
| URAM              |     0 |     0 |        80 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       280 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        36 |  0.00 |
| HDIOB_S          |    0 |     0 |        36 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   11 |     0 |       696 |  1.58 |
|   BUFGCE             |   10 |     0 |       216 |  4.63 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 59506 |            Register |
| LUT6     | 40079 |                 CLB |
| LUT3     | 12263 |                 CLB |
| LUT5     | 10851 |                 CLB |
| LUT4     |  8222 |                 CLB |
| RAMD64E  |  7664 |                 CLB |
| RAMD32   |  4796 |                 CLB |
| MUXF7    |  4214 |                 CLB |
| SRL16E   |  4139 |                 CLB |
| LUT2     |  4006 |                 CLB |
| FDSE     |  2507 |            Register |
| SRLC32E  |  1155 |                 CLB |
| CARRY8   |   877 |                 CLB |
| LUT1     |   635 |                 CLB |
| RAMB36E2 |   575 |           Block Ram |
| MUXF8    |   446 |                 CLB |
| FDCE     |   384 |            Register |
| RAMS32   |   356 |                 CLB |
| FDPE     |   143 |            Register |
| RAMB18E2 |    31 |           Block Ram |
| BUFGCE   |    10 |               Clock |
| SRLC16E  |     2 |                 CLB |
| RAMS64E  |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_1 |    1 |
| design_1_xbar_0              |    1 |
| design_1_vio_0_0             |    1 |
| design_1_system_ila_0_0      |    1 |
| design_1_subblockint_0_0     |    1 |
| design_1_subblockdeint_0_0   |    1 |
| design_1_rst_ps8_0_99M_0     |    1 |
| design_1_rate_recovery_0_0   |    1 |
| design_1_rate_match_0_0      |    1 |
| design_1_modulation_0_0      |    1 |
| design_1_enc_0               |    1 |
| design_1_demodulation_0_0    |    1 |
| design_1_dec_0               |    1 |
| design_1_config_encoder_0_0  |    1 |
| design_1_config_decoder_0_0  |    1 |
| design_1_axi_traffic_gen_0_0 |    1 |
| design_1_auto_pc_1           |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_2           |    1 |
| design_1_auto_ds_1           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


