{
	"author": [
		"Anuja Sehgal",
		"Fang Liu",
		"Sule Ozev",
		"Krishnendu Chakrabarty"
	],
	"booktitle": "Proceedings of the Ninth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/SehgalLOC05",
	"doi": "10.1109/DATE.2005.303",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.303",
	"pages": "50-55",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"test",
		"plan",
		"for",
		"mix",
		"signal",
		"soc",
		"with",
		"wrap",
		"analog",
		"core"
	],
	"tag": [
		"testing"
	],
	"title": "Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}