{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13215, "design__instance__area": 140406, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 9, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4, "power__internal__total": 0.015038533136248589, "power__switching__total": 0.006404004525393248, "power__leakage__total": 1.606473887250104e-07, "power__total": 0.021442698314785957, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3175869379592923, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.30781364439710945, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33733339298931886, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.7732642522941926, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 194, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 164, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3546918137369897, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.33709855305739334, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.5420644087024168, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.2416212853740656, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.6309420942070891, "timing__setup__tns__corner:nom_ss_100C_1v60": -78.46905924916281, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.5420644087024168, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.2416212853740656, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 4, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 164, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2978060937701055, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.29202371902741353, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11994860999518274, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8033692827259618, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 255, "design__max_fanout_violation__count": 164, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": -0.2925464675533426, "clock__skew__worst_setup": 0.2871024332869741, "timing__hold__ws": -0.6410432366377161, "timing__setup__ws": -3.762619655677642, "timing__hold__tns": -2.378144193328026, "timing__setup__tns": -94.69467256135897, "timing__hold__wns": -0.6410432366377161, "timing__setup__wns": -3.762619655677642, "timing__hold_vio__count": 20, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 136, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.395 457.115", "design__core__bbox": "5.52 10.88 440.68 446.08", "design__io": 78, "design__die__area": 204054, "design__core__area": 189382, "design__instance__count__stdcell": 13215, "design__instance__area__stdcell": 140406, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.741391, "design__instance__utilization__stdcell": 0.741391, "design__instance__count__class:inverter": 19, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4170, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7502, "design__instance__count__class:tap_cell": 2673, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9341041, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 367512, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3366, "design__instance__count__class:clock_buffer": 189, "design__instance__count__class:clock_inverter": 130, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2376, "antenna__violating__nets": 35, "antenna__violating__pins": 40, "route__antenna_violation__count": 35, "antenna_diodes_count": 158, "design__instance__count__class:antenna_cell": 158, "route__net": 10276, "route__net__special": 2, "route__drc_errors__iter:1": 8291, "route__wirelength__iter:1": 451702, "route__drc_errors__iter:2": 3390, "route__wirelength__iter:2": 447591, "route__drc_errors__iter:3": 3273, "route__wirelength__iter:3": 446884, "route__drc_errors__iter:4": 352, "route__wirelength__iter:4": 446201, "route__drc_errors__iter:5": 58, "route__wirelength__iter:5": 446138, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 446086, "route__drc_errors": 0, "route__wirelength": 446086, "route__vias": 83593, "route__vias__singlecut": 83593, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1162.95, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.31025635716497435, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3003179734343607, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33225190206189514, "timing__setup__ws__corner:min_tt_025C_1v80": 2.0940059168227547, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 138, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 164, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3430486825038505, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3267366192309063, "timing__hold__ws__corner:min_ss_100C_1v60": -0.4583507036982307, "timing__setup__ws__corner:min_ss_100C_1v60": -2.6600065125684464, "timing__hold__tns__corner:min_ss_100C_1v60": -1.3749226590863597, "timing__setup__tns__corner:min_ss_100C_1v60": -61.40935400672284, "timing__hold__wns__corner:min_ss_100C_1v60": -0.4583507036982307, "timing__setup__wns__corner:min_ss_100C_1v60": -2.6600065125684464, "timing__hold_vio__count__corner:min_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 164, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2925464675533426, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2871024332869741, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11653411898637968, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.0135846893135145, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 12, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 8, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3248259253514883, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3178472852659301, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3424096658683793, "timing__setup__ws__corner:max_tt_025C_1v80": 1.4823369618013325, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 255, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 164, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.36563728080172314, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.35147172278529654, "timing__hold__ws__corner:max_ss_100C_1v60": -0.6410432366377161, "timing__setup__ws__corner:max_ss_100C_1v60": -3.762619655677642, "timing__hold__tns__corner:max_ss_100C_1v60": -2.378144193328026, "timing__setup__tns__corner:max_ss_100C_1v60": -94.69467256135897, "timing__hold__wns__corner:max_ss_100C_1v60": -0.6410432366377161, "timing__setup__wns__corner:max_ss_100C_1v60": -3.762619655677642, "timing__hold_vio__count__corner:max_ss_100C_1v60": 13, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 164, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 8, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3033259562712004, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3002936595494337, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12373380448239236, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.610303713729429, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 160, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79897, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00102908, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00104351, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000248256, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00104351, "design_powergrid__voltage__worst": 0.00104351, "design_powergrid__voltage__worst__net:VPWR": 1.79897, "design_powergrid__drop__worst": 0.00104351, "design_powergrid__drop__worst__net:VPWR": 0.00102908, "design_powergrid__voltage__worst__net:VGND": 0.00104351, "design_powergrid__drop__worst__net:VGND": 0.00104351, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000251, "ir__drop__worst": 0.00103, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}