ARM GAS  /tmp/cco3oK7h.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_ll_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  20              		.align	1
  21              		.global	FMC_NORSRAM_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	FMC_NORSRAM_Init:
  27              	.LVL0:
  28              	.LFB329:
  29              		.file 1 "Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c"
   1:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @file    stm32g4xx_ll_fmc.c
   4:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
   7:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
  13:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ******************************************************************************
  14:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @attention
  15:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * Copyright (c) 2019 STMicroelectronics.
  17:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * All rights reserved.
  18:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
  19:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * in the root directory of this software component.
  21:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
  23:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ******************************************************************************
  24:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   @verbatim
  25:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
  26:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  27:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
  28:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  29:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
ARM GAS  /tmp/cco3oK7h.s 			page 2


  30:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****      (+) The NAND memory controller
  31:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  32:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  33:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        memories. Its main purposes are:
  34:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  35:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  36:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  37:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  38:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  39:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        only one access at a time to an external device.
  40:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  41:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  42:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  43:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  44:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  45:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  46:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  47:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                 data
  48:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  49:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  50:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  51:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   @endverbatim
  52:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ******************************************************************************
  53:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
  54:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  55:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  56:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #include "stm32g4xx_hal.h"
  57:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  58:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @addtogroup STM32G4xx_HAL_Driver
  59:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
  60:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_SRAM_MODULE_ENABLED) || defined(HAL_NAND_MODULE_
  62:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  63:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  64:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief FMC driver modules
  65:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
  66:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  68:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  69:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  70:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  71:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  72:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
  73:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
  74:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  75:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  76:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  77:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #if defined(FMC_BANK1)
  78:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* --- BCR Register ---*/
  79:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* BCR register clear mask */
  80:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  81:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* --- BTR Register ---*/
  82:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* BTR register clear mask */
  83:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\
  84:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\
  85:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\
  86:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_BTRx_ACCMOD | FMC_BTRx_DATAHLD))
ARM GAS  /tmp/cco3oK7h.s 			page 3


  87:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  88:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* --- BWTR Register ---*/
  89:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* BWTR register clear mask */
  90:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
  91:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\
  92:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_BWTRx_ACCMOD | FMC_BWTRx_DATAHLD))
  93:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #endif /* FMC_BANK1 */
  94:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #if defined(FMC_BANK3)
  95:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
  96:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* --- PCR Register ---*/
  97:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* PCR register clear mask */
  98:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
  99:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_PCR_PTYP    | FMC_PCR_PWID   | \
 100:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \
 101:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_PCR_TAR     | FMC_PCR_ECCPS))
 102:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* --- PMEM Register ---*/
 103:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* PMEM register clear mask */
 104:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\
 105:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))
 106:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 107:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* --- PATT Register ---*/
 108:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* PATT register clear mask */
 109:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\
 110:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))
 111:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 112:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #endif /* FMC_BANK3 */
 113:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 114:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 115:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @}
 116:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 117:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 118:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 119:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
 120:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 121:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 122:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 123:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 124:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 125:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 126:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 127:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #if defined(FMC_BANK1)
 128:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 129:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 130:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
 131:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
 132:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   @verbatim
 133:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 134:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 135:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 136:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 137:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..]
 138:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 139:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     to run the NORSRAM external devices.
 140:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 141:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 142:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 143:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
ARM GAS  /tmp/cco3oK7h.s 			page 4


 144:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 145:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 146:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 147:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 148:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 149:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @endverbatim
 150:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 151:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 152:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 153:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 154:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 155:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
 156:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   @verbatim
 157:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 158:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 159:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 160:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..]
 161:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     This section provides functions allowing to:
 162:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 163:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 164:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 165:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 166:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @endverbatim
 167:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 168:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 169:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 170:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 171:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 172:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 173:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 174:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 175:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 176:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 177:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
 178:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                     FMC_NORSRAM_InitTypeDef *Init)
 179:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
  30              		.loc 1 179 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 179 1 is_stmt 0 view .LVU1
  36 0000 30B4     		push	{r4, r5}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 5, -4
 180:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   uint32_t flashaccess;
  41              		.loc 1 180 3 is_stmt 1 view .LVU2
 181:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   uint32_t btcr_reg;
  42              		.loc 1 181 3 view .LVU3
 182:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   uint32_t mask;
  43              		.loc 1 182 3 view .LVU4
 183:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 184:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 185:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  44              		.loc 1 185 3 view .LVU5
ARM GAS  /tmp/cco3oK7h.s 			page 5


 186:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  45              		.loc 1 186 3 view .LVU6
 187:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  46              		.loc 1 187 3 view .LVU7
 188:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  47              		.loc 1 188 3 view .LVU8
 189:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  48              		.loc 1 189 3 view .LVU9
 190:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  49              		.loc 1 190 3 view .LVU10
 191:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  50              		.loc 1 191 3 view .LVU11
 192:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  51              		.loc 1 192 3 view .LVU12
 193:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  52              		.loc 1 193 3 view .LVU13
 194:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  53              		.loc 1 194 3 view .LVU14
 195:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  54              		.loc 1 195 3 view .LVU15
 196:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  55              		.loc 1 196 3 view .LVU16
 197:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  56              		.loc 1 197 3 view .LVU17
 198:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  57              		.loc 1 198 3 view .LVU18
 199:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  58              		.loc 1 199 3 view .LVU19
 200:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  59              		.loc 1 200 3 view .LVU20
 201:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  60              		.loc 1 201 3 view .LVU21
 202:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
  61              		.loc 1 202 3 view .LVU22
 203:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 204:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 205:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  62              		.loc 1 205 3 view .LVU23
  63 0002 0A68     		ldr	r2, [r1]
  64 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  65 0008 23F00103 		bic	r3, r3, #1
  66 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 206:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 207:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 208:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  67              		.loc 1 208 3 view .LVU24
  68              		.loc 1 208 11 is_stmt 0 view .LVU25
  69 0010 8B68     		ldr	r3, [r1, #8]
  70              		.loc 1 208 6 view .LVU26
  71 0012 082B     		cmp	r3, #8
  72 0014 36D0     		beq	.L11
 209:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 210:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 211:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 212:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   else
 213:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 214:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
ARM GAS  /tmp/cco3oK7h.s 			page 6


  73              		.loc 1 214 17 view .LVU27
  74 0016 0024     		movs	r4, #0
  75              	.L2:
  76              	.LVL1:
 215:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 216:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   btcr_reg = (flashaccess                   | \
  77              		.loc 1 217 3 is_stmt 1 view .LVU28
 218:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->DataAddressMux          | \
  78              		.loc 1 218 19 is_stmt 0 view .LVU29
  79 0018 4A68     		ldr	r2, [r1, #4]
 217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->DataAddressMux          | \
  80              		.loc 1 217 45 view .LVU30
  81 001a 2243     		orrs	r2, r2, r4
  82              		.loc 1 218 45 view .LVU31
  83 001c 1343     		orrs	r3, r3, r2
 219:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->MemoryType              | \
 220:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  84              		.loc 1 220 19 view .LVU32
  85 001e CA68     		ldr	r2, [r1, #12]
 219:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->MemoryType              | \
  86              		.loc 1 219 45 view .LVU33
  87 0020 1343     		orrs	r3, r3, r2
 221:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  88              		.loc 1 221 19 view .LVU34
  89 0022 0A69     		ldr	r2, [r1, #16]
 220:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  90              		.loc 1 220 45 view .LVU35
  91 0024 1343     		orrs	r3, r3, r2
 222:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  92              		.loc 1 222 19 view .LVU36
  93 0026 4A69     		ldr	r2, [r1, #20]
 221:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  94              		.loc 1 221 45 view .LVU37
  95 0028 1343     		orrs	r3, r3, r2
 223:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  96              		.loc 1 223 19 view .LVU38
  97 002a 8A69     		ldr	r2, [r1, #24]
 222:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  98              		.loc 1 222 45 view .LVU39
  99 002c 1343     		orrs	r3, r3, r2
 224:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WriteOperation          | \
 100              		.loc 1 224 19 view .LVU40
 101 002e CA69     		ldr	r2, [r1, #28]
 223:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WaitSignalActive        | \
 102              		.loc 1 223 45 view .LVU41
 103 0030 1343     		orrs	r3, r3, r2
 225:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WaitSignal              | \
 104              		.loc 1 225 19 view .LVU42
 105 0032 0A6A     		ldr	r2, [r1, #32]
 224:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WriteOperation          | \
 106              		.loc 1 224 45 view .LVU43
 107 0034 1343     		orrs	r3, r3, r2
 226:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->ExtendedMode            | \
 108              		.loc 1 226 19 view .LVU44
 109 0036 4A6A     		ldr	r2, [r1, #36]
 225:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WaitSignal              | \
ARM GAS  /tmp/cco3oK7h.s 			page 7


 110              		.loc 1 225 45 view .LVU45
 111 0038 1343     		orrs	r3, r3, r2
 227:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->AsynchronousWait        | \
 112              		.loc 1 227 19 view .LVU46
 113 003a 8A6A     		ldr	r2, [r1, #40]
 226:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->ExtendedMode            | \
 114              		.loc 1 226 45 view .LVU47
 115 003c 1343     		orrs	r3, r3, r2
 228:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->WriteBurst);
 116              		.loc 1 228 19 view .LVU48
 117 003e CA6A     		ldr	r2, [r1, #44]
 217:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               Init->DataAddressMux          | \
 118              		.loc 1 217 12 view .LVU49
 119 0040 1343     		orrs	r3, r3, r2
 120              	.LVL2:
 229:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 230:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   btcr_reg |= Init->ContinuousClock;
 121              		.loc 1 230 3 is_stmt 1 view .LVU50
 122              		.loc 1 230 19 is_stmt 0 view .LVU51
 123 0042 0A6B     		ldr	r2, [r1, #48]
 124              		.loc 1 230 12 view .LVU52
 125 0044 1343     		orrs	r3, r3, r2
 126              	.LVL3:
 231:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   btcr_reg |= Init->WriteFifo;
 127              		.loc 1 231 3 is_stmt 1 view .LVU53
 128              		.loc 1 231 19 is_stmt 0 view .LVU54
 129 0046 4A6B     		ldr	r2, [r1, #52]
 130              		.loc 1 231 12 view .LVU55
 131 0048 1A43     		orrs	r2, r2, r3
 132              	.LVL4:
 232:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   btcr_reg |= Init->NBLSetupTime;
 133              		.loc 1 232 3 is_stmt 1 view .LVU56
 134              		.loc 1 232 19 is_stmt 0 view .LVU57
 135 004a CB6B     		ldr	r3, [r1, #60]
 136              		.loc 1 232 12 view .LVU58
 137 004c 1A43     		orrs	r2, r2, r3
 138              	.LVL5:
 233:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   btcr_reg |= Init->PageSize;
 139              		.loc 1 233 3 is_stmt 1 view .LVU59
 140              		.loc 1 233 19 is_stmt 0 view .LVU60
 141 004e 8B6B     		ldr	r3, [r1, #56]
 142              		.loc 1 233 12 view .LVU61
 143 0050 1A43     		orrs	r2, r2, r3
 144              	.LVL6:
 234:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 235:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   mask = (FMC_BCRx_MBKEN                |
 145              		.loc 1 235 3 is_stmt 1 view .LVU62
 236:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_MUXEN                |
 237:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_MTYP                 |
 238:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_MWID                 |
 239:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_FACCEN               |
 240:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_BURSTEN              |
 241:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_WAITPOL              |
 242:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_WAITCFG              |
 243:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_WREN                 |
 244:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_WAITEN               |
 245:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_EXTMOD               |
ARM GAS  /tmp/cco3oK7h.s 			page 8


 246:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_ASYNCWAIT            |
 247:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****           FMC_BCRx_CBURSTRW);
 248:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 249:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   mask |= FMC_BCR1_CCLKEN;
 146              		.loc 1 249 3 view .LVU63
 250:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   mask |= FMC_BCR1_WFDIS;
 147              		.loc 1 250 3 view .LVU64
 251:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   mask |= FMC_BCRx_NBLSET;
 148              		.loc 1 251 3 view .LVU65
 252:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   mask |= FMC_BCRx_CPSIZE;
 149              		.loc 1 252 3 view .LVU66
 253:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 254:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 150              		.loc 1 254 3 view .LVU67
 151 0052 0C68     		ldr	r4, [r1]
 152              	.LVL7:
 153              		.loc 1 254 3 is_stmt 0 view .LVU68
 154 0054 50F82450 		ldr	r5, [r0, r4, lsl #2]
 155 0058 204B     		ldr	r3, .L15
 156 005a 2B40     		ands	r3, r3, r5
 157 005c 1343     		orrs	r3, r3, r2
 158 005e 40F82430 		str	r3, [r0, r4, lsl #2]
 255:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 256:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
 159              		.loc 1 257 3 is_stmt 1 view .LVU69
 160              		.loc 1 257 12 is_stmt 0 view .LVU70
 161 0062 0B6B     		ldr	r3, [r1, #48]
 162              		.loc 1 257 6 view .LVU71
 163 0064 B3F5801F 		cmp	r3, #1048576
 164 0068 0ED0     		beq	.L12
 165              	.LVL8:
 166              	.L3:
 258:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 259:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 260:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 261:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 262:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
 167              		.loc 1 262 3 is_stmt 1 view .LVU72
 168              		.loc 1 262 11 is_stmt 0 view .LVU73
 169 006a 0B68     		ldr	r3, [r1]
 170              		.loc 1 262 6 view .LVU74
 171 006c 1BB1     		cbz	r3, .L4
 263:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 264:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 265:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 172              		.loc 1 265 5 is_stmt 1 view .LVU75
 173 006e 0368     		ldr	r3, [r0]
 174 0070 4A6B     		ldr	r2, [r1, #52]
 175 0072 1343     		orrs	r3, r3, r2
 176 0074 0360     		str	r3, [r0]
 177              	.L4:
 266:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 267:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 268:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check PSRAM chip select counter state */
 269:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if (Init->MaxChipSelectPulse == ENABLE)
 178              		.loc 1 269 3 view .LVU76
ARM GAS  /tmp/cco3oK7h.s 			page 9


 179              		.loc 1 269 11 is_stmt 0 view .LVU77
 180 0076 91F84030 		ldrb	r3, [r1, #64]	@ zero_extendqisi2
 181              		.loc 1 269 6 view .LVU78
 182 007a 012B     		cmp	r3, #1
 183 007c 0DD0     		beq	.L13
 184              	.L5:
 270:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 271:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Check the parameters */
 272:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));
 273:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 274:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Configure PSRAM chip select counter value */
 275:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 276:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 277:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Enable PSRAM chip select counter for the bank */
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     switch (Init->NSBank)
 279:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     {
 280:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK1 :
 281:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 282:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 283:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 284:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK2 :
 285:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 286:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 287:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 288:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK3 :
 289:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 291:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 292:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       default :
 293:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 294:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 295:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     }
 296:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 297:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 298:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 185              		.loc 1 298 3 is_stmt 1 view .LVU79
 299:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 186              		.loc 1 299 1 is_stmt 0 view .LVU80
 187 007e 0020     		movs	r0, #0
 188              	.LVL9:
 189              		.loc 1 299 1 view .LVU81
 190 0080 30BC     		pop	{r4, r5}
 191              	.LCFI1:
 192              		.cfi_remember_state
 193              		.cfi_restore 5
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196 0082 7047     		bx	lr
 197              	.LVL10:
 198              	.L11:
 199              	.LCFI2:
 200              		.cfi_restore_state
 210:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 201              		.loc 1 210 17 view .LVU82
 202 0084 4024     		movs	r4, #64
 203 0086 C7E7     		b	.L2
 204              	.LVL11:
ARM GAS  /tmp/cco3oK7h.s 			page 10


 205              	.L12:
 257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 206              		.loc 1 257 74 discriminator 1 view .LVU83
 207 0088 0A68     		ldr	r2, [r1]
 208              	.LVL12:
 257:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 209              		.loc 1 257 66 discriminator 1 view .LVU84
 210 008a 002A     		cmp	r2, #0
 211 008c EDD0     		beq	.L3
 259:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 212              		.loc 1 259 5 is_stmt 1 view .LVU85
 213 008e 0268     		ldr	r2, [r0]
 214 0090 22F48012 		bic	r2, r2, #1048576
 215 0094 1343     		orrs	r3, r3, r2
 216 0096 0360     		str	r3, [r0]
 217 0098 E7E7     		b	.L3
 218              	.L13:
 272:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 219              		.loc 1 272 5 view .LVU86
 275:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 220              		.loc 1 275 5 view .LVU87
 221 009a 036A     		ldr	r3, [r0, #32]
 222 009c 1B0C     		lsrs	r3, r3, #16
 223 009e 1B04     		lsls	r3, r3, #16
 224 00a0 4A6C     		ldr	r2, [r1, #68]
 225 00a2 1343     		orrs	r3, r3, r2
 226 00a4 0362     		str	r3, [r0, #32]
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     {
 227              		.loc 1 278 5 view .LVU88
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     {
 228              		.loc 1 278 17 is_stmt 0 view .LVU89
 229 00a6 0B68     		ldr	r3, [r1]
 278:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     {
 230              		.loc 1 278 5 view .LVU90
 231 00a8 022B     		cmp	r3, #2
 232 00aa 0CD0     		beq	.L6
 233 00ac 042B     		cmp	r3, #4
 234 00ae 0FD0     		beq	.L7
 235 00b0 23B1     		cbz	r3, .L14
 293:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 236              		.loc 1 293 9 is_stmt 1 view .LVU91
 237 00b2 036A     		ldr	r3, [r0, #32]
 238 00b4 43F40023 		orr	r3, r3, #524288
 239 00b8 0362     		str	r3, [r0, #32]
 294:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     }
 240              		.loc 1 294 9 view .LVU92
 241 00ba E0E7     		b	.L5
 242              	.L14:
 281:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 243              		.loc 1 281 9 view .LVU93
 244 00bc 036A     		ldr	r3, [r0, #32]
 245 00be 43F48033 		orr	r3, r3, #65536
 246 00c2 0362     		str	r3, [r0, #32]
 282:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 247              		.loc 1 282 9 view .LVU94
 248 00c4 DBE7     		b	.L5
 249              	.L6:
ARM GAS  /tmp/cco3oK7h.s 			page 11


 285:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 250              		.loc 1 285 9 view .LVU95
 251 00c6 036A     		ldr	r3, [r0, #32]
 252 00c8 43F40033 		orr	r3, r3, #131072
 253 00cc 0362     		str	r3, [r0, #32]
 286:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 254              		.loc 1 286 9 view .LVU96
 255 00ce D6E7     		b	.L5
 256              	.L7:
 289:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         break;
 257              		.loc 1 289 9 view .LVU97
 258 00d0 036A     		ldr	r3, [r0, #32]
 259 00d2 43F48023 		orr	r3, r3, #262144
 260 00d6 0362     		str	r3, [r0, #32]
 290:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 261              		.loc 1 290 9 view .LVU98
 262 00d8 D1E7     		b	.L5
 263              	.L16:
 264 00da 00BF     		.align	2
 265              	.L15:
 266 00dc 800400FF 		.word	-16776064
 267              		.cfi_endproc
 268              	.LFE329:
 270              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 271              		.align	1
 272              		.global	FMC_NORSRAM_DeInit
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	FMC_NORSRAM_DeInit:
 278              	.LVL13:
 279              	.LFB330:
 300:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 301:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 302:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 303:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 304:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 305:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 306:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 307:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 308:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
 309:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                      FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
 310:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 280              		.loc 1 310 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285              		.loc 1 310 1 is_stmt 0 view .LVU100
 286 0000 10B4     		push	{r4}
 287              	.LCFI3:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 4, -4
 311:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 312:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 290              		.loc 1 312 3 is_stmt 1 view .LVU101
 313:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
ARM GAS  /tmp/cco3oK7h.s 			page 12


 291              		.loc 1 313 3 view .LVU102
 314:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 292              		.loc 1 314 3 view .LVU103
 315:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 316:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 317:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 293              		.loc 1 317 3 view .LVU104
 294 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 295 0006 23F00103 		bic	r3, r3, #1
 296 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 318:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 319:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 320:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 321:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 297              		.loc 1 321 3 view .LVU105
 298              		.loc 1 321 6 is_stmt 0 view .LVU106
 299 000e A2B9     		cbnz	r2, .L18
 322:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 323:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 300              		.loc 1 323 5 is_stmt 1 view .LVU107
 301              		.loc 1 323 24 is_stmt 0 view .LVU108
 302 0010 43F2DB03 		movw	r3, #12507
 303 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 304              	.L19:
 324:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 325:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 326:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   else
 327:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 329:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 330:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 331:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 305              		.loc 1 331 3 is_stmt 1 view .LVU109
 306              		.loc 1 331 21 is_stmt 0 view .LVU110
 307 0018 531C     		adds	r3, r2, #1
 308              		.loc 1 331 27 view .LVU111
 309 001a 6FF07044 		mvn	r4, #-268435456
 310 001e 40F82340 		str	r4, [r0, r3, lsl #2]
 332:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 311              		.loc 1 332 3 is_stmt 1 view .LVU112
 312              		.loc 1 332 26 is_stmt 0 view .LVU113
 313 0022 41F82240 		str	r4, [r1, r2, lsl #2]
 333:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 334:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* De-initialize PSRAM chip select counter */
 335:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   switch (Bank)
 314              		.loc 1 335 3 is_stmt 1 view .LVU114
 315 0026 022A     		cmp	r2, #2
 316 0028 14D0     		beq	.L20
 317 002a 042A     		cmp	r2, #4
 318 002c 17D0     		beq	.L21
 319 002e 4AB1     		cbz	r2, .L25
 336:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 337:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     case FMC_NORSRAM_BANK1 :
 338:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 339:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 340:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 341:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     case FMC_NORSRAM_BANK2 :
ARM GAS  /tmp/cco3oK7h.s 			page 13


 342:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 343:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 344:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 345:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     case FMC_NORSRAM_BANK3 :
 346:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 347:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 348:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 349:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     default :
 350:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 320              		.loc 1 350 7 view .LVU115
 321 0030 036A     		ldr	r3, [r0, #32]
 322 0032 23F40023 		bic	r3, r3, #524288
 323 0036 0362     		str	r3, [r0, #32]
 351:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 324              		.loc 1 351 7 view .LVU116
 325 0038 08E0     		b	.L23
 326              	.L18:
 328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 327              		.loc 1 328 5 view .LVU117
 328:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 328              		.loc 1 328 24 is_stmt 0 view .LVU118
 329 003a 43F2D203 		movw	r3, #12498
 330 003e 40F82230 		str	r3, [r0, r2, lsl #2]
 331 0042 E9E7     		b	.L19
 332              	.L25:
 338:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 333              		.loc 1 338 7 is_stmt 1 view .LVU119
 334 0044 036A     		ldr	r3, [r0, #32]
 335 0046 23F48033 		bic	r3, r3, #65536
 336 004a 0362     		str	r3, [r0, #32]
 339:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 337              		.loc 1 339 7 view .LVU120
 338              	.L23:
 352:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 353:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 354:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 339              		.loc 1 354 3 view .LVU121
 355:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 340              		.loc 1 355 1 is_stmt 0 view .LVU122
 341 004c 0020     		movs	r0, #0
 342              	.LVL14:
 343              		.loc 1 355 1 view .LVU123
 344 004e 5DF8044B 		ldr	r4, [sp], #4
 345              	.LCFI4:
 346              		.cfi_remember_state
 347              		.cfi_restore 4
 348              		.cfi_def_cfa_offset 0
 349 0052 7047     		bx	lr
 350              	.LVL15:
 351              	.L20:
 352              	.LCFI5:
 353              		.cfi_restore_state
 342:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 354              		.loc 1 342 7 is_stmt 1 view .LVU124
 355 0054 036A     		ldr	r3, [r0, #32]
 356 0056 23F40033 		bic	r3, r3, #131072
 357 005a 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/cco3oK7h.s 			page 14


 343:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 358              		.loc 1 343 7 view .LVU125
 359 005c F6E7     		b	.L23
 360              	.L21:
 346:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       break;
 361              		.loc 1 346 7 view .LVU126
 362 005e 036A     		ldr	r3, [r0, #32]
 363 0060 23F48023 		bic	r3, r3, #262144
 364 0064 0362     		str	r3, [r0, #32]
 347:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 365              		.loc 1 347 7 view .LVU127
 366 0066 F1E7     		b	.L23
 367              		.cfi_endproc
 368              	.LFE330:
 370              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 371              		.align	1
 372              		.global	FMC_NORSRAM_Timing_Init
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	FMC_NORSRAM_Timing_Init:
 378              	.LVL16:
 379              	.LFB331:
 356:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 357:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 359:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 360:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 361:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 362:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 363:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 364:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 365:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
 366:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                           FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
 367:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 380              		.loc 1 367 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 385              		.loc 1 367 1 is_stmt 0 view .LVU129
 386 0000 10B4     		push	{r4}
 387              	.LCFI6:
 388              		.cfi_def_cfa_offset 4
 389              		.cfi_offset 4, -4
 368:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   uint32_t tmpr;
 390              		.loc 1 368 3 is_stmt 1 view .LVU130
 369:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 370:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 371:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 391              		.loc 1 371 3 view .LVU131
 372:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 392              		.loc 1 372 3 view .LVU132
 373:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 393              		.loc 1 373 3 view .LVU133
 374:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_DATAHOLD_DURATION(Timing->DataHoldTime));
 394              		.loc 1 374 3 view .LVU134
ARM GAS  /tmp/cco3oK7h.s 			page 15


 375:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 395              		.loc 1 375 3 view .LVU135
 376:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 396              		.loc 1 376 3 view .LVU136
 377:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 397              		.loc 1 377 3 view .LVU137
 378:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 398              		.loc 1 378 3 view .LVU138
 379:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 399              		.loc 1 379 3 view .LVU139
 380:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 400              		.loc 1 380 3 view .LVU140
 381:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 382:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 383:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                    
 401              		.loc 1 383 3 view .LVU141
 402 0002 0132     		adds	r2, r2, #1
 403              	.LVL17:
 404              		.loc 1 383 3 is_stmt 0 view .LVU142
 405 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
 406 0008 0B68     		ldr	r3, [r1]
 407 000a 4C68     		ldr	r4, [r1, #4]
 408 000c 43EA0413 		orr	r3, r3, r4, lsl #4
 409 0010 8C68     		ldr	r4, [r1, #8]
 410 0012 43EA0423 		orr	r3, r3, r4, lsl #8
 411 0016 CC68     		ldr	r4, [r1, #12]
 412 0018 43EA8473 		orr	r3, r3, r4, lsl #30
 413 001c 0C69     		ldr	r4, [r1, #16]
 414 001e 43EA0443 		orr	r3, r3, r4, lsl #16
 415 0022 4C69     		ldr	r4, [r1, #20]
 416 0024 04F1FF3C 		add	ip, r4, #-1
 417 0028 43EA0C53 		orr	r3, r3, ip, lsl #20
 418 002c 8C69     		ldr	r4, [r1, #24]
 419 002e A4F1020C 		sub	ip, r4, #2
 420 0032 43EA0C63 		orr	r3, r3, ip, lsl #24
 421 0036 CC69     		ldr	r4, [r1, #28]
 422 0038 2343     		orrs	r3, r3, r4
 423 003a 40F82230 		str	r3, [r0, r2, lsl #2]
 384:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        ((Timing->AddressHoldTime)        << FMC_BTR
 385:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        ((Timing->DataSetupTime)          << FMC_BTR
 386:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        ((Timing->DataHoldTime)           << FMC_BTR
 387:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        ((Timing->BusTurnAroundDuration)  << FMC_BTR
 388:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        (((Timing->CLKDivision) - 1U)     << FMC_BTR
 389:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        (((Timing->DataLatency) - 2U)     << FMC_BTR
 390:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                        (Timing->AccessMode)));
 391:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 392:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 393:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 424              		.loc 1 393 3 is_stmt 1 view .LVU143
 425              		.loc 1 393 7 is_stmt 0 view .LVU144
 426 003e 0368     		ldr	r3, [r0]
 427              		.loc 1 393 6 view .LVU145
 428 0040 13F4801F 		tst	r3, #1048576
 429 0044 0BD0     		beq	.L27
 394:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 395:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 430              		.loc 1 395 5 is_stmt 1 view .LVU146
ARM GAS  /tmp/cco3oK7h.s 			page 16


 431              		.loc 1 395 35 is_stmt 0 view .LVU147
 432 0046 4368     		ldr	r3, [r0, #4]
 433              		.loc 1 395 10 view .LVU148
 434 0048 23F47003 		bic	r3, r3, #15728640
 435              	.LVL18:
 396:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 436              		.loc 1 396 5 is_stmt 1 view .LVU149
 437              		.loc 1 396 32 is_stmt 0 view .LVU150
 438 004c 4A69     		ldr	r2, [r1, #20]
 439              	.LVL19:
 440              		.loc 1 396 47 view .LVU151
 441 004e 013A     		subs	r2, r2, #1
 442              		.loc 1 396 10 view .LVU152
 443 0050 43EA0252 		orr	r2, r3, r2, lsl #20
 444              	.LVL20:
 397:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 445              		.loc 1 397 5 is_stmt 1 view .LVU153
 446 0054 4368     		ldr	r3, [r0, #4]
 447 0056 23F47003 		bic	r3, r3, #15728640
 448 005a 1343     		orrs	r3, r3, r2
 449 005c 4360     		str	r3, [r0, #4]
 450              	.LVL21:
 451              	.L27:
 398:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 399:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 400:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 452              		.loc 1 400 3 view .LVU154
 401:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 453              		.loc 1 401 1 is_stmt 0 view .LVU155
 454 005e 0020     		movs	r0, #0
 455              	.LVL22:
 456              		.loc 1 401 1 view .LVU156
 457 0060 5DF8044B 		ldr	r4, [sp], #4
 458              	.LCFI7:
 459              		.cfi_restore 4
 460              		.cfi_def_cfa_offset 0
 461 0064 7047     		bx	lr
 462              		.cfi_endproc
 463              	.LFE331:
 465              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 466              		.align	1
 467              		.global	FMC_NORSRAM_Extended_Timing_Init
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	FMC_NORSRAM_Extended_Timing_Init:
 473              	.LVL23:
 474              	.LFB332:
 402:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 403:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 404:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 405:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 406:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 407:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 408:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 409:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 410:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *          This parameter can be one of the following values:
ARM GAS  /tmp/cco3oK7h.s 			page 17


 411:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 412:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
 413:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 414:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
 416:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                    FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank
 417:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                    uint32_t ExtendedMode)
 418:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 475              		.loc 1 418 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		@ link register save eliminated.
 419:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 420:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 480              		.loc 1 420 3 view .LVU158
 421:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 422:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 423:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 481              		.loc 1 423 3 view .LVU159
 482              		.loc 1 423 6 is_stmt 0 view .LVU160
 483 0000 B3F5804F 		cmp	r3, #16384
 484 0004 05D0     		beq	.L36
 424:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 425:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Check the parameters */
 426:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 427:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 428:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 429:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 430:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_DATAHOLD_DURATION(Timing->DataHoldTime));
 431:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 432:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 433:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 434:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 435:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 437:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 438:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTRx
 439:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->DataHoldTime)           << FMC_BWTRx
 440:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 441:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTRx
 442:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 443:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   else
 444:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 445:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 485              		.loc 1 445 5 is_stmt 1 view .LVU161
 486              		.loc 1 445 24 is_stmt 0 view .LVU162
 487 0006 6FF07043 		mvn	r3, #-268435456
 488              	.LVL24:
 489              		.loc 1 445 24 view .LVU163
 490 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 446:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 447:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 448:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 491              		.loc 1 448 3 is_stmt 1 view .LVU164
 449:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 492              		.loc 1 449 1 is_stmt 0 view .LVU165
ARM GAS  /tmp/cco3oK7h.s 			page 18


 493 000e 0020     		movs	r0, #0
 494              	.LVL25:
 495              		.loc 1 449 1 view .LVU166
 496 0010 7047     		bx	lr
 497              	.LVL26:
 498              	.L36:
 418:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 499              		.loc 1 418 1 view .LVU167
 500 0012 10B4     		push	{r4}
 501              	.LCFI8:
 502              		.cfi_def_cfa_offset 4
 503              		.cfi_offset 4, -4
 426:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 504              		.loc 1 426 5 is_stmt 1 view .LVU168
 427:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 505              		.loc 1 427 5 view .LVU169
 428:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 506              		.loc 1 428 5 view .LVU170
 429:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_DATAHOLD_DURATION(Timing->DataHoldTime));
 507              		.loc 1 429 5 view .LVU171
 430:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 508              		.loc 1 430 5 view .LVU172
 431:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 509              		.loc 1 431 5 view .LVU173
 432:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 510              		.loc 1 432 5 view .LVU174
 433:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 511              		.loc 1 433 5 view .LVU175
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 512              		.loc 1 436 5 view .LVU176
 513 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 514              	.LVL27:
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 515              		.loc 1 436 5 is_stmt 0 view .LVU177
 516 0018 03F07F6C 		and	ip, r3, #267386880
 517 001c 0B68     		ldr	r3, [r1]
 518 001e 4C68     		ldr	r4, [r1, #4]
 519 0020 43EA0413 		orr	r3, r3, r4, lsl #4
 520 0024 8C68     		ldr	r4, [r1, #8]
 521 0026 43EA0423 		orr	r3, r3, r4, lsl #8
 522 002a CC68     		ldr	r4, [r1, #12]
 523 002c 43EA8473 		orr	r3, r3, r4, lsl #30
 524 0030 CC69     		ldr	r4, [r1, #28]
 525 0032 2343     		orrs	r3, r3, r4
 526 0034 0969     		ldr	r1, [r1, #16]
 527              	.LVL28:
 436:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 528              		.loc 1 436 5 view .LVU178
 529 0036 43EA0143 		orr	r3, r3, r1, lsl #16
 530 003a 4CEA0303 		orr	r3, ip, r3
 531 003e 40F82230 		str	r3, [r0, r2, lsl #2]
 448:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 532              		.loc 1 448 3 is_stmt 1 view .LVU179
 533              		.loc 1 449 1 is_stmt 0 view .LVU180
 534 0042 0020     		movs	r0, #0
 535              	.LVL29:
 536              		.loc 1 449 1 view .LVU181
ARM GAS  /tmp/cco3oK7h.s 			page 19


 537 0044 5DF8044B 		ldr	r4, [sp], #4
 538              	.LCFI9:
 539              		.cfi_restore 4
 540              		.cfi_def_cfa_offset 0
 541 0048 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE332:
 545              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 546              		.align	1
 547              		.global	FMC_NORSRAM_WriteOperation_Enable
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 552              	FMC_NORSRAM_WriteOperation_Enable:
 553              	.LVL30:
 554              	.LFB333:
 450:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 451:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @}
 452:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 454:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 455:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *  @brief   management functions
 456:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
 457:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @verbatim
 458:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 459:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 460:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 461:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..]
 462:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 463:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     the FMC NORSRAM interface.
 464:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 465:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @endverbatim
 466:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 467:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 468:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 469:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 470:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 471:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 472:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 473:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 474:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 475:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 476:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 555              		.loc 1 476 1 is_stmt 1 view -0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 0
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		@ link register save eliminated.
 477:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 478:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 560              		.loc 1 478 3 view .LVU183
 479:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 561              		.loc 1 479 3 view .LVU184
 480:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 481:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Enable write operation */
 482:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 562              		.loc 1 482 3 view .LVU185
ARM GAS  /tmp/cco3oK7h.s 			page 20


 563 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 564 0004 43F48053 		orr	r3, r3, #4096
 565 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 483:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 484:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 566              		.loc 1 484 3 view .LVU186
 485:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 567              		.loc 1 485 1 is_stmt 0 view .LVU187
 568 000c 0020     		movs	r0, #0
 569              	.LVL31:
 570              		.loc 1 485 1 view .LVU188
 571 000e 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE333:
 575              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 576              		.align	1
 577              		.global	FMC_NORSRAM_WriteOperation_Disable
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 582              	FMC_NORSRAM_WriteOperation_Disable:
 583              	.LVL32:
 584              	.LFB334:
 486:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 487:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 488:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 489:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 490:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 491:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 492:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 493:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 494:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 585              		.loc 1 494 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 495:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 496:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 590              		.loc 1 496 3 view .LVU190
 497:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 591              		.loc 1 497 3 view .LVU191
 498:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 499:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Disable write operation */
 500:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 592              		.loc 1 500 3 view .LVU192
 593 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 594 0004 23F48053 		bic	r3, r3, #4096
 595 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 501:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 502:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 596              		.loc 1 502 3 view .LVU193
 503:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 597              		.loc 1 503 1 is_stmt 0 view .LVU194
 598 000c 0020     		movs	r0, #0
 599              	.LVL33:
 600              		.loc 1 503 1 view .LVU195
ARM GAS  /tmp/cco3oK7h.s 			page 21


 601 000e 7047     		bx	lr
 602              		.cfi_endproc
 603              	.LFE334:
 605              		.section	.text.FMC_NAND_Init,"ax",%progbits
 606              		.align	1
 607              		.global	FMC_NAND_Init
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	FMC_NAND_Init:
 613              	.LVL34:
 614              	.LFB335:
 504:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 505:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 506:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @}
 507:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 508:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 509:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 510:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @}
 511:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 512:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #endif /* FMC_BANK1 */
 513:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 514:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** #if defined(FMC_BANK3)
 515:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 516:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 517:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief    NAND Controller functions
 518:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
 519:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   @verbatim
 520:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 521:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 522:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 523:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..]
 524:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 525:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     to run the NAND external devices.
 526:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 527:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 528:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 529:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 530:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 531:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 532:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 533:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 534:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 535:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
 536:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 537:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @endverbatim
 538:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 539:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 540:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 541:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 542:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 543:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
 544:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @verbatim
 545:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 546:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 547:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 548:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..]
ARM GAS  /tmp/cco3oK7h.s 			page 22


 549:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     This section provides functions allowing to:
 550:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 551:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 552:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 553:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 554:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @endverbatim
 555:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 556:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 557:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 558:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 559:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 560:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 561:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 562:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 563:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 564:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 565:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 566:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 615              		.loc 1 566 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620              		.loc 1 566 1 is_stmt 0 view .LVU197
 621 0000 10B4     		push	{r4}
 622              	.LCFI10:
 623              		.cfi_def_cfa_offset 4
 624              		.cfi_offset 4, -4
 567:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 568:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 625              		.loc 1 568 3 is_stmt 1 view .LVU198
 569:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 626              		.loc 1 569 3 view .LVU199
 570:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 627              		.loc 1 570 3 view .LVU200
 571:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 628              		.loc 1 571 3 view .LVU201
 572:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 629              		.loc 1 572 3 view .LVU202
 573:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 630              		.loc 1 573 3 view .LVU203
 574:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 631              		.loc 1 574 3 view .LVU204
 575:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 632              		.loc 1 575 3 view .LVU205
 576:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 577:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 578:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 633              		.loc 1 578 3 view .LVU206
 634 0002 0368     		ldr	r3, [r0]
 635 0004 0B4A     		ldr	r2, .L41
 636 0006 1A40     		ands	r2, r2, r3
 637 0008 4B68     		ldr	r3, [r1, #4]
 638 000a 8C68     		ldr	r4, [r1, #8]
 639 000c 2343     		orrs	r3, r3, r4
 640 000e CC68     		ldr	r4, [r1, #12]
 641 0010 2343     		orrs	r3, r3, r4
ARM GAS  /tmp/cco3oK7h.s 			page 23


 642 0012 0C69     		ldr	r4, [r1, #16]
 643 0014 2343     		orrs	r3, r3, r4
 644 0016 4C69     		ldr	r4, [r1, #20]
 645 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 646 001c 8969     		ldr	r1, [r1, #24]
 647              	.LVL35:
 648              		.loc 1 578 3 is_stmt 0 view .LVU207
 649 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 650 0022 1A43     		orrs	r2, r2, r3
 651 0024 42F00802 		orr	r2, r2, #8
 652 0028 0260     		str	r2, [r0]
 579:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 580:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 581:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                            Init->EccComputation                         |
 582:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 583:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
 584:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 585:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 586:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 653              		.loc 1 586 3 is_stmt 1 view .LVU208
 587:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 654              		.loc 1 587 1 is_stmt 0 view .LVU209
 655 002a 0020     		movs	r0, #0
 656              	.LVL36:
 657              		.loc 1 587 1 view .LVU210
 658 002c 5DF8044B 		ldr	r4, [sp], #4
 659              	.LCFI11:
 660              		.cfi_restore 4
 661              		.cfi_def_cfa_offset 0
 662 0030 7047     		bx	lr
 663              	.L42:
 664 0032 00BF     		.align	2
 665              	.L41:
 666 0034 8101F0FF 		.word	-1048191
 667              		.cfi_endproc
 668              	.LFE335:
 670              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 671              		.align	1
 672              		.global	FMC_NAND_CommonSpace_Timing_Init
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	FMC_NAND_CommonSpace_Timing_Init:
 678              	.LVL37:
 679              	.LFB336:
 588:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 589:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 590:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 591:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 592:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 593:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 594:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 595:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 596:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 597:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 598:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                    FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Ban
 599:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
ARM GAS  /tmp/cco3oK7h.s 			page 24


 680              		.loc 1 599 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		@ link register save eliminated.
 600:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 601:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 685              		.loc 1 601 3 view .LVU212
 602:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 686              		.loc 1 602 3 view .LVU213
 603:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 687              		.loc 1 603 3 view .LVU214
 604:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 688              		.loc 1 604 3 view .LVU215
 605:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 689              		.loc 1 605 3 view .LVU216
 606:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 690              		.loc 1 606 3 view .LVU217
 607:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 608:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 609:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   UNUSED(Bank);
 691              		.loc 1 609 3 view .LVU218
 610:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 611:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 612:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM, PMEM_CLEAR_MASK, (Timing->SetupTime                                 |
 692              		.loc 1 612 3 view .LVU219
 693 0000 8368     		ldr	r3, [r0, #8]
 694 0002 0B68     		ldr	r3, [r1]
 695 0004 4A68     		ldr	r2, [r1, #4]
 696              	.LVL38:
 697              		.loc 1 612 3 is_stmt 0 view .LVU220
 698 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 699 000a 8A68     		ldr	r2, [r1, #8]
 700 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 701 0010 CA68     		ldr	r2, [r1, #12]
 702 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 703 0016 8360     		str	r3, [r0, #8]
 613:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 614:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 615:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PMEM_MEMHIZ_Pos)));
 616:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 617:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 704              		.loc 1 617 3 is_stmt 1 view .LVU221
 618:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 705              		.loc 1 618 1 is_stmt 0 view .LVU222
 706 0018 0020     		movs	r0, #0
 707              	.LVL39:
 708              		.loc 1 618 1 view .LVU223
 709 001a 7047     		bx	lr
 710              		.cfi_endproc
 711              	.LFE336:
 713              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 714              		.align	1
 715              		.global	FMC_NAND_AttributeSpace_Timing_Init
 716              		.syntax unified
 717              		.thumb
 718              		.thumb_func
ARM GAS  /tmp/cco3oK7h.s 			page 25


 720              	FMC_NAND_AttributeSpace_Timing_Init:
 721              	.LVL40:
 722              	.LFB337:
 619:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 620:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 621:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 622:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 623:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 624:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 625:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 626:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 627:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 628:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 629:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                                       FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t 
 630:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 723              		.loc 1 630 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		@ link register save eliminated.
 631:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 632:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 728              		.loc 1 632 3 view .LVU225
 633:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 729              		.loc 1 633 3 view .LVU226
 634:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 730              		.loc 1 634 3 view .LVU227
 635:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 731              		.loc 1 635 3 view .LVU228
 636:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 732              		.loc 1 636 3 view .LVU229
 637:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 733              		.loc 1 637 3 view .LVU230
 638:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 639:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 640:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   UNUSED(Bank);
 734              		.loc 1 640 3 view .LVU231
 641:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 642:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 643:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   MODIFY_REG(Device->PATT, PATT_CLEAR_MASK, (Timing->SetupTime                                 |
 735              		.loc 1 643 3 view .LVU232
 736 0000 C368     		ldr	r3, [r0, #12]
 737 0002 0B68     		ldr	r3, [r1]
 738 0004 4A68     		ldr	r2, [r1, #4]
 739              	.LVL41:
 740              		.loc 1 643 3 is_stmt 0 view .LVU233
 741 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 742 000a 8A68     		ldr	r2, [r1, #8]
 743 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 744 0010 CA68     		ldr	r2, [r1, #12]
 745 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 746 0016 C360     		str	r3, [r0, #12]
 644:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 645:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 646:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ_Pos)));
 647:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 648:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/cco3oK7h.s 			page 26


 747              		.loc 1 648 3 is_stmt 1 view .LVU234
 649:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 748              		.loc 1 649 1 is_stmt 0 view .LVU235
 749 0018 0020     		movs	r0, #0
 750              	.LVL42:
 751              		.loc 1 649 1 view .LVU236
 752 001a 7047     		bx	lr
 753              		.cfi_endproc
 754              	.LFE337:
 756              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 757              		.align	1
 758              		.global	FMC_NAND_DeInit
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 763              	FMC_NAND_DeInit:
 764              	.LVL43:
 765              	.LFB338:
 650:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 651:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 652:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 653:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 654:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 655:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 656:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 657:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 658:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 766              		.loc 1 658 1 is_stmt 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 0
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770              		@ link register save eliminated.
 659:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 660:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 771              		.loc 1 660 3 view .LVU238
 661:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 772              		.loc 1 661 3 view .LVU239
 662:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 663:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Disable the NAND Bank */
 664:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 773              		.loc 1 664 3 view .LVU240
 774 0000 0368     		ldr	r3, [r0]
 775 0002 23F00403 		bic	r3, r3, #4
 776 0006 0360     		str	r3, [r0]
 665:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 666:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 667:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 668:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   UNUSED(Bank);
 777              		.loc 1 668 3 view .LVU241
 669:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 670:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 671:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 778              		.loc 1 671 3 view .LVU242
 779 0008 1823     		movs	r3, #24
 780 000a 0360     		str	r3, [r0]
 672:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 781              		.loc 1 672 3 view .LVU243
ARM GAS  /tmp/cco3oK7h.s 			page 27


 782 000c 4023     		movs	r3, #64
 783 000e 4360     		str	r3, [r0, #4]
 673:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 784              		.loc 1 673 3 view .LVU244
 785 0010 4FF0FC33 		mov	r3, #-50529028
 786 0014 8360     		str	r3, [r0, #8]
 674:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 787              		.loc 1 674 3 view .LVU245
 788 0016 C360     		str	r3, [r0, #12]
 675:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 676:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 789              		.loc 1 676 3 view .LVU246
 677:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 790              		.loc 1 677 1 is_stmt 0 view .LVU247
 791 0018 0020     		movs	r0, #0
 792              	.LVL44:
 793              		.loc 1 677 1 view .LVU248
 794 001a 7047     		bx	lr
 795              		.cfi_endproc
 796              	.LFE338:
 798              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 799              		.align	1
 800              		.global	FMC_NAND_ECC_Enable
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 805              	FMC_NAND_ECC_Enable:
 806              	.LVL45:
 807              	.LFB339:
 678:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 679:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 680:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @}
 681:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 682:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 683:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 684:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *  @brief   management functions
 685:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *
 686:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @verbatim
 687:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 688:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 689:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   ==============================================================================
 690:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   [..]
 691:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 692:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     the FMC NAND interface.
 693:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 694:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** @endverbatim
 695:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @{
 696:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 697:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 698:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 699:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 700:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 701:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 702:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 703:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 704:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 705:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
ARM GAS  /tmp/cco3oK7h.s 			page 28


 706:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 808              		.loc 1 706 1 is_stmt 1 view -0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812              		@ link register save eliminated.
 707:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 708:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 813              		.loc 1 708 3 view .LVU250
 709:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 814              		.loc 1 709 3 view .LVU251
 710:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 711:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Enable ECC feature */
 712:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 713:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   UNUSED(Bank);
 815              		.loc 1 713 3 view .LVU252
 714:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 715:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 816              		.loc 1 715 3 view .LVU253
 817 0000 0368     		ldr	r3, [r0]
 818 0002 43F04003 		orr	r3, r3, #64
 819 0006 0360     		str	r3, [r0]
 716:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 717:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 820              		.loc 1 717 3 view .LVU254
 718:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 821              		.loc 1 718 1 is_stmt 0 view .LVU255
 822 0008 0020     		movs	r0, #0
 823              	.LVL46:
 824              		.loc 1 718 1 view .LVU256
 825 000a 7047     		bx	lr
 826              		.cfi_endproc
 827              	.LFE339:
 829              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 830              		.align	1
 831              		.global	FMC_NAND_ECC_Disable
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	FMC_NAND_ECC_Disable:
 837              	.LVL47:
 838              	.LFB340:
 719:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 720:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 721:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 722:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 723:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 724:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 725:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 726:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 727:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 728:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 839              		.loc 1 728 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
ARM GAS  /tmp/cco3oK7h.s 			page 29


 729:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 730:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 844              		.loc 1 730 3 view .LVU258
 731:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 845              		.loc 1 731 3 view .LVU259
 732:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 733:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Disable ECC feature */
 734:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 735:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   UNUSED(Bank);
 846              		.loc 1 735 3 view .LVU260
 736:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 737:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 847              		.loc 1 737 3 view .LVU261
 848 0000 0368     		ldr	r3, [r0]
 849 0002 23F04003 		bic	r3, r3, #64
 850 0006 0360     		str	r3, [r0]
 738:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 739:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 851              		.loc 1 739 3 view .LVU262
 740:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 852              		.loc 1 740 1 is_stmt 0 view .LVU263
 853 0008 0020     		movs	r0, #0
 854              	.LVL48:
 855              		.loc 1 740 1 view .LVU264
 856 000a 7047     		bx	lr
 857              		.cfi_endproc
 858              	.LFE340:
 860              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 861              		.align	1
 862              		.global	FMC_NAND_GetECC
 863              		.syntax unified
 864              		.thumb
 865              		.thumb_func
 867              	FMC_NAND_GetECC:
 868              	.LVL49:
 869              	.LFB341:
 741:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 742:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** /**
 743:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 744:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 745:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 746:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 747:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 748:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   * @retval HAL status
 749:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   */
 750:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,
 751:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****                                   uint32_t Timeout)
 752:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** {
 870              		.loc 1 752 1 is_stmt 1 view -0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 0
 873              		@ frame_needed = 0, uses_anonymous_args = 0
 874              		.loc 1 752 1 is_stmt 0 view .LVU266
 875 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 876              	.LCFI12:
 877              		.cfi_def_cfa_offset 24
 878              		.cfi_offset 3, -24
ARM GAS  /tmp/cco3oK7h.s 			page 30


 879              		.cfi_offset 4, -20
 880              		.cfi_offset 5, -16
 881              		.cfi_offset 6, -12
 882              		.cfi_offset 7, -8
 883              		.cfi_offset 14, -4
 884 0002 0446     		mov	r4, r0
 885 0004 0E46     		mov	r6, r1
 886 0006 1D46     		mov	r5, r3
 753:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   uint32_t tickstart;
 887              		.loc 1 753 3 is_stmt 1 view .LVU267
 754:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 755:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Check the parameters */
 756:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 888              		.loc 1 756 3 view .LVU268
 757:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 889              		.loc 1 757 3 view .LVU269
 758:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 759:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Get tick */
 760:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 890              		.loc 1 760 3 view .LVU270
 891              		.loc 1 760 15 is_stmt 0 view .LVU271
 892 0008 FFF7FEFF 		bl	HAL_GetTick
 893              	.LVL50:
 894              		.loc 1 760 15 view .LVU272
 895 000c 0746     		mov	r7, r0
 896              	.LVL51:
 761:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 762:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 763:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 897              		.loc 1 763 3 is_stmt 1 view .LVU273
 898              	.L50:
 899              		.loc 1 763 9 view .LVU274
 900              		.loc 1 763 10 is_stmt 0 view .LVU275
 901 000e 6268     		ldr	r2, [r4, #4]
 902              		.loc 1 763 9 view .LVU276
 903 0010 12F0400F 		tst	r2, #64
 904 0014 0BD1     		bne	.L56
 764:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   {
 765:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     /* Check for the Timeout */
 766:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 905              		.loc 1 766 5 is_stmt 1 view .LVU277
 906              		.loc 1 766 8 is_stmt 0 view .LVU278
 907 0016 B5F1FF3F 		cmp	r5, #-1
 908 001a F8D0     		beq	.L50
 767:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     {
 768:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 909              		.loc 1 768 7 is_stmt 1 view .LVU279
 910              		.loc 1 768 13 is_stmt 0 view .LVU280
 911 001c FFF7FEFF 		bl	HAL_GetTick
 912              	.LVL52:
 913              		.loc 1 768 27 view .LVU281
 914 0020 C01B     		subs	r0, r0, r7
 915              		.loc 1 768 10 view .LVU282
 916 0022 A842     		cmp	r0, r5
 917 0024 07D8     		bhi	.L53
 918              		.loc 1 768 51 discriminator 1 view .LVU283
 919 0026 002D     		cmp	r5, #0
ARM GAS  /tmp/cco3oK7h.s 			page 31


 920 0028 F1D1     		bne	.L50
 769:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       {
 770:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 921              		.loc 1 770 16 view .LVU284
 922 002a 0320     		movs	r0, #3
 923 002c 02E0     		b	.L51
 924              	.L56:
 771:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       }
 772:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****     }
 773:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   }
 774:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 775:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 776:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   UNUSED(Bank);
 925              		.loc 1 776 3 is_stmt 1 view .LVU285
 777:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 778:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   /* Get the ECCR register value */
 779:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 926              		.loc 1 779 3 view .LVU286
 927              		.loc 1 779 29 is_stmt 0 view .LVU287
 928 002e 6369     		ldr	r3, [r4, #20]
 929              		.loc 1 779 11 view .LVU288
 930 0030 3360     		str	r3, [r6]
 780:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** 
 781:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****   return HAL_OK;
 931              		.loc 1 781 3 is_stmt 1 view .LVU289
 932              		.loc 1 781 10 is_stmt 0 view .LVU290
 933 0032 0020     		movs	r0, #0
 934              	.L51:
 782:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c **** }
 935              		.loc 1 782 1 view .LVU291
 936 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 937              	.LVL53:
 938              	.L53:
 770:Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c ****       }
 939              		.loc 1 770 16 view .LVU292
 940 0036 0320     		movs	r0, #3
 941 0038 FCE7     		b	.L51
 942              		.cfi_endproc
 943              	.LFE341:
 945              		.text
 946              	.Letext0:
 947              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 948              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 949              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 950              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 951              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 952              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_fmc.h"
 953              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
ARM GAS  /tmp/cco3oK7h.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_ll_fmc.c
     /tmp/cco3oK7h.s:20     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/cco3oK7h.s:26     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/cco3oK7h.s:266    .text.FMC_NORSRAM_Init:00000000000000dc $d
     /tmp/cco3oK7h.s:271    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/cco3oK7h.s:277    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/cco3oK7h.s:371    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/cco3oK7h.s:377    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/cco3oK7h.s:466    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/cco3oK7h.s:472    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/cco3oK7h.s:546    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/cco3oK7h.s:552    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/cco3oK7h.s:576    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/cco3oK7h.s:582    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/cco3oK7h.s:606    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/cco3oK7h.s:612    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/cco3oK7h.s:666    .text.FMC_NAND_Init:0000000000000034 $d
     /tmp/cco3oK7h.s:671    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/cco3oK7h.s:677    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/cco3oK7h.s:714    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/cco3oK7h.s:720    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/cco3oK7h.s:757    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/cco3oK7h.s:763    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/cco3oK7h.s:799    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/cco3oK7h.s:805    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/cco3oK7h.s:830    .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/cco3oK7h.s:836    .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/cco3oK7h.s:861    .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/cco3oK7h.s:867    .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC

UNDEFINED SYMBOLS
HAL_GetTick
