# AXI Write Engine Specification

**Module:** `axi_write_engine.sv`
**Location:** `rtl/stream_fub/`
**Status:** To be created

---

## Overview

The AXI Write Engine autonomously executes AXI write transactions to store data to system memory. It accepts requests from the Scheduler, decides burst lengths internally based on configuration and SRAM data availability, and reports completion back.

### Key Features

- **Autonomous burst decision:** Engine decides burst length based on internal config
- **Performance modes:** Low, Medium, High (compile-time parameter)
- **SRAM interface:** Reads data from shared SRAM
- **Streaming pipeline:** No FSM in data path (arbiter-based control)
- **Completion feedback:** Reports beats moved via done_strobe

---

## Performance Modes

### Low Performance Mode (`PERFORMANCE = "LOW"`)

**Target:** Area-optimized, tutorial examples

**Characteristics:**
- Single outstanding transaction
- Minimal logic
- Simple sequential operation
- ~250 LUTs (estimate)

**Parameters:**
```systemverilog
parameter string PERFORMANCE = "LOW";
parameter int    MAX_BURST_LEN = 16;      // Fixed 16-beat bursts
parameter int    MAX_OUTSTANDING = 1;     // Single transaction
parameter bit    ENABLE_PIPELINE = 0;     // No pipelining
```

### Medium Performance Mode (`PERFORMANCE = "MEDIUM"`)

**Target:** Balanced area/performance for typical FPGA

**Characteristics:**
- 2-4 outstanding transactions
- Basic pipelining
- Adaptive burst sizing
- ~400 LUTs (estimate)

**Parameters:**
```systemverilog
parameter string PERFORMANCE = "MEDIUM";
parameter int    MAX_BURST_LEN = 32;      // Up to 32-beat bursts
parameter int    MAX_OUTSTANDING = 4;     // 4 outstanding
parameter bit    ENABLE_PIPELINE = 1;     // Basic pipelining
```

### High Performance Mode (`PERFORMANCE = "HIGH"`)

**Target:** Maximum throughput for ASIC or high-end FPGA

**Characteristics:**
- 8+ outstanding transactions
- Full pipelining
- Dynamic burst optimization
- ~600 LUTs (estimate)

**Parameters:**
```systemverilog
parameter string PERFORMANCE = "HIGH";
parameter int    MAX_BURST_LEN = 256;     // Up to 256-beat bursts
parameter int    MAX_OUTSTANDING = 16;    // 16 outstanding
parameter bit    ENABLE_PIPELINE = 1;     // Full pipelining
```

---

## Interface

### Parameters

```systemverilog
parameter string PERFORMANCE = "LOW";      // "LOW", "MEDIUM", "HIGH"
parameter int    ADDR_WIDTH = 64;          // Address bus width
parameter int    DATA_WIDTH = 512;         // Data bus width
parameter int    AXI_ID_WIDTH = 8;         // AXI ID width
parameter int    MAX_BURST_LEN = 16;       // Max burst length (perf-dependent)
parameter int    MAX_OUTSTANDING = 1;      // Max outstanding transactions
parameter bit    ENABLE_PIPELINE = 0;      // Pipeline enable
parameter int    SRAM_DEPTH = 1024;        // SRAM depth (for data check)
```

### Ports

**Clock and Reset:**
```systemverilog
input  logic                    aclk;
input  logic                    aresetn;
```

**Configuration:**
```systemverilog
input  logic [7:0]              cfg_burst_len;     // Configured burst length
input  logic                    cfg_enable;        // Engine enable
```

**Scheduler Request Interface:**
```systemverilog
input  logic                    datawr_valid;           // Scheduler requests write
output logic                    datawr_ready;           // Engine grants access
input  logic [ADDR_WIDTH-1:0]   datawr_addr;            // Start address
input  logic [31:0]             datawr_beats_remaining; // Total beats to write
input  logic [3:0]              datawr_channel_id;      // Channel ID

// Completion feedback
output logic                    datawr_done_strobe;     // Burst completed
output logic [31:0]             datawr_beats_done;      // Beats actually moved
output logic                    datawr_error;           // Error occurred
```

**AXI Master Interface:**
```systemverilog
// AXI AW (Address Write) Channel
output logic [ADDR_WIDTH-1:0]   m_axi_awaddr;
output logic [7:0]              m_axi_awlen;      // Burst length - 1
output logic [2:0]              m_axi_awsize;     // Beat size
output logic [1:0]              m_axi_awburst;    // INCR
output logic [AXI_ID_WIDTH-1:0] m_axi_awid;       // Transaction ID
output logic                    m_axi_awvalid;
input  logic                    m_axi_awready;

// AXI W (Write Data) Channel
output logic [DATA_WIDTH-1:0]   m_axi_wdata;
output logic [DATA_WIDTH/8-1:0] m_axi_wstrb;
output logic                    m_axi_wlast;
output logic                    m_axi_wvalid;
input  logic                    m_axi_wready;

// AXI B (Write Response) Channel
input  logic [AXI_ID_WIDTH-1:0] m_axi_bid;        // Transaction ID
input  logic [1:0]              m_axi_bresp;
input  logic                    m_axi_bvalid;
output logic                    m_axi_bready;
```

**Critical AXI ID Requirement:**

The lower bits of `m_axi_awid` **MUST** contain the channel ID from the arbiter:

```systemverilog
// Lower bits = channel ID (from arbiter grant)
// Upper bits = transaction counter (for multiple outstanding)
assign m_axi_awid = {transaction_counter, datawr_channel_id[3:0]};
```

**Rationale:**
- Allows responses to be routed back to correct channel
- Enables MonBus packet generation with channel ID
- Critical for debugging and transaction tracking
- Channel ID comes from arbiter (whichever scheduler won arbitration)

**SRAM Read Interface:**
```systemverilog
output logic                    sram_rd_en;
output logic [ADDR_WIDTH-1:0]   sram_rd_addr;
input  logic [DATA_WIDTH-1:0]   sram_rd_data;
input  logic [31:0]             sram_rd_avail;    // Available data in beats
```

**MonBus Output:**
```systemverilog
output logic                    monbus_valid;
input  logic                    monbus_ready;
output logic [63:0]             monbus_packet;
```

---

## Operation

### Burst Decision Logic

**Critical:** Engine decides burst length autonomously, NOT from scheduler interface.

```systemverilog
// Determine burst length based on:
// 1. Performance mode configuration (MAX_BURST_LEN)
// 2. Runtime configuration (cfg_burst_len)
// 3. Remaining beats (datawr_beats_remaining)
// 4. SRAM data available (sram_rd_avail)

function automatic logic [7:0] calculate_burst_len();
    logic [31:0] max_possible;

    // Start with configured burst length
    max_possible = cfg_burst_len;

    // Limit to MAX_BURST_LEN (performance mode)
    if (max_possible > MAX_BURST_LEN)
        max_possible = MAX_BURST_LEN;

    // Limit to remaining beats
    if (max_possible > datawr_beats_remaining)
        max_possible = datawr_beats_remaining;

    // Limit to SRAM data availability
    if (max_possible > sram_rd_avail)
        max_possible = sram_rd_avail;

    return max_possible[7:0];
endfunction
```

### Transaction Flow

**Low Performance (Sequential):**
```
1. Wait for datawr_valid && SRAM data available
2. Calculate burst length (limited by config, remaining, SRAM data)
3. Issue AXI AW transaction
4. Stream W data from SRAM (assert wlast on final beat)
5. Wait for B response
6. Assert datawr_done_strobe with beats_done count
7. Repeat until datawr_beats_remaining == 0
```

**Medium/High Performance (Pipelined):**
```
1. Accept datawr_valid && track outstanding transactions
2. Issue multiple AXI AW transactions (up to MAX_OUTSTANDING)
3. Pipeline W data from SRAM
4. Process B responses asynchronously
5. Assert datawr_done_strobe for each completed burst
6. Dynamically adjust burst sizes based on SRAM data availability
```

### SRAM Read

**All Performance Modes:**
```systemverilog
// Read data from SRAM for AXI W channel
always_ff @(posedge aclk) begin
    if (m_axi_wvalid && m_axi_wready) begin
        sram_rd_en <= 1'b1;
        sram_rd_addr <= r_sram_rd_ptr;
        r_sram_rd_ptr <= r_sram_rd_ptr + 1;
    end else begin
        sram_rd_en <= 1'b0;
    end
end

// Pipeline SRAM data to AXI W
always_ff @(posedge aclk) begin
    if (sram_rd_en) begin
        m_axi_wdata <= sram_rd_data;
        m_axi_wstrb <= {(DATA_WIDTH/8){1'b1}};  // Full strobes
    end
end
```

---

## Architecture by Performance Mode

### Low Performance Implementation

```systemverilog
// Simple state machine for transaction control
typedef enum logic [2:0] {
    IDLE      = 3'b000,
    ISSUE_AW  = 3'b001,
    STREAM_W  = 3'b010,
    WAIT_B    = 3'b011
} state_t;

state_t r_state;

always_ff @(posedge aclk or negedge aresetn) begin
    if (!aresetn) begin
        r_state <= IDLE;
    end else begin
        case (r_state)
            IDLE: begin
                if (datawr_valid && sram_rd_avail >= cfg_burst_len)
                    r_state <= ISSUE_AW;
            end

            ISSUE_AW: begin
                if (m_axi_awvalid && m_axi_awready)
                    r_state <= STREAM_W;
            end

            STREAM_W: begin
                if (m_axi_wvalid && m_axi_wlast && m_axi_wready)
                    r_state <= WAIT_B;
            end

            WAIT_B: begin
                if (m_axi_bvalid && m_axi_bready)
                    r_state <= (datawr_beats_remaining > 0) ? ISSUE_AW : IDLE;
            end
        endcase
    end
end
```

### Medium Performance Implementation

- Outstanding transaction counter
- AW/W/B channel decoupling
- Adaptive burst sizing based on SRAM data availability

### High Performance Implementation

- Full AW/W/B channel pipelining
- Transaction ID tracking
- Out-of-order completion handling
- Dynamic burst optimization
- SRAM read prefetch

---

## Asymmetric Burst Lengths

**Note:** Write engine can use different burst lengths than read engine.

**Example Configuration:**
```systemverilog
// Read engine: 8 beats per burst
axi_read_engine #(.MAX_BURST_LEN(8)) u_rd_engine (...);

// Write engine: 16 beats per burst (2x read)
axi_write_engine #(.MAX_BURST_LEN(16)) u_wr_engine (...);
```

**Why This Works:**
- SRAM buffer decouples read and write rates
- Scheduler doesn't care about burst sizing differences
- Each engine optimizes independently

---

## Error Handling

### AXI Errors

```systemverilog
// On BRESP != OKAY
if (m_axi_bvalid && m_axi_bresp != 2'b00) begin
    datawr_error <= 1'b1;
    // Generate MonBus error packet
end
```

### Timeout Detection

```systemverilog
// Timeout if no progress for cfg_timeout cycles
if (datawr_valid && !transaction_progress) begin
    r_timeout_counter <= r_timeout_counter + 1;
    if (r_timeout_counter >= cfg_timeout) begin
        datawr_error <= 1'b1;
    end
end
```

---

## Testing

**Test Location:** `projects/components/stream/dv/tests/fub_tests/axi_engines/`

**Test Scenarios (per performance mode):**
1. Single burst write
2. Multi-burst transfer (beats > MAX_BURST_LEN)
3. SRAM data availability backpressure
4. Variable burst sizing
5. AXI error response
6. Timeout detection
7. Outstanding transaction limits (Medium/High)
8. Asymmetric burst lengths with read engine

---

## Performance Comparison

| Metric | Low | Medium | High |
|--------|-----|--------|------|
| **Area (LUTs)** | ~250 | ~400 | ~600 |
| **Max Throughput** | 50% | 75% | 95% |
| **Outstanding Txns** | 1 | 4 | 16 |
| **Burst Length** | 16 | 32 | 256 |
| **Pipelining** | None | Basic | Full |
| **Use Case** | Tutorial | Typical | High-perf |

---

## Related Documentation

- **Scheduler:** `02_scheduler.md` - Interface contract
- **Read Engine:** `03_axi_read_engine.md` - Companion read engine
- **Architecture:** `docs/ARCHITECTURAL_NOTES.md` - Separation of concerns
- **AXI4 Protocol:** ARM IHI0022E

---

**Last Updated:** 2025-10-17
