

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Thu Jan 29 16:02:57 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.116 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26691|    26691|  0.267 ms|  0.267 ms|  26692|  26692|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586  |top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3  |    16386|    16386|   0.164 ms|   0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610                  |top_kernel_Pipeline_VITIS_LOOP_59_4                  |     2093|     2093|  20.930 us|  20.930 us|   2049|   2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712                  |top_kernel_Pipeline_VITIS_LOOP_78_6                  |       10|       10|   0.100 us|   0.100 us|      9|      9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844                  |top_kernel_Pipeline_VITIS_LOOP_90_8                  |     8195|     8195|  81.950 us|  81.950 us|   8193|   8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   44|   32383|  28380|    -|
|Memory           |       49|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    678|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       49|   44|   32395|  29058|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   12|      22|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586  |top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3  |        0|   0|     82|    451|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610                  |top_kernel_Pipeline_VITIS_LOOP_59_4                  |        0|   0|  29796|  24872|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712                  |top_kernel_Pipeline_VITIS_LOOP_78_6                  |        0|  40|   2352|   2252|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844                  |top_kernel_Pipeline_VITIS_LOOP_90_8                  |        0|   4|    153|    805|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                           |                                                     |        0|  44|  32383|  28380|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                          Memory                         |                                  Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |denom_row_U                                              |denom_row_RAM_1P_BRAM_1R1W                                               |        1|  0|   0|    0|   256|   24|     1|         6144|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_U  |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U      |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_RAM_T2P_BRAM_1R1W  |        3|  0|   0|    0|  2048|   24|     1|        49152|
    +---------------------------------------------------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                    |                                                                         |       49|  0|   0|    0| 33024|  408|    17|       792576|
    +---------------------------------------------------------+-------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                       |  49|          9|    1|          9|
    |denom_row_address0                                              |  14|          3|    8|         24|
    |denom_row_ce0                                                   |  14|          3|    1|          3|
    |denom_row_we0                                                   |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0  |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0       |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0       |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0    |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0         |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0         |   9|          2|    1|          2|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0      |  14|          3|   11|         33|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0           |  14|          3|    1|          3|
    |top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0           |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           | 678|        145|  219|        646|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  8|   0|    8|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3_fu_586_ap_start_reg  |  1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_59_4_fu_610_ap_start_reg                  |  1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_78_6_fu_712_ap_start_reg                  |  1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_90_8_fu_844_ap_start_reg                  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 12|   0|   12|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
|C_address1  |  out|   14|   ap_memory|             C|         array|
|C_ce1       |  out|    1|   ap_memory|             C|         array|
|C_we1       |  out|    1|   ap_memory|             C|         array|
|C_d1        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

