<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › i2c › busses › i2c-bfin-twi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>i2c-bfin-twi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin On-Chip Two Wire Interface Driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005-2007 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Enter bugs at http://blackfin.uclinux.org/</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/completion.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/portmux.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cm">/* SMBus mode*/</span>
<span class="cp">#define TWI_I2C_MODE_STANDARD		1</span>
<span class="cp">#define TWI_I2C_MODE_STANDARDSUB	2</span>
<span class="cp">#define TWI_I2C_MODE_COMBINED		3</span>
<span class="cp">#define TWI_I2C_MODE_REPEAT		4</span>

<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="p">{</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">read_write</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">command</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="o">*</span><span class="n">transPtr</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">readNum</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">writeNum</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">cur_mode</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">manual_stop</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">result</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span>	<span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">complete</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> 		<span class="o">*</span><span class="n">pmsg</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">msg_num</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">cur_msg</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">saved_clkdiv</span><span class="p">;</span>
	<span class="n">u16</span>			<span class="n">saved_control</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs_base</span><span class="p">;</span>
<span class="p">};</span>


<span class="cp">#define DEFINE_TWI_REG(reg, off) \</span>
<span class="cp">static inline u16 read_##reg(struct bfin_twi_iface *iface) \</span>
<span class="cp">	{ return bfin_read16(iface-&gt;regs_base + (off)); } \</span>
<span class="cp">static inline void write_##reg(struct bfin_twi_iface *iface, u16 v) \</span>
<span class="cp">	{ bfin_write16(iface-&gt;regs_base + (off), v); }</span>

<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">CLKDIV</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">CONTROL</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">SLAVE_CTL</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">SLAVE_STAT</span><span class="p">,</span> <span class="mh">0x0C</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">SLAVE_ADDR</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">MASTER_CTL</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">MASTER_STAT</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">MASTER_ADDR</span><span class="p">,</span> <span class="mh">0x1C</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">INT_STAT</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">INT_MASK</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">FIFO_CTL</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">FIFO_STAT</span><span class="p">,</span> <span class="mh">0x2C</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">XMT_DATA8</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">XMT_DATA16</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">RCV_DATA8</span><span class="p">,</span> <span class="mh">0x88</span><span class="p">)</span>
<span class="n">DEFINE_TWI_REG</span><span class="p">(</span><span class="n">RCV_DATA16</span><span class="p">,</span> <span class="mh">0x8C</span><span class="p">)</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">pin_req</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">P_TWI0_SCL</span><span class="p">,</span> <span class="n">P_TWI0_SDA</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="n">P_TWI1_SCL</span><span class="p">,</span> <span class="n">P_TWI1_SDA</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bfin_twi_handle_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">twi_int_status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">mast_stat</span> <span class="o">=</span> <span class="n">read_MASTER_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">twi_int_status</span> <span class="o">&amp;</span> <span class="n">XMTSERV</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Transmit next data */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">SSYNC</span><span class="p">();</span>
			<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span><span class="o">++</span><span class="p">));</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* start receive immediately after complete sending in</span>
<span class="cm">		 * combine mode.</span>
<span class="cm">		 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">)</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
				<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">MDIR</span> <span class="o">|</span> <span class="n">RSTART</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span><span class="p">)</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
				<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">STOP</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_REPEAT</span> <span class="o">&amp;&amp;</span>
		         <span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">&lt;</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">msg_num</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">+</span> <span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">RSTART</span> <span class="o">|</span> <span class="n">MDIR</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="p">(</span><span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">RSTART</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MDIR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">twi_int_status</span> <span class="o">&amp;</span> <span class="n">RCVSERV</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Receive next data */</span>
			<span class="o">*</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span><span class="p">)</span> <span class="o">=</span> <span class="n">read_RCV_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Change combine mode into sub mode after</span>
<span class="cm">				 * read first data.</span>
<span class="cm">				 */</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARDSUB</span><span class="p">;</span>
				<span class="cm">/* Get read number from first byte in block</span>
<span class="cm">				 * combine mode.</span>
<span class="cm">				 */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span><span class="p">)</span>
					<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="o">*</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span><span class="o">++</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
				<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">STOP</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_REPEAT</span> <span class="o">&amp;&amp;</span>
		           <span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">&lt;</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">msg_num</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">+</span> <span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">RSTART</span> <span class="o">|</span> <span class="n">MDIR</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="p">(</span><span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">RSTART</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MDIR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">twi_int_status</span> <span class="o">&amp;</span> <span class="n">MERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">write_MASTER_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0x3e</span><span class="p">);</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mast_stat</span> <span class="o">&amp;</span> <span class="n">LOSTARB</span><span class="p">)</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Lost Arbitration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mast_stat</span> <span class="o">&amp;</span> <span class="n">ANAK</span><span class="p">)</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Address Not Acknowledged</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mast_stat</span> <span class="o">&amp;</span> <span class="n">DNAK</span><span class="p">)</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Data Not Acknowledged</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mast_stat</span> <span class="o">&amp;</span> <span class="n">BUFRDERR</span><span class="p">)</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Buffer Read Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mast_stat</span> <span class="o">&amp;</span> <span class="n">BUFWRERR</span><span class="p">)</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Buffer Write Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Faulty slave devices, may drive SDA low after a transfer</span>
<span class="cm">		 * finishes. To release the bus this code generates up to 9</span>
<span class="cm">		 * extra clocks until SDA is released.</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">read_MASTER_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SDASEN</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
			<span class="k">do</span> <span class="p">{</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">SCLOVR</span><span class="p">);</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">read_MASTER_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SDASEN</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">cnt</span><span class="o">--</span><span class="p">);</span>

			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">SDAOVR</span> <span class="o">|</span> <span class="n">SCLOVR</span><span class="p">);</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">SDAOVR</span><span class="p">);</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* If it is a quick transfer, only address without data,</span>
<span class="cm">		 * not an err, return 1.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_STANDARD</span> <span class="o">&amp;&amp;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">twi_int_status</span> <span class="o">&amp;</span> <span class="n">MCOMP</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mast_stat</span> <span class="o">&amp;</span> <span class="n">DNAK</span><span class="p">))</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">twi_int_status</span> <span class="o">&amp;</span> <span class="n">MCOMP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MEN</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_REPEAT</span> <span class="o">||</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* set the read number to 1 and ask for manual</span>
<span class="cm">				 * stop in block combine mode</span>
<span class="cm">				 */</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* set the readd number in other</span>
<span class="cm">				 * combine mode.</span>
<span class="cm">				 */</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="p">(</span><span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)))</span> <span class="o">|</span>
					<span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>
			<span class="p">}</span>
			<span class="cm">/* remove restart bit and enable master receive */</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
				<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RSTART</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">==</span> <span class="n">TWI_I2C_MODE_REPEAT</span> <span class="o">&amp;&amp;</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">+</span><span class="mi">1</span> <span class="o">&lt;</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">msg_num</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">++</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">].</span><span class="n">buf</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">].</span><span class="n">len</span><span class="p">;</span>
			<span class="cm">/* Set Transmit device address */</span>
			<span class="n">write_MASTER_ADDR</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">].</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">=</span> <span class="n">I2C_SMBUS_READ</span><span class="p">;</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">=</span> <span class="n">I2C_SMBUS_WRITE</span><span class="p">;</span>
				<span class="cm">/* Transmit first data */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
						<span class="o">*</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span><span class="o">++</span><span class="p">));</span>
					<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span><span class="o">--</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">].</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="mi">255</span><span class="p">)</span>
					<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="p">(</span><span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)))</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">].</span><span class="n">len</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
					<span class="p">(</span><span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)));</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* remove restart bit and enable master receive */</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
				<span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RSTART</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Interrupt handler */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">bfin_twi_interrupt_entry</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">twi_int_status</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">twi_int_status</span> <span class="o">=</span> <span class="n">read_INT_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">twi_int_status</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* Clear interrupt status */</span>
		<span class="n">write_INT_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">twi_int_status</span><span class="p">);</span>
		<span class="n">bfin_twi_handle_interrupt</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">twi_int_status</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * One i2c master transfer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_twi_do_master_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span> <span class="o">=</span> <span class="n">adap</span><span class="o">-&gt;</span><span class="n">algo_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">pmsg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">read_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TWI_ENA</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">read_MASTER_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BUSBUSY</span><span class="p">)</span>
		<span class="n">yield</span><span class="p">();</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">pmsg</span> <span class="o">=</span> <span class="n">msgs</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">msg_num</span> <span class="o">=</span> <span class="n">num</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pmsg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msgs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_TEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;10 bits addr not supported!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_REPEAT</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">));</span>
	<span class="cm">/* Set Transmit device address */</span>
	<span class="n">write_MASTER_ADDR</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>

	<span class="cm">/* FIFO Initiation. Data in FIFO should be</span>
<span class="cm">	 *  discarded before start a new operation.</span>
<span class="cm">	 */</span>
	<span class="n">write_FIFO_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">write_FIFO_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">=</span> <span class="n">I2C_SMBUS_READ</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">=</span> <span class="n">I2C_SMBUS_WRITE</span><span class="p">;</span>
		<span class="cm">/* Transmit first data */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span><span class="o">++</span><span class="p">));</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span><span class="o">--</span><span class="p">;</span>
			<span class="n">SSYNC</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* clear int stat */</span>
	<span class="n">write_INT_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">MERR</span> <span class="o">|</span> <span class="n">MCOMP</span> <span class="o">|</span> <span class="n">XMTSERV</span> <span class="o">|</span> <span class="n">RCVSERV</span><span class="p">);</span>

	<span class="cm">/* Interrupt mask . Enable XMT, RCV interrupt */</span>
	<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">MCOMP</span> <span class="o">|</span> <span class="n">MERR</span> <span class="o">|</span> <span class="n">RCVSERV</span> <span class="o">|</span> <span class="n">XMTSERV</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="mi">255</span><span class="p">)</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Master enable */</span>
	<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">MEN</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="o">?</span> <span class="n">MDIR</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">CONFIG_I2C_BLACKFIN_TWI_CLK_KHZ</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span> <span class="o">?</span> <span class="n">FAST</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">,</span>
			<span class="n">adap</span><span class="o">-&gt;</span><span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;master transfer timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Generic i2c master transfer entrypoint</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bfin_twi_master_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bfin_twi_do_master_xfer</span><span class="p">(</span><span class="n">adap</span><span class="p">,</span> <span class="n">msgs</span><span class="p">,</span> <span class="n">num</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * One I2C SMBus transfer</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">bfin_twi_do_smbus_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">char</span> <span class="n">read_write</span><span class="p">,</span>
			<span class="n">u8</span> <span class="n">command</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="k">union</span> <span class="n">i2c_smbus_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span> <span class="o">=</span> <span class="n">adap</span><span class="o">-&gt;</span><span class="n">algo_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">read_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TWI_ENA</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">read_MASTER_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BUSBUSY</span><span class="p">)</span>
		<span class="n">yield</span><span class="p">();</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Prepare datas &amp; select mode */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_QUICK</span>:
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_BYTE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">byte</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_BYTE_DATA</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARDSUB</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">byte</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_WORD_DATA</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARDSUB</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">word</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_PROC_CALL</span>:
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">;</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">word</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_BLOCK_DATA</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">block</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARDSUB</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">block</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">I2C_SMBUS_I2C_BLOCK_DATA</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">block</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_COMBINED</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">block</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">TWI_I2C_MODE_STANDARDSUB</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">block</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">=</span> <span class="n">read_write</span><span class="p">;</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">command</span> <span class="o">=</span> <span class="n">command</span><span class="p">;</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">));</span>

	<span class="cm">/* FIFO Initiation. Data in FIFO should be discarded before</span>
<span class="cm">	 * start a new operation.</span>
<span class="cm">	 */</span>
	<span class="n">write_FIFO_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">write_FIFO_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* clear int stat */</span>
	<span class="n">write_INT_STAT</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">MERR</span> <span class="o">|</span> <span class="n">MCOMP</span> <span class="o">|</span> <span class="n">XMTSERV</span> <span class="o">|</span> <span class="n">RCVSERV</span><span class="p">);</span>

	<span class="cm">/* Set Transmit device address */</span>
	<span class="n">write_MASTER_ADDR</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">cur_mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TWI_I2C_MODE_STANDARDSUB</span>:
		<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">);</span>
		<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">MCOMP</span> <span class="o">|</span> <span class="n">MERR</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="o">?</span>
			<span class="n">RCVSERV</span> <span class="o">:</span> <span class="n">XMTSERV</span><span class="p">));</span>
		<span class="n">SSYNC</span><span class="p">();</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">&lt;=</span> <span class="mi">255</span><span class="p">)</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* Master enable */</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">MEN</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">CONFIG_I2C_BLACKFIN_TWI_CLK_KHZ</span><span class="o">&gt;</span><span class="mi">100</span><span class="p">)</span> <span class="o">?</span> <span class="n">FAST</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TWI_I2C_MODE_COMBINED</span>:
		<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">);</span>
		<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">MCOMP</span> <span class="o">|</span> <span class="n">MERR</span> <span class="o">|</span> <span class="n">RCVSERV</span> <span class="o">|</span> <span class="n">XMTSERV</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="cm">/* Master enable */</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">MEN</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">CONFIG_I2C_BLACKFIN_TWI_CLK_KHZ</span><span class="o">&gt;</span><span class="mi">100</span><span class="p">)</span> <span class="o">?</span> <span class="n">FAST</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">!=</span> <span class="n">I2C_SMBUS_QUICK</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Don&#39;t access xmit data register when this is a</span>
<span class="cm">			 * read operation.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">!=</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
						<span class="o">*</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">transPtr</span><span class="o">++</span><span class="p">));</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&lt;=</span> <span class="mi">255</span><span class="p">)</span>
						<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
							<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
					<span class="k">else</span> <span class="p">{</span>
						<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
							<span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
						<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
					<span class="p">}</span>
					<span class="n">iface</span><span class="o">-&gt;</span><span class="n">writeNum</span><span class="o">--</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">write_XMT_DATA8</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">);</span>
					<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">&lt;=</span> <span class="mi">255</span><span class="p">)</span>
					<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span>
						<span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">readNum</span> <span class="o">&gt;</span> <span class="mi">255</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
					<span class="n">iface</span><span class="o">-&gt;</span><span class="n">manual_stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">write_INT_MASK</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">MCOMP</span> <span class="o">|</span> <span class="n">MERR</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="o">?</span>
			<span class="n">RCVSERV</span> <span class="o">:</span> <span class="n">XMTSERV</span><span class="p">));</span>
		<span class="n">SSYNC</span><span class="p">();</span>

		<span class="cm">/* Master enable */</span>
		<span class="n">write_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">read_MASTER_CTL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">MEN</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">read_write</span> <span class="o">==</span> <span class="n">I2C_SMBUS_READ</span><span class="p">)</span> <span class="o">?</span> <span class="n">MDIR</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">CONFIG_I2C_BLACKFIN_TWI_CLK_KHZ</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span> <span class="o">?</span> <span class="n">FAST</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">,</span>
			<span class="n">adap</span><span class="o">-&gt;</span><span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;smbus transfer timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">result</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Generic I2C SMBus transfer entrypoint</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">bfin_twi_smbus_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span> <span class="n">u16</span> <span class="n">addr</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">char</span> <span class="n">read_write</span><span class="p">,</span>
			<span class="n">u8</span> <span class="n">command</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="k">union</span> <span class="n">i2c_smbus_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bfin_twi_do_smbus_xfer</span><span class="p">(</span><span class="n">adap</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span>
			<span class="n">read_write</span><span class="p">,</span> <span class="n">command</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Return what the adapter supports</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">bfin_twi_functionality</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">I2C_FUNC_SMBUS_QUICK</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_BYTE</span> <span class="o">|</span>
	       <span class="n">I2C_FUNC_SMBUS_BYTE_DATA</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_WORD_DATA</span> <span class="o">|</span>
	       <span class="n">I2C_FUNC_SMBUS_BLOCK_DATA</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_PROC_CALL</span> <span class="o">|</span>
	       <span class="n">I2C_FUNC_I2C</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_I2C_BLOCK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">bfin_twi_algorithm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span>   <span class="o">=</span> <span class="n">bfin_twi_master_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">smbus_xfer</span>    <span class="o">=</span> <span class="n">bfin_twi_smbus_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span> <span class="o">=</span> <span class="n">bfin_twi_functionality</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i2c_bfin_twi_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">saved_clkdiv</span> <span class="o">=</span> <span class="n">read_CLKDIV</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>
	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">saved_control</span> <span class="o">=</span> <span class="n">read_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">iface</span><span class="p">);</span>

	<span class="cm">/* Disable TWI */</span>
	<span class="n">write_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">saved_control</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">TWI_ENA</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i2c_bfin_twi_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">bfin_twi_interrupt_entry</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">iface</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t get IRQ %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Resume TWI interface clock as specified */</span>
	<span class="n">write_CLKDIV</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">saved_clkdiv</span><span class="p">);</span>

	<span class="cm">/* Resume TWI */</span>
	<span class="n">write_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">saved_control</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i2c_bfin_twi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">p_adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clkhilow</span><span class="p">;</span>

	<span class="n">iface</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_twi_iface</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iface</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot allocate memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_nomem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">));</span>

	<span class="cm">/* Find and map our resources */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot get IORESOURCE_MEM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_get_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">regs_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">regs_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Cannot map IO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_ioremap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No IRQ specified</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_no_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">p_adap</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">;</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">strlcpy</span><span class="p">(</span><span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">));</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">algo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_twi_algorithm</span><span class="p">;</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">algo_data</span> <span class="o">=</span> <span class="n">iface</span><span class="p">;</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">=</span> <span class="n">I2C_CLASS_HWMON</span> <span class="o">|</span> <span class="n">I2C_CLASS_SPD</span><span class="p">;</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">timeout</span> <span class="o">=</span> <span class="mi">5</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">;</span>
	<span class="n">p_adap</span><span class="o">-&gt;</span><span class="n">retries</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">peripheral_request_list</span><span class="p">(</span><span class="n">pin_req</span><span class="p">[</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">],</span> <span class="s">&quot;i2c-bfin-twi&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t setup pin mux!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_pin_mux</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">bfin_twi_interrupt_entry</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">iface</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t get IRQ %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_req_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Set TWI internal clock as 10MHz */</span>
	<span class="n">write_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="p">((</span><span class="n">get_sclk</span><span class="p">()</span> <span class="o">/</span> <span class="mi">1000</span> <span class="o">/</span> <span class="mi">1000</span> <span class="o">+</span> <span class="mi">5</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7F</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * We will not end up with a CLKDIV=0 because no one will specify</span>
<span class="cm">	 * 20kHz SCL or less in Kconfig now. (5 * 1000 / 20 = 250)</span>
<span class="cm">	 */</span>
	<span class="n">clkhilow</span> <span class="o">=</span> <span class="p">((</span><span class="mi">10</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">/</span> <span class="n">CONFIG_I2C_BLACKFIN_TWI_CLK_KHZ</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/* Set Twi interface clock as specified */</span>
	<span class="n">write_CLKDIV</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="p">(</span><span class="n">clkhilow</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">clkhilow</span><span class="p">);</span>

	<span class="cm">/* Enable TWI */</span>
	<span class="n">write_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">,</span> <span class="n">read_CONTROL</span><span class="p">(</span><span class="n">iface</span><span class="p">)</span> <span class="o">|</span> <span class="n">TWI_ENA</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">i2c_add_numbered_adapter</span><span class="p">(</span><span class="n">p_adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t add i2c adapter!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_add_adapter</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">iface</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Blackfin BF5xx on-chip I2C TWI Contoller, &quot;</span>
		<span class="s">&quot;regs_base@%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iface</span><span class="o">-&gt;</span><span class="n">regs_base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out_error_add_adapter:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">iface</span><span class="p">);</span>
<span class="nl">out_error_req_irq:</span>
<span class="nl">out_error_no_irq:</span>
	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">pin_req</span><span class="p">[</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]);</span>
<span class="nl">out_error_pin_mux:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">regs_base</span><span class="p">);</span>
<span class="nl">out_error_ioremap:</span>
<span class="nl">out_error_get_res:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>
<span class="nl">out_error_nomem:</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">i2c_bfin_twi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_twi_iface</span> <span class="o">*</span><span class="n">iface</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">));</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">iface</span><span class="p">);</span>
	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">pin_req</span><span class="p">[</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">iface</span><span class="o">-&gt;</span><span class="n">regs_base</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">iface</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">i2c_bfin_twi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">i2c_bfin_twi_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">i2c_bfin_twi_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">i2c_bfin_twi_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">i2c_bfin_twi_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;i2c-bfin-twi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">i2c_bfin_twi_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c_bfin_twi_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">i2c_bfin_twi_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c_bfin_twi_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">i2c_bfin_twi_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">i2c_bfin_twi_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Bryan Wu, Sonic Zhang&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Blackfin BF5xx on-chip I2C TWI Contoller Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:i2c-bfin-twi&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
