# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CIC_FIR_2C_issue.srcs/sources_1/imports/new/myclockgen.vhd" \
"../../../../CIC_FIR_2C_issue.srcs/sources_1/new/axis2c_combine.vhd" \
"../../../../CIC_FIR_2C_issue.srcs/sources_1/imports/new/axis2c_splitter.vhd" \
"../../../../CIC_FIR_2C_issue.srcs/sources_1/imports/new/axis-streamer.vhd" \
"../../../../CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd" \
"../../../../CIC_FIR_2C_issue.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" \
"../../../../CIC_FIR_2C_issue.ip_user_files/bd/design_1/ip/design_1_cic_compiler_0_0/sim/design_1_cic_compiler_0_0.vhd" \
"../../../../CIC_FIR_2C_issue.ip_user_files/bd/design_1/ip/design_1_fir_compiler_0_0/sim/design_1_fir_compiler_0_0.vhd" \
"../../../../CIC_FIR_2C_issue.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" \
"../../../../CIC_FIR_2C_issue.ip_user_files/bd/design_1/ip/design_1_cic_compiler_1_0/sim/design_1_cic_compiler_1_0.vhd" \

# Do not sort compile order
nosort
