[ERROR]: during executing yosys script /openlane/scripts/yosys/synth.tcl
[ERROR]: Log: designs/design_mux/runs/run1/logs/synthesis/1-synthesis.log
[ERROR]: Last 10 lines:
3. Executing Verilog-2005 frontend: /openlane/designs/design_mux/src/design_mux.v
Parsing SystemVerilog input from `/openlane/designs/design_mux/src/design_mux.v' to AST representation.
Storing AST representation for module `$abstract\spi_slave'.
Storing AST representation for module `$abstract\raven_spi'.
Storing AST representation for module `$abstract\design_mux'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/design_mux/src/spi_slave.v
/openlane/designs/design_mux/src/spi_slave.v:53: ERROR: Re-definition of module `$abstract\spi_slave'!
child process exited abnormally

[ERROR]: Creating issue reproducible...
