
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'jonny' on host 'laptop-ofsepo5t' (Windows NT_amd64 version 6.2) on Mon Apr 14 16:22:51 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project chol 
INFO: [HLS 200-10] Opening project 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol'.
INFO: [HLS 200-1510] Running: set_top top 
INFO: [HLS 200-1510] Running: add_files chol.cpp 
INFO: [HLS 200-10] Adding design file 'chol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files chol.h 
INFO: [HLS 200-10] Adding design file 'chol.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb chol_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'chol_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 192.566 MB.
INFO: [HLS 200-10] Analyzing design file 'chol.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (chol.cpp:14:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 82.612 seconds; current allocated memory: 202.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 107,032 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,770 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,535 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,405 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,405 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,017 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,017 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,954 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,594 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,506 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/jonny/Documents/Books/School_Books/EECS_700_Algorithms_for_HPC/HLS_designs/Cholesky/cholesky_v1.3/design_files/64x64/chol/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'PE(ap_uint<7>, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&)' (chol.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'PE_last(hls::stream<float, 0>&, hls::stream<float, 0>&)' (chol.cpp:66:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_2> at chol.cpp:12:21 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 24.109 seconds; current allocated memory: 204.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 204.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.617 seconds; current allocated memory: 221.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.144 seconds; current allocated memory: 233.496 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 63 for loop 'loop_div' (chol.cpp:26:14) in function 'PE64'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 63 for loop 'loop_div' (chol.cpp:26:14) in function 'PE64'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 63 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE64'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 63 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE64'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 63 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE64'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 63 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE64'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 54 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.973'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 54 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.973'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 54 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.973'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 54 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.973'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 54 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.973'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 54 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.973'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 55 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.872'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 55 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.872'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 55 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.872'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 55 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.872'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 55 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.872'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 55 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.872'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 56 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.771'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 56 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.771'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 56 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.771'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 56 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.771'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 56 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.771'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 56 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.771'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 57 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.670'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 57 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.670'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 57 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.670'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 57 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.670'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 57 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.670'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 57 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.670'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 1 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.62126'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.62126'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 1 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.62126'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.62126'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 1 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.62126'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.62126'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 2 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.61125'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.61125'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 2 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.61125'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.61125'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 2 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.61125'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.61125'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 3 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.60124'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.60124'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 3 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.60124'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.60124'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 3 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.60124'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.60124'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 4 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.59123'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.59123'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 4 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.59123'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.59123'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 4 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.59123'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.59123'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 5 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.58122'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.58122'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 5 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.58122'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.58122'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 5 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.58122'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.58122'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 6 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.57121'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.57121'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 6 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.57121'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.57121'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 6 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.57121'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.57121'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 58 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.569'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 58 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.569'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 58 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.569'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 58 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.569'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 58 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.569'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 58 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.569'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 7 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.56120'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.56120'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 7 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.56120'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.56120'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 7 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.56120'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 7 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.56120'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 8 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.55119'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.55119'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 8 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.55119'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.55119'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 8 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.55119'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.55119'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 9 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.54118'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.54118'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 9 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.54118'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.54118'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 9 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.54118'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.54118'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 10 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.53117'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.53117'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 10 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.53117'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.53117'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 10 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.53117'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.53117'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 11 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.52116'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 11 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.52116'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 11 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.52116'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 11 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.52116'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 11 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.52116'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 11 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.52116'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 12 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.51115'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 12 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.51115'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 12 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.51115'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 12 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.51115'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 12 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.51115'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 12 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.51115'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 13 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.50114'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.50114'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 13 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.50114'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.50114'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 13 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.50114'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.50114'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 14 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.49113'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.49113'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 14 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.49113'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.49113'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 14 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.49113'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.49113'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 15 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.48112'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 15 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.48112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 15 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.48112'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 15 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.48112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 15 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.48112'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 15 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.48112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 16 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.47111'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.47111'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 16 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.47111'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.47111'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 16 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.47111'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.47111'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 59 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.468'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 59 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.468'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 59 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.468'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 59 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.468'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 59 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.468'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 59 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.468'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 17 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.46110'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 17 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.46110'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 17 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.46110'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 17 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.46110'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 17 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.46110'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 17 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.46110'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 18 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.45109'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.45109'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 18 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.45109'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.45109'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 18 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.45109'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 18 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.45109'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 19 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.44108'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 19 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.44108'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 19 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.44108'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 19 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.44108'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 19 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.44108'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 19 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.44108'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 20 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.43107'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 20 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.43107'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 20 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.43107'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 20 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.43107'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 20 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.43107'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 20 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.43107'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 21 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.42106'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 21 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.42106'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 21 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.42106'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 21 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.42106'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 21 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.42106'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 21 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.42106'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 22 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.41105'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 22 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.41105'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 22 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.41105'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 22 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.41105'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 22 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.41105'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 22 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.41105'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 23 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.40104'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 23 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.40104'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 23 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.40104'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 23 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.40104'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 23 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.40104'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 23 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.40104'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 24 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.39103'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 24 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.39103'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 24 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.39103'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 24 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.39103'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 24 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.39103'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 24 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.39103'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 25 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.38102'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 25 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.38102'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 25 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.38102'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 25 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.38102'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 25 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.38102'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 25 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.38102'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 26 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.37101'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 26 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.37101'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 26 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.37101'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 26 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.37101'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 26 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.37101'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 26 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.37101'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 60 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.367'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.367'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 60 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.367'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.367'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 60 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.367'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 60 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.367'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 27 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.36100'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 27 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.36100'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 27 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.36100'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 27 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.36100'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 27 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.36100'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 27 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.36100'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 28 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3599'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3599'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 28 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3599'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3599'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 28 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3599'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 28 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3599'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 29 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3498'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 29 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3498'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 29 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3498'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 29 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3498'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 29 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3498'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 29 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3498'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 30 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3397'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3397'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 30 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3397'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3397'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 30 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3397'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 30 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3397'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 31 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3296'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3296'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 31 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3296'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3296'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 31 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3296'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 31 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3296'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 32 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3195'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3195'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 32 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3195'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3195'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 32 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3195'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3195'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 33 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3094'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 33 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.3094'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 33 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3094'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 33 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.3094'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 33 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3094'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 33 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.3094'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 34 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2993'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 34 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2993'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 34 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2993'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 34 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2993'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 34 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2993'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 34 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2993'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 35 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2892'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 35 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2892'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 35 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2892'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 35 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2892'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 35 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2892'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 35 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2892'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 36 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2791'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 36 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2791'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 36 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2791'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 36 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2791'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 36 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2791'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 36 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2791'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 37 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2690'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 37 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2690'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 37 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2690'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 37 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2690'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 37 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2690'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 37 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2690'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 61 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.266'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 61 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.266'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 61 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.266'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 61 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.266'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 61 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.266'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 61 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.266'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 38 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2589'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 38 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2589'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 38 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2589'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 38 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2589'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 38 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2589'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 38 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2589'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 39 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2488'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2488'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 39 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2488'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2488'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 39 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2488'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2488'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 40 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2387'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 40 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2387'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 40 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2387'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 40 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2387'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 40 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2387'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 40 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2387'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 41 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2286'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 41 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2286'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 41 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2286'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 41 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2286'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 41 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2286'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 41 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2286'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 42 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2185'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 42 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2185'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 42 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2185'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 42 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2185'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 42 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2185'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 42 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2185'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 43 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2084'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 43 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.2084'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 43 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2084'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 43 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.2084'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 43 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2084'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 43 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.2084'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 44 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1983'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 44 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1983'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 44 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1983'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 44 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1983'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 44 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1983'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 44 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1983'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 45 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1882'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 45 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1882'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 45 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1882'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 45 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1882'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 45 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1882'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 45 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1882'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 46 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1781'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 46 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1781'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 46 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1781'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 46 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1781'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 46 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1781'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 46 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1781'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 47 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1680'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 47 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1680'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 47 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1680'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 47 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1680'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 47 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1680'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 47 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1680'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 62 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 62 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 62 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 62 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 62 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 62 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 48 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1579'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1579'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 48 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1579'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1579'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 48 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1579'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1579'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 49 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1478'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 49 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1478'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 49 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1478'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 49 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1478'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 49 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1478'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 49 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1478'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 50 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1377'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1377'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 50 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1377'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1377'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 50 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1377'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1377'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 51 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1276'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 51 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1276'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 51 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1276'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 51 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1276'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 51 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1276'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 51 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1276'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 52 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1175'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 52 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1175'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 52 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1175'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 52 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1175'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 52 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1175'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 52 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1175'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 53 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1074'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 53 for loop 'loop_div' (chol.cpp:26:14) in function 'PE.1074'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 53 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1074'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 53 for loop 'loop2_mps' (chol.cpp:26:17) in function 'PE.1074'.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 53 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1074'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 53 for loop 'loop1_mps' (chol.cpp:26:14) in function 'PE.1074'.
INFO: [XFORM 203-712] Applying dataflow to function 'top' (chol.cpp:720:2), detected/extracted 67 process function(s): 
	 'feeder'
	 'PE64'
	 'PE.165'
	 'PE.266'
	 'PE.367'
	 'PE.468'
	 'PE.569'
	 'PE.670'
	 'PE.771'
	 'PE.872'
	 'PE.973'
	 'PE.1074'
	 'PE.1175'
	 'PE.1276'
	 'PE.1377'
	 'PE.1478'
	 'PE.1579'
	 'PE.1680'
	 'PE.1781'
	 'PE.1882'
	 'PE.1983'
	 'PE.2084'
	 'PE.2185'
	 'PE.2286'
	 'PE.2387'
	 'PE.2488'
	 'PE.2589'
	 'PE.2690'
	 'PE.2791'
	 'PE.2892'
	 'PE.2993'
	 'PE.3094'
	 'PE.3195'
	 'PE.3296'
	 'PE.3397'
	 'PE.3498'
	 'PE.3599'
	 'PE.36100'
	 'PE.37101'
	 'PE.38102'
	 'PE.39103'
	 'PE.40104'
	 'PE.41105'
	 'PE.42106'
	 'PE.43107'
	 'PE.44108'
	 'PE.45109'
	 'PE.46110'
	 'PE.47111'
	 'PE.48112'
	 'PE.49113'
	 'PE.50114'
	 'PE.51115'
	 'PE.52116'
	 'PE.53117'
	 'PE.54118'
	 'PE.55119'
	 'PE.56120'
	 'PE.57121'
	 'PE.58122'
	 'PE.59123'
	 'PE.60124'
	 'PE.61125'
	 'PE.62126'
	 'PE_last'
	 'collector'
	 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 23.67 seconds; current allocated memory: 274.297 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_10_1'(chol.cpp:10:20) and 'VITIS_LOOP_12_2'(chol.cpp:12:21) in function 'feeder' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE64' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.973' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.872' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.771' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.670' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.62126' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.61125' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.60124' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.59123' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.58122' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.57121' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.569' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.56120' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.55119' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.54118' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.53117' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.52116' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.51115' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.50114' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.49113' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.48112' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.47111' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.468' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.46110' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.45109' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.44108' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.43107' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.42106' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.41105' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.40104' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.39103' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.38102' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.37101' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.367' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.36100' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3599' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3498' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3397' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3296' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3195' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.3094' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2993' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2892' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2791' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2690' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.266' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2589' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2488' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2387' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2286' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2185' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.2084' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1983' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1882' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1781' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1680' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.165' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1579' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1478' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1377' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1276' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1175' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1_mps'(chol.cpp:50:14) and 'loop2_mps'(chol.cpp:51:15) in function 'PE.1074' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (chol.cpp:10:20) in function 'feeder'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE64'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.973'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.872'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.771'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.670'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.62126'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.61125'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.60124'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.59123'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.58122'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.57121'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.569'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.56120'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.55119'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.54118'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.53117'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.52116'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.51115'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.50114'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.49113'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.48112'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.47111'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.468'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.46110'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.45109'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.44108'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.43107'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.42106'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.41105'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.40104'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.39103'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.38102'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.37101'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.367'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.36100'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3599'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3498'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3397'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3296'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3195'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.3094'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2993'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2892'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2791'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2690'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.266'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2589'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2488'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2387'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2286'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2185'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.2084'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1983'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1882'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1781'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1680'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.165'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1579'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1478'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1377'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1276'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1175'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1_mps' (chol.cpp:50:14) in function 'PE.1074'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13 seconds. CPU system time: 2 seconds. Elapsed time: 18.116 seconds; current allocated memory: 2.456 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.165_Pipeline_loop_div' to 'PE_165_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.165_Pipeline_loop1_mps_loop2_mps' to 'PE_165_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.165' to 'PE_165'.
WARNING: [SYN 201-103] Legalizing function name 'PE.266_Pipeline_loop_div' to 'PE_266_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.266_Pipeline_loop1_mps_loop2_mps' to 'PE_266_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.266' to 'PE_266'.
WARNING: [SYN 201-103] Legalizing function name 'PE.367_Pipeline_loop_div' to 'PE_367_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.367_Pipeline_loop1_mps_loop2_mps' to 'PE_367_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.367' to 'PE_367'.
WARNING: [SYN 201-103] Legalizing function name 'PE.468_Pipeline_loop_div' to 'PE_468_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.468_Pipeline_loop1_mps_loop2_mps' to 'PE_468_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.468' to 'PE_468'.
WARNING: [SYN 201-103] Legalizing function name 'PE.569_Pipeline_loop_div' to 'PE_569_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.569_Pipeline_loop1_mps_loop2_mps' to 'PE_569_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.569' to 'PE_569'.
WARNING: [SYN 201-103] Legalizing function name 'PE.670_Pipeline_loop_div' to 'PE_670_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.670_Pipeline_loop1_mps_loop2_mps' to 'PE_670_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.670' to 'PE_670'.
WARNING: [SYN 201-103] Legalizing function name 'PE.771_Pipeline_loop_div' to 'PE_771_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.771_Pipeline_loop1_mps_loop2_mps' to 'PE_771_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.771' to 'PE_771'.
WARNING: [SYN 201-103] Legalizing function name 'PE.872_Pipeline_loop_div' to 'PE_872_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.872_Pipeline_loop1_mps_loop2_mps' to 'PE_872_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.872' to 'PE_872'.
WARNING: [SYN 201-103] Legalizing function name 'PE.973_Pipeline_loop_div' to 'PE_973_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.973_Pipeline_loop1_mps_loop2_mps' to 'PE_973_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.973' to 'PE_973'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1074_Pipeline_loop_div' to 'PE_1074_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1074_Pipeline_loop1_mps_loop2_mps' to 'PE_1074_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1074' to 'PE_1074'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1175_Pipeline_loop_div' to 'PE_1175_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1175_Pipeline_loop1_mps_loop2_mps' to 'PE_1175_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1175' to 'PE_1175'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1276_Pipeline_loop_div' to 'PE_1276_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1276_Pipeline_loop1_mps_loop2_mps' to 'PE_1276_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1276' to 'PE_1276'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1377_Pipeline_loop_div' to 'PE_1377_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1377_Pipeline_loop1_mps_loop2_mps' to 'PE_1377_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1377' to 'PE_1377'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1478_Pipeline_loop_div' to 'PE_1478_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1478_Pipeline_loop1_mps_loop2_mps' to 'PE_1478_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1478' to 'PE_1478'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1579_Pipeline_loop_div' to 'PE_1579_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1579_Pipeline_loop1_mps_loop2_mps' to 'PE_1579_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1579' to 'PE_1579'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1680_Pipeline_loop_div' to 'PE_1680_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1680_Pipeline_loop1_mps_loop2_mps' to 'PE_1680_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1680' to 'PE_1680'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1781_Pipeline_loop_div' to 'PE_1781_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1781_Pipeline_loop1_mps_loop2_mps' to 'PE_1781_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1781' to 'PE_1781'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1882_Pipeline_loop_div' to 'PE_1882_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1882_Pipeline_loop1_mps_loop2_mps' to 'PE_1882_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1882' to 'PE_1882'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1983_Pipeline_loop_div' to 'PE_1983_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1983_Pipeline_loop1_mps_loop2_mps' to 'PE_1983_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.1983' to 'PE_1983'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2084_Pipeline_loop_div' to 'PE_2084_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2084_Pipeline_loop1_mps_loop2_mps' to 'PE_2084_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2084' to 'PE_2084'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2185_Pipeline_loop_div' to 'PE_2185_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2185_Pipeline_loop1_mps_loop2_mps' to 'PE_2185_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2185' to 'PE_2185'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2286_Pipeline_loop_div' to 'PE_2286_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2286_Pipeline_loop1_mps_loop2_mps' to 'PE_2286_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2286' to 'PE_2286'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2387_Pipeline_loop_div' to 'PE_2387_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2387_Pipeline_loop1_mps_loop2_mps' to 'PE_2387_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2387' to 'PE_2387'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2488_Pipeline_loop_div' to 'PE_2488_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2488_Pipeline_loop1_mps_loop2_mps' to 'PE_2488_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2488' to 'PE_2488'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2589_Pipeline_loop_div' to 'PE_2589_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2589_Pipeline_loop1_mps_loop2_mps' to 'PE_2589_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2589' to 'PE_2589'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2690_Pipeline_loop_div' to 'PE_2690_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2690_Pipeline_loop1_mps_loop2_mps' to 'PE_2690_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2690' to 'PE_2690'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2791_Pipeline_loop_div' to 'PE_2791_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2791_Pipeline_loop1_mps_loop2_mps' to 'PE_2791_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2791' to 'PE_2791'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2892_Pipeline_loop_div' to 'PE_2892_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2892_Pipeline_loop1_mps_loop2_mps' to 'PE_2892_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2892' to 'PE_2892'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2993_Pipeline_loop_div' to 'PE_2993_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2993_Pipeline_loop1_mps_loop2_mps' to 'PE_2993_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2993' to 'PE_2993'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3094_Pipeline_loop_div' to 'PE_3094_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3094_Pipeline_loop1_mps_loop2_mps' to 'PE_3094_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3094' to 'PE_3094'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3195_Pipeline_loop_div' to 'PE_3195_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3195_Pipeline_loop1_mps_loop2_mps' to 'PE_3195_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3195' to 'PE_3195'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3296_Pipeline_loop_div' to 'PE_3296_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3296_Pipeline_loop1_mps_loop2_mps' to 'PE_3296_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3296' to 'PE_3296'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3397_Pipeline_loop_div' to 'PE_3397_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3397_Pipeline_loop1_mps_loop2_mps' to 'PE_3397_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3397' to 'PE_3397'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3498_Pipeline_loop_div' to 'PE_3498_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3498_Pipeline_loop1_mps_loop2_mps' to 'PE_3498_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3498' to 'PE_3498'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3599_Pipeline_loop_div' to 'PE_3599_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3599_Pipeline_loop1_mps_loop2_mps' to 'PE_3599_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3599' to 'PE_3599'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36100_Pipeline_loop_div' to 'PE_36100_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36100_Pipeline_loop1_mps_loop2_mps' to 'PE_36100_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36100' to 'PE_36100'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37101_Pipeline_loop_div' to 'PE_37101_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37101_Pipeline_loop1_mps_loop2_mps' to 'PE_37101_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37101' to 'PE_37101'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38102_Pipeline_loop_div' to 'PE_38102_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38102_Pipeline_loop1_mps_loop2_mps' to 'PE_38102_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38102' to 'PE_38102'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39103_Pipeline_loop_div' to 'PE_39103_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39103_Pipeline_loop1_mps_loop2_mps' to 'PE_39103_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39103' to 'PE_39103'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40104_Pipeline_loop_div' to 'PE_40104_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40104_Pipeline_loop1_mps_loop2_mps' to 'PE_40104_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40104' to 'PE_40104'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41105_Pipeline_loop_div' to 'PE_41105_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41105_Pipeline_loop1_mps_loop2_mps' to 'PE_41105_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41105' to 'PE_41105'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42106_Pipeline_loop_div' to 'PE_42106_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42106_Pipeline_loop1_mps_loop2_mps' to 'PE_42106_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42106' to 'PE_42106'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43107_Pipeline_loop_div' to 'PE_43107_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43107_Pipeline_loop1_mps_loop2_mps' to 'PE_43107_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43107' to 'PE_43107'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44108_Pipeline_loop_div' to 'PE_44108_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44108_Pipeline_loop1_mps_loop2_mps' to 'PE_44108_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44108' to 'PE_44108'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45109_Pipeline_loop_div' to 'PE_45109_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45109_Pipeline_loop1_mps_loop2_mps' to 'PE_45109_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45109' to 'PE_45109'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46110_Pipeline_loop_div' to 'PE_46110_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46110_Pipeline_loop1_mps_loop2_mps' to 'PE_46110_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46110' to 'PE_46110'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47111_Pipeline_loop_div' to 'PE_47111_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47111_Pipeline_loop1_mps_loop2_mps' to 'PE_47111_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47111' to 'PE_47111'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48112_Pipeline_loop_div' to 'PE_48112_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48112_Pipeline_loop1_mps_loop2_mps' to 'PE_48112_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48112' to 'PE_48112'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49113_Pipeline_loop_div' to 'PE_49113_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49113_Pipeline_loop1_mps_loop2_mps' to 'PE_49113_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49113' to 'PE_49113'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50114_Pipeline_loop_div' to 'PE_50114_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50114_Pipeline_loop1_mps_loop2_mps' to 'PE_50114_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50114' to 'PE_50114'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51115_Pipeline_loop_div' to 'PE_51115_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51115_Pipeline_loop1_mps_loop2_mps' to 'PE_51115_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51115' to 'PE_51115'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52116_Pipeline_loop_div' to 'PE_52116_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52116_Pipeline_loop1_mps_loop2_mps' to 'PE_52116_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52116' to 'PE_52116'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53117_Pipeline_loop_div' to 'PE_53117_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53117_Pipeline_loop1_mps_loop2_mps' to 'PE_53117_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53117' to 'PE_53117'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54118_Pipeline_loop_div' to 'PE_54118_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54118_Pipeline_loop1_mps_loop2_mps' to 'PE_54118_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54118' to 'PE_54118'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55119_Pipeline_loop_div' to 'PE_55119_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55119_Pipeline_loop1_mps_loop2_mps' to 'PE_55119_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55119' to 'PE_55119'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56120_Pipeline_loop_div' to 'PE_56120_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56120_Pipeline_loop1_mps_loop2_mps' to 'PE_56120_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56120' to 'PE_56120'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57121_Pipeline_loop_div' to 'PE_57121_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57121_Pipeline_loop1_mps_loop2_mps' to 'PE_57121_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57121' to 'PE_57121'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58122_Pipeline_loop_div' to 'PE_58122_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58122_Pipeline_loop1_mps_loop2_mps' to 'PE_58122_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58122' to 'PE_58122'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59123_Pipeline_loop_div' to 'PE_59123_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59123_Pipeline_loop1_mps_loop2_mps' to 'PE_59123_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59123' to 'PE_59123'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60124_Pipeline_loop_div' to 'PE_60124_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60124_Pipeline_loop1_mps_loop2_mps' to 'PE_60124_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60124' to 'PE_60124'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61125_Pipeline_loop_div' to 'PE_61125_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61125_Pipeline_loop1_mps_loop2_mps' to 'PE_61125_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61125' to 'PE_61125'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62126_Pipeline_loop_div' to 'PE_62126_Pipeline_loop_div'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62126_Pipeline_loop1_mps_loop2_mps' to 'PE_62126_Pipeline_loop1_mps_loop2_mps'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62126' to 'PE_62126'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feeder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'feeder' consists of the following:
	'store' operation 0 bit ('j_write_ln9', chol.cpp:9) of constant 0 on local variable 'j', chol.cpp:9 [10]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:12) on local variable 'j', chol.cpp:9 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', chol.cpp:12) [23]  (1.870 ns)
	'select' operation 7 bit ('select_ln9', chol.cpp:9) [24]  (0.993 ns)
	'add' operation 7 bit ('add_ln12', chol.cpp:12) [40]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln9', chol.cpp:9) of variable 'add_ln12', chol.cpp:12 on local variable 'j', chol.cpp:9 [43]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 13.568 seconds; current allocated memory: 2.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 2.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE64_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.578 seconds; current allocated memory: 2.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 2.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE64_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE64_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_1', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE64_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 1 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [55]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [58]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 2.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 2.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_165_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 2.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 2.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_165_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_165_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_55', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_165_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 2 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 2.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 2.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 2.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_266_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 2.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_266_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_266_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_44', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_266_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 3 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.907 seconds; current allocated memory: 2.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 2.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 2.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_367_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 2.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 2.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_367_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_367_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_32', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_367_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 4 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 2.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.967 seconds; current allocated memory: 2.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 2.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 2.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_468_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 2.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 2.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_468_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_468_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_21', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_468_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 5 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 2.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 2.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 2.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_569_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 2.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 2.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_569_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_569_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_10', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_569_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 6 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 2.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 2.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_569' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 2.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 2.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_670_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 2.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_670_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_670_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_4', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_670_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 7 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 2.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_670' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 2.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_771_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 2.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 2.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_771_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_771_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_3', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_771_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 8 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 2.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_771' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_872_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 2.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_872_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_872_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_2', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_872_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 9 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 2.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 2.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_872' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 2.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_973_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 2.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_973_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_973_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_1', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_973_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_1_write_ln26', chol.cpp:26) of constant 10 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_1_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_1_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 2.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 2.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_973' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 2.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 2.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1074_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 2.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.499 seconds; current allocated memory: 2.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1074_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1074_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_61', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1074_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 11 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1074' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 2.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1175_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 2.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1175_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1175_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_60', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1175_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 12 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 2.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 2.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 2.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 2.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1276_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 2.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 2.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1276_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1276_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_59', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1276_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 13 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 2.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 2.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 2.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1377_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.636 seconds; current allocated memory: 2.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 2.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1377_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1377_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_58', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1377_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 14 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 2.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 2.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1478_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 2.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1478_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1478_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_57', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1478_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 15 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1579_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 2.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1579_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1579_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_56', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1579_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 16 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 2.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1680_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 2.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 2.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1680_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1680_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_54', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1680_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 17 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 2.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1680' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 2.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1781_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 2.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1781_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1781_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_53', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1781_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 18 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1781' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.489 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 2.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1882_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 2.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 2.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1882_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1882_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_52', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1882_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 19 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 2.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 2.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1882' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 2.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1983_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.685 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1983_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_1983_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_51', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_1983_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 20 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1983' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2084_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 2.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 2.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2084_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2084_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_50', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2084_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 21 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 2.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 2.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2084' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.494 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2185_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.027 seconds; current allocated memory: 2.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 2.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2185_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2185_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_49', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2185_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 22 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 2.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 2.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 2.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 2.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2286_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 2.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2286_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2286_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_48', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2286_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 23 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 2.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 2.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2387_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 2.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2387_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2387_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_47', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2387_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 24 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 2.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2488_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 2.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2488_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2488_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_46', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2488_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 25 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 2.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 2.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 2.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.508 seconds; current allocated memory: 2.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2589_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 2.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 2.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2589_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2589_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_45', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2589_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 26 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 2.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 2.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2589' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 2.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 2.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2690_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 2.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 2.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2690_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2690_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_43', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2690_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 27 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 2.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2690' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 2.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 2.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2791_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 2.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 2.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2791_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2791_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_42', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2791_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 28 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 2.502 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2791' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 2.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.985 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2892_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 2.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2892_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2892_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_41', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2892_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 29 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.909 seconds; current allocated memory: 2.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2892' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 2.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 2.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2993_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 2.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 2.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2993_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_2993_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_40', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_2993_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 30 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 2.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2993' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3094_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3094_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3094_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_39', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3094_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 31 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 2.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 2.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3094' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 2.507 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 2.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3195_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 2.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3195_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3195_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_38', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3195_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 32 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 2.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 2.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3296_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3296_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3296_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_37', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3296_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 33 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.921 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3397_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 2.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.687 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3397_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3397_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_36', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3397_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 34 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 2.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3498_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 2.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 2.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3498_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3498_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_35', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3498_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 35 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3599_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.588 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3599_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_3599_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_34', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_3599_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 36 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3599' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36100_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36100_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_36100_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_33', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_36100_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 37 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37101_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37101_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_37101_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_31', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_37101_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 38 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.653 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38102_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38102_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_38102_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_30', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_38102_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 39 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39103_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39103_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_39103_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_29', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_39103_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 40 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.197 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40104_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40104_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_40104_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_28', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_40104_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 41 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.381 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41105_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41105_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_41105_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_27', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_41105_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 42 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.597 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42106_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42106_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_42106_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_26', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_42106_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 43 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.698 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43107_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43107_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_43107_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_25', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_43107_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 44 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.545 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44108_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.637 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44108_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_44108_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_24', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_44108_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 45 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.271 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45109_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.929 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45109_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_45109_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_23', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_45109_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 46 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.511 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46110_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46110_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_46110_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_22', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_46110_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 47 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.684 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47111_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47111_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_47111_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_20', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_47111_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 48 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48112_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48112_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_48112_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_19', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_48112_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 49 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.907 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.039 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49113_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49113_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_49113_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_18', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_49113_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 50 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50114_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.147 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50114_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_50114_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_17', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_50114_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 51 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.542 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51115_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.288 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51115_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_51115_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_16', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_51115_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 52 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52116_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52116_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_52116_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_15', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_52116_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 53 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53117_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53117_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_53117_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_14', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_53117_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 54 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.109 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54118_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54118_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_54118_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_13', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_54118_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 55 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55119_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.883 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55119_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_55119_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_12', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_55119_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 56 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.539 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.905 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56120_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.929 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.214 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56120_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_56120_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_11', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_56120_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 57 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.089 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57121_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.185 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57121_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_57121_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_9', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_57121_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 58 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58122_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58122_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_58122_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_8', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_58122_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 59 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.598 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59123_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59123_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_59123_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_7', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_59123_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 60 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60124_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60124_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_60124_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_6', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_60124_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 61 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.109 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61125_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.166 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61125_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_61125_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_5', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_61125_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 62 on local variable 'j', chol.cpp:26 [11]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [24]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [25]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [57]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [60]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62126_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_div'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'loop_div'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.605 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.404 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62126_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_mps_loop2_mps'.
WARNING: [HLS 200-885] The II Violation in module 'PE_62126_Pipeline_loop1_mps_loop2_mps' (loop 'loop1_mps_loop2_mps'): Unable to schedule 'load' operation 32 bit ('mid_L_load_4', chol.cpp:57) on array 'mid_L' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'mid_L'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'loop1_mps_loop2_mps'
WARNING: [HLS 200-871] Estimated clock period (7.909 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_62126_Pipeline_loop1_mps_loop2_mps' consists of the following:
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of constant 63 on local variable 'j', chol.cpp:26 [9]  (1.588 ns)
	'load' operation 7 bit ('j_load', chol.cpp:51) on local variable 'j', chol.cpp:26 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', chol.cpp:51) [21]  (1.870 ns)
	'select' operation 7 bit ('select_ln26', chol.cpp:26) [22]  (0.993 ns)
	'add' operation 7 bit ('j', chol.cpp:51) [54]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln26', chol.cpp:26) of variable 'j', chol.cpp:51 on local variable 'j', chol.cpp:26 [56]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_142_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.889 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_160_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_160_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.343 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_169_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_169_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_178_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_178_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_196_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_196_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_205_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.281 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_214_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_214_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.224 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_223_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_223_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.004 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_232_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_232_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_241_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_241_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_250_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.569 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_259_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_259_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_259_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_268_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_268_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.343 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_277_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_277_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_286_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_286_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.413 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_295_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_295_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_295_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_304_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_304_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_313_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_313_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.373 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_322_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_322_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_322_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.014 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_331_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_331_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_331_22'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_340_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_340_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_340_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_349_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_349_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_358_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_358_25'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.832 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_367_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_367_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_367_26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_376_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.172 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_385_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_385_28'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_394_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_394_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_394_29'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.493 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_403_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_403_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_403_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_412_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_412_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_412_31'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.125 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_421_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_421_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.044 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_430_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_430_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_430_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_439_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_439_34'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_439_34'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.294 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_448_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_448_35'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_448_35'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_457_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_457_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_457_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.618 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_466_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_466_37'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_466_37'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_475_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_38'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_475_38'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.666 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_484_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_484_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_484_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_493_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_493_40'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_493_40'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.416 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_502_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_502_41'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_502_41'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.142 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_511_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_511_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_520_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_43'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_520_43'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.843 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.044 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_529_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_529_44'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_529_44'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.179 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_538_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_538_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_538_45'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.627 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_547_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_547_46'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_547_46'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.474 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_556_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_556_47'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_556_47'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_565_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_565_48'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.522 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_574_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_574_49'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_574_49'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.747 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_583_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_583_50'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_583_50'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.389 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_592_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_592_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_592_51'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_601_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_601_52'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_601_52'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.402 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_610_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_610_53'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_610_53'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_619_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_619_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_619_54'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.42 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_628_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_628_55'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_628_55'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.127 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_637_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_637_56'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_637_56'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.576 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.182 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_646_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_646_57'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_646_57'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.747 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_655_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_655_58'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_655_58'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.013 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.312 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_664_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_664_59'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_664_59'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_673_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_673_60'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_673_60'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.034 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_682_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_682_61'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_682_61'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.513 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_691_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_691_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_691_62'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.741 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_700_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_700_63'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_700_63'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector_Pipeline_VITIS_LOOP_709_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_709_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_709_64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.19 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.515 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_collector_U0 (from PE64_U0 to collector_U0) to 65 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result0 (from PE64_U0 to collector_U0) to 65 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result1 (from PE_165_U0 to collector_U0) to 64 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result2 (from PE_266_U0 to collector_U0) to 63 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result3 (from PE_367_U0 to collector_U0) to 62 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result4 (from PE_468_U0 to collector_U0) to 61 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result5 (from PE_569_U0 to collector_U0) to 60 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result6 (from PE_670_U0 to collector_U0) to 59 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result7 (from PE_771_U0 to collector_U0) to 58 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result8 (from PE_872_U0 to collector_U0) to 57 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result9 (from PE_973_U0 to collector_U0) to 56 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result10 (from PE_1074_U0 to collector_U0) to 55 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result11 (from PE_1175_U0 to collector_U0) to 54 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result12 (from PE_1276_U0 to collector_U0) to 53 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result13 (from PE_1377_U0 to collector_U0) to 52 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result14 (from PE_1478_U0 to collector_U0) to 51 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result15 (from PE_1579_U0 to collector_U0) to 50 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result16 (from PE_1680_U0 to collector_U0) to 49 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result17 (from PE_1781_U0 to collector_U0) to 48 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result18 (from PE_1882_U0 to collector_U0) to 47 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result19 (from PE_1983_U0 to collector_U0) to 46 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result20 (from PE_2084_U0 to collector_U0) to 45 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result21 (from PE_2185_U0 to collector_U0) to 44 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result22 (from PE_2286_U0 to collector_U0) to 43 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result23 (from PE_2387_U0 to collector_U0) to 42 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result24 (from PE_2488_U0 to collector_U0) to 41 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result25 (from PE_2589_U0 to collector_U0) to 40 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result26 (from PE_2690_U0 to collector_U0) to 39 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result27 (from PE_2791_U0 to collector_U0) to 38 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result28 (from PE_2892_U0 to collector_U0) to 37 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result29 (from PE_2993_U0 to collector_U0) to 36 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result30 (from PE_3094_U0 to collector_U0) to 35 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result31 (from PE_3195_U0 to collector_U0) to 34 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result32 (from PE_3296_U0 to collector_U0) to 33 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result33 (from PE_3397_U0 to collector_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result34 (from PE_3498_U0 to collector_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result35 (from PE_3599_U0 to collector_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result36 (from PE_36100_U0 to collector_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result37 (from PE_37101_U0 to collector_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result38 (from PE_38102_U0 to collector_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result39 (from PE_39103_U0 to collector_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result40 (from PE_40104_U0 to collector_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result41 (from PE_41105_U0 to collector_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result42 (from PE_42106_U0 to collector_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result43 (from PE_43107_U0 to collector_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result44 (from PE_44108_U0 to collector_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result45 (from PE_45109_U0 to collector_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result46 (from PE_46110_U0 to collector_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result47 (from PE_47111_U0 to collector_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result48 (from PE_48112_U0 to collector_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result49 (from PE_49113_U0 to collector_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result50 (from PE_50114_U0 to collector_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result51 (from PE_51115_U0 to collector_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result52 (from PE_52116_U0 to collector_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result53 (from PE_53117_U0 to collector_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO result54 (from PE_54118_U0 to collector_U0) to 11 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 14.126 seconds; current allocated memory: 2.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feeder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feeder' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_12_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feeder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.433 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE64_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE64_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE64_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.138 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE64_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE64_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE64_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.172 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE64'.
INFO: [RTMG 210-278] Implementing memory 'top_PE64_mid_L_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.644 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_165_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_165_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_165_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.22 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_165_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_165_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_165_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.688 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_266_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_266_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_266_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_266_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_266_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_266_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.837 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_266'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.681 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_367_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_367_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_367_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_367_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_367_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_367_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_367'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.977 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_468_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_468_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_468_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_468_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_468_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_468_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.582 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_468'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.415 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_569_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_569_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_569_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_569_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_569_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_569_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.171 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_569' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_569'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.413 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_670_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_670_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_670_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_670_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_670_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_670_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_670' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_670'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.797 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_771_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_771_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_771_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.548 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_771_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_771_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_771_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_771' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_771'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.976 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_872_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_872_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_872_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.967 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_872_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_872_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_872_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.389 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_872' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_872'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.372 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_973_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_973_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_973_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_973_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_973_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_973_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.737 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_973' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_973'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.808 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1074_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1074_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1074_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.398 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1074_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1074_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1074_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.885 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1074' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1074'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1175_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1175_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1175_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.605 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1175_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1175_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1175_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.781 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.018 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1276_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1276_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1276_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.503 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1276_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1276_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1276_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.623 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1276'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.503 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1377_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1377_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1377_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.424 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1377_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1377_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1377_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1377'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1478_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1478_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1478_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.524 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1478_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1478_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1478_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.938 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1478'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1579_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1579_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1579_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.686 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1579_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1579_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1579_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.376 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1579'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.294 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1680_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1680_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1680_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.863 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1680_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1680_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1680_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1680' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1680'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.901 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1781_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1781_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1781_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.104 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1781_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1781_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1781_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.027 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1781' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1781'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.727 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1882_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1882_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1882_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.827 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1882_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1882_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1882_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.984 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1882' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1882'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.838 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1983_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1983_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1983_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.872 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1983_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1983_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1983_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.804 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1983' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1983'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.009 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2084_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2084_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2084_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2084_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2084_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2084_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.455 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2084' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2084'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.947 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2185_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2185_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2185_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.391 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2185_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2185_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2185_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.798 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2286_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2286_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2286_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.328 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2286_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2286_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2286_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.761 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2286'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2387_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2387_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2387_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2387_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2387_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2387_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.803 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2488_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2488_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2488_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2488_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2488_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2488_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2488'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2589_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2589_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2589_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.813 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2589_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2589_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2589_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.337 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2589' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2589'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.539 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2690_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2690_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2690_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2690_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2690_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2690_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.662 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2690' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2690'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.205 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2791_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2791_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2791_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2791_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2791_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2791_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.956 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2791' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2791'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.2 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2892_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2892_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2892_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2892_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2892_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2892_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.22 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2892' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2892'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.611 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2993_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2993_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2993_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2993_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2993_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2993_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.878 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2993' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2993'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.828 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3094_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3094_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3094_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.549 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3094_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3094_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3094_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.693 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3094' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3094'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.079 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3195_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3195_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3195_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.414 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3195_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3195_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3195_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3296_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3296_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3296_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.039 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3296_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3296_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3296_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.827 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3296'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3397_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3397_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3397_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.617 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3397_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3397_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3397_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.034 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3498_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3498_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3498_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.38 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3498_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3498_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3498_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.808 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3498'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.695 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3599_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3599_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3599_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.408 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3599_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3599_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3599_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.717 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3599' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3599'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.609 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36100_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36100_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36100_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36100_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36100_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36100_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.179 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37101_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37101_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37101_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.741 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37101_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37101_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37101_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.947 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38102_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38102_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38102_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.818 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38102_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38102_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38102_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.452 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39103_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39103_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39103_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.583 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39103_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39103_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39103_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.165 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.949 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40104_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40104_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40104_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.843 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40104_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40104_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40104_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.132 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.818 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41105_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41105_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41105_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.403 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41105_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41105_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41105_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.832 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42106_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42106_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42106_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.832 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42106_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42106_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42106_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.043 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43107_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43107_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43107_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.472 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43107_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43107_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43107_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.751 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.577 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44108_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44108_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44108_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.947 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44108_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44108_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44108_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.972 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.989 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45109_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45109_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45109_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45109_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45109_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45109_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.281 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.998 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46110_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46110_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46110_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46110_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46110_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46110_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.76 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.144 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47111_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47111_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47111_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.904 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47111_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47111_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47111_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.715 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.051 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48112_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48112_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48112_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.065 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48112_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48112_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48112_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.172 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.195 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49113_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49113_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49113_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49113_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49113_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49113_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.036 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.756 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50114_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50114_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50114_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.766 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50114_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50114_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50114_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.224 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.852 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51115_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51115_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51115_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51115_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51115_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51115_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.6 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.769 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52116_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52116_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52116_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.915 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52116_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52116_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52116_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.765 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.033 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53117_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53117_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53117_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.382 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53117_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53117_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53117_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.653 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.069 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54118_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54118_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54118_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54118_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54118_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54118_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.017 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55119_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55119_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55119_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55119_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55119_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55119_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.54 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.862 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56120_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56120_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56120_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.644 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56120_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56120_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56120_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.831 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.038 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57121_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57121_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57121_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57121_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57121_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57121_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.962 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.207 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58122_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58122_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58122_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.716 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58122_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58122_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58122_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.753 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.207 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59123_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59123_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59123_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.081 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59123_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59123_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59123_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.433 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.501 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60124_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60124_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60124_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.144 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60124_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60124_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60124_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.244 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61125_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61125_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61125_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61125_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61125_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61125_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.099 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.071 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62126_Pipeline_loop_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62126_Pipeline_loop_div' pipeline 'loop_div' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62126_Pipeline_loop_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.826 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62126_Pipeline_loop1_mps_loop2_mps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62126_Pipeline_loop1_mps_loop2_mps' pipeline 'loop1_mps_loop2_mps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62126_Pipeline_loop1_mps_loop2_mps'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.486 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.233 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.724 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_142_1' pipeline 'VITIS_LOOP_142_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.697 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.161 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_160_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_160_3' pipeline 'VITIS_LOOP_160_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_160_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.152 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_169_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_169_4' pipeline 'VITIS_LOOP_169_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_169_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.606 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_178_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_178_5' pipeline 'VITIS_LOOP_178_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_178_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.885 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_187_6' pipeline 'VITIS_LOOP_187_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_196_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_196_7' pipeline 'VITIS_LOOP_196_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_196_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.23 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_205_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_205_8' pipeline 'VITIS_LOOP_205_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_205_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.796 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_214_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_214_9' pipeline 'VITIS_LOOP_214_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_214_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.911 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_223_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_223_10' pipeline 'VITIS_LOOP_223_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_223_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.577 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_232_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_232_11' pipeline 'VITIS_LOOP_232_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_232_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_241_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_241_12' pipeline 'VITIS_LOOP_241_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_241_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.931 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_250_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_250_13' pipeline 'VITIS_LOOP_250_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_250_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.031 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_259_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_259_14' pipeline 'VITIS_LOOP_259_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_259_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.112 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_268_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_268_15' pipeline 'VITIS_LOOP_268_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_268_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.851 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_277_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_277_16' pipeline 'VITIS_LOOP_277_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_277_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_286_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_286_17' pipeline 'VITIS_LOOP_286_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_286_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.238 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_295_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_295_18' pipeline 'VITIS_LOOP_295_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_295_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.089 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_304_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_304_19' pipeline 'VITIS_LOOP_304_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_304_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.503 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_313_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_313_20' pipeline 'VITIS_LOOP_313_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_313_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_322_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_322_21' pipeline 'VITIS_LOOP_322_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_322_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.069 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_331_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_331_22' pipeline 'VITIS_LOOP_331_22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_331_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.939 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_340_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_340_23' pipeline 'VITIS_LOOP_340_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_340_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.276 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_349_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_349_24' pipeline 'VITIS_LOOP_349_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_349_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.748 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_358_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_358_25' pipeline 'VITIS_LOOP_358_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_358_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_367_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_367_26' pipeline 'VITIS_LOOP_367_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_367_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.548 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_376_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_376_27' pipeline 'VITIS_LOOP_376_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_376_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.891 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_385_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_385_28' pipeline 'VITIS_LOOP_385_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_385_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.598 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_394_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_394_29' pipeline 'VITIS_LOOP_394_29' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_394_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.854 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_403_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_403_30' pipeline 'VITIS_LOOP_403_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_403_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.352 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_412_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_412_31' pipeline 'VITIS_LOOP_412_31' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_412_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.314 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_421_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_421_32' pipeline 'VITIS_LOOP_421_32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_421_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.885 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_430_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_430_33' pipeline 'VITIS_LOOP_430_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_430_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_439_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_439_34' pipeline 'VITIS_LOOP_439_34' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_439_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.972 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_448_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_448_35' pipeline 'VITIS_LOOP_448_35' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_448_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.636 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_457_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_457_36' pipeline 'VITIS_LOOP_457_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_457_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.325 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_466_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_466_37' pipeline 'VITIS_LOOP_466_37' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_466_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.215 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_475_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_475_38' pipeline 'VITIS_LOOP_475_38' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_475_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.255 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_484_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_484_39' pipeline 'VITIS_LOOP_484_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_484_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.506 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_493_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_493_40' pipeline 'VITIS_LOOP_493_40' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_493_40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.011 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_502_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_502_41' pipeline 'VITIS_LOOP_502_41' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_502_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.562 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_511_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_511_42' pipeline 'VITIS_LOOP_511_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_511_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.479 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_520_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_520_43' pipeline 'VITIS_LOOP_520_43' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_520_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.421 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_529_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_529_44' pipeline 'VITIS_LOOP_529_44' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_529_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.879 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_538_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_538_45' pipeline 'VITIS_LOOP_538_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_538_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.379 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_547_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_547_46' pipeline 'VITIS_LOOP_547_46' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_547_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.635 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_556_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_556_47' pipeline 'VITIS_LOOP_556_47' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_556_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.431 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_565_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_565_48' pipeline 'VITIS_LOOP_565_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_565_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.219 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_574_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_574_49' pipeline 'VITIS_LOOP_574_49' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_574_49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_583_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_583_50' pipeline 'VITIS_LOOP_583_50' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_583_50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.849 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_592_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_592_51' pipeline 'VITIS_LOOP_592_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_592_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.946 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_601_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_601_52' pipeline 'VITIS_LOOP_601_52' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_601_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.246 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_610_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_610_53' pipeline 'VITIS_LOOP_610_53' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_610_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.941 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_619_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_619_54' pipeline 'VITIS_LOOP_619_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_619_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_628_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_628_55' pipeline 'VITIS_LOOP_628_55' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_628_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.442 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_637_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_637_56' pipeline 'VITIS_LOOP_637_56' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_637_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.76 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_646_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_646_57' pipeline 'VITIS_LOOP_646_57' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_646_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.557 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_655_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_655_58' pipeline 'VITIS_LOOP_655_58' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_655_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.849 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_664_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_664_59' pipeline 'VITIS_LOOP_664_59' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_664_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.251 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_673_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_673_60' pipeline 'VITIS_LOOP_673_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_673_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.685 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_682_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_682_61' pipeline 'VITIS_LOOP_682_61' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_682_61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.712 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_691_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_691_62' pipeline 'VITIS_LOOP_691_62' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_691_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.716 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_700_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_700_63' pipeline 'VITIS_LOOP_700_63' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_700_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.145 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector_Pipeline_VITIS_LOOP_709_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collector_Pipeline_VITIS_LOOP_709_64' pipeline 'VITIS_LOOP_709_64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector_Pipeline_VITIS_LOOP_709_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.189 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collector'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.037 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/L' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process feeder is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-285] Implementing FIFO 'feedin_U(top_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result0_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid0_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result1_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid1_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result2_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid2_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result3_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid3_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result4_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid4_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result5_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid5_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result6_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid6_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result7_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid7_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result8_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid8_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result9_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid9_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result10_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid10_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result11_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid11_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result12_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid12_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result13_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid13_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result14_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid14_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result15_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid15_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result16_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid16_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result17_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid17_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result18_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid18_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result19_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid19_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result20_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid20_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result21_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid21_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result22_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid22_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result23_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid23_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result24_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid24_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result25_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid25_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result26_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid26_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result27_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid27_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result28_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid28_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result29_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid29_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result30_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid30_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result31_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid31_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result32_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid32_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result33_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid33_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result34_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid34_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result35_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid35_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result36_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid36_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result37_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid37_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result38_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid38_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result39_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid39_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result40_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid40_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result41_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid41_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result42_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid42_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result43_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid43_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result44_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid44_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result45_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid45_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result46_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid46_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result47_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid47_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result48_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid48_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result49_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid49_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result50_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid50_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result51_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid51_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result52_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid52_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result53_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid53_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result54_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid54_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result55_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid55_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result56_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid56_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result57_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid57_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result58_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid58_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result59_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid59_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result60_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid60_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result61_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid61_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result62_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mid62_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result63_U(top_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE64_U0_U(top_start_for_PE64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_165_U0_U(top_start_for_PE_165_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collector_U0_U(top_start_for_collector_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_266_U0_U(top_start_for_PE_266_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_367_U0_U(top_start_for_PE_367_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_468_U0_U(top_start_for_PE_468_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_569_U0_U(top_start_for_PE_569_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_670_U0_U(top_start_for_PE_670_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_771_U0_U(top_start_for_PE_771_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_872_U0_U(top_start_for_PE_872_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_973_U0_U(top_start_for_PE_973_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1074_U0_U(top_start_for_PE_1074_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1175_U0_U(top_start_for_PE_1175_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1276_U0_U(top_start_for_PE_1276_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1377_U0_U(top_start_for_PE_1377_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1478_U0_U(top_start_for_PE_1478_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1579_U0_U(top_start_for_PE_1579_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1680_U0_U(top_start_for_PE_1680_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1781_U0_U(top_start_for_PE_1781_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1882_U0_U(top_start_for_PE_1882_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1983_U0_U(top_start_for_PE_1983_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2084_U0_U(top_start_for_PE_2084_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2185_U0_U(top_start_for_PE_2185_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2286_U0_U(top_start_for_PE_2286_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2387_U0_U(top_start_for_PE_2387_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2488_U0_U(top_start_for_PE_2488_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2589_U0_U(top_start_for_PE_2589_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2690_U0_U(top_start_for_PE_2690_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2791_U0_U(top_start_for_PE_2791_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2892_U0_U(top_start_for_PE_2892_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2993_U0_U(top_start_for_PE_2993_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3094_U0_U(top_start_for_PE_3094_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3195_U0_U(top_start_for_PE_3195_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3296_U0_U(top_start_for_PE_3296_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3397_U0_U(top_start_for_PE_3397_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3498_U0_U(top_start_for_PE_3498_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3599_U0_U(top_start_for_PE_3599_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_36100_U0_U(top_start_for_PE_36100_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_37101_U0_U(top_start_for_PE_37101_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_38102_U0_U(top_start_for_PE_38102_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_39103_U0_U(top_start_for_PE_39103_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_40104_U0_U(top_start_for_PE_40104_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_41105_U0_U(top_start_for_PE_41105_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_42106_U0_U(top_start_for_PE_42106_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_43107_U0_U(top_start_for_PE_43107_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_44108_U0_U(top_start_for_PE_44108_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_45109_U0_U(top_start_for_PE_45109_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_46110_U0_U(top_start_for_PE_46110_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_47111_U0_U(top_start_for_PE_47111_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_48112_U0_U(top_start_for_PE_48112_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_49113_U0_U(top_start_for_PE_49113_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_50114_U0_U(top_start_for_PE_50114_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_51115_U0_U(top_start_for_PE_51115_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_52116_U0_U(top_start_for_PE_52116_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_53117_U0_U(top_start_for_PE_53117_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_54118_U0_U(top_start_for_PE_54118_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_55119_U0_U(top_start_for_PE_55119_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_56120_U0_U(top_start_for_PE_56120_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_57121_U0_U(top_start_for_PE_57121_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_58122_U0_U(top_start_for_PE_58122_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_59123_U0_U(top_start_for_PE_59123_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_60124_U0_U(top_start_for_PE_60124_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_61125_U0_U(top_start_for_PE_61125_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_62126_U0_U(top_start_for_PE_62126_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_last_U0_U(top_start_for_PE_last_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 50 seconds. CPU system time: 5 seconds. Elapsed time: 68.81 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 15 seconds. Elapsed time: 27.357 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 55 seconds. CPU system time: 7 seconds. Elapsed time: 86.731 seconds; current allocated memory: 2.514 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 126.44 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 925 seconds. CPU system time: 175 seconds. Elapsed time: 1512.81 seconds; current allocated memory: 2.326 GB.
INFO: [HLS 200-112] Total CPU user time: 934 seconds. Total CPU system time: 179 seconds. Total elapsed time: 1526.53 seconds; peak allocated memory: 2.514 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Apr 14 16:48:16 2025...
