<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/arm/kvm/arm_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>arch/arm/kvm/arm_cpu.cc</h1><a href="arm__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2012 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Andreas Sandberg</span>
<a name="l00038"></a>00038 <span class="comment"> */</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="arm__cpu_8hh.html">arch/arm/kvm/arm_cpu.hh</a>&quot;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;linux/kvm.h&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;algorithm&gt;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;cerrno&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &lt;memory&gt;</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;arch/registers.hh&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2kvm_2base_8hh.html">cpu/kvm/base.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;debug/Kvm.hh&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;debug/KvmContext.hh&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;debug/KvmInt.hh&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="sim_2pseudo__inst_8hh.html">sim/pseudo_inst.hh</a>&quot;</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="keyword">using namespace </span>ArmISA;
<a name="l00056"></a>00056 
<a name="l00057"></a><a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">00057</a> <span class="preprocessor">#define EXTRACT_FIELD(val, mask, shift)         \</span>
<a name="l00058"></a>00058 <span class="preprocessor">    (((val) &amp; (mask)) &gt;&gt; (shift))</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a><a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">00060</a> <span class="preprocessor">#define REG_IS_ARM(id)                          \</span>
<a name="l00061"></a>00061 <span class="preprocessor">    (((id) &amp; KVM_REG_ARCH_MASK) == KVM_REG_ARM)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00063"></a><a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">00063</a> <span class="preprocessor">#define REG_IS_32BIT(id)                                \</span>
<a name="l00064"></a>00064 <span class="preprocessor">    (((id) &amp; KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a><a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">00066</a> <span class="preprocessor">#define REG_IS_64BIT(id)                                \</span>
<a name="l00067"></a>00067 <span class="preprocessor">    (((id) &amp; KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a><a class="code" href="arm__cpu_8cc.html#aeb2d9af20e7a2ced42f5d2f19c5d83d7">00069</a> <span class="preprocessor">#define REG_IS_CP(id, cp)                       \</span>
<a name="l00070"></a>00070 <span class="preprocessor">    (((id) &amp; KVM_REG_ARM_COPROC_MASK) == (cp))</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a><a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">00072</a> <span class="preprocessor">#define REG_IS_CORE(id) REG_IS_CP((id), KVM_REG_ARM_CORE)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a><a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">00074</a> <span class="preprocessor">#define REG_IS_VFP(id) REG_IS_CP((id), KVM_REG_ARM_VFP)</span>
<a name="l00075"></a><a class="code" href="arm__cpu_8cc.html#ade126f32c8fb662a0d3e2c7bdac569af">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_VFP_REG(id) ((id) &amp; KVM_REG_ARM_VFP_MASK)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="comment">// HACK: These aren&apos;t really defined in any of the headers, so we&apos;ll</span>
<a name="l00077"></a>00077 <span class="comment">// assume some reasonable values for now.</span>
<a name="l00078"></a><a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">00078</a> <span class="preprocessor">#define REG_IS_VFP_REG(id) (REG_VFP_REG(id) &lt; 0x100)</span>
<a name="l00079"></a><a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_IS_VFP_CTRL(id) (REG_VFP_REG(id) &gt;= 0x100)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00081"></a><a class="code" href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">00081</a> <span class="preprocessor">#define REG_IS_DEMUX(id) REG_IS_CP((id), KVM_REG_ARM_DEMUX)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment">// There is no constant in the kernel headers defining the mask to use</span>
<a name="l00085"></a>00085 <span class="comment">// to get the core register index. We&apos;ll just do what they do</span>
<a name="l00086"></a>00086 <span class="comment">// internally.</span>
<a name="l00087"></a><a class="code" href="arm__cpu_8cc.html#af2e1f8ce1df474e8b1d865da220f4c07">00087</a> <span class="preprocessor">#define REG_CORE_IDX(id)                                                \</span>
<a name="l00088"></a>00088 <span class="preprocessor">    (~(KVM_REG_ARCH_MASK | KVM_REG_SIZE_MASK | KVM_REG_ARM_CORE))</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a><a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">00090</a> <span class="preprocessor">#define REG_CP(id)                                                      \</span>
<a name="l00091"></a>00091 <span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_COPROC_MASK, KVM_REG_ARM_COPROC_SHIFT)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a><a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">00093</a> <span class="preprocessor">#define REG_CRN(id)                                                     \</span>
<a name="l00094"></a>00094 <span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_32_CRN_MASK, KVM_REG_ARM_32_CRN_SHIFT)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a><a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">00096</a> <span class="preprocessor">#define REG_OPC1(id)                                                    \</span>
<a name="l00097"></a>00097 <span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_OPC1_MASK, KVM_REG_ARM_OPC1_SHIFT)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a><a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">00099</a> <span class="preprocessor">#define REG_CRM(id)                                                     \</span>
<a name="l00100"></a>00100 <span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_CRM_MASK, KVM_REG_ARM_CRM_SHIFT)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a><a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">00102</a> <span class="preprocessor">#define REG_OPC2(id)                                                    \</span>
<a name="l00103"></a>00103 <span class="preprocessor">    EXTRACT_FIELD(id, KVM_REG_ARM_32_OPC2_MASK, KVM_REG_ARM_32_OPC2_SHIFT)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a><a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">00105</a> <span class="preprocessor">#define REG_CP32(cpnum, crn, opc1, crm, opc2) ( \</span>
<a name="l00106"></a>00106 <span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span>
<a name="l00107"></a>00107 <span class="preprocessor">        ((cpnum) &lt;&lt; KVM_REG_ARM_COPROC_SHIFT) | \</span>
<a name="l00108"></a>00108 <span class="preprocessor">        ((crn) &lt;&lt; KVM_REG_ARM_32_CRN_SHIFT) |   \</span>
<a name="l00109"></a>00109 <span class="preprocessor">        ((opc1) &lt;&lt; KVM_REG_ARM_OPC1_SHIFT) |    \</span>
<a name="l00110"></a>00110 <span class="preprocessor">        ((crm) &lt;&lt; KVM_REG_ARM_CRM_SHIFT) |      \</span>
<a name="l00111"></a>00111 <span class="preprocessor">        ((opc2) &lt;&lt; KVM_REG_ARM_32_OPC2_SHIFT))</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00113"></a><a class="code" href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">00113</a> <span class="preprocessor">#define REG_CP64(cpnum, opc1, crm) (            \</span>
<a name="l00114"></a>00114 <span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U64) |      \</span>
<a name="l00115"></a>00115 <span class="preprocessor">        ((cpnum) &lt;&lt; KVM_REG_ARM_COPROC_SHIFT) | \</span>
<a name="l00116"></a>00116 <span class="preprocessor">        ((opc1) &lt;&lt; KVM_REG_ARM_OPC1_SHIFT) |    \</span>
<a name="l00117"></a>00117 <span class="preprocessor">        ((crm) &lt;&lt; KVM_REG_ARM_CRM_SHIFT))</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a><a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">00119</a> <span class="preprocessor">#define REG_CORE32(kname) (                     \</span>
<a name="l00120"></a>00120 <span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span>
<a name="l00121"></a>00121 <span class="preprocessor">        (KVM_REG_ARM_CORE) |                    \</span>
<a name="l00122"></a>00122 <span class="preprocessor">        (KVM_REG_ARM_CORE_REG(kname)))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a><a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">00124</a> <span class="preprocessor">#define REG_VFP32(regno) (                      \</span>
<a name="l00125"></a>00125 <span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span>
<a name="l00126"></a>00126 <span class="preprocessor">        KVM_REG_ARM_VFP | (regno))</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="arm__cpu_8cc.html#afca2bf33da9ae937eaf6ec22cd126fc7">00128</a> <span class="preprocessor">#define REG_VFP64(regno) (                      \</span>
<a name="l00129"></a>00129 <span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U64) |      \</span>
<a name="l00130"></a>00130 <span class="preprocessor">        KVM_REG_ARM_VFP | (regno))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="arm__cpu_8cc.html#a20e00a65ad1a7642efc77a242085090d">00132</a> <span class="preprocessor">#define REG_DEMUX32(dmxid, val) (               \</span>
<a name="l00133"></a>00133 <span class="preprocessor">        (KVM_REG_ARM | KVM_REG_SIZE_U32) |      \</span>
<a name="l00134"></a>00134 <span class="preprocessor">        (dmxid) | (val))</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="comment">// Some of the co-processor registers are invariants and must have the</span>
<a name="l00137"></a>00137 <span class="comment">// same value on both the host and the guest. We need to keep a list</span>
<a name="l00138"></a>00138 <span class="comment">// of these to prevent gem5 from fiddling with them on the guest.</span>
<a name="l00139"></a><a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">00139</a> <span class="keyword">static</span> uint64_t <a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a>[] = {
<a name="l00140"></a>00140     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 0), <span class="comment">// MIDR</span>
<a name="l00141"></a>00141     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 1), <span class="comment">// CTR</span>
<a name="l00142"></a>00142     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 2), <span class="comment">// TCMTR</span>
<a name="l00143"></a>00143     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 3), <span class="comment">// TLBTR</span>
<a name="l00144"></a>00144     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 0, 6), <span class="comment">// REVIDR</span>
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 0), <span class="comment">// ID_PFR0</span>
<a name="l00147"></a>00147     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 1), <span class="comment">// ID_PFR1</span>
<a name="l00148"></a>00148     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 2), <span class="comment">// ID_DFR0</span>
<a name="l00149"></a>00149     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 3), <span class="comment">// ID_AFR0</span>
<a name="l00150"></a>00150     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 4), <span class="comment">// ID_MMFR0</span>
<a name="l00151"></a>00151     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 5), <span class="comment">// ID_MMFR1</span>
<a name="l00152"></a>00152     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 6), <span class="comment">// ID_MMFR2</span>
<a name="l00153"></a>00153     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 1, 7), <span class="comment">// ID_MMFR3</span>
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 0), <span class="comment">// ID_ISAR0</span>
<a name="l00156"></a>00156     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 1), <span class="comment">// ID_ISAR1</span>
<a name="l00157"></a>00157     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 2), <span class="comment">// ID_ISAR2</span>
<a name="l00158"></a>00158     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 3), <span class="comment">// ID_ISAR3</span>
<a name="l00159"></a>00159     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 4), <span class="comment">// ID_ISAR4</span>
<a name="l00160"></a>00160     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 0, 2, 5), <span class="comment">// ID_ISAR5</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 1, 0, 0), <span class="comment">// CSSIDR</span>
<a name="l00163"></a>00163     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 1, 0, 1), <span class="comment">// CLIDR</span>
<a name="l00164"></a>00164     <a class="code" href="arm__cpu_8cc.html#a46d32c284cc85217eadebd0e4764d6a3">REG_CP32</a>(15, 0, 1, 0, 7), <span class="comment">// AIDR</span>
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     <a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a>(KVM_REG_ARM_VFP_MVFR0),
<a name="l00167"></a>00167     <a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a>(KVM_REG_ARM_VFP_MVFR1),
<a name="l00168"></a>00168     <a class="code" href="arm__cpu_8cc.html#a1a94ba00c7e4f2bd1298fccd66681d9e">REG_VFP32</a>(KVM_REG_ARM_VFP_FPSID),
<a name="l00169"></a>00169 
<a name="l00170"></a>00170     <a class="code" href="arm__cpu_8cc.html#a20e00a65ad1a7642efc77a242085090d">REG_DEMUX32</a>(KVM_REG_ARM_DEMUX_ID_CCSIDR, 0),
<a name="l00171"></a>00171 };
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a>(<a class="code" href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">REG_CP64</a>(15, 0, 2));
<a name="l00174"></a>00174 <span class="keyword">const</span> <span class="keyword">static</span> uint64_t <a class="code" href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a>(<a class="code" href="arm__cpu_8cc.html#a14b7efd1f3242eea73409c64890dfe7c">REG_CP64</a>(15, 1, 2));
<a name="l00175"></a>00175 
<a name="l00176"></a><a class="code" href="arm__cpu_8cc.html#a6b12b6e57bcd2b0d7a9a8be3ee7483c5">00176</a> <span class="preprocessor">#define INTERRUPT_ID(type, vcpu, irq) (                    \</span>
<a name="l00177"></a>00177 <span class="preprocessor">        ((type) &lt;&lt; KVM_ARM_IRQ_TYPE_SHIFT) |               \</span>
<a name="l00178"></a>00178 <span class="preprocessor">        ((vcpu) &lt;&lt; KVM_ARM_IRQ_VCPU_SHIFT) |               \</span>
<a name="l00179"></a>00179 <span class="preprocessor">        ((irq) &lt;&lt; KVM_ARM_IRQ_NUM_SHIFT))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a><a class="code" href="arm__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">00181</a> <span class="preprocessor">#define INTERRUPT_VCPU_IRQ(vcpu)                                \</span>
<a name="l00182"></a>00182 <span class="preprocessor">    INTERRUPT_ID(KVM_ARM_IRQ_TYPE_CPU, vcpu, KVM_ARM_IRQ_CPU_IRQ)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a><a class="code" href="arm__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">00184</a> <span class="preprocessor">#define INTERRUPT_VCPU_FIQ(vcpu)                                \</span>
<a name="l00185"></a>00185 <span class="preprocessor">    INTERRUPT_ID(KVM_ARM_IRQ_TYPE_CPU, vcpu, KVM_ARM_IRQ_CPU_FIQ)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 
<a name="l00188"></a><a class="code" href="arm__cpu_8cc.html#aecdc8a0dd59d63d8ad1522d43651840a">00188</a> <span class="preprocessor">#define COUNT_OF(l) (sizeof(l) / sizeof(*l))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a>00190 <span class="keyword">const</span> std::set&lt;uint64_t&gt; <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b" title="List of co-processor registers that KVM requires to be identical on both the host...">ArmKvmCPU::invariant_regs</a>(
<a name="l00191"></a>00191     <a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a>,
<a name="l00192"></a>00192     <a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a> + <a class="code" href="arm__cpu_8cc.html#aecdc8a0dd59d63d8ad1522d43651840a">COUNT_OF</a>(<a class="code" href="arm__cpu_8cc.html#aec8c4ed7ddab02f63296ee3431d1583c">invariant_reg_vector</a>));
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">ArmKvmCPU::KvmIntRegInfo</a> <a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">ArmKvmCPU::kvmIntRegs</a>[] = {
<a name="l00196"></a>00196     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r0), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa795d26fae230cf254fdd4f77edad9551">INTREG_R0</a>, <span class="stringliteral">&quot;R0&quot;</span> },
<a name="l00197"></a>00197     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r1), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab86d52254a113157e481b4f5fda8d7ee">INTREG_R1</a>, <span class="stringliteral">&quot;R1&quot;</span> },
<a name="l00198"></a>00198     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r2), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac4b0181d6ba7e4db1e7d94f6e59cf6dc">INTREG_R2</a>, <span class="stringliteral">&quot;R2&quot;</span> },
<a name="l00199"></a>00199     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r3), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad97b0731b6e4679fb684f7bc788d69d8">INTREG_R3</a>, <span class="stringliteral">&quot;R3&quot;</span> },
<a name="l00200"></a>00200     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r4), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa9242a7c30f693553a9d5307897c7a132">INTREG_R4</a>, <span class="stringliteral">&quot;R4&quot;</span> },
<a name="l00201"></a>00201     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r5), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faefa8f209bf4d479e04e030e8cf113dca">INTREG_R5</a>, <span class="stringliteral">&quot;R5&quot;</span> },
<a name="l00202"></a>00202     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r6), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad81588966893f91133b667280c0b277f">INTREG_R6</a>, <span class="stringliteral">&quot;R6&quot;</span> },
<a name="l00203"></a>00203     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r7), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>, <span class="stringliteral">&quot;R7&quot;</span> },
<a name="l00204"></a>00204     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r8), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>, <span class="stringliteral">&quot;R8&quot;</span> },
<a name="l00205"></a>00205     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r9), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>, <span class="stringliteral">&quot;R9&quot;</span> },
<a name="l00206"></a>00206     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r10), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>, <span class="stringliteral">&quot;R10&quot;</span> },
<a name="l00207"></a>00207     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_fp), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>, <span class="stringliteral">&quot;R11&quot;</span> },
<a name="l00208"></a>00208     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_ip), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>, <span class="stringliteral">&quot;R12&quot;</span> },
<a name="l00209"></a>00209     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_sp), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">INTREG_R13</a>, <span class="stringliteral">&quot;R13(USR)&quot;</span> },
<a name="l00210"></a>00210     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_lr), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">INTREG_R14</a>, <span class="stringliteral">&quot;R14(USR)&quot;</span> },
<a name="l00211"></a>00211 
<a name="l00212"></a>00212     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(svc_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab6fff5b334286774f1e5b917de6875b1">INTREG_SP_SVC</a>, <span class="stringliteral">&quot;R13(SVC)&quot;</span> },
<a name="l00213"></a>00213     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(svc_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5afa525410446c2a4e6d6f8a22f59362">INTREG_LR_SVC</a>, <span class="stringliteral">&quot;R14(SVC)&quot;</span> },
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(abt_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa261e29325c8e9e8156483452c4702346">INTREG_SP_ABT</a>, <span class="stringliteral">&quot;R13(ABT)&quot;</span> },
<a name="l00216"></a>00216     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(abt_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa100ee5f4a4b15bc243eb15fef969b0e8">INTREG_LR_ABT</a>, <span class="stringliteral">&quot;R14(ABT)&quot;</span> },
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(und_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa8d2068cf3eada6761e4dc303546615b8">INTREG_SP_UND</a>, <span class="stringliteral">&quot;R13(UND)&quot;</span> },
<a name="l00219"></a>00219     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(und_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa24efc441c7104a3ec9a627299518b727">INTREG_LR_UND</a>, <span class="stringliteral">&quot;R14(UND)&quot;</span> },
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(irq_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faacfcd44691bd848bffea29dbe4ce7eb4">INTREG_SP_IRQ</a>, <span class="stringliteral">&quot;R13(IRQ)&quot;</span> },
<a name="l00222"></a>00222     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(irq_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fae29b8fbe835bbaba4f463fb19676f966">INTREG_LR_IRQ</a>, <span class="stringliteral">&quot;R14(IRQ)&quot;</span> },
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 
<a name="l00225"></a>00225     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[0]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad249b418489f64b734b23bf091cbbe77">INTREG_R8_FIQ</a>, <span class="stringliteral">&quot;R8(FIQ)&quot;</span> },
<a name="l00226"></a>00226     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[1]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faade65cabf1d76da2635f7cd74a6de8f8">INTREG_R9_FIQ</a>, <span class="stringliteral">&quot;R9(FIQ)&quot;</span> },
<a name="l00227"></a>00227     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[2]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa549da86b9fb9587893297f03873c5165">INTREG_R10_FIQ</a>, <span class="stringliteral">&quot;R10(FIQ)&quot;</span> },
<a name="l00228"></a>00228     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[3]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4e7cdf95aab53b3ca9b5d08bf0571994">INTREG_R11_FIQ</a>, <span class="stringliteral">&quot;R11(FIQ)&quot;</span> },
<a name="l00229"></a>00229     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[4]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa7090d919b9d77cdc36dffadd735b70fd">INTREG_R12_FIQ</a>, <span class="stringliteral">&quot;R12(FIQ)&quot;</span> },
<a name="l00230"></a>00230     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[5]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fadc1058c1e9e569ce5441a0bf2e2c6c53">INTREG_R13_FIQ</a>, <span class="stringliteral">&quot;R13(FIQ)&quot;</span> },
<a name="l00231"></a>00231     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[6]), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa6a69d5abf048b2db4be26a4bdb77b86f">INTREG_R14_FIQ</a>, <span class="stringliteral">&quot;R14(FIQ)&quot;</span> },
<a name="l00232"></a>00232     { 0, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>, NULL }
<a name="l00233"></a>00233 };
<a name="l00234"></a>00234 
<a name="l00235"></a>00235 <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">ArmKvmCPU::KvmCoreMiscRegInfo</a> <a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">ArmKvmCPU::kvmCoreMiscRegs</a>[] = {
<a name="l00236"></a>00236     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_cpsr), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <span class="stringliteral">&quot;CPSR&quot;</span> },
<a name="l00237"></a>00237     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(svc_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>, <span class="stringliteral">&quot;SPSR(SVC)&quot;</span> },
<a name="l00238"></a>00238     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(abt_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, <span class="stringliteral">&quot;SPSR(ABT)&quot;</span> },
<a name="l00239"></a>00239     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(und_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, <span class="stringliteral">&quot;SPSR(UND)&quot;</span> },
<a name="l00240"></a>00240     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(irq_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, <span class="stringliteral">&quot;SPSR(IRQ)&quot;</span> },
<a name="l00241"></a>00241     { <a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(fiq_regs[2]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, <span class="stringliteral">&quot;SPSR(FIQ)&quot;</span> },
<a name="l00242"></a>00242     { 0, <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a> }
<a name="l00243"></a>00243 };
<a name="l00244"></a>00244 
<a name="l00245"></a><a class="code" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">00245</a> <a class="code" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU::ArmKvmCPU</a>(ArmKvmCPUParams *params)
<a name="l00246"></a>00246     : <a class="code" href="classBaseKvmCPU.html" title="Base class for KVM based CPU models.">BaseKvmCPU</a>(params),
<a name="l00247"></a>00247       irqAsserted(false), fiqAsserted(false)
<a name="l00248"></a>00248 {
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 
<a name="l00251"></a><a class="code" href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">00251</a> <a class="code" href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">ArmKvmCPU::~ArmKvmCPU</a>()
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253 }
<a name="l00254"></a>00254 
<a name="l00255"></a>00255 <span class="keywordtype">void</span>
<a name="l00256"></a><a class="code" href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">00256</a> <a class="code" href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">ArmKvmCPU::startup</a>()
<a name="l00257"></a>00257 {
<a name="l00258"></a>00258     <a class="code" href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">BaseKvmCPU::startup</a>();
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <span class="comment">/* TODO: This needs to be moved when we start to support VMs with</span>
<a name="l00261"></a>00261 <span class="comment">     * multiple threads since kvmArmVCpuInit requires that all CPUs in</span>
<a name="l00262"></a>00262 <span class="comment">     * the VM have been created.</span>
<a name="l00263"></a>00263 <span class="comment">     */</span>
<a name="l00264"></a>00264     <span class="comment">/* TODO: The CPU type needs to be configurable once KVM on ARM</span>
<a name="l00265"></a>00265 <span class="comment">     * starts to support more CPUs.</span>
<a name="l00266"></a>00266 <span class="comment">     */</span>
<a name="l00267"></a>00267     <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">kvmArmVCpuInit</a>(KVM_ARM_TARGET_CORTEX_A15);
<a name="l00268"></a>00268 }
<a name="l00269"></a>00269 
<a name="l00270"></a>00270 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l00271"></a><a class="code" href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352">00271</a> <a class="code" href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352" title="Request KVM to run the guest for a given number of ticks.">ArmKvmCPU::kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> ticks)
<a name="l00272"></a>00272 {
<a name="l00273"></a>00273     <span class="keywordtype">bool</span> simFIQ(interrupts-&gt;checkRaw(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa1a8d6650c6b7cd450171b19c2ae5806b">INT_FIQ</a>));
<a name="l00274"></a>00274     <span class="keywordtype">bool</span> simIRQ(interrupts-&gt;checkRaw(<a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa191006dfb22bb0de6321f02394154cf5">INT_IRQ</a>));
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1" title="Cached state of the FIQ line.">fiqAsserted</a> != simFIQ) {
<a name="l00277"></a>00277         <a class="code" href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1" title="Cached state of the FIQ line.">fiqAsserted</a> = simFIQ;
<a name="l00278"></a>00278         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;KVM: Update FIQ state: %i\n&quot;</span>, simFIQ);
<a name="l00279"></a>00279         <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2" title="Set the status of an IRQ line using KVM_IRQ_LINE.">setIRQLine</a>(<a class="code" href="arm__cpu_8cc.html#a6f3141c5d3bd5102d152524db35d1ff1">INTERRUPT_VCPU_FIQ</a>(<a class="code" href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f" title="KVM internal ID of the vCPU.">vcpuID</a>), simFIQ);
<a name="l00280"></a>00280     }
<a name="l00281"></a>00281     <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8" title="Cached state of the IRQ line.">irqAsserted</a> != simIRQ) {
<a name="l00282"></a>00282         <a class="code" href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8" title="Cached state of the IRQ line.">irqAsserted</a> = simIRQ;
<a name="l00283"></a>00283         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;KVM: Update IRQ state: %i\n&quot;</span>, simIRQ);
<a name="l00284"></a>00284         <a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="group__KvmInterrupts.html#ga24f25100642b68c4a9a119e172954cf2" title="Set the status of an IRQ line using KVM_IRQ_LINE.">setIRQLine</a>(<a class="code" href="arm__cpu_8cc.html#a4ba9838d143c2908d0df30aee7538146">INTERRUPT_VCPU_IRQ</a>(<a class="code" href="classBaseKvmCPU.html#a2052ce54091f66f08c0f0dee6904710f" title="KVM internal ID of the vCPU.">vcpuID</a>), simIRQ);
<a name="l00285"></a>00285     }
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <span class="keywordflow">return</span> <a class="code" href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352" title="Request KVM to run the guest for a given number of ticks.">BaseKvmCPU::kvmRun</a>(ticks);
<a name="l00288"></a>00288 }
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 <span class="keywordtype">void</span>
<a name="l00291"></a><a class="code" href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60">00291</a> <a class="code" href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60" title="Dump the internal state to the terminal.">ArmKvmCPU::dump</a>()
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();
<a name="l00294"></a>00294     <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();
<a name="l00295"></a>00295 }
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 <span class="keywordtype">void</span>
<a name="l00298"></a><a class="code" href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">00298</a> <a class="code" href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f" title="Update the KVM state from the current thread context.">ArmKvmCPU::updateKvmState</a>()
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Updating KVM state...\n&quot;</span>);
<a name="l00301"></a>00301 
<a name="l00302"></a>00302     <a class="code" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">updateKvmStateCore</a>();
<a name="l00303"></a>00303     <a class="code" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">updateKvmStateMisc</a>();
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 
<a name="l00306"></a>00306 <span class="keywordtype">void</span>
<a name="l00307"></a><a class="code" href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">00307</a> <a class="code" href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce" title="Update the current thread context with the KVM state.">ArmKvmCPU::updateThreadContext</a>()
<a name="l00308"></a>00308 {
<a name="l00309"></a>00309     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Updating gem5 state...\n&quot;</span>);
<a name="l00310"></a>00310 
<a name="l00311"></a>00311     <a class="code" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">updateTCStateCore</a>();
<a name="l00312"></a>00312     <a class="code" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">updateTCStateMisc</a>();
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l00316"></a><a class="code" href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">00316</a> <a class="code" href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">ArmKvmCPU::onKvmExitHypercall</a>()
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>(<a class="code" href="classBaseKvmCPU.html#a6f22743c4c1dd4acb3ee5d1fad6f0dd3">getContext</a>(0));
<a name="l00319"></a>00319     <span class="keyword">const</span> uint32_t reg_ip(tc-&gt;<a class="code" href="classThreadContext.html#a7d6aa765fe56dc52aa786358d42782e9" title="Flat register interfaces.">readIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>));
<a name="l00320"></a>00320     <span class="keyword">const</span> uint8_t func((reg_ip &gt;&gt; 8) &amp; 0xFF);
<a name="l00321"></a>00321     <span class="keyword">const</span> uint8_t subfunc(reg_ip &amp; 0xFF);
<a name="l00322"></a>00322 
<a name="l00323"></a>00323     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html" title="KVM parent interface.">Kvm</a>, <span class="stringliteral">&quot;KVM Hypercall: 0x%x/0x%x\n&quot;</span>, func, subfunc);
<a name="l00324"></a>00324     <span class="keyword">const</span> uint64_t ret(<a class="code" href="namespacePseudoInst.html#a51e2f30ffb23dfb4aec9ce1d2797a989" title="Execute a decoded M5 pseudo instruction.">PseudoInst::pseudoInst</a>(<a class="code" href="classBaseKvmCPU.html#a6f22743c4c1dd4acb3ee5d1fad6f0dd3">getContext</a>(0), func, subfunc));
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="comment">// Just set the return value using the KVM API instead of messing</span>
<a name="l00327"></a>00327     <span class="comment">// with the context. We could have used the context, but that</span>
<a name="l00328"></a>00328     <span class="comment">// would have required us to request a full context sync.</span>
<a name="l00329"></a>00329     <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r0), ret &amp; 0xFFFFFFFF);
<a name="l00330"></a>00330     <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_r1), (ret &gt;&gt; 32) &amp; 0xFFFFFFFF);
<a name="l00331"></a>00331 
<a name="l00332"></a>00332     <span class="keywordflow">return</span> 0;
<a name="l00333"></a>00333 }
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">ArmKvmCPU::RegIndexVector</a> &amp;
<a name="l00336"></a><a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc">00336</a> <a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc" title="Get a list of registers supported by getOneReg() and setOneReg().">ArmKvmCPU::getRegList</a>()<span class="keyword"> const</span>
<a name="l00337"></a>00337 <span class="keyword"></span>{
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8" title="Cached copy of the list of co-processor registers supported by KVM.">_regIndexList</a>.size() == 0) {
<a name="l00339"></a>00339         std::unique_ptr&lt;struct kvm_reg_list&gt; regs;
<a name="l00340"></a>00340         uint64_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>(1);
<a name="l00341"></a>00341 
<a name="l00342"></a>00342         <span class="keywordflow">do</span> {
<a name="l00343"></a>00343             i &lt;&lt;= 1;
<a name="l00344"></a>00344             regs.reset((<span class="keyword">struct</span> kvm_reg_list *)
<a name="l00345"></a>00345                        <span class="keyword">operator</span> <span class="keyword">new</span>(<span class="keyword">sizeof</span>(<span class="keyword">struct</span> kvm_reg_list) +
<a name="l00346"></a>00346                                     i * <span class="keyword">sizeof</span>(uint64_t)));
<a name="l00347"></a>00347             regs-&gt;n = i;
<a name="l00348"></a>00348         } <span class="keywordflow">while</span> (!<a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc" title="Get a list of registers supported by getOneReg() and setOneReg().">getRegList</a>(*regs));
<a name="l00349"></a>00349         <a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8" title="Cached copy of the list of co-processor registers supported by KVM.">_regIndexList</a>.assign(regs-&gt;reg,
<a name="l00350"></a>00350                              regs-&gt;reg + regs-&gt;n);
<a name="l00351"></a>00351     }
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="keywordflow">return</span> <a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8" title="Cached copy of the list of co-processor registers supported by KVM.">_regIndexList</a>;
<a name="l00354"></a>00354 }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="keywordtype">void</span>
<a name="l00357"></a><a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">00357</a> <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">ArmKvmCPU::kvmArmVCpuInit</a>(uint32_t target)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keyword">struct </span>kvm_vcpu_init init;
<a name="l00360"></a>00360 
<a name="l00361"></a>00361     memset(&amp;init, 0, <span class="keyword">sizeof</span>(init));
<a name="l00362"></a>00362 
<a name="l00363"></a>00363     init.target = target;
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">kvmArmVCpuInit</a>(init);
<a name="l00366"></a>00366 }
<a name="l00367"></a>00367 
<a name="l00368"></a>00368 <span class="keywordtype">void</span>
<a name="l00369"></a><a class="code" href="classArmKvmCPU.html#a2ad195672dce555a910ab6f4c48cc8a2">00369</a> <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">ArmKvmCPU::kvmArmVCpuInit</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_init &amp;<a class="code" href="namespaceStats.html#aae30a3d195d8a3309f663b3edd3d10a6" title="This Stat is Initialized.">init</a>)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_ARM_VCPU_INIT, (<span class="keywordtype">void</span> *)&amp;init) == -1)
<a name="l00372"></a>00372         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to initialize vCPU\n&quot;</span>);
<a name="l00373"></a>00373 }
<a name="l00374"></a>00374 
<a name="l00375"></a>00375 <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a>
<a name="l00376"></a><a class="code" href="classArmKvmCPU.html#ab96c4cda044a3910ca5c0a340ebb15a1">00376</a> <a class="code" href="classArmKvmCPU.html#ab96c4cda044a3910ca5c0a340ebb15a1">ArmKvmCPU::decodeCoProcReg</a>(uint64_t <span class="keywordtype">id</span>)<span class="keyword"> const</span>
<a name="l00377"></a>00377 <span class="keyword"></span>{
<a name="l00378"></a>00378     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> cp(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>));
<a name="l00379"></a>00379     <span class="keyword">const</span> <span class="keywordtype">bool</span> is_reg32(<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>));
<a name="l00380"></a>00380     <span class="keyword">const</span> <span class="keywordtype">bool</span> is_reg64(<a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>));
<a name="l00381"></a>00381 
<a name="l00382"></a>00382     <span class="comment">// CP numbers larger than 15 are reserved for KVM extensions</span>
<a name="l00383"></a>00383     <span class="keywordflow">if</span> (cp &gt; 15)
<a name="l00384"></a>00384         <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00385"></a>00385 
<a name="l00386"></a>00386     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> crm(<a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>));
<a name="l00387"></a>00387     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> crn(<a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>));
<a name="l00388"></a>00388     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> opc1(<a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>));
<a name="l00389"></a>00389     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#ab3a6b3d101b6013c030bff3a498df5ea">opc2</a>(<a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>));
<a name="l00390"></a>00390 
<a name="l00391"></a>00391     <span class="keywordflow">if</span> (is_reg32) {
<a name="l00392"></a>00392         <span class="keywordflow">switch</span> (cp) {
<a name="l00393"></a>00393           <span class="keywordflow">case</span> 14:
<a name="l00394"></a>00394             <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a7a239826ec4c8da295489b6c287eb5c7">decodeCP14Reg</a>(crn, opc1, crm, opc2);
<a name="l00395"></a>00395 
<a name="l00396"></a>00396           <span class="keywordflow">case</span> 15:
<a name="l00397"></a>00397             <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a5e6d4f525dbe24bd1bc07c6861b9eb5f">decodeCP15Reg</a>(crn, opc1, crm, opc2);
<a name="l00398"></a>00398 
<a name="l00399"></a>00399           <span class="keywordflow">default</span>:
<a name="l00400"></a>00400             <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00401"></a>00401         }
<a name="l00402"></a>00402     } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(is_reg64) {
<a name="l00403"></a>00403         <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00404"></a>00404     } <span class="keywordflow">else</span> {
<a name="l00405"></a>00405         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled register length, register (0x%x) ignored.\n&quot;</span>);
<a name="l00406"></a>00406         <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00407"></a>00407     }
<a name="l00408"></a>00408 }
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a>
<a name="l00411"></a><a class="code" href="classArmKvmCPU.html#a850a8b2eb34d5261f281b9cb3b43657b">00411</a> <a class="code" href="classArmKvmCPU.html#a850a8b2eb34d5261f281b9cb3b43657b">ArmKvmCPU::decodeVFPCtrlReg</a>(uint64_t <span class="keywordtype">id</span>)<span class="keyword"> const</span>
<a name="l00412"></a>00412 <span class="keyword"></span>{
<a name="l00413"></a>00413     <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) || !<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>) || !<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>))
<a name="l00414"></a>00414         <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00415"></a>00415 
<a name="l00416"></a>00416     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> vfp_reg(<a class="code" href="arm__cpu_8cc.html#ade126f32c8fb662a0d3e2c7bdac569af">REG_VFP_REG</a>(<span class="keywordtype">id</span>));
<a name="l00417"></a>00417     <span class="keywordflow">switch</span> (vfp_reg) {
<a name="l00418"></a>00418       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPSID: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca782403f98b3f18d1c87433562a046a27">MISCREG_FPSID</a>;
<a name="l00419"></a>00419       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPSCR: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2c4f71a64cf54679d41471a7e0ca7664">MISCREG_FPSCR</a>;
<a name="l00420"></a>00420       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_MVFR0: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8b23d147e2f3f690f1b9468c67554e13">MISCREG_MVFR0</a>;
<a name="l00421"></a>00421       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_MVFR1: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca95c008bfb7e9778da090ead9cce7aeee">MISCREG_MVFR1</a>;
<a name="l00422"></a>00422       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPEXC: <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca48af8eafc532123e001df274b82f2de9">MISCREG_FPEXC</a>;
<a name="l00423"></a>00423 
<a name="l00424"></a>00424       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPINST:
<a name="l00425"></a>00425       <span class="keywordflow">case</span> KVM_REG_ARM_VFP_FPINST2:
<a name="l00426"></a>00426         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;KVM: FPINST not implemented.\n&quot;</span>);
<a name="l00427"></a>00427         <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00428"></a>00428 
<a name="l00429"></a>00429       <span class="keywordflow">default</span>:
<a name="l00430"></a>00430         <span class="keywordflow">return</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>;
<a name="l00431"></a>00431     }
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="keywordtype">bool</span>
<a name="l00435"></a><a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">00435</a> <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1" title="Determine if a register is invariant.">ArmKvmCPU::isInvariantReg</a>(uint64_t <span class="keywordtype">id</span>)
<a name="l00436"></a>00436 {
<a name="l00437"></a>00437     <span class="comment">/* Mask away the value field from multiplexed registers, we assume</span>
<a name="l00438"></a>00438 <span class="comment">     * that entire groups of multiplexed registers can be treated as</span>
<a name="l00439"></a>00439 <span class="comment">     * invariant. */</span>
<a name="l00440"></a>00440     <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">REG_IS_DEMUX</a>(<span class="keywordtype">id</span>))
<a name="l00441"></a>00441         <span class="keywordtype">id</span> &amp;= ~KVM_REG_ARM_DEMUX_VAL_MASK;
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="keywordflow">return</span> <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b" title="List of co-processor registers that KVM requires to be identical on both the host...">invariant_regs</a>.find(<span class="keywordtype">id</span>) != <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b" title="List of co-processor registers that KVM requires to be identical on both the host...">invariant_regs</a>.end();
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="keywordtype">bool</span>
<a name="l00447"></a><a class="code" href="classArmKvmCPU.html#adcf879c51246a5e6679bca06f0956338">00447</a> <a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc" title="Get a list of registers supported by getOneReg() and setOneReg().">ArmKvmCPU::getRegList</a>(<span class="keyword">struct</span> kvm_reg_list &amp;regs)<span class="keyword"> const</span>
<a name="l00448"></a>00448 <span class="keyword"></span>{
<a name="l00449"></a>00449     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_GET_REG_LIST, (<span class="keywordtype">void</span> *)&amp;regs) == -1) {
<a name="l00450"></a>00450         <span class="keywordflow">if</span> (errno == E2BIG) {
<a name="l00451"></a>00451             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00452"></a>00452         } <span class="keywordflow">else</span> {
<a name="l00453"></a>00453             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get vCPU register list (errno: %i)\n&quot;</span>,
<a name="l00454"></a>00454                   errno);
<a name="l00455"></a>00455         }
<a name="l00456"></a>00456     } <span class="keywordflow">else</span> {
<a name="l00457"></a>00457         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00458"></a>00458     }
<a name="l00459"></a>00459 }
<a name="l00460"></a>00460 
<a name="l00461"></a>00461 <span class="keywordtype">void</span>
<a name="l00462"></a><a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">00462</a> <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">ArmKvmCPU::dumpKvmStateCore</a>()
<a name="l00463"></a>00463 {
<a name="l00464"></a>00464     <span class="comment">/* Print core registers */</span>
<a name="l00465"></a>00465     uint32_t <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_pc)));
<a name="l00466"></a>00466     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;PC: 0x%x\n&quot;</span>, pc);
<a name="l00467"></a>00467 
<a name="l00468"></a>00468     <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>);
<a name="l00469"></a>00469          ri-&gt;idx != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; ++ri) {
<a name="l00470"></a>00470 
<a name="l00471"></a>00471         uint32_t value(<a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(ri-&gt;id));
<a name="l00472"></a>00472         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;%s: 0x%x\n&quot;</span>, ri-&gt;name, value);
<a name="l00473"></a>00473     }
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>);
<a name="l00476"></a>00476          ri-&gt;idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>; ++ri) {
<a name="l00477"></a>00477 
<a name="l00478"></a>00478         uint32_t value(<a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(ri-&gt;id));
<a name="l00479"></a>00479         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;%s: 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[ri-&gt;idx], value);
<a name="l00480"></a>00480     }
<a name="l00481"></a>00481 }
<a name="l00482"></a>00482 
<a name="l00483"></a>00483 <span class="keywordtype">void</span>
<a name="l00484"></a><a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">00484</a> <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">ArmKvmCPU::dumpKvmStateMisc</a>()
<a name="l00485"></a>00485 {
<a name="l00486"></a>00486     <span class="comment">/* Print co-processor registers */</span>
<a name="l00487"></a>00487     <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">RegIndexVector</a> &amp;reg_ids(<a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc" title="Get a list of registers supported by getOneReg() and setOneReg().">getRegList</a>());;
<a name="l00488"></a>00488     <span class="keywordflow">for</span> (RegIndexVector::const_iterator it(reg_ids.begin());
<a name="l00489"></a>00489          it != reg_ids.end(); ++it) {
<a name="l00490"></a>00490         uint64_t <a class="code" href="namespaceSparcISA.html#a357da58af3e424cc3f2c4793e67a0688">id</a>(*it);
<a name="l00491"></a>00491 
<a name="l00492"></a>00492         <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15) {
<a name="l00493"></a>00493             <a class="code" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">dumpKvmStateCoProc</a>(<span class="keywordtype">id</span>);
<a name="l00494"></a>00494         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>)) {
<a name="l00495"></a>00495             <a class="code" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">dumpKvmStateVFP</a>(<span class="keywordtype">id</span>);
<a name="l00496"></a>00496         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>) &amp;&amp; <a class="code" href="arm__cpu_8cc.html#a0b799263d3f1d2edd5f83db512267cfe">REG_IS_DEMUX</a>(<span class="keywordtype">id</span>)) {
<a name="l00497"></a>00497             <span class="keywordflow">switch</span> (<span class="keywordtype">id</span> &amp; KVM_REG_ARM_DEMUX_ID_MASK) {
<a name="l00498"></a>00498               <span class="keywordflow">case</span> KVM_REG_ARM_DEMUX_ID_CCSIDR:
<a name="l00499"></a>00499                 <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CCSIDR [0x%x]: %s\n&quot;</span>,
<a name="l00500"></a>00500                        <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>,
<a name="l00501"></a>00501                                      KVM_REG_ARM_DEMUX_VAL_MASK,
<a name="l00502"></a>00502                                      KVM_REG_ARM_DEMUX_VAL_SHIFT),
<a name="l00503"></a>00503                        <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00504"></a>00504                 <span class="keywordflow">break</span>;
<a name="l00505"></a>00505               <span class="keywordflow">default</span>:
<a name="l00506"></a>00506                 <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;DEMUX [0x%x, 0x%x]: %s\n&quot;</span>,
<a name="l00507"></a>00507                        <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>,
<a name="l00508"></a>00508                                      KVM_REG_ARM_DEMUX_ID_MASK,
<a name="l00509"></a>00509                                      KVM_REG_ARM_DEMUX_ID_SHIFT),
<a name="l00510"></a>00510                        <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>,
<a name="l00511"></a>00511                                      KVM_REG_ARM_DEMUX_VAL_MASK,
<a name="l00512"></a>00512                                      KVM_REG_ARM_DEMUX_VAL_SHIFT),
<a name="l00513"></a>00513                        <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00514"></a>00514                 <span class="keywordflow">break</span>;
<a name="l00515"></a>00515             }
<a name="l00516"></a>00516         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a>(<span class="keywordtype">id</span>)) {
<a name="l00517"></a>00517             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;0x%x: %s\n&quot;</span>, <span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00518"></a>00518         }
<a name="l00519"></a>00519     }
<a name="l00520"></a>00520 }
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="keywordtype">void</span>
<a name="l00523"></a><a class="code" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">00523</a> <a class="code" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">ArmKvmCPU::dumpKvmStateCoProc</a>(uint64_t <span class="keywordtype">id</span>)
<a name="l00524"></a>00524 {
<a name="l00525"></a>00525     assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));
<a name="l00526"></a>00526     assert(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15);
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>)) {
<a name="l00529"></a>00529         <span class="comment">// 32-bit co-proc registers</span>
<a name="l00530"></a>00530         <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#ab96c4cda044a3910ca5c0a340ebb15a1">decodeCoProcReg</a>(<span class="keywordtype">id</span>));
<a name="l00531"></a>00531         uint32_t value(<a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(<span class="keywordtype">id</span>));
<a name="l00532"></a>00532 
<a name="l00533"></a>00533         <span class="keywordflow">if</span> (idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a> &amp;&amp;
<a name="l00534"></a>00534             !(idx &gt;= MISCREG_CP15_UNIMP_START &amp;&amp; idx &lt; MISCREG_CP15_END)) {
<a name="l00535"></a>00535             <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>(<a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);
<a name="l00536"></a>00536             <span class="keyword">const</span> <span class="keywordtype">unsigned</span> m5_ne(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(idx));
<a name="l00537"></a>00537             <span class="keyword">const</span> <span class="keywordtype">unsigned</span> m5_e(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(idx));
<a name="l00538"></a>00538             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CP%i: [CRn: c%i opc1: %.2i CRm: c%i opc2: %i inv: %i]: &quot;</span>
<a name="l00539"></a>00539                    <span class="stringliteral">&quot;[%s]: 0x%x/0x%x\n&quot;</span>,
<a name="l00540"></a>00540                    <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>),
<a name="l00541"></a>00541                    <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>), <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1" title="Determine if a register is invariant.">isInvariantReg</a>(<span class="keywordtype">id</span>),
<a name="l00542"></a>00542                    name, value, m5_e);
<a name="l00543"></a>00543             <span class="keywordflow">if</span> (m5_e != m5_ne) {
<a name="l00544"></a>00544                 <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;readMiscReg: %x, readMiscRegNoEffect: %x\n&quot;</span>,
<a name="l00545"></a>00545                        m5_e, m5_ne);
<a name="l00546"></a>00546             }
<a name="l00547"></a>00547         } <span class="keywordflow">else</span> {
<a name="l00548"></a>00548             <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>(idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a> ? <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx] : <span class="stringliteral">&quot;-&quot;</span>);
<a name="l00549"></a>00549             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CP%i: [CRn: c%i opc1: %.2i CRm: c%i opc2: %i inv: %i]: [%s]: &quot;</span>
<a name="l00550"></a>00550                    <span class="stringliteral">&quot;0x%x\n&quot;</span>,
<a name="l00551"></a>00551                    <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>),
<a name="l00552"></a>00552                    <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>), <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1" title="Determine if a register is invariant.">isInvariantReg</a>(<span class="keywordtype">id</span>), name, value);
<a name="l00553"></a>00553         }
<a name="l00554"></a>00554     } <span class="keywordflow">else</span> {
<a name="l00555"></a>00555         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;CP%i: [CRn: c%i opc1: %.2i CRm: c%i opc2: %i inv: %i &quot;</span>
<a name="l00556"></a>00556                <span class="stringliteral">&quot;len: 0x%x]: %s\n&quot;</span>,
<a name="l00557"></a>00557                <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>),
<a name="l00558"></a>00558                <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>), <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1" title="Determine if a register is invariant.">isInvariantReg</a>(<span class="keywordtype">id</span>),
<a name="l00559"></a>00559                <a class="code" href="arm__cpu_8cc.html#a4acf47805b45442b26e8b6e79d605c15">EXTRACT_FIELD</a>(<span class="keywordtype">id</span>, KVM_REG_SIZE_MASK, KVM_REG_SIZE_SHIFT),
<a name="l00560"></a>00560                <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00561"></a>00561     }
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 
<a name="l00564"></a>00564 <span class="keywordtype">void</span>
<a name="l00565"></a><a class="code" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">00565</a> <a class="code" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">ArmKvmCPU::dumpKvmStateVFP</a>(uint64_t <span class="keywordtype">id</span>)
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567     assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));
<a name="l00568"></a>00568     assert(<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>));
<a name="l00569"></a>00569 
<a name="l00570"></a>00570     <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a>(<span class="keywordtype">id</span>)) {
<a name="l00571"></a>00571         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx(<span class="keywordtype">id</span> &amp; KVM_REG_ARM_VFP_MASK);
<a name="l00572"></a>00572         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP reg %i: %s&quot;</span>, idx, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00573"></a>00573     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>)) {
<a name="l00574"></a>00574         <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#a850a8b2eb34d5261f281b9cb3b43657b">decodeVFPCtrlReg</a>(<span class="keywordtype">id</span>));
<a name="l00575"></a>00575         <span class="keywordflow">if</span> (idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {
<a name="l00576"></a>00576             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP [%s]: %s&quot;</span>, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx], <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00577"></a>00577         } <span class="keywordflow">else</span> {
<a name="l00578"></a>00578             <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP [0x%x]: %s&quot;</span>, <span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00579"></a>00579         }
<a name="l00580"></a>00580     } <span class="keywordflow">else</span> {
<a name="l00581"></a>00581         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;VFP [0x%x]: %s&quot;</span>, <span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#a08b1c1d5204982b8904e64aced49f012" title="Get and format one register for printout.">getAndFormatOneReg</a>(<span class="keywordtype">id</span>));
<a name="l00582"></a>00582     }
<a name="l00583"></a>00583 }
<a name="l00584"></a>00584 
<a name="l00585"></a>00585 <span class="keywordtype">void</span>
<a name="l00586"></a><a class="code" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">00586</a> <a class="code" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">ArmKvmCPU::updateKvmStateCore</a>()
<a name="l00587"></a>00587 {
<a name="l00588"></a>00588     <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>);
<a name="l00589"></a>00589          ri-&gt;idx != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; ++ri) {
<a name="l00590"></a>00590 
<a name="l00591"></a>00591         uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a7d6aa765fe56dc52aa786358d42782e9" title="Flat register interfaces.">readIntRegFlat</a>(ri-&gt;idx));
<a name="l00592"></a>00592         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;kvm(%s) := 0x%x\n&quot;</span>, ri-&gt;name, value);
<a name="l00593"></a>00593         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(ri-&gt;id, value);
<a name="l00594"></a>00594     }
<a name="l00595"></a>00595 
<a name="l00596"></a>00596     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;kvm(PC) := 0x%x\n&quot;</span>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">instAddr</a>());
<a name="l00597"></a>00597     <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_pc), <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">instAddr</a>());
<a name="l00598"></a>00598 
<a name="l00599"></a>00599     <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>);
<a name="l00600"></a>00600          ri-&gt;idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>; ++ri) {
<a name="l00601"></a>00601 
<a name="l00602"></a>00602         uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(ri-&gt;idx));
<a name="l00603"></a>00603         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;kvm(%s) := 0x%x\n&quot;</span>, ri-&gt;name, value);
<a name="l00604"></a>00604         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(ri-&gt;id, value);
<a name="l00605"></a>00605     }
<a name="l00606"></a>00606 
<a name="l00607"></a>00607     <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))
<a name="l00608"></a>00608         <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();
<a name="l00609"></a>00609 }
<a name="l00610"></a>00610 
<a name="l00611"></a>00611 <span class="keywordtype">void</span>
<a name="l00612"></a><a class="code" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">00612</a> <a class="code" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">ArmKvmCPU::updateKvmStateMisc</a>()
<a name="l00613"></a>00613 {
<a name="l00614"></a>00614     <span class="keyword">static</span> <span class="keywordtype">bool</span> warned(<span class="keyword">false</span>); <span class="comment">// We can&apos;t use warn_once since we want</span>
<a name="l00615"></a>00615                                <span class="comment">// to show /all/ registers</span>
<a name="l00616"></a>00616 
<a name="l00617"></a>00617     <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">RegIndexVector</a> &amp;regs(<a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc" title="Get a list of registers supported by getOneReg() and setOneReg().">getRegList</a>());
<a name="l00618"></a>00618 
<a name="l00619"></a>00619     <span class="keywordflow">for</span> (RegIndexVector::const_iterator it(regs.begin());
<a name="l00620"></a>00620          it != regs.end();
<a name="l00621"></a>00621          ++it) {
<a name="l00622"></a>00622 
<a name="l00623"></a>00623         <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(*it)) {
<a name="l00624"></a>00624             <span class="keywordflow">if</span> (!warned)
<a name="l00625"></a>00625                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping non-ARM register: 0x%x\n&quot;</span>, *it);
<a name="l00626"></a>00626         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1" title="Determine if a register is invariant.">isInvariantReg</a>(*it)) {
<a name="l00627"></a>00627             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html" title="KVM parent interface.">Kvm</a>, <span class="stringliteral">&quot;Skipping invariant register: 0x%x\n&quot;</span>, *it);
<a name="l00628"></a>00628         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a>(*it)) {
<a name="l00629"></a>00629             <span class="comment">// Core registers are handled in updateKvmStateCore</span>
<a name="l00630"></a>00630             <span class="keywordflow">continue</span>;
<a name="l00631"></a>00631         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it) &lt;= 15) {
<a name="l00632"></a>00632             <a class="code" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">updateKvmStateCoProc</a>(*it, !warned);
<a name="l00633"></a>00633         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(*it)) {
<a name="l00634"></a>00634             <a class="code" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">updateKvmStateVFP</a>(*it, !warned);
<a name="l00635"></a>00635         } <span class="keywordflow">else</span> {
<a name="l00636"></a>00636             <span class="keywordflow">if</span> (!warned) {
<a name="l00637"></a>00637                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping register with unknown CP (%i) id: 0x%x\n&quot;</span>,
<a name="l00638"></a>00638                      <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it), *it);
<a name="l00639"></a>00639             }
<a name="l00640"></a>00640         }
<a name="l00641"></a>00641 
<a name="l00642"></a>00642     }
<a name="l00643"></a>00643 
<a name="l00644"></a>00644     warned = <span class="keyword">true</span>;
<a name="l00645"></a>00645     <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))
<a name="l00646"></a>00646         <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();
<a name="l00647"></a>00647 }
<a name="l00648"></a>00648 
<a name="l00649"></a>00649 <span class="keywordtype">void</span>
<a name="l00650"></a><a class="code" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">00650</a> <a class="code" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">ArmKvmCPU::updateKvmStateCoProc</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>(<a class="code" href="classArmKvmCPU.html#ab96c4cda044a3910ca5c0a340ebb15a1">decodeCoProcReg</a>(<span class="keywordtype">id</span>));
<a name="l00653"></a>00653 
<a name="l00654"></a>00654     assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));
<a name="l00655"></a>00655     assert(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15);
<a name="l00656"></a>00656 
<a name="l00657"></a>00657     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> || <span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a>) {
<a name="l00658"></a>00658         <span class="comment">// HACK HACK HACK: Workaround for 64-bit TTBRx</span>
<a name="l00659"></a>00659         reg = (<span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> ? <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a> : <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>);
<a name="l00660"></a>00660         <span class="keywordflow">if</span> (show_warnings)
<a name="l00661"></a>00661             <a class="code" href="base_2misc_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a>(<span class="stringliteral">&quot;KVM: 64-bit TTBBRx workaround\n&quot;</span>);
<a name="l00662"></a>00662     }
<a name="l00663"></a>00663 
<a name="l00664"></a>00664     <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {
<a name="l00665"></a>00665         <span class="keywordflow">if</span> (show_warnings) {
<a name="l00666"></a>00666             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Ignoring unknown KVM co-processor register (0x%.8x):\n&quot;</span>,
<a name="l00667"></a>00667                  <span class="keywordtype">id</span>);
<a name="l00668"></a>00668             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;\t0x%x: [CP: %i 64: %i CRn: c%i opc1: %.2i CRm: c%i&quot;</span>
<a name="l00669"></a>00669                  <span class="stringliteral">&quot; opc2: %i]\n&quot;</span>,
<a name="l00670"></a>00670                  <span class="keywordtype">id</span>, <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>),
<a name="l00671"></a>00671                  <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>));
<a name="l00672"></a>00672         }
<a name="l00673"></a>00673     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &gt;= MISCREG_CP15_UNIMP_START &amp;&amp; reg &lt; MISCREG_CP15_END) {
<a name="l00674"></a>00674         <span class="keywordflow">if</span> (show_warnings)
<a name="l00675"></a>00675             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Co-processor reg. %s not implemented by gem5.\n&quot;</span>,
<a name="l00676"></a>00676                  <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[reg]);
<a name="l00677"></a>00677     } <span class="keywordflow">else</span> {
<a name="l00678"></a>00678         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<span class="keywordtype">id</span>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(reg));
<a name="l00679"></a>00679     }
<a name="l00680"></a>00680 }
<a name="l00681"></a>00681 
<a name="l00682"></a>00682 
<a name="l00683"></a>00683 <span class="keywordtype">void</span>
<a name="l00684"></a><a class="code" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">00684</a> <a class="code" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">ArmKvmCPU::updateKvmStateVFP</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)
<a name="l00685"></a>00685 {
<a name="l00686"></a>00686     assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));
<a name="l00687"></a>00687     assert(<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>));
<a name="l00688"></a>00688 
<a name="l00689"></a>00689     <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a>(<span class="keywordtype">id</span>)) {
<a name="l00690"></a>00690         <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>)) {
<a name="l00691"></a>00691             <span class="keywordflow">if</span> (show_warnings)
<a name="l00692"></a>00692                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unexpected VFP register length (reg: 0x%x).\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00693"></a>00693             <span class="keywordflow">return</span>;
<a name="l00694"></a>00694         }
<a name="l00695"></a>00695         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx(<span class="keywordtype">id</span> &amp; KVM_REG_ARM_VFP_MASK);
<a name="l00696"></a>00696         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_base(idx &lt;&lt; 1);
<a name="l00697"></a>00697         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_hi(idx_base + 1);
<a name="l00698"></a>00698         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_lo(idx_base + 0);
<a name="l00699"></a>00699         uint64_t value(
<a name="l00700"></a>00700             ((uint64_t)<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a6fd33830a6d746988def9deeb81bb8d2">readFloatRegBitsFlat</a>(idx_hi) &lt;&lt; 32) |
<a name="l00701"></a>00701             <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a6fd33830a6d746988def9deeb81bb8d2">readFloatRegBitsFlat</a>(idx_lo));
<a name="l00702"></a>00702 
<a name="l00703"></a>00703         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<span class="keywordtype">id</span>, value);
<a name="l00704"></a>00704     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>)) {
<a name="l00705"></a>00705         <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#a850a8b2eb34d5261f281b9cb3b43657b">decodeVFPCtrlReg</a>(<span class="keywordtype">id</span>));
<a name="l00706"></a>00706         <span class="keywordflow">if</span> (idx == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {
<a name="l00707"></a>00707             <span class="keywordflow">if</span> (show_warnings)
<a name="l00708"></a>00708                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP control register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00709"></a>00709             <span class="keywordflow">return</span>;
<a name="l00710"></a>00710         }
<a name="l00711"></a>00711         <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>)) {
<a name="l00712"></a>00712             <span class="keywordflow">if</span> (show_warnings)
<a name="l00713"></a>00713                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Ignoring VFP control register (%s) with &quot;</span>
<a name="l00714"></a>00714                      <span class="stringliteral">&quot;unexpected size.\n&quot;</span>,
<a name="l00715"></a>00715                      <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);
<a name="l00716"></a>00716             <span class="keywordflow">return</span>;
<a name="l00717"></a>00717         }
<a name="l00718"></a>00718         <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7" title="Get/Set single register using the KVM_(SET|GET)_ONE_REG API.">setOneReg</a>(<span class="keywordtype">id</span>, (uint32_t)<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(idx));
<a name="l00719"></a>00719     } <span class="keywordflow">else</span> {
<a name="l00720"></a>00720         <span class="keywordflow">if</span> (show_warnings)
<a name="l00721"></a>00721             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00722"></a>00722     }
<a name="l00723"></a>00723 }
<a name="l00724"></a>00724 
<a name="l00725"></a>00725 <span class="keywordtype">void</span>
<a name="l00726"></a><a class="code" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">00726</a> <a class="code" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">ArmKvmCPU::updateTCStateCore</a>()
<a name="l00727"></a>00727 {
<a name="l00728"></a>00728     <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>);
<a name="l00729"></a>00729          ri-&gt;idx != <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>; ++ri) {
<a name="l00730"></a>00730 
<a name="l00731"></a>00731         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a1948450d40f3a1d50fd71880cb0a86f9">setIntRegFlat</a>(ri-&gt;idx, <a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(ri-&gt;id));
<a name="l00732"></a>00732     }
<a name="l00733"></a>00733 
<a name="l00734"></a>00734     <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> *ri(<a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>);
<a name="l00735"></a>00735          ri-&gt;idx != <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>; ++ri) {
<a name="l00736"></a>00736 
<a name="l00737"></a>00737         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(ri-&gt;idx, <a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(ri-&gt;id));
<a name="l00738"></a>00738     }
<a name="l00739"></a>00739 
<a name="l00740"></a>00740     <span class="comment">/* We want the simulator to execute all side-effects of the CPSR</span>
<a name="l00741"></a>00741 <span class="comment">     * update since this updates PC state and register maps.</span>
<a name="l00742"></a>00742 <span class="comment">     */</span>
<a name="l00743"></a>00743     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));
<a name="l00744"></a>00744 
<a name="l00745"></a>00745     <span class="comment">// We update the PC state after we have updated the CPSR the</span>
<a name="l00746"></a>00746     <span class="comment">// contents of the CPSR affects how the npc is updated.</span>
<a name="l00747"></a>00747     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>());
<a name="l00748"></a>00748     <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.set(<a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(<a class="code" href="arm__cpu_8cc.html#a8282a39ad86cc69038c3962b8ddbeaf1">REG_CORE32</a>(usr_regs.ARM_pc)));
<a name="l00749"></a>00749     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);
<a name="l00750"></a>00750 
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))
<a name="l00752"></a>00752         <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();
<a name="l00753"></a>00753 }
<a name="l00754"></a>00754 
<a name="l00755"></a>00755 <span class="keywordtype">void</span>
<a name="l00756"></a><a class="code" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">00756</a> <a class="code" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">ArmKvmCPU::updateTCStateMisc</a>()
<a name="l00757"></a>00757 {
<a name="l00758"></a>00758     <span class="keyword">static</span> <span class="keywordtype">bool</span> warned(<span class="keyword">false</span>); <span class="comment">// We can&apos;t use warn_once since we want</span>
<a name="l00759"></a>00759                                <span class="comment">// to show /all/ registers</span>
<a name="l00760"></a>00760 
<a name="l00761"></a>00761     <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">RegIndexVector</a> &amp;reg_ids(<a class="code" href="classArmKvmCPU.html#a82c12b98e5a382f3dd4ebc56b5901acc" title="Get a list of registers supported by getOneReg() and setOneReg().">getRegList</a>());;
<a name="l00762"></a>00762     <span class="keywordflow">for</span> (RegIndexVector::const_iterator it(reg_ids.begin());
<a name="l00763"></a>00763          it != reg_ids.end(); ++it) {
<a name="l00764"></a>00764 
<a name="l00765"></a>00765         <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(*it)) {
<a name="l00766"></a>00766             <span class="keywordflow">if</span> (!warned)
<a name="l00767"></a>00767                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping non-ARM register: 0x%x\n&quot;</span>, *it);
<a name="l00768"></a>00768         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#aa7e91b5148acf5a351d7815e16fa0bf8">REG_IS_CORE</a>(*it)) {
<a name="l00769"></a>00769             <span class="comment">// Core registers are handled in updateKvmStateCore</span>
<a name="l00770"></a>00770         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it) &lt;= 15) {
<a name="l00771"></a>00771             <a class="code" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">updateTCStateCoProc</a>(*it, !warned);
<a name="l00772"></a>00772         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(*it)) {
<a name="l00773"></a>00773             <a class="code" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">updateTCStateVFP</a>(*it, !warned);
<a name="l00774"></a>00774         } <span class="keywordflow">else</span> {
<a name="l00775"></a>00775             <span class="keywordflow">if</span> (!warned) {
<a name="l00776"></a>00776                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Skipping register with unknown CP (%i) id: 0x%x\n&quot;</span>,
<a name="l00777"></a>00777                      <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(*it), *it);
<a name="l00778"></a>00778             }
<a name="l00779"></a>00779         }
<a name="l00780"></a>00780     }
<a name="l00781"></a>00781 
<a name="l00782"></a>00782     warned = <span class="keyword">true</span>;
<a name="l00783"></a>00783 
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))
<a name="l00785"></a>00785         <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();
<a name="l00786"></a>00786 }
<a name="l00787"></a>00787 
<a name="l00788"></a>00788 <span class="keywordtype">void</span>
<a name="l00789"></a><a class="code" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">00789</a> <a class="code" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">ArmKvmCPU::updateTCStateCoProc</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)
<a name="l00790"></a>00790 {
<a name="l00791"></a>00791     <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>(<a class="code" href="classArmKvmCPU.html#ab96c4cda044a3910ca5c0a340ebb15a1">decodeCoProcReg</a>(<span class="keywordtype">id</span>));
<a name="l00792"></a>00792 
<a name="l00793"></a>00793     assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));
<a name="l00794"></a>00794     assert(<a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>) &lt;= 15);
<a name="l00795"></a>00795 
<a name="l00796"></a>00796     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> || <span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#aca634800fd8c8189f4cb5577c3f59f6e">KVM_REG64_TTBR1</a>) {
<a name="l00797"></a>00797         <span class="comment">// HACK HACK HACK: We don&apos;t currently support 64-bit TTBR0/TTBR1</span>
<a name="l00798"></a>00798         <a class="code" href="base_2misc_8hh.html#ae2881bab26c1d2bf4a411f8b1fb7e574">hack_once</a>(<span class="stringliteral">&quot;KVM: 64-bit TTBRx workaround\n&quot;</span>);
<a name="l00799"></a>00799         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(
<a name="l00800"></a>00800             <span class="keywordtype">id</span> == <a class="code" href="arm__cpu_8cc.html#add9a7764c265a8eb64db9707d7fe52e3">KVM_REG64_TTBR0</a> ? <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a> : <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a>,
<a name="l00801"></a>00801             (uint32_t)(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(<span class="keywordtype">id</span>) &amp; 0xFFFFFFFF));
<a name="l00802"></a>00802     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>) {
<a name="l00803"></a>00803         uint32_t value(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(<span class="keywordtype">id</span>));
<a name="l00804"></a>00804         <span class="keywordflow">if</span> (value &amp; 0x80000000)
<a name="l00805"></a>00805             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Guest tried to enable LPAE.\n&quot;</span>);
<a name="l00806"></a>00806         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(reg, value);
<a name="l00807"></a>00807     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {
<a name="l00808"></a>00808         <span class="keywordflow">if</span> (show_warnings) {
<a name="l00809"></a>00809             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Ignoring unknown KVM co-processor register:\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00810"></a>00810             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;\t0x%x: [CP: %i 64: %i CRn: c%i opc1: %.2i CRm: c%i&quot;</span>
<a name="l00811"></a>00811                  <span class="stringliteral">&quot; opc2: %i]\n&quot;</span>,
<a name="l00812"></a>00812                  <span class="keywordtype">id</span>, <a class="code" href="arm__cpu_8cc.html#ab7db84b63493d5c92fcc91122d06c34c">REG_CP</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a22e520b9dc551177ebb8e775c09973f7">REG_CRN</a>(<span class="keywordtype">id</span>),
<a name="l00813"></a>00813                  <a class="code" href="arm__cpu_8cc.html#a7e86f0389e3f4d6f4bd368453c99504e">REG_OPC1</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#a99640ed19db5d6085479a4e89d3080f9">REG_CRM</a>(<span class="keywordtype">id</span>), <a class="code" href="arm__cpu_8cc.html#add2f600d92539677b81e95eb878799c2">REG_OPC2</a>(<span class="keywordtype">id</span>));
<a name="l00814"></a>00814         }
<a name="l00815"></a>00815     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (reg &gt;= MISCREG_CP15_UNIMP_START &amp;&amp; reg &lt; MISCREG_CP15_END) {
<a name="l00816"></a>00816         <span class="keywordflow">if</span> (show_warnings)
<a name="l00817"></a>00817             <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;KVM: Co-processor reg. %s not implemented by gem5.\n&quot;</span>,
<a name="l00818"></a>00818                       <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[reg]);
<a name="l00819"></a>00819     } <span class="keywordflow">else</span> {
<a name="l00820"></a>00820         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(reg, <a class="code" href="classBaseKvmCPU.html#aaedf1eff8b7043f0037a6340e8da0236">getOneRegU32</a>(<span class="keywordtype">id</span>));
<a name="l00821"></a>00821     }
<a name="l00822"></a>00822 }
<a name="l00823"></a>00823 
<a name="l00824"></a>00824 <span class="keywordtype">void</span>
<a name="l00825"></a><a class="code" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">00825</a> <a class="code" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">ArmKvmCPU::updateTCStateVFP</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings)
<a name="l00826"></a>00826 {
<a name="l00827"></a>00827     assert(<a class="code" href="arm__cpu_8cc.html#a08258a20944d79f2fb268bf6f7beeb95">REG_IS_ARM</a>(<span class="keywordtype">id</span>));
<a name="l00828"></a>00828     assert(<a class="code" href="arm__cpu_8cc.html#ad490fb85e238f89a54598782cd4bf50b">REG_IS_VFP</a>(<span class="keywordtype">id</span>));
<a name="l00829"></a>00829 
<a name="l00830"></a>00830     <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#ad051e025a8bffa78ab27e6b465abeaac">REG_IS_VFP_REG</a>(<span class="keywordtype">id</span>)) {
<a name="l00831"></a>00831         <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a1097c18e780d75ac054db8c1e53a2657">REG_IS_64BIT</a>(<span class="keywordtype">id</span>)) {
<a name="l00832"></a>00832             <span class="keywordflow">if</span> (show_warnings)
<a name="l00833"></a>00833                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unexpected VFP register length (reg: 0x%x).\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00834"></a>00834             <span class="keywordflow">return</span>;
<a name="l00835"></a>00835         }
<a name="l00836"></a>00836         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx(<span class="keywordtype">id</span> &amp; KVM_REG_ARM_VFP_MASK);
<a name="l00837"></a>00837         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_base(idx &lt;&lt; 1);
<a name="l00838"></a>00838         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_hi(idx_base + 1);
<a name="l00839"></a>00839         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> idx_lo(idx_base + 0);
<a name="l00840"></a>00840         uint64_t value(<a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(<span class="keywordtype">id</span>));
<a name="l00841"></a>00841 
<a name="l00842"></a>00842         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#afc53d9f0a0edc8a855148cfb396b0aac">setFloatRegBitsFlat</a>(idx_hi, (value &gt;&gt; 32) &amp; 0xFFFFFFFF);
<a name="l00843"></a>00843         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#afc53d9f0a0edc8a855148cfb396b0aac">setFloatRegBitsFlat</a>(idx_lo, value &amp; 0xFFFFFFFF);
<a name="l00844"></a>00844     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="arm__cpu_8cc.html#a7cda932ae135eadc13a1c81c511b0822">REG_IS_VFP_CTRL</a>(<span class="keywordtype">id</span>)) {
<a name="l00845"></a>00845         <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> idx(<a class="code" href="classArmKvmCPU.html#a850a8b2eb34d5261f281b9cb3b43657b">decodeVFPCtrlReg</a>(<span class="keywordtype">id</span>));
<a name="l00846"></a>00846         <span class="keywordflow">if</span> (idx == <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>) {
<a name="l00847"></a>00847             <span class="keywordflow">if</span> (show_warnings)
<a name="l00848"></a>00848                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP control register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00849"></a>00849             <span class="keywordflow">return</span>;
<a name="l00850"></a>00850         }
<a name="l00851"></a>00851         <span class="keywordflow">if</span> (!<a class="code" href="arm__cpu_8cc.html#a3e0331d7bf1a744b32d3191075254941">REG_IS_32BIT</a>(<span class="keywordtype">id</span>)) {
<a name="l00852"></a>00852             <span class="keywordflow">if</span> (show_warnings)
<a name="l00853"></a>00853                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Ignoring VFP control register (%s) with &quot;</span>
<a name="l00854"></a>00854                      <span class="stringliteral">&quot;unexpected size.\n&quot;</span>,
<a name="l00855"></a>00855                      <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx]);
<a name="l00856"></a>00856             <span class="keywordflow">return</span>;
<a name="l00857"></a>00857         }
<a name="l00858"></a>00858         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(idx, <a class="code" href="classBaseKvmCPU.html#a3c337154c6c20c1667b4b63088d72d6e">getOneRegU64</a>(<span class="keywordtype">id</span>));
<a name="l00859"></a>00859     } <span class="keywordflow">else</span> {
<a name="l00860"></a>00860         <span class="keywordflow">if</span> (show_warnings)
<a name="l00861"></a>00861             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Unhandled VFP register: 0x%x\n&quot;</span>, <span class="keywordtype">id</span>);
<a name="l00862"></a>00862     }
<a name="l00863"></a>00863 }
<a name="l00864"></a>00864 
<a name="l00865"></a>00865 <a class="code" href="classArmKvmCPU.html" title="ARM implementation of a KVM-based hardware virtualized CPU.">ArmKvmCPU</a> *
<a name="l00866"></a>00866 ArmKvmCPUParams::create()
<a name="l00867"></a>00867 {
<a name="l00868"></a>00868     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU</a>(<span class="keyword">this</span>);
<a name="l00869"></a>00869 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:07 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
