0.7
2020.2
Oct 19 2021
03:16:22
F:/FPGA/Verilog_design/seq_check_1101/syn/seq_check/seq_check.sim/sim_1/synth/func/xsim/tb_func_synth.v,1652772966,verilog,,F:/FPGA/Verilog_design/seq_check_1101/tb/tb.v,,glbl;seq_check,,,,,,,,
F:/FPGA/Verilog_design/seq_check_1101/tb/tb.v,1652758980,verilog,,,,tb,,,,,,,,
