Protel Design System Design Rule Check
PCB File : D:\Projekte\IEM_Empfänger\PCB.PcbDoc
Date     : 21.03.2021
Time     : 14:00:34

Processing Rule : Clearance Constraint (Gap=4.921mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=4.921mil) (Max=393.701mil) (Preferred=5.906mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15.748mil) (Conductor Width=5.906mil) (Air Gap=5.906mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (Disabled)(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (Disabled)(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=236.22mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=2.756mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.755mil < 2.756mil) Between Pad U3-21(2294.67mil,2613mil) on Top Layer And Pad U3-21_3(2381.284mil,2623.826mil) on Top Layer [Top Solder] Mask Sliver [2.755mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.755mil < 2.756mil) Between Pad U3-21(2294.67mil,2613mil) on Top Layer And Pad U3-21_4(2381.284mil,2602.174mil) on Top Layer [Top Solder] Mask Sliver [2.755mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.755mil < 2.756mil) Between Pad U3-21(2294.67mil,2613mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.755mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.755mil < 2.756mil) Between Pad U3-21(2294.67mil,2613mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.755mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.904mil < 10mil) Between Arc (2095.972mil,2368mil) on Top Overlay And Pad U4-1(2080mil,2409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.418mil < 10mil) Between Arc (2923.465mil,2029.882mil) on Top Overlay And Pad Input-1(2951.024mil,2085mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.418mil < 10mil) Between Arc (3423.465mil,2029.882mil) on Top Overlay And Pad Output-1(3451.024mil,2085mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2312.205mil,3139.358mil) (2412.205mil,3238.978mil) on Top Overlay And Pad I2C-1(2362.205mil,3188.976mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2649.999mil,2640.382mil) (2749.999mil,2740mil) on Top Overlay And Pad Programmer-1(2700mil,2690mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2749.999mil,2640.382mil) (2849.999mil,2740mil) on Top Overlay And Pad Programmer-2(2800mil,2690mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.979mil < 10mil) Between Pad +-1(2027mil,2127mil) on Multi-Layer And Text "+" (2040mil,2068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.898mil < 10mil) Between Pad +-2(2027mil,2027mil) on Multi-Layer And Text "+" (2040mil,2068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.356mil < 10mil) Between Pad +-2(2027mil,2027mil) on Multi-Layer And Text "D1" (2067.913mil,1982.284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.226mil < 10mil) Between Pad +-2(2027mil,2027mil) on Multi-Layer And Text "R6" (2066.929mil,2035.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(2309mil,2953mil) on Top Layer And Track (2288mil,2934mil)(2288mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C10-1(2309mil,2953mil) on Top Layer And Track (2288mil,2934mil)(2370mil,2934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C10-1(2309mil,2953mil) on Top Layer And Track (2288mil,2972mil)(2370mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C10-2(2349mil,2953mil) on Top Layer And Track (2288mil,2934mil)(2370mil,2934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C10-2(2349mil,2953mil) on Top Layer And Track (2288mil,2972mil)(2370mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(2349mil,2953mil) on Top Layer And Track (2370mil,2934mil)(2370mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C1-1(3140mil,2490mil) on Top Layer And Track (3121mil,2469mil)(3121mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3140mil,2490mil) on Top Layer And Track (3121mil,2469mil)(3159mil,2469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C1-1(3140mil,2490mil) on Top Layer And Track (3159mil,2469mil)(3159mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C11-1(2074mil,2908mil) on Top Layer And Track (2051mil,2830mil)(2051mil,2931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C11-1(2074mil,2908mil) on Top Layer And Track (2051mil,2931mil)(2097mil,2931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C11-1(2074mil,2908mil) on Top Layer And Track (2097mil,2830mil)(2097mil,2931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C11-2(2074mil,2853mil) on Top Layer And Track (2051mil,2830mil)(2051mil,2931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C11-2(2074mil,2853mil) on Top Layer And Track (2051mil,2830mil)(2097mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C11-2(2074mil,2853mil) on Top Layer And Track (2097mil,2830mil)(2097mil,2931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C1-2(3140mil,2530mil) on Top Layer And Track (3121mil,2469mil)(3121mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3140mil,2530mil) on Top Layer And Track (3121mil,2551mil)(3159mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C1-2(3140mil,2530mil) on Top Layer And Track (3159mil,2469mil)(3159mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(2429mil,2953mil) on Top Layer And Track (2408mil,2934mil)(2408mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-1(2429mil,2953mil) on Top Layer And Track (2408mil,2934mil)(2490mil,2934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-1(2429mil,2953mil) on Top Layer And Track (2408mil,2972mil)(2490mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-2(2469mil,2953mil) on Top Layer And Track (2408mil,2934mil)(2490mil,2934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-2(2469mil,2953mil) on Top Layer And Track (2408mil,2972mil)(2490mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(2469mil,2953mil) on Top Layer And Track (2490mil,2934mil)(2490mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C13-1(2134mil,2408mil) on Top Layer And Track (2111mil,2330mil)(2111mil,2431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C13-1(2134mil,2408mil) on Top Layer And Track (2111mil,2431mil)(2157mil,2431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C13-1(2134mil,2408mil) on Top Layer And Track (2157mil,2330mil)(2157mil,2431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C13-2(2134mil,2353mil) on Top Layer And Track (2111mil,2330mil)(2111mil,2431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C13-2(2134mil,2353mil) on Top Layer And Track (2111mil,2330mil)(2157mil,2330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C13-2(2134mil,2353mil) on Top Layer And Track (2157mil,2330mil)(2157mil,2431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-1(2319mil,2768mil) on Top Layer And Track (2296mil,2745mil)(2296mil,2846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-1(2319mil,2768mil) on Top Layer And Track (2296mil,2745mil)(2342mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-1(2319mil,2768mil) on Top Layer And Track (2342mil,2745mil)(2342mil,2846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-2(2319mil,2823mil) on Top Layer And Track (2296mil,2745mil)(2296mil,2846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-2(2319mil,2823mil) on Top Layer And Track (2296mil,2846mil)(2342mil,2846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-2(2319mil,2823mil) on Top Layer And Track (2342mil,2745mil)(2342mil,2846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C15-1(2621.346mil,3306.654mil) on Top Layer And Track (2560.346mil,3287.654mil)(2642.346mil,3287.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C15-1(2621.346mil,3306.654mil) on Top Layer And Track (2560.346mil,3325.654mil)(2642.346mil,3325.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(2621.346mil,3306.654mil) on Top Layer And Track (2642.346mil,3287.654mil)(2642.346mil,3325.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(2581.346mil,3306.654mil) on Top Layer And Track (2560.346mil,3287.654mil)(2560.346mil,3325.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C15-2(2581.346mil,3306.654mil) on Top Layer And Track (2560.346mil,3287.654mil)(2642.346mil,3287.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C15-2(2581.346mil,3306.654mil) on Top Layer And Track (2560.346mil,3325.654mil)(2642.346mil,3325.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-1(3056.346mil,3616.654mil) on Top Layer And Track (3035.346mil,3597.654mil)(3035.346mil,3635.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C16-1(3056.346mil,3616.654mil) on Top Layer And Track (3035.346mil,3597.654mil)(3117.346mil,3597.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C16-1(3056.346mil,3616.654mil) on Top Layer And Track (3035.346mil,3635.654mil)(3117.346mil,3635.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C16-2(3096.346mil,3616.654mil) on Top Layer And Track (3035.346mil,3597.654mil)(3117.346mil,3597.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C16-2(3096.346mil,3616.654mil) on Top Layer And Track (3035.346mil,3635.654mil)(3117.346mil,3635.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(3096.346mil,3616.654mil) on Top Layer And Track (3117.346mil,3597.654mil)(3117.346mil,3635.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(3305mil,2953mil) on Top Layer And Track (3284mil,2934mil)(3284mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C17-1(3305mil,2953mil) on Top Layer And Track (3284mil,2934mil)(3366mil,2934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C17-1(3305mil,2953mil) on Top Layer And Track (3284mil,2972mil)(3366mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C17-2(3345mil,2953mil) on Top Layer And Track (3284mil,2934mil)(3366mil,2934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C17-2(3345mil,2953mil) on Top Layer And Track (3284mil,2972mil)(3366mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-2(3345mil,2953mil) on Top Layer And Track (3366mil,2934mil)(3366mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C18-1(2913.346mil,2861.654mil) on Top Layer And Track (2894.346mil,2800.654mil)(2894.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(2913.346mil,2861.654mil) on Top Layer And Track (2894.346mil,2882.654mil)(2932.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C18-1(2913.346mil,2861.654mil) on Top Layer And Track (2932.346mil,2800.654mil)(2932.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C18-2(2913.346mil,2821.654mil) on Top Layer And Track (2894.346mil,2800.654mil)(2894.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(2913.346mil,2821.654mil) on Top Layer And Track (2894.346mil,2800.654mil)(2932.346mil,2800.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C18-2(2913.346mil,2821.654mil) on Top Layer And Track (2932.346mil,2800.654mil)(2932.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-1(2581.346mil,3048.654mil) on Top Layer And Track (2560.346mil,3029.654mil)(2560.346mil,3067.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C19-1(2581.346mil,3048.654mil) on Top Layer And Track (2560.346mil,3029.654mil)(2642.346mil,3029.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C19-1(2581.346mil,3048.654mil) on Top Layer And Track (2560.346mil,3067.654mil)(2642.346mil,3067.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C19-2(2621.346mil,3048.654mil) on Top Layer And Track (2560.346mil,3029.654mil)(2642.346mil,3029.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C19-2(2621.346mil,3048.654mil) on Top Layer And Track (2560.346mil,3067.654mil)(2642.346mil,3067.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C19-2(2621.346mil,3048.654mil) on Top Layer And Track (2642.346mil,3029.654mil)(2642.346mil,3067.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-1(3141.346mil,3226.654mil) on Top Layer And Track (3120.346mil,3207.654mil)(3120.346mil,3245.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C20-1(3141.346mil,3226.654mil) on Top Layer And Track (3120.346mil,3207.654mil)(3202.346mil,3207.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C20-1(3141.346mil,3226.654mil) on Top Layer And Track (3120.346mil,3245.654mil)(3202.346mil,3245.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C20-2(3181.346mil,3226.654mil) on Top Layer And Track (3120.346mil,3207.654mil)(3202.346mil,3207.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C20-2(3181.346mil,3226.654mil) on Top Layer And Track (3120.346mil,3245.654mil)(3202.346mil,3245.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C20-2(3181.346mil,3226.654mil) on Top Layer And Track (3202.346mil,3207.654mil)(3202.346mil,3245.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C2-1(3290mil,2535mil) on Top Layer And Track (3267mil,2457mil)(3267mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C2-1(3290mil,2535mil) on Top Layer And Track (3267mil,2558mil)(3313mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C2-1(3290mil,2535mil) on Top Layer And Track (3313mil,2457mil)(3313mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C21-1(2821.346mil,3361.654mil) on Top Layer And Track (2760.346mil,3342.654mil)(2842.346mil,3342.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C21-1(2821.346mil,3361.654mil) on Top Layer And Track (2760.346mil,3380.654mil)(2842.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(2821.346mil,3361.654mil) on Top Layer And Track (2842.346mil,3342.654mil)(2842.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(2781.346mil,3361.654mil) on Top Layer And Track (2760.346mil,3342.654mil)(2760.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C21-2(2781.346mil,3361.654mil) on Top Layer And Track (2760.346mil,3342.654mil)(2842.346mil,3342.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C21-2(2781.346mil,3361.654mil) on Top Layer And Track (2760.346mil,3380.654mil)(2842.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C2-2(3290mil,2480mil) on Top Layer And Track (3267mil,2457mil)(3267mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C2-2(3290mil,2480mil) on Top Layer And Track (3267mil,2457mil)(3313mil,2457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C2-2(3290mil,2480mil) on Top Layer And Track (3313mil,2457mil)(3313mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C22-1(2821.346mil,3311.654mil) on Top Layer And Track (2760.346mil,3292.654mil)(2842.346mil,3292.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C22-1(2821.346mil,3311.654mil) on Top Layer And Track (2760.346mil,3330.654mil)(2842.346mil,3330.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-1(2821.346mil,3311.654mil) on Top Layer And Track (2842.346mil,3292.654mil)(2842.346mil,3330.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-2(2781.346mil,3311.654mil) on Top Layer And Track (2760.346mil,3292.654mil)(2760.346mil,3330.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C22-2(2781.346mil,3311.654mil) on Top Layer And Track (2760.346mil,3292.654mil)(2842.346mil,3292.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C22-2(2781.346mil,3311.654mil) on Top Layer And Track (2760.346mil,3330.654mil)(2842.346mil,3330.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C23-1(3181.346mil,3126.654mil) on Top Layer And Track (3120.346mil,3107.654mil)(3202.346mil,3107.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C23-1(3181.346mil,3126.654mil) on Top Layer And Track (3120.346mil,3145.654mil)(3202.346mil,3145.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-1(3181.346mil,3126.654mil) on Top Layer And Track (3202.346mil,3107.654mil)(3202.346mil,3145.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-2(3141.346mil,3126.654mil) on Top Layer And Track (3120.346mil,3107.654mil)(3120.346mil,3145.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C23-2(3141.346mil,3126.654mil) on Top Layer And Track (3120.346mil,3107.654mil)(3202.346mil,3107.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C23-2(3141.346mil,3126.654mil) on Top Layer And Track (3120.346mil,3145.654mil)(3202.346mil,3145.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24-1(2581.346mil,3251.654mil) on Top Layer And Track (2560.346mil,3232.654mil)(2560.346mil,3270.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-1(2581.346mil,3251.654mil) on Top Layer And Track (2560.346mil,3232.654mil)(2642.346mil,3232.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-1(2581.346mil,3251.654mil) on Top Layer And Track (2560.346mil,3270.654mil)(2642.346mil,3270.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-2(2621.346mil,3251.654mil) on Top Layer And Track (2560.346mil,3232.654mil)(2642.346mil,3232.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-2(2621.346mil,3251.654mil) on Top Layer And Track (2560.346mil,3270.654mil)(2642.346mil,3270.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C24-2(2621.346mil,3251.654mil) on Top Layer And Track (2642.346mil,3232.654mil)(2642.346mil,3270.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C25-1(3058mil,3558.308mil) on Top Layer And Track (3037mil,3539.308mil)(3037mil,3577.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C25-1(3058mil,3558.308mil) on Top Layer And Track (3037mil,3539.308mil)(3119mil,3539.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C25-1(3058mil,3558.308mil) on Top Layer And Track (3037mil,3577.308mil)(3119mil,3577.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C25-2(3098mil,3558.308mil) on Top Layer And Track (3037mil,3539.308mil)(3119mil,3539.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C25-2(3098mil,3558.308mil) on Top Layer And Track (3037mil,3577.308mil)(3119mil,3577.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C25-2(3098mil,3558.308mil) on Top Layer And Track (3119mil,3539.308mil)(3119mil,3577.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C26-1(3058mil,3503.308mil) on Top Layer And Track (3037mil,3484.308mil)(3037mil,3522.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-1(3058mil,3503.308mil) on Top Layer And Track (3037mil,3484.308mil)(3119mil,3484.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-1(3058mil,3503.308mil) on Top Layer And Track (3037mil,3522.308mil)(3119mil,3522.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-2(3098mil,3503.308mil) on Top Layer And Track (3037mil,3484.308mil)(3119mil,3484.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-2(3098mil,3503.308mil) on Top Layer And Track (3037mil,3522.308mil)(3119mil,3522.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C26-2(3098mil,3503.308mil) on Top Layer And Track (3119mil,3484.308mil)(3119mil,3522.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C27-1(2738mil,3583.308mil) on Top Layer And Track (2677mil,3564.308mil)(2759mil,3564.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C27-1(2738mil,3583.308mil) on Top Layer And Track (2677mil,3602.308mil)(2759mil,3602.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-1(2738mil,3583.308mil) on Top Layer And Track (2759mil,3564.308mil)(2759mil,3602.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-2(2698mil,3583.308mil) on Top Layer And Track (2677mil,3564.308mil)(2677mil,3602.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C27-2(2698mil,3583.308mil) on Top Layer And Track (2677mil,3564.308mil)(2759mil,3564.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C27-2(2698mil,3583.308mil) on Top Layer And Track (2677mil,3602.308mil)(2759mil,3602.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C28-1(2738mil,3475.001mil) on Top Layer And Track (2677mil,3456.001mil)(2759mil,3456.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C28-1(2738mil,3475.001mil) on Top Layer And Track (2677mil,3494.001mil)(2759mil,3494.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-1(2738mil,3475.001mil) on Top Layer And Track (2759mil,3456.001mil)(2759mil,3494.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C28-2(2698mil,3475.001mil) on Top Layer And Track (2677mil,3456.001mil)(2677mil,3494.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C28-2(2698mil,3475.001mil) on Top Layer And Track (2677mil,3456.001mil)(2759mil,3456.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C28-2(2698mil,3475.001mil) on Top Layer And Track (2677mil,3494.001mil)(2759mil,3494.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C29-1(2993mil,3683.308mil) on Top Layer And Track (2972mil,3664.308mil)(2972mil,3702.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C29-1(2993mil,3683.308mil) on Top Layer And Track (2972mil,3664.308mil)(3054mil,3664.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C29-1(2993mil,3683.308mil) on Top Layer And Track (2972mil,3702.308mil)(3054mil,3702.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C29-2(3033mil,3683.308mil) on Top Layer And Track (2972mil,3664.308mil)(3054mil,3664.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C29-2(3033mil,3683.308mil) on Top Layer And Track (2972mil,3702.308mil)(3054mil,3702.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C29-2(3033mil,3683.308mil) on Top Layer And Track (3054mil,3664.308mil)(3054mil,3702.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C30-1(2621.346mil,3196.654mil) on Top Layer And Track (2560.346mil,3177.654mil)(2642.346mil,3177.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C30-1(2621.346mil,3196.654mil) on Top Layer And Track (2560.346mil,3215.654mil)(2642.346mil,3215.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C30-1(2621.346mil,3196.654mil) on Top Layer And Track (2642.346mil,3177.654mil)(2642.346mil,3215.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C30-2(2581.346mil,3196.654mil) on Top Layer And Track (2560.346mil,3177.654mil)(2560.346mil,3215.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C30-2(2581.346mil,3196.654mil) on Top Layer And Track (2560.346mil,3177.654mil)(2642.346mil,3177.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C30-2(2581.346mil,3196.654mil) on Top Layer And Track (2560.346mil,3215.654mil)(2642.346mil,3215.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C3-1(3618.402mil,2679mil) on Top Layer And Track (3595.402mil,2656mil)(3595.402mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C3-1(3618.402mil,2679mil) on Top Layer And Track (3595.402mil,2656mil)(3696.402mil,2656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C3-1(3618.402mil,2679mil) on Top Layer And Track (3595.402mil,2702mil)(3696.402mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C31-1(2968.346mil,2861.654mil) on Top Layer And Track (2949.346mil,2800.654mil)(2949.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C31-1(2968.346mil,2861.654mil) on Top Layer And Track (2949.346mil,2882.654mil)(2987.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C31-1(2968.346mil,2861.654mil) on Top Layer And Track (2987.346mil,2800.654mil)(2987.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C31-2(2968.346mil,2821.654mil) on Top Layer And Track (2949.346mil,2800.654mil)(2949.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C31-2(2968.346mil,2821.654mil) on Top Layer And Track (2949.346mil,2800.654mil)(2987.346mil,2800.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C31-2(2968.346mil,2821.654mil) on Top Layer And Track (2987.346mil,2800.654mil)(2987.346mil,2882.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C3-2(3673.402mil,2679mil) on Top Layer And Track (3595.402mil,2656mil)(3696.402mil,2656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C3-2(3673.402mil,2679mil) on Top Layer And Track (3595.402mil,2702mil)(3696.402mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C3-2(3673.402mil,2679mil) on Top Layer And Track (3696.402mil,2656mil)(3696.402mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-1(2621.346mil,2993.654mil) on Top Layer And Track (2560.346mil,2974.654mil)(2642.346mil,2974.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-1(2621.346mil,2993.654mil) on Top Layer And Track (2560.346mil,3012.654mil)(2642.346mil,3012.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C32-1(2621.346mil,2993.654mil) on Top Layer And Track (2642.346mil,2974.654mil)(2642.346mil,3012.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C32-2(2581.346mil,2993.654mil) on Top Layer And Track (2560.346mil,2974.654mil)(2560.346mil,3012.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-2(2581.346mil,2993.654mil) on Top Layer And Track (2560.346mil,2974.654mil)(2642.346mil,2974.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-2(2581.346mil,2993.654mil) on Top Layer And Track (2560.346mil,3012.654mil)(2642.346mil,3012.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C33-1(3141.346mil,3031.654mil) on Top Layer And Track (3120.346mil,3012.654mil)(3120.346mil,3050.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C33-1(3141.346mil,3031.654mil) on Top Layer And Track (3120.346mil,3012.654mil)(3202.346mil,3012.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C33-1(3141.346mil,3031.654mil) on Top Layer And Track (3120.346mil,3050.654mil)(3202.346mil,3050.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C33-2(3181.346mil,3031.654mil) on Top Layer And Track (3120.346mil,3012.654mil)(3202.346mil,3012.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C33-2(3181.346mil,3031.654mil) on Top Layer And Track (3120.346mil,3050.654mil)(3202.346mil,3050.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C33-2(3181.346mil,3031.654mil) on Top Layer And Track (3202.346mil,3012.654mil)(3202.346mil,3050.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C34-1(3141.346mil,3176.654mil) on Top Layer And Track (3120.346mil,3157.654mil)(3120.346mil,3195.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C34-1(3141.346mil,3176.654mil) on Top Layer And Track (3120.346mil,3157.654mil)(3202.346mil,3157.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C34-1(3141.346mil,3176.654mil) on Top Layer And Track (3120.346mil,3195.654mil)(3202.346mil,3195.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C34-2(3181.346mil,3176.654mil) on Top Layer And Track (3120.346mil,3157.654mil)(3202.346mil,3157.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C34-2(3181.346mil,3176.654mil) on Top Layer And Track (3120.346mil,3195.654mil)(3202.346mil,3195.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C34-2(3181.346mil,3176.654mil) on Top Layer And Track (3202.346mil,3157.654mil)(3202.346mil,3195.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-1(3210mil,3331mil) on Top Layer And Track (3191mil,3270mil)(3191mil,3352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C35-1(3210mil,3331mil) on Top Layer And Track (3191mil,3352mil)(3229mil,3352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-1(3210mil,3331mil) on Top Layer And Track (3229mil,3270mil)(3229mil,3352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-2(3210mil,3291mil) on Top Layer And Track (3191mil,3270mil)(3191mil,3352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C35-2(3210mil,3291mil) on Top Layer And Track (3191mil,3270mil)(3229mil,3270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-2(3210mil,3291mil) on Top Layer And Track (3229mil,3270mil)(3229mil,3352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C36-1(3026.346mil,3291.654mil) on Top Layer And Track (3007.346mil,3270.654mil)(3007.346mil,3352.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C36-1(3026.346mil,3291.654mil) on Top Layer And Track (3007.346mil,3270.654mil)(3045.346mil,3270.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C36-1(3026.346mil,3291.654mil) on Top Layer And Track (3045.346mil,3270.654mil)(3045.346mil,3352.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C36-2(3026.346mil,3331.654mil) on Top Layer And Track (3007.346mil,3270.654mil)(3007.346mil,3352.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C36-2(3026.346mil,3331.654mil) on Top Layer And Track (3007.346mil,3352.654mil)(3045.346mil,3352.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C36-2(3026.346mil,3331.654mil) on Top Layer And Track (3045.346mil,3270.654mil)(3045.346mil,3352.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C37-1(2885mil,3955.308mil) on Top Layer And Track (2866mil,3934.308mil)(2866mil,4016.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C37-1(2885mil,3955.308mil) on Top Layer And Track (2866mil,3934.308mil)(2904mil,3934.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C37-1(2885mil,3955.308mil) on Top Layer And Track (2904mil,3934.308mil)(2904mil,4016.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C37-2(2885mil,3995.308mil) on Top Layer And Track (2866mil,3934.308mil)(2866mil,4016.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C37-2(2885mil,3995.308mil) on Top Layer And Track (2866mil,4016.308mil)(2904mil,4016.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C37-2(2885mil,3995.308mil) on Top Layer And Track (2904mil,3934.308mil)(2904mil,4016.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C38-1(2885mil,3815.308mil) on Top Layer And Track (2864mil,3796.308mil)(2864mil,3834.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C38-1(2885mil,3815.308mil) on Top Layer And Track (2864mil,3796.308mil)(2946mil,3796.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C38-1(2885mil,3815.308mil) on Top Layer And Track (2864mil,3834.308mil)(2946mil,3834.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C38-2(2925mil,3815.308mil) on Top Layer And Track (2864mil,3796.308mil)(2946mil,3796.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C38-2(2925mil,3815.308mil) on Top Layer And Track (2864mil,3834.308mil)(2946mil,3834.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C38-2(2925mil,3815.308mil) on Top Layer And Track (2946mil,3796.308mil)(2946mil,3834.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C39-1(2884.213mil,4100.394mil) on Top Layer And Track (2863.213mil,4081.394mil)(2863.213mil,4119.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C39-1(2884.213mil,4100.394mil) on Top Layer And Track (2863.213mil,4081.394mil)(2945.213mil,4081.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C39-1(2884.213mil,4100.394mil) on Top Layer And Track (2863.213mil,4119.394mil)(2945.213mil,4119.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C39-2(2924.213mil,4100.394mil) on Top Layer And Track (2863.213mil,4081.394mil)(2945.213mil,4081.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C39-2(2924.213mil,4100.394mil) on Top Layer And Track (2863.213mil,4119.394mil)(2945.213mil,4119.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C39-2(2924.213mil,4100.394mil) on Top Layer And Track (2945.213mil,4081.394mil)(2945.213mil,4119.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C4-1(3360mil,2535mil) on Top Layer And Track (3337mil,2457mil)(3337mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C4-1(3360mil,2535mil) on Top Layer And Track (3337mil,2558mil)(3383mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C4-1(3360mil,2535mil) on Top Layer And Track (3383mil,2457mil)(3383mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C4-2(3360mil,2480mil) on Top Layer And Track (3337mil,2457mil)(3337mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C4-2(3360mil,2480mil) on Top Layer And Track (3337mil,2457mil)(3383mil,2457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C4-2(3360mil,2480mil) on Top Layer And Track (3383mil,2457mil)(3383mil,2558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C5-1(3210mil,2530mil) on Top Layer And Track (3191mil,2469mil)(3191mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(3210mil,2530mil) on Top Layer And Track (3191mil,2551mil)(3229mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C5-1(3210mil,2530mil) on Top Layer And Track (3229mil,2469mil)(3229mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C5-2(3210mil,2490mil) on Top Layer And Track (3191mil,2469mil)(3191mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3210mil,2490mil) on Top Layer And Track (3191mil,2469mil)(3229mil,2469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C5-2(3210mil,2490mil) on Top Layer And Track (3229mil,2469mil)(3229mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C6-1(3658.402mil,2834mil) on Top Layer And Track (3597.402mil,2815mil)(3679.402mil,2815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C6-1(3658.402mil,2834mil) on Top Layer And Track (3597.402mil,2853mil)(3679.402mil,2853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3658.402mil,2834mil) on Top Layer And Track (3679.402mil,2815mil)(3679.402mil,2853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3618.402mil,2834mil) on Top Layer And Track (3597.402mil,2815mil)(3597.402mil,2853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C6-2(3618.402mil,2834mil) on Top Layer And Track (3597.402mil,2815mil)(3679.402mil,2815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C6-2(3618.402mil,2834mil) on Top Layer And Track (3597.402mil,2853mil)(3679.402mil,2853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C7-1(3178.402mil,2694mil) on Top Layer And Track (3117.402mil,2675mil)(3199.402mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C7-1(3178.402mil,2694mil) on Top Layer And Track (3117.402mil,2713mil)(3199.402mil,2713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(3178.402mil,2694mil) on Top Layer And Track (3199.402mil,2675mil)(3199.402mil,2713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(3138.402mil,2694mil) on Top Layer And Track (3117.402mil,2675mil)(3117.402mil,2713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C7-2(3138.402mil,2694mil) on Top Layer And Track (3117.402mil,2675mil)(3199.402mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C7-2(3138.402mil,2694mil) on Top Layer And Track (3117.402mil,2713mil)(3199.402mil,2713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-1(2360mil,2239mil) on Top Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-2(2390mil,2240mil) on Top Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-3(2421.992mil,2240mil) on Top Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-4(2453mil,2240mil) on Top Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-5(2484.984mil,2240mil) on Top Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.713mil < 10mil) Between Pad Charging-M1(2566.678mil,2104.182mil) on Multi-Layer And Track (2565.694mil,1976mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.697mil < 10mil) Between Pad Charging-M2(2277.308mil,2104.182mil) on Multi-Layer And Track (2277.308mil,1976.984mil)(2277.308mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-M3(2566mil,2220mil) on Multi-Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.391mil < 10mil) Between Pad Charging-M3(2566mil,2220mil) on Multi-Layer And Track (2565.694mil,1976mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.005mil < 10mil) Between Pad Charging-M4(2277mil,2221mil) on Multi-Layer And Track (2277.308mil,1976.984mil)(2277.308mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Charging-M4(2277mil,2221mil) on Multi-Layer And Track (2277.308mil,2236.78mil)(2565.694mil,2236.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-1(2131mil,2001mil) on Bottom Layer And Track (2110mil,1982mil)(2110mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-1(2131mil,2001mil) on Bottom Layer And Track (2110mil,1982mil)(2192mil,1982mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-1(2131mil,2001mil) on Bottom Layer And Track (2110mil,2020mil)(2192mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-2(2171mil,2001mil) on Bottom Layer And Track (2110mil,1982mil)(2192mil,1982mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D1-2(2171mil,2001mil) on Bottom Layer And Track (2110mil,2020mil)(2192mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D1-2(2171mil,2001mil) on Bottom Layer And Track (2192mil,1982mil)(2192mil,2020mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D2-1(2027mil,2683mil) on Top Layer And Track (2004mil,2605mil)(2004mil,2706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D2-1(2027mil,2683mil) on Top Layer And Track (2004mil,2706mil)(2050mil,2706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D2-1(2027mil,2683mil) on Top Layer And Track (2050mil,2605mil)(2050mil,2706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D2-2(2027mil,2628mil) on Top Layer And Track (2004mil,2605mil)(2004mil,2706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D2-2(2027mil,2628mil) on Top Layer And Track (2004mil,2605mil)(2050mil,2605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D2-2(2027mil,2628mil) on Top Layer And Track (2050mil,2605mil)(2050mil,2706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D3-1(2580mil,3127mil) on Bottom Layer And Track (2559mil,3108mil)(2559mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-1(2580mil,3127mil) on Bottom Layer And Track (2559mil,3108mil)(2641mil,3108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-1(2580mil,3127mil) on Bottom Layer And Track (2559mil,3146mil)(2641mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-2(2620mil,3127mil) on Bottom Layer And Track (2559mil,3108mil)(2641mil,3108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-2(2620mil,3127mil) on Bottom Layer And Track (2559mil,3146mil)(2641mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad D3-2(2620mil,3127mil) on Bottom Layer And Track (2641mil,3108mil)(2641mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.39mil < 10mil) Between Pad Input-1(2951.024mil,2085mil) on Multi-Layer And Track (2954.961mil,1970.827mil)(2954.961mil,2045.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.39mil < 10mil) Between Pad Input-1(2951.024mil,2085mil) on Multi-Layer And Track (2954.961mil,2124.37mil)(2954.961mil,2403.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.895mil < 10mil) Between Pad Input-2(3281.732mil,2281.85mil) on Multi-Layer And Track (3309.291mil,2126.339mil)(3309.291mil,2246.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Pad Input-3(3077.008mil,2403.898mil) on Multi-Layer And Track (2954.961mil,2403.898mil)(3033.701mil,2403.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad Input-4(3317.165mil,2085mil) on Multi-Layer And Track (3309.291mil,2126.339mil)(3309.291mil,2246.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad L11-1(2885mil,3730.622mil) on Top Layer And Track (2879.094mil,3707mil)(2890.906mil,3707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad L12-1(2885mil,3865.936mil) on Top Layer And Track (2879.094mil,3842.314mil)(2890.906mil,3842.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L13-1(2924.684mil,4040.306mil) on Top Layer And Track (2948.306mil,4034.402mil)(2948.306mil,4046.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad L2-1(3141.662mil,3076.654mil) on Top Layer And Track (3118.04mil,3070.748mil)(3118.04mil,3082.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L3-1(3056mil,3436.684mil) on Top Layer And Track (3050.096mil,3460.307mil)(3061.906mil,3460.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.39mil < 10mil) Between Pad Output-1(3451.024mil,2085mil) on Multi-Layer And Track (3454.961mil,1970.827mil)(3454.961mil,2045.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.39mil < 10mil) Between Pad Output-1(3451.024mil,2085mil) on Multi-Layer And Track (3454.961mil,2124.37mil)(3454.961mil,2403.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.39mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.895mil < 10mil) Between Pad Output-2(3781.732mil,2281.85mil) on Multi-Layer And Track (3809.291mil,2126.339mil)(3809.291mil,2246.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Pad Output-3(3577.008mil,2403.898mil) on Multi-Layer And Track (3454.961mil,2403.898mil)(3533.701mil,2403.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Pad Output-4(3817.165mil,2085mil) on Multi-Layer And Track (3809.291mil,2126.339mil)(3809.291mil,2246.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R10-1(2027mil,2496mil) on Top Layer And Track (2008mil,2475mil)(2008mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(2027mil,2496mil) on Top Layer And Track (2008mil,2475mil)(2046mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R10-1(2027mil,2496mil) on Top Layer And Track (2046mil,2475mil)(2046mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R10-2(2027mil,2536mil) on Top Layer And Track (2008mil,2475mil)(2008mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(2027mil,2536mil) on Top Layer And Track (2008mil,2557mil)(2046mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R10-2(2027mil,2536mil) on Top Layer And Track (2046mil,2475mil)(2046mil,2557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(3618.402mil,2784mil) on Top Layer And Track (3597.402mil,2765mil)(3597.402mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-1(3618.402mil,2784mil) on Top Layer And Track (3597.402mil,2765mil)(3679.402mil,2765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-1(3618.402mil,2784mil) on Top Layer And Track (3597.402mil,2803mil)(3679.402mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R11-1(2379mil,2768mil) on Top Layer And Track (2360mil,2747mil)(2360mil,2829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2379mil,2768mil) on Top Layer And Track (2360mil,2747mil)(2398mil,2747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R11-1(2379mil,2768mil) on Top Layer And Track (2398mil,2747mil)(2398mil,2829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R11-2(2379mil,2808mil) on Top Layer And Track (2360mil,2747mil)(2360mil,2829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2379mil,2808mil) on Top Layer And Track (2360mil,2829mil)(2398mil,2829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R11-2(2379mil,2808mil) on Top Layer And Track (2398mil,2747mil)(2398mil,2829mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-2(3658.402mil,2784mil) on Top Layer And Track (3597.402mil,2765mil)(3679.402mil,2765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-2(3658.402mil,2784mil) on Top Layer And Track (3597.402mil,2803mil)(3679.402mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(3658.402mil,2784mil) on Top Layer And Track (3679.402mil,2765mil)(3679.402mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R12-1(2133mil,2643mil) on Top Layer And Track (2072mil,2624mil)(2154mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R12-1(2133mil,2643mil) on Top Layer And Track (2072mil,2662mil)(2154mil,2662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(2133mil,2643mil) on Top Layer And Track (2154mil,2624mil)(2154mil,2662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2093mil,2643mil) on Top Layer And Track (2072mil,2624mil)(2072mil,2662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R12-2(2093mil,2643mil) on Top Layer And Track (2072mil,2624mil)(2154mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R12-2(2093mil,2643mil) on Top Layer And Track (2072mil,2662mil)(2154mil,2662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(2467mil,2729mil) on Top Layer And Track (2446mil,2710mil)(2446mil,2748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R13-1(2467mil,2729mil) on Top Layer And Track (2446mil,2710mil)(2528mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R13-1(2467mil,2729mil) on Top Layer And Track (2446mil,2748mil)(2528mil,2748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R13-2(2507mil,2729mil) on Top Layer And Track (2446mil,2710mil)(2528mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R13-2(2507mil,2729mil) on Top Layer And Track (2446mil,2748mil)(2528mil,2748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(2507mil,2729mil) on Top Layer And Track (2528mil,2710mil)(2528mil,2748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(2467mil,2669mil) on Top Layer And Track (2446mil,2650mil)(2446mil,2688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R14-1(2467mil,2669mil) on Top Layer And Track (2446mil,2650mil)(2528mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R14-1(2467mil,2669mil) on Top Layer And Track (2446mil,2688mil)(2528mil,2688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R14-2(2507mil,2669mil) on Top Layer And Track (2446mil,2650mil)(2528mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R14-2(2507mil,2669mil) on Top Layer And Track (2446mil,2688mil)(2528mil,2688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(2507mil,2669mil) on Top Layer And Track (2528mil,2650mil)(2528mil,2688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(3138.402mil,2794mil) on Top Layer And Track (3117.402mil,2775mil)(3117.402mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R15-1(3138.402mil,2794mil) on Top Layer And Track (3117.402mil,2775mil)(3199.402mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R15-1(3138.402mil,2794mil) on Top Layer And Track (3117.402mil,2813mil)(3199.402mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R15-2(3178.402mil,2794mil) on Top Layer And Track (3117.402mil,2775mil)(3199.402mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R15-2(3178.402mil,2794mil) on Top Layer And Track (3117.402mil,2813mil)(3199.402mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(3178.402mil,2794mil) on Top Layer And Track (3199.402mil,2775mil)(3199.402mil,2813mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(3138.402mil,2854mil) on Top Layer And Track (3117.402mil,2835mil)(3117.402mil,2873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R16-1(3138.402mil,2854mil) on Top Layer And Track (3117.402mil,2835mil)(3199.402mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R16-1(3138.402mil,2854mil) on Top Layer And Track (3117.402mil,2873mil)(3199.402mil,2873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R16-2(3178.402mil,2854mil) on Top Layer And Track (3117.402mil,2835mil)(3199.402mil,2835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R16-2(3178.402mil,2854mil) on Top Layer And Track (3117.402mil,2873mil)(3199.402mil,2873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(3178.402mil,2854mil) on Top Layer And Track (3199.402mil,2835mil)(3199.402mil,2873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(2480mil,3127mil) on Bottom Layer And Track (2459mil,3108mil)(2459mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R17-1(2480mil,3127mil) on Bottom Layer And Track (2459mil,3108mil)(2541mil,3108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R17-1(2480mil,3127mil) on Bottom Layer And Track (2459mil,3146mil)(2541mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R17-2(2520mil,3127mil) on Bottom Layer And Track (2459mil,3108mil)(2541mil,3108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R17-2(2520mil,3127mil) on Bottom Layer And Track (2459mil,3146mil)(2541mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(2520mil,3127mil) on Bottom Layer And Track (2541mil,3108mil)(2541mil,3146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2581.346mil,3361.654mil) on Top Layer And Track (2560.346mil,3342.654mil)(2560.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R18-1(2581.346mil,3361.654mil) on Top Layer And Track (2560.346mil,3342.654mil)(2642.346mil,3342.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R18-1(2581.346mil,3361.654mil) on Top Layer And Track (2560.346mil,3380.654mil)(2642.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R18-2(2621.346mil,3361.654mil) on Top Layer And Track (2560.346mil,3342.654mil)(2642.346mil,3342.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R18-2(2621.346mil,3361.654mil) on Top Layer And Track (2560.346mil,3380.654mil)(2642.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2621.346mil,3361.654mil) on Top Layer And Track (2642.346mil,3342.654mil)(2642.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R19-1(2024mil,2254mil) on Top Layer And Track (2005mil,2193mil)(2005mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2024mil,2254mil) on Top Layer And Track (2005mil,2275mil)(2043mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R19-1(2024mil,2254mil) on Top Layer And Track (2043mil,2193mil)(2043mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R19-2(2024mil,2214mil) on Top Layer And Track (2005mil,2193mil)(2005mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2024mil,2214mil) on Top Layer And Track (2005mil,2193mil)(2043mil,2193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R19-2(2024mil,2214mil) on Top Layer And Track (2043mil,2193mil)(2043mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R20-1(2738mil,3528.308mil) on Top Layer And Track (2677mil,3509.308mil)(2759mil,3509.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R20-1(2738mil,3528.308mil) on Top Layer And Track (2677mil,3547.308mil)(2759mil,3547.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-1(2738mil,3528.308mil) on Top Layer And Track (2759mil,3509.308mil)(2759mil,3547.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(2698mil,3528.308mil) on Top Layer And Track (2677mil,3509.308mil)(2677mil,3547.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R20-2(2698mil,3528.308mil) on Top Layer And Track (2677mil,3509.308mil)(2759mil,3509.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R20-2(2698mil,3528.308mil) on Top Layer And Track (2677mil,3547.308mil)(2759mil,3547.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R2-1(3658.402mil,2734mil) on Top Layer And Track (3597.402mil,2715mil)(3679.402mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R2-1(3658.402mil,2734mil) on Top Layer And Track (3597.402mil,2753mil)(3679.402mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(3658.402mil,2734mil) on Top Layer And Track (3679.402mil,2715mil)(3679.402mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R21-1(2926.346mil,3361.654mil) on Top Layer And Track (2865.346mil,3342.654mil)(2947.346mil,3342.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R21-1(2926.346mil,3361.654mil) on Top Layer And Track (2865.346mil,3380.654mil)(2947.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(2926.346mil,3361.654mil) on Top Layer And Track (2947.346mil,3342.654mil)(2947.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(2886.346mil,3361.654mil) on Top Layer And Track (2865.346mil,3342.654mil)(2865.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R21-2(2886.346mil,3361.654mil) on Top Layer And Track (2865.346mil,3342.654mil)(2947.346mil,3342.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R21-2(2886.346mil,3361.654mil) on Top Layer And Track (2865.346mil,3380.654mil)(2947.346mil,3380.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(3618.402mil,2734mil) on Top Layer And Track (3597.402mil,2715mil)(3597.402mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R2-2(3618.402mil,2734mil) on Top Layer And Track (3597.402mil,2715mil)(3679.402mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R2-2(3618.402mil,2734mil) on Top Layer And Track (3597.402mil,2753mil)(3679.402mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-1(3178.402mil,2634mil) on Top Layer And Track (3117.402mil,2615mil)(3199.402mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-1(3178.402mil,2634mil) on Top Layer And Track (3117.402mil,2653mil)(3199.402mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(3178.402mil,2634mil) on Top Layer And Track (3199.402mil,2615mil)(3199.402mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3138.402mil,2634mil) on Top Layer And Track (3117.402mil,2615mil)(3117.402mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-2(3138.402mil,2634mil) on Top Layer And Track (3117.402mil,2615mil)(3199.402mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R3-2(3138.402mil,2634mil) on Top Layer And Track (3117.402mil,2653mil)(3199.402mil,2653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-1(3070mil,2530mil) on Top Layer And Track (3051mil,2469mil)(3051mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(3070mil,2530mil) on Top Layer And Track (3051mil,2551mil)(3089mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-1(3070mil,2530mil) on Top Layer And Track (3089mil,2469mil)(3089mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-2(3070mil,2490mil) on Top Layer And Track (3051mil,2469mil)(3051mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3070mil,2490mil) on Top Layer And Track (3051mil,2469mil)(3089mil,2469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R4-2(3070mil,2490mil) on Top Layer And Track (3089mil,2469mil)(3089mil,2551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(2309mil,2893mil) on Top Layer And Track (2288mil,2874mil)(2288mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R5-1(2309mil,2893mil) on Top Layer And Track (2288mil,2874mil)(2370mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R5-1(2309mil,2893mil) on Top Layer And Track (2288mil,2912mil)(2370mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R5-2(2349mil,2893mil) on Top Layer And Track (2288mil,2874mil)(2370mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R5-2(2349mil,2893mil) on Top Layer And Track (2288mil,2912mil)(2370mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(2349mil,2893mil) on Top Layer And Track (2370mil,2874mil)(2370mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R6-1(2171mil,2056mil) on Bottom Layer And Track (2110mil,2037mil)(2192mil,2037mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R6-1(2171mil,2056mil) on Bottom Layer And Track (2110mil,2075mil)(2192mil,2075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(2171mil,2056mil) on Bottom Layer And Track (2192mil,2037mil)(2192mil,2075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(2131mil,2056mil) on Bottom Layer And Track (2110mil,2037mil)(2110mil,2075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R6-2(2131mil,2056mil) on Bottom Layer And Track (2110mil,2037mil)(2192mil,2037mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R6-2(2131mil,2056mil) on Bottom Layer And Track (2110mil,2075mil)(2192mil,2075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(2429mil,2893mil) on Top Layer And Track (2408mil,2874mil)(2408mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R7-1(2429mil,2893mil) on Top Layer And Track (2408mil,2874mil)(2490mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R7-1(2429mil,2893mil) on Top Layer And Track (2408mil,2912mil)(2490mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R7-2(2469mil,2893mil) on Top Layer And Track (2408mil,2874mil)(2490mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R7-2(2469mil,2893mil) on Top Layer And Track (2408mil,2912mil)(2490mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2469mil,2893mil) on Top Layer And Track (2490mil,2874mil)(2490mil,2912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R8-1(2304.196mil,2418.04mil) on Top Layer And Track (2285.196mil,2397.04mil)(2285.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2304.196mil,2418.04mil) on Top Layer And Track (2285.196mil,2397.04mil)(2323.196mil,2397.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R8-1(2304.196mil,2418.04mil) on Top Layer And Track (2323.196mil,2397.04mil)(2323.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R8-2(2304.196mil,2458.04mil) on Top Layer And Track (2285.196mil,2397.04mil)(2285.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2304.196mil,2458.04mil) on Top Layer And Track (2285.196mil,2479.04mil)(2323.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R8-2(2304.196mil,2458.04mil) on Top Layer And Track (2323.196mil,2397.04mil)(2323.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R9-1(2359.196mil,2418.04mil) on Top Layer And Track (2340.196mil,2397.04mil)(2340.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2359.196mil,2418.04mil) on Top Layer And Track (2340.196mil,2397.04mil)(2378.196mil,2397.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R9-1(2359.196mil,2418.04mil) on Top Layer And Track (2378.196mil,2397.04mil)(2378.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R9-2(2359.196mil,2458.04mil) on Top Layer And Track (2340.196mil,2397.04mil)(2340.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(2359.196mil,2458.04mil) on Top Layer And Track (2340.196mil,2479.04mil)(2378.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R9-2(2359.196mil,2458.04mil) on Top Layer And Track (2378.196mil,2397.04mil)(2378.196mil,2479.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad U5-17(3306mil,2629.394mil) on Top Layer And Text "C2" (3260mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.049mil < 10mil) Between Pad U5-19(3345.37mil,2629.394mil) on Top Layer And Text "C4" (3340mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.049mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.177mil < 10mil) Between Pad U5-21(3384.74mil,2629.394mil) on Top Layer And Text "C4" (3340mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.785mil < 10mil) Between Pad X1-1(3140.938mil,3324.37mil) on Top Layer And Track (3069.284mil,3344.056mil)(3161.41mil,3344.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.783mil < 10mil) Between Pad X1-1(3140.938mil,3324.37mil) on Top Layer And Track (3161.41mil,3269.252mil)(3161.41mil,3344.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.783mil < 10mil) Between Pad X1-2(3089.756mil,3324.37mil) on Top Layer And Track (3069.284mil,3269.252mil)(3069.284mil,3344.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.785mil < 10mil) Between Pad X1-2(3089.756mil,3324.37mil) on Top Layer And Track (3069.284mil,3344.056mil)(3161.41mil,3344.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.783mil < 10mil) Between Pad X1-3(3089.756mil,3288.938mil) on Top Layer And Track (3069.284mil,3269.252mil)(3069.284mil,3344.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.785mil < 10mil) Between Pad X1-3(3089.756mil,3288.938mil) on Top Layer And Track (3069.284mil,3269.252mil)(3161.41mil,3269.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.785mil < 10mil) Between Pad X1-4(3140.938mil,3288.938mil) on Top Layer And Track (3069.284mil,3269.252mil)(3161.41mil,3269.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.783mil < 10mil) Between Pad X1-4(3140.938mil,3288.938mil) on Top Layer And Track (3161.41mil,3269.252mil)(3161.41mil,3344.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.783mil]
Rule Violations :413

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.923mil < 10mil) Between Text "C14" (2442.913mil,2769.685mil) on Top Overlay And Track (2398mil,2747mil)(2398mil,2829mil) on Top Overlay Silk Text to Silk Clearance [9.923mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "C15" (2471.346mil,3291.653mil) on Top Overlay And Track (2560.346mil,3287.654mil)(2560.346mil,3325.654mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (9.586mil < 10mil) Between Text "C15" (2471.346mil,3291.653mil) on Top Overlay And Track (2560.346mil,3325.654mil)(2642.346mil,3325.654mil) on Top Overlay Silk Text to Silk Clearance [9.586mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "C16" (3131.346mil,3601.653mil) on Top Overlay And Track (3117.346mil,3597.654mil)(3117.346mil,3635.654mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (8.685mil < 10mil) Between Text "C19" (2563mil,3079mil) on Top Overlay And Track (2560.346mil,3029.654mil)(2560.346mil,3067.654mil) on Top Overlay Silk Text to Silk Clearance [8.685mil]
   Violation between Silk To Silk Clearance Constraint: (6.346mil < 10mil) Between Text "C19" (2563mil,3079mil) on Top Overlay And Track (2560.346mil,3067.654mil)(2642.346mil,3067.654mil) on Top Overlay Silk Text to Silk Clearance [6.346mil]
   Violation between Silk To Silk Clearance Constraint: (9.714mil < 10mil) Between Text "C19" (2563mil,3079mil) on Top Overlay And Track (2642.346mil,3029.654mil)(2642.346mil,3067.654mil) on Top Overlay Silk Text to Silk Clearance [9.714mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "C2" (3260mil,2570mil) on Top Overlay And Track (3267mil,2457mil)(3267mil,2558mil) on Top Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "C2" (3260mil,2570mil) on Top Overlay And Track (3267mil,2558mil)(3313mil,2558mil) on Top Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (7.373mil < 10mil) Between Text "C2" (3260mil,2570mil) on Top Overlay And Track (3313mil,2457mil)(3313mil,2558mil) on Top Overlay Silk Text to Silk Clearance [7.373mil]
   Violation between Silk To Silk Clearance Constraint: (9.025mil < 10mil) Between Text "C22" (2666.346mil,3296.653mil) on Top Overlay And Track (2760.346mil,3292.654mil)(2760.346mil,3330.654mil) on Top Overlay Silk Text to Silk Clearance [9.025mil]
   Violation between Silk To Silk Clearance Constraint: (9.585mil < 10mil) Between Text "C22" (2666.346mil,3296.653mil) on Top Overlay And Track (2760.346mil,3292.654mil)(2842.346mil,3292.654mil) on Top Overlay Silk Text to Silk Clearance [9.585mil]
   Violation between Silk To Silk Clearance Constraint: (9.025mil < 10mil) Between Text "C24" (2466.346mil,3236.653mil) on Top Overlay And Track (2560.346mil,3232.654mil)(2560.346mil,3270.654mil) on Top Overlay Silk Text to Silk Clearance [9.025mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "C25" (3133mil,3543.307mil) on Top Overlay And Track (3119mil,3539.308mil)(3119mil,3577.308mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "C26" (3133mil,3488.307mil) on Top Overlay And Track (3119mil,3484.308mil)(3119mil,3522.308mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (9.563mil < 10mil) Between Text "C29" (3068mil,3673.307mil) on Top Overlay And Track (2972mil,3702.308mil)(3054mil,3702.308mil) on Top Overlay Silk Text to Silk Clearance [9.563mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "C29" (3068mil,3673.307mil) on Top Overlay And Track (3054mil,3664.308mil)(3054mil,3702.308mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (9.025mil < 10mil) Between Text "C30" (2466.346mil,3181.653mil) on Top Overlay And Track (2560.346mil,3177.654mil)(2560.346mil,3215.654mil) on Top Overlay Silk Text to Silk Clearance [9.025mil]
   Violation between Silk To Silk Clearance Constraint: (7.327mil < 10mil) Between Text "C32" (2563mil,2935mil) on Top Overlay And Track (2560.346mil,2974.654mil)(2560.346mil,3012.654mil) on Top Overlay Silk Text to Silk Clearance [7.327mil]
   Violation between Silk To Silk Clearance Constraint: (4.664mil < 10mil) Between Text "C32" (2563mil,2935mil) on Top Overlay And Track (2560.346mil,2974.654mil)(2642.346mil,2974.654mil) on Top Overlay Silk Text to Silk Clearance [4.664mil]
   Violation between Silk To Silk Clearance Constraint: (5.606mil < 10mil) Between Text "C32" (2563mil,2935mil) on Top Overlay And Track (2642.346mil,2974.654mil)(2642.346mil,3012.654mil) on Top Overlay Silk Text to Silk Clearance [5.606mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "C35" (3223mil,3366mil) on Top Overlay And Track (3191mil,3352mil)(3229mil,3352mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (6.346mil < 10mil) Between Text "C36" (2996mil,3273mil) on Top Overlay And Track (3007.346mil,3270.654mil)(3007.346mil,3352.654mil) on Top Overlay Silk Text to Silk Clearance [6.346mil]
   Violation between Silk To Silk Clearance Constraint: (8.516mil < 10mil) Between Text "C36" (2996mil,3273mil) on Top Overlay And Track (3007.346mil,3270.654mil)(3045.346mil,3270.654mil) on Top Overlay Silk Text to Silk Clearance [8.516mil]
   Violation between Silk To Silk Clearance Constraint: (7.273mil < 10mil) Between Text "C36" (2996mil,3273mil) on Top Overlay And Track (3007.346mil,3352.654mil)(3045.346mil,3352.654mil) on Top Overlay Silk Text to Silk Clearance [7.273mil]
   Violation between Silk To Silk Clearance Constraint: (9.026mil < 10mil) Between Text "C38" (2770mil,3800.307mil) on Top Overlay And Track (2864mil,3796.308mil)(2864mil,3834.308mil) on Top Overlay Silk Text to Silk Clearance [9.026mil]
   Violation between Silk To Silk Clearance Constraint: (9.026mil < 10mil) Between Text "C39" (2769.213mil,4085.393mil) on Top Overlay And Track (2863.213mil,4081.394mil)(2863.213mil,4119.394mil) on Top Overlay Silk Text to Silk Clearance [9.026mil]
   Violation between Silk To Silk Clearance Constraint: (9.421mil < 10mil) Between Text "C4" (3340mil,2570mil) on Top Overlay And Track (3337mil,2457mil)(3337mil,2558mil) on Top Overlay Silk Text to Silk Clearance [9.421mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "C4" (3340mil,2570mil) on Top Overlay And Track (3337mil,2558mil)(3383mil,2558mil) on Top Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (7.163mil < 10mil) Between Text "C4" (3340mil,2570mil) on Top Overlay And Track (3383mil,2457mil)(3383mil,2558mil) on Top Overlay Silk Text to Silk Clearance [7.163mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "C6" (3693.402mil,2819mil) on Top Overlay And Track (3679.402mil,2815mil)(3679.402mil,2853mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "C8" (3740mil,2565mil) on Top Overlay And Track (3655mil,2555mil)(3890mil,2555mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "C9" (3520mil,2565mil) on Top Overlay And Track (3410mil,2555mil)(3645mil,2555mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (8.162mil < 10mil) Between Text "D1" (2067.913mil,1982.284mil) on Bottom Overlay And Text "R6" (2066.929mil,2035.433mil) on Bottom Overlay Silk Text to Silk Clearance [8.162mil]
   Violation between Silk To Silk Clearance Constraint: (7.096mil < 10mil) Between Text "D1" (2067.913mil,1982.284mil) on Bottom Overlay And Track (2110mil,1982mil)(2110mil,2020mil) on Bottom Overlay Silk Text to Silk Clearance [7.096mil]
   Violation between Silk To Silk Clearance Constraint: (7.1mil < 10mil) Between Text "D1" (2067.913mil,1982.284mil) on Bottom Overlay And Track (2110mil,1982mil)(2192mil,1982mil) on Bottom Overlay Silk Text to Silk Clearance [7.1mil]
   Violation between Silk To Silk Clearance Constraint: (7.4mil < 10mil) Between Text "D1" (2067.913mil,1982.284mil) on Bottom Overlay And Track (2110mil,2020mil)(2192mil,2020mil) on Bottom Overlay Silk Text to Silk Clearance [7.4mil]
   Violation between Silk To Silk Clearance Constraint: (8.502mil < 10mil) Between Text "Programmer" (2625mil,2330mil) on Top Overlay And Track (2649.998mil,2240mil)(2650mil,2740mil) on Top Overlay Silk Text to Silk Clearance [8.502mil]
   Violation between Silk To Silk Clearance Constraint: (9.325mil < 10mil) Between Text "Programmer" (2625mil,2330mil) on Top Overlay And Track (2650mil,2440mil)(2750mil,2440mil) on Top Overlay Silk Text to Silk Clearance [9.325mil]
   Violation between Silk To Silk Clearance Constraint: (9.56mil < 10mil) Between Text "R1" (3693.402mil,2769mil) on Top Overlay And Track (3597.402mil,2765mil)(3679.402mil,2765mil) on Top Overlay Silk Text to Silk Clearance [9.56mil]
   Violation between Silk To Silk Clearance Constraint: (9.563mil < 10mil) Between Text "R1" (3693.402mil,2769mil) on Top Overlay And Track (3597.402mil,2803mil)(3679.402mil,2803mil) on Top Overlay Silk Text to Silk Clearance [9.563mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "R1" (3693.402mil,2769mil) on Top Overlay And Track (3679.402mil,2765mil)(3679.402mil,2803mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (6.714mil < 10mil) Between Text "R12" (2076mil,2583mil) on Top Overlay And Track (2072mil,2624mil)(2072mil,2662mil) on Top Overlay Silk Text to Silk Clearance [6.714mil]
   Violation between Silk To Silk Clearance Constraint: (6.01mil < 10mil) Between Text "R12" (2076mil,2583mil) on Top Overlay And Track (2072mil,2624mil)(2154mil,2624mil) on Top Overlay Silk Text to Silk Clearance [6.01mil]
   Violation between Silk To Silk Clearance Constraint: (8.623mil < 10mil) Between Text "R12" (2076mil,2583mil) on Top Overlay And Track (2154mil,2624mil)(2154mil,2662mil) on Top Overlay Silk Text to Silk Clearance [8.623mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "R15" (3028.402mil,2779mil) on Top Overlay And Track (3117.402mil,2775mil)(3117.402mil,2813mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (9.586mil < 10mil) Between Text "R15" (3028.402mil,2779mil) on Top Overlay And Track (3117.402mil,2813mil)(3199.402mil,2813mil) on Top Overlay Silk Text to Silk Clearance [9.586mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "R16" (3028.402mil,2839mil) on Top Overlay And Track (3117.402mil,2835mil)(3117.402mil,2873mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (9.586mil < 10mil) Between Text "R16" (3028.402mil,2839mil) on Top Overlay And Track (3117.402mil,2873mil)(3199.402mil,2873mil) on Top Overlay Silk Text to Silk Clearance [9.586mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "R18" (2471.346mil,3346.653mil) on Top Overlay And Track (2560.346mil,3342.654mil)(2560.346mil,3380.654mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (9.56mil < 10mil) Between Text "R2" (3693.402mil,2719mil) on Top Overlay And Track (3597.402mil,2715mil)(3679.402mil,2715mil) on Top Overlay Silk Text to Silk Clearance [9.56mil]
   Violation between Silk To Silk Clearance Constraint: (9.563mil < 10mil) Between Text "R2" (3693.402mil,2719mil) on Top Overlay And Track (3597.402mil,2753mil)(3679.402mil,2753mil) on Top Overlay Silk Text to Silk Clearance [9.563mil]
   Violation between Silk To Silk Clearance Constraint: (9mil < 10mil) Between Text "R2" (3693.402mil,2719mil) on Top Overlay And Track (3679.402mil,2715mil)(3679.402mil,2753mil) on Top Overlay Silk Text to Silk Clearance [9mil]
   Violation between Silk To Silk Clearance Constraint: (8.081mil < 10mil) Between Text "R6" (2066.929mil,2035.433mil) on Bottom Overlay And Track (2110mil,2037mil)(2110mil,2075mil) on Bottom Overlay Silk Text to Silk Clearance [8.081mil]
   Violation between Silk To Silk Clearance Constraint: (8.081mil < 10mil) Between Text "R6" (2066.929mil,2035.433mil) on Bottom Overlay And Track (2110mil,2037mil)(2192mil,2037mil) on Bottom Overlay Silk Text to Silk Clearance [8.081mil]
   Violation between Silk To Silk Clearance Constraint: (7.573mil < 10mil) Between Text "VOL-" (3027.559mil,3834.646mil) on Bottom Overlay And Track (2905.284mil,3879.63mil)(3033.236mil,3879.63mil) on Bottom Overlay Silk Text to Silk Clearance [7.573mil]
   Violation between Silk To Silk Clearance Constraint: (8.611mil < 10mil) Between Text "VOL-" (3027.559mil,3834.646mil) on Bottom Overlay And Track (3033.236mil,3879.63mil)(3097.214mil,3879.63mil) on Bottom Overlay Silk Text to Silk Clearance [8.611mil]
   Violation between Silk To Silk Clearance Constraint: (9.51mil < 10mil) Between Text "VOL+" (2425.197mil,3830.709mil) on Bottom Overlay And Track (2317.284mil,3877.63mil)(2445.236mil,3877.63mil) on Bottom Overlay Silk Text to Silk Clearance [9.51mil]
Rule Violations :58

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 475
Waived Violations : 0
Time Elapsed        : 00:00:01