Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Sep 19 16:23:57 2023
| Host         : acomputer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_4_bit_timing_summary_routed.rpt -pb adder_4_bit_timing_summary_routed.pb -rpx adder_4_bit_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_4_bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.390ns  (logic 5.642ns (45.534%)  route 6.749ns (54.466%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.428     5.880    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.032 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     6.480    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.321     6.801 r  Co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     8.674    Co_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.717    12.390 r  Co_OBUF_inst/O
                         net (fo=0)                   0.000    12.390    Co
    W18                                                               r  Co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.378ns  (logic 5.431ns (43.876%)  route 6.947ns (56.124%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.428     5.880    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.032 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.452     6.485    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.326     6.811 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.067     8.877    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.378 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.378    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.182ns  (logic 5.439ns (44.649%)  route 6.743ns (55.351%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.428     5.880    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.032 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.448     6.480    S_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.326     6.806 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.673    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.182 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.182    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.112ns  (logic 5.106ns (42.157%)  route 7.006ns (57.843%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.428     5.880    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.004 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     8.582    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.112 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.112    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 5.081ns (47.332%)  route 5.654ns (52.668%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           3.741     5.193    Cin_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     5.317 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.913     7.230    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.735 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.735    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.472ns (62.549%)  route 0.881ns (37.451%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.456     0.673    A_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.718 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.143    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.353 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.353    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.536ns (63.612%)  route 0.879ns (36.388%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.456     0.673    A_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.043     0.716 r  Co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.139    Co_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.415 r  Co_OBUF_inst/O
                         net (fo=0)                   0.000     2.415    Co
    W18                                                               r  Co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.472ns (60.513%)  route 0.960ns (39.487%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.523     0.744    A_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.789 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.226    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.432 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.432    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.479ns (59.415%)  route 1.010ns (40.585%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.508     0.740    A_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.785 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.287    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.489 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.489    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.497ns (57.836%)  route 1.091ns (42.164%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.394     0.615    A_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.660 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.357    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.588 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.588    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





