FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
/* bench 972.2.0 609f99490891 */
/* bench 972.2.1 fe16bc3db353 */
/* bench 972.2.2 91c2d186a348 */
/* bench 972.2.3 1abcd809371b */
/* bench 972.2.4 bf42ddcb43e1 */
/* bench 972.2.5 b763be510b75 */
/* bench 972.2.6 507b1efcfd7f */
/* bench 972.2.7 b1483e930251 */
/* bench 972.2.8 46df3d7dd87a */
/* bench 972.2.9 c2e097708754 */
 * Marvell Orion SoC PCIe handling.
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
/* bench 25951.1.0 1946bb1d0bbb */
/* bench 25951.1.1 09f01886a42b */
/* bench 25951.1.2 1ee16048681b */
/* bench 25951.1.3 0805bee608bb */
 * warranty of any kind, whether express or implied.
 */

#ifndef __PLAT_PCIE_H
#define __PLAT_PCIE_H
/* bench 24706.0.0 577cf005208d */
/* bench 24706.0.1 2322482eb886 */
/* bench 24706.0.2 c1cfa5770cd5 */
/* bench 24706.0.3 4682e83baf51 */
/* bench 24706.0.4 b2d4795b607a */
/* bench 24706.0.5 cc67e0e7876b */
/* bench 24706.0.6 d0b70b8e6ce4 */
/* bench 24706.0.7 c3f6a2cdb1cb */
/* bench 24706.0.8 f99e8bca1b99 */

u32 orion_pcie_dev_id(void __iomem *base);
u32 orion_pcie_rev(void __iomem *base);
int orion_pcie_link_up(void __iomem *base);
int orion_pcie_x4_mode(void __iomem *base);
int orion_pcie_get_local_bus_nr(void __iomem *base);
void orion_pcie_set_local_bus_nr(void __iomem *base, int nr);
void orion_pcie_reset(void __iomem *base);
void orion_pcie_setup(void __iomem *base);
int orion_pcie_rd_conf(void __iomem *base, struct pci_bus *bus,
		       u32 devfn, int where, int size, u32 *val);
int orion_pcie_rd_conf_tlp(void __iomem *base, struct pci_bus *bus,
			   u32 devfn, int where, int size, u32 *val);
int orion_pcie_rd_conf_wa(void __iomem *wa_base, struct pci_bus *bus,
			  u32 devfn, int where, int size, u32 *val);
int orion_pcie_wr_conf(void __iomem *base, struct pci_bus *bus,
		       u32 devfn, int where, int size, u32 val);


#endif
