c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\vc140.pdb
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\vc140.idb
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\main.obj
c:\users\wiela\documents\github\banksst01\componentmain\x64\debug\componentmain.ilk
c:\users\wiela\documents\github\banksst01\componentmain\x64\debug\componentmain.exe
c:\users\wiela\documents\github\banksst01\componentmain\x64\debug\componentmain.pdb
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.vcxprojresolveassemblyreference.cache
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.tlog\cl.command.1.tlog
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.tlog\cl.read.1.tlog
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.tlog\cl.write.1.tlog
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.tlog\link.command.1.tlog
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.tlog\link.read.1.tlog
c:\users\wiela\documents\github\banksst01\componentmain\componentmain\x64\debug\componentmain.tlog\link.write.1.tlog
