
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010c14 <.init>:
   10c14:	push	{r3, lr}
   10c18:	bl	11098 <__lxstat64@plt+0x200>
   10c1c:	pop	{r3, pc}

Disassembly of section .plt:

00010c20 <calloc@plt-0x14>:
   10c20:	push	{lr}		; (str lr, [sp, #-4]!)
   10c24:	ldr	lr, [pc, #4]	; 10c30 <calloc@plt-0x4>
   10c28:	add	lr, pc, lr
   10c2c:	ldr	pc, [lr, #8]!
   10c30:	ldrdeq	r6, [r1], -r0

00010c34 <calloc@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #90112	; 0x16000
   10c3c:	ldr	pc, [ip, #976]!	; 0x3d0

00010c40 <fputs_unlocked@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #90112	; 0x16000
   10c48:	ldr	pc, [ip, #968]!	; 0x3c8

00010c4c <raise@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #90112	; 0x16000
   10c54:	ldr	pc, [ip, #960]!	; 0x3c0

00010c58 <strcmp@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #90112	; 0x16000
   10c60:	ldr	pc, [ip, #952]!	; 0x3b8

00010c64 <strtol@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #90112	; 0x16000
   10c6c:	ldr	pc, [ip, #944]!	; 0x3b0

00010c70 <fflush@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #90112	; 0x16000
   10c78:	ldr	pc, [ip, #936]!	; 0x3a8

00010c7c <free@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #90112	; 0x16000
   10c84:	ldr	pc, [ip, #928]!	; 0x3a0

00010c88 <_exit@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #90112	; 0x16000
   10c90:	ldr	pc, [ip, #920]!	; 0x398

00010c94 <memcpy@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #90112	; 0x16000
   10c9c:	ldr	pc, [ip, #912]!	; 0x390

00010ca0 <mbsinit@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #90112	; 0x16000
   10ca8:	ldr	pc, [ip, #904]!	; 0x388

00010cac <memcmp@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #90112	; 0x16000
   10cb4:	ldr	pc, [ip, #896]!	; 0x380

00010cb8 <fputc_unlocked@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #90112	; 0x16000
   10cc0:	ldr	pc, [ip, #888]!	; 0x378

00010cc4 <dcgettext@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #90112	; 0x16000
   10ccc:	ldr	pc, [ip, #880]!	; 0x370

00010cd0 <realloc@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #90112	; 0x16000
   10cd8:	ldr	pc, [ip, #872]!	; 0x368

00010cdc <textdomain@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #90112	; 0x16000
   10ce4:	ldr	pc, [ip, #864]!	; 0x360

00010ce8 <geteuid@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #90112	; 0x16000
   10cf0:	ldr	pc, [ip, #856]!	; 0x358

00010cf4 <iswprint@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #90112	; 0x16000
   10cfc:	ldr	pc, [ip, #848]!	; 0x350

00010d00 <getegid@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #90112	; 0x16000
   10d08:	ldr	pc, [ip, #840]!	; 0x348

00010d0c <lseek64@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #90112	; 0x16000
   10d14:	ldr	pc, [ip, #832]!	; 0x340

00010d18 <__ctype_get_mb_cur_max@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #90112	; 0x16000
   10d20:	ldr	pc, [ip, #824]!	; 0x338

00010d24 <__fpending@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #816]!	; 0x330

00010d30 <ferror_unlocked@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #808]!	; 0x328

00010d3c <mbrtowc@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #800]!	; 0x320

00010d48 <error@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #792]!	; 0x318

00010d54 <malloc@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #90112	; 0x16000
   10d5c:	ldr	pc, [ip, #784]!	; 0x310

00010d60 <error_at_line@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #90112	; 0x16000
   10d68:	ldr	pc, [ip, #776]!	; 0x308

00010d6c <__libc_start_main@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #90112	; 0x16000
   10d74:	ldr	pc, [ip, #768]!	; 0x300

00010d78 <__freading@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #90112	; 0x16000
   10d80:	ldr	pc, [ip, #760]!	; 0x2f8

00010d84 <__gmon_start__@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #90112	; 0x16000
   10d8c:	ldr	pc, [ip, #752]!	; 0x2f0

00010d90 <__ctype_b_loc@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #90112	; 0x16000
   10d98:	ldr	pc, [ip, #744]!	; 0x2e8

00010d9c <exit@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #90112	; 0x16000
   10da4:	ldr	pc, [ip, #736]!	; 0x2e0

00010da8 <strlen@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #90112	; 0x16000
   10db0:	ldr	pc, [ip, #728]!	; 0x2d8

00010db4 <__errno_location@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #90112	; 0x16000
   10dbc:	ldr	pc, [ip, #720]!	; 0x2d0

00010dc0 <__cxa_atexit@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #90112	; 0x16000
   10dc8:	ldr	pc, [ip, #712]!	; 0x2c8

00010dcc <__vasprintf_chk@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #90112	; 0x16000
   10dd4:	ldr	pc, [ip, #704]!	; 0x2c0

00010dd8 <memset@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #90112	; 0x16000
   10de0:	ldr	pc, [ip, #696]!	; 0x2b8

00010de4 <__printf_chk@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #90112	; 0x16000
   10dec:	ldr	pc, [ip, #688]!	; 0x2b0

00010df0 <fileno@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #90112	; 0x16000
   10df8:	ldr	pc, [ip, #680]!	; 0x2a8

00010dfc <__fprintf_chk@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #90112	; 0x16000
   10e04:	ldr	pc, [ip, #672]!	; 0x2a0

00010e08 <fclose@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #90112	; 0x16000
   10e10:	ldr	pc, [ip, #664]!	; 0x298

00010e14 <fseeko64@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #90112	; 0x16000
   10e1c:	ldr	pc, [ip, #656]!	; 0x290

00010e20 <setlocale@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #90112	; 0x16000
   10e28:	ldr	pc, [ip, #648]!	; 0x288

00010e2c <strrchr@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #90112	; 0x16000
   10e34:	ldr	pc, [ip, #640]!	; 0x280

00010e38 <nl_langinfo@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #90112	; 0x16000
   10e40:	ldr	pc, [ip, #632]!	; 0x278

00010e44 <euidaccess@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #90112	; 0x16000
   10e4c:	ldr	pc, [ip, #624]!	; 0x270

00010e50 <bindtextdomain@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #90112	; 0x16000
   10e58:	ldr	pc, [ip, #616]!	; 0x268

00010e5c <__xstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #90112	; 0x16000
   10e64:	ldr	pc, [ip, #608]!	; 0x260

00010e68 <isatty@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #90112	; 0x16000
   10e70:	ldr	pc, [ip, #600]!	; 0x258

00010e74 <fputs@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #90112	; 0x16000
   10e7c:	ldr	pc, [ip, #592]!	; 0x250

00010e80 <strncmp@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #90112	; 0x16000
   10e88:	ldr	pc, [ip, #584]!	; 0x248

00010e8c <abort@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #90112	; 0x16000
   10e94:	ldr	pc, [ip, #576]!	; 0x240

00010e98 <__lxstat64@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #90112	; 0x16000
   10ea0:	ldr	pc, [ip, #568]!	; 0x238

Disassembly of section .text:

00010ea4 <.text>:
   10ea4:	push	{r4, r5, r6, r7, lr}
   10ea8:	mov	r7, r0
   10eac:	sub	sp, sp, #20
   10eb0:	ldr	r0, [r1]
   10eb4:	mov	r5, r1
   10eb8:	bl	128d0 <__lxstat64@plt+0x1a38>
   10ebc:	ldr	r1, [pc, #340]	; 11018 <__lxstat64@plt+0x180>
   10ec0:	mov	r0, #6
   10ec4:	bl	10e20 <setlocale@plt>
   10ec8:	ldr	r1, [pc, #332]	; 1101c <__lxstat64@plt+0x184>
   10ecc:	ldr	r0, [pc, #332]	; 11020 <__lxstat64@plt+0x188>
   10ed0:	bl	10e50 <bindtextdomain@plt>
   10ed4:	ldr	r0, [pc, #324]	; 11020 <__lxstat64@plt+0x188>
   10ed8:	bl	10cdc <textdomain@plt>
   10edc:	ldr	r3, [pc, #320]	; 11024 <__lxstat64@plt+0x18c>
   10ee0:	ldr	r6, [pc, #320]	; 11028 <__lxstat64@plt+0x190>
   10ee4:	mov	r2, #2
   10ee8:	ldr	r0, [pc, #316]	; 1102c <__lxstat64@plt+0x194>
   10eec:	str	r2, [r3]
   10ef0:	bl	15870 <__lxstat64@plt+0x49d8>
   10ef4:	cmp	r7, #2
   10ef8:	str	r5, [r6]
   10efc:	bne	10f6c <__lxstat64@plt+0xd4>
   10f00:	ldr	r4, [r5, #4]
   10f04:	ldr	r1, [pc, #292]	; 11030 <__lxstat64@plt+0x198>
   10f08:	mov	r0, r4
   10f0c:	bl	10c58 <strcmp@plt>
   10f10:	cmp	r0, #0
   10f14:	bne	10f1c <__lxstat64@plt+0x84>
   10f18:	bl	123bc <__lxstat64@plt+0x1524>
   10f1c:	mov	r0, r4
   10f20:	ldr	r1, [pc, #268]	; 11034 <__lxstat64@plt+0x19c>
   10f24:	bl	10c58 <strcmp@plt>
   10f28:	subs	r4, r0, #0
   10f2c:	bne	10f74 <__lxstat64@plt+0xdc>
   10f30:	ldr	r3, [pc, #256]	; 11038 <__lxstat64@plt+0x1a0>
   10f34:	ldr	r0, [pc, #256]	; 1103c <__lxstat64@plt+0x1a4>
   10f38:	str	r3, [sp, #4]
   10f3c:	ldr	r3, [pc, #252]	; 11040 <__lxstat64@plt+0x1a8>
   10f40:	str	r4, [sp, #8]
   10f44:	str	r3, [sp]
   10f48:	ldr	r3, [pc, #244]	; 11044 <__lxstat64@plt+0x1ac>
   10f4c:	ldr	r2, [pc, #244]	; 11048 <__lxstat64@plt+0x1b0>
   10f50:	ldr	r1, [pc, #244]	; 1104c <__lxstat64@plt+0x1b4>
   10f54:	ldr	r3, [r3]
   10f58:	ldr	r0, [r0]
   10f5c:	bl	146a4 <__lxstat64@plt+0x380c>
   10f60:	mov	r0, r4
   10f64:	add	sp, sp, #20
   10f68:	pop	{r4, r5, r6, r7, pc}
   10f6c:	cmp	r7, #1
   10f70:	ble	10f8c <__lxstat64@plt+0xf4>
   10f74:	sub	r3, r7, #-1073741823	; 0xc0000001
   10f78:	ldr	r1, [pc, #208]	; 11050 <__lxstat64@plt+0x1b8>
   10f7c:	ldr	r0, [r5, r3, lsl #2]
   10f80:	bl	10c58 <strcmp@plt>
   10f84:	subs	r5, r0, #0
   10f88:	beq	10fb4 <__lxstat64@plt+0x11c>
   10f8c:	ldr	r1, [pc, #192]	; 11054 <__lxstat64@plt+0x1bc>
   10f90:	mov	r2, #5
   10f94:	mov	r0, #0
   10f98:	bl	10cc4 <dcgettext@plt>
   10f9c:	mov	r4, r0
   10fa0:	ldr	r0, [pc, #168]	; 11050 <__lxstat64@plt+0x1b8>
   10fa4:	bl	13f00 <__lxstat64@plt+0x3068>
   10fa8:	mov	r1, r0
   10fac:	mov	r0, r4
   10fb0:	bl	11314 <__lxstat64@plt+0x47c>
   10fb4:	sub	r4, r7, #1
   10fb8:	mov	r3, #1
   10fbc:	cmp	r4, r3
   10fc0:	str	r4, [r6, #8]
   10fc4:	str	r3, [r6, #4]
   10fc8:	beq	10f60 <__lxstat64@plt+0xc8>
   10fcc:	sub	r0, r7, #2
   10fd0:	bl	12018 <__lxstat64@plt+0x1180>
   10fd4:	ldr	r4, [r6, #4]
   10fd8:	ldr	r3, [r6, #8]
   10fdc:	cmp	r4, r3
   10fe0:	eoreq	r4, r0, #1
   10fe4:	uxtbeq	r4, r4
   10fe8:	beq	10f60 <__lxstat64@plt+0xc8>
   10fec:	ldr	r1, [pc, #100]	; 11058 <__lxstat64@plt+0x1c0>
   10ff0:	mov	r2, #5
   10ff4:	mov	r0, r5
   10ff8:	bl	10cc4 <dcgettext@plt>
   10ffc:	ldr	r3, [r6]
   11000:	mov	r5, r0
   11004:	ldr	r0, [r3, r4, lsl #2]
   11008:	bl	13f00 <__lxstat64@plt+0x3068>
   1100c:	mov	r1, r0
   11010:	mov	r0, r5
   11014:	b	10fb0 <__lxstat64@plt+0x118>
   11018:			; <UNDEFINED> instruction: 0x00015ab5
   1101c:	muleq	r1, r4, r7
   11020:	strdeq	r6, [r1], -r1
   11024:	andeq	r7, r2, ip, ror #1
   11028:	andeq	r7, r2, r4, asr #2
   1102c:	andeq	r2, r1, r4, lsl #15
   11030:	andeq	r6, r1, ip, lsr #15
   11034:			; <UNDEFINED> instruction: 0x000167b3
   11038:			; <UNDEFINED> instruction: 0x000167bd
   1103c:	andeq	r7, r2, ip, lsr r1
   11040:	andeq	r6, r1, lr, asr #15
   11044:	andeq	r7, r2, r8, ror #1
   11048:	andeq	r6, r1, sp, ror #13
   1104c:	andeq	r6, r1, ip, lsr #13
   11050:	ldrdeq	r6, [r1], -pc	; <UNPREDICTABLE>
   11054:	andeq	r6, r1, r1, ror #15
   11058:	andeq	r6, r1, ip, ror #15
   1105c:	mov	fp, #0
   11060:	mov	lr, #0
   11064:	pop	{r1}		; (ldr r1, [sp], #4)
   11068:	mov	r2, sp
   1106c:	push	{r2}		; (str r2, [sp, #-4]!)
   11070:	push	{r0}		; (str r0, [sp, #-4]!)
   11074:	ldr	ip, [pc, #16]	; 1108c <__lxstat64@plt+0x1f4>
   11078:	push	{ip}		; (str ip, [sp, #-4]!)
   1107c:	ldr	r0, [pc, #12]	; 11090 <__lxstat64@plt+0x1f8>
   11080:	ldr	r3, [pc, #12]	; 11094 <__lxstat64@plt+0x1fc>
   11084:	bl	10d6c <__libc_start_main@plt>
   11088:	bl	10e8c <abort@plt>
   1108c:	andeq	r5, r1, ip, ror #16
   11090:	andeq	r0, r1, r4, lsr #29
   11094:	andeq	r5, r1, ip, lsl #16
   11098:	ldr	r3, [pc, #20]	; 110b4 <__lxstat64@plt+0x21c>
   1109c:	ldr	r2, [pc, #20]	; 110b8 <__lxstat64@plt+0x220>
   110a0:	add	r3, pc, r3
   110a4:	ldr	r2, [r3, r2]
   110a8:	cmp	r2, #0
   110ac:	bxeq	lr
   110b0:	b	10d84 <__gmon_start__@plt>
   110b4:	andeq	r5, r1, r8, asr pc
   110b8:	ldrdeq	r0, [r0], -ip
   110bc:	ldr	r3, [pc, #28]	; 110e0 <__lxstat64@plt+0x248>
   110c0:	ldr	r0, [pc, #28]	; 110e4 <__lxstat64@plt+0x24c>
   110c4:	sub	r3, r3, r0
   110c8:	cmp	r3, #6
   110cc:	bxls	lr
   110d0:	ldr	r3, [pc, #16]	; 110e8 <__lxstat64@plt+0x250>
   110d4:	cmp	r3, #0
   110d8:	bxeq	lr
   110dc:	bx	r3
   110e0:	andeq	r7, r2, r3, lsr r1
   110e4:	andeq	r7, r2, r0, lsr r1
   110e8:	andeq	r0, r0, r0
   110ec:	ldr	r1, [pc, #36]	; 11118 <__lxstat64@plt+0x280>
   110f0:	ldr	r0, [pc, #36]	; 1111c <__lxstat64@plt+0x284>
   110f4:	sub	r1, r1, r0
   110f8:	asr	r1, r1, #2
   110fc:	add	r1, r1, r1, lsr #31
   11100:	asrs	r1, r1, #1
   11104:	bxeq	lr
   11108:	ldr	r3, [pc, #16]	; 11120 <__lxstat64@plt+0x288>
   1110c:	cmp	r3, #0
   11110:	bxeq	lr
   11114:	bx	r3
   11118:	andeq	r7, r2, r0, lsr r1
   1111c:	andeq	r7, r2, r0, lsr r1
   11120:	andeq	r0, r0, r0
   11124:	push	{r4, lr}
   11128:	ldr	r4, [pc, #24]	; 11148 <__lxstat64@plt+0x2b0>
   1112c:	ldrb	r3, [r4]
   11130:	cmp	r3, #0
   11134:	popne	{r4, pc}
   11138:	bl	110bc <__lxstat64@plt+0x224>
   1113c:	mov	r3, #1
   11140:	strb	r3, [r4]
   11144:	pop	{r4, pc}
   11148:	andeq	r7, r2, r0, asr #2
   1114c:	ldr	r0, [pc, #40]	; 1117c <__lxstat64@plt+0x2e4>
   11150:	ldr	r3, [r0]
   11154:	cmp	r3, #0
   11158:	bne	11160 <__lxstat64@plt+0x2c8>
   1115c:	b	110ec <__lxstat64@plt+0x254>
   11160:	ldr	r3, [pc, #24]	; 11180 <__lxstat64@plt+0x2e8>
   11164:	cmp	r3, #0
   11168:	beq	1115c <__lxstat64@plt+0x2c4>
   1116c:	push	{r4, lr}
   11170:	blx	r3
   11174:	pop	{r4, lr}
   11178:	b	110ec <__lxstat64@plt+0x254>
   1117c:	andeq	r6, r2, r4, lsl pc
   11180:	andeq	r0, r0, r0
   11184:	ldr	r3, [pc, #28]	; 111a8 <__lxstat64@plt+0x310>
   11188:	ldm	r3, {r1, r2}
   1118c:	add	r0, r2, #1
   11190:	str	r0, [r3, #4]
   11194:	ldr	r3, [r1, r2, lsl #2]
   11198:	ldrb	r0, [r3]
   1119c:	adds	r0, r0, #0
   111a0:	movne	r0, #1
   111a4:	bx	lr
   111a8:	andeq	r7, r2, r4, asr #2
   111ac:	push	{r4, lr}
   111b0:	mov	r4, r0
   111b4:	ldr	r1, [pc, #240]	; 112ac <__lxstat64@plt+0x414>
   111b8:	bl	10c58 <strcmp@plt>
   111bc:	cmp	r0, #0
   111c0:	beq	112a4 <__lxstat64@plt+0x40c>
   111c4:	ldr	r1, [pc, #228]	; 112b0 <__lxstat64@plt+0x418>
   111c8:	mov	r0, r4
   111cc:	bl	10c58 <strcmp@plt>
   111d0:	cmp	r0, #0
   111d4:	beq	112a4 <__lxstat64@plt+0x40c>
   111d8:	ldr	r1, [pc, #212]	; 112b4 <__lxstat64@plt+0x41c>
   111dc:	mov	r0, r4
   111e0:	bl	10c58 <strcmp@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	112a4 <__lxstat64@plt+0x40c>
   111ec:	ldr	r1, [pc, #196]	; 112b8 <__lxstat64@plt+0x420>
   111f0:	mov	r0, r4
   111f4:	bl	10c58 <strcmp@plt>
   111f8:	cmp	r0, #0
   111fc:	beq	112a4 <__lxstat64@plt+0x40c>
   11200:	ldr	r1, [pc, #180]	; 112bc <__lxstat64@plt+0x424>
   11204:	mov	r0, r4
   11208:	bl	10c58 <strcmp@plt>
   1120c:	cmp	r0, #0
   11210:	beq	112a4 <__lxstat64@plt+0x40c>
   11214:	ldr	r1, [pc, #164]	; 112c0 <__lxstat64@plt+0x428>
   11218:	mov	r0, r4
   1121c:	bl	10c58 <strcmp@plt>
   11220:	cmp	r0, #0
   11224:	beq	112a4 <__lxstat64@plt+0x40c>
   11228:	ldr	r1, [pc, #148]	; 112c4 <__lxstat64@plt+0x42c>
   1122c:	mov	r0, r4
   11230:	bl	10c58 <strcmp@plt>
   11234:	cmp	r0, #0
   11238:	beq	112a4 <__lxstat64@plt+0x40c>
   1123c:	ldr	r1, [pc, #132]	; 112c8 <__lxstat64@plt+0x430>
   11240:	mov	r0, r4
   11244:	bl	10c58 <strcmp@plt>
   11248:	cmp	r0, #0
   1124c:	beq	112a4 <__lxstat64@plt+0x40c>
   11250:	ldr	r1, [pc, #116]	; 112cc <__lxstat64@plt+0x434>
   11254:	mov	r0, r4
   11258:	bl	10c58 <strcmp@plt>
   1125c:	cmp	r0, #0
   11260:	beq	112a4 <__lxstat64@plt+0x40c>
   11264:	ldr	r1, [pc, #100]	; 112d0 <__lxstat64@plt+0x438>
   11268:	mov	r0, r4
   1126c:	bl	10c58 <strcmp@plt>
   11270:	cmp	r0, #0
   11274:	beq	112a4 <__lxstat64@plt+0x40c>
   11278:	ldr	r1, [pc, #84]	; 112d4 <__lxstat64@plt+0x43c>
   1127c:	mov	r0, r4
   11280:	bl	10c58 <strcmp@plt>
   11284:	cmp	r0, #0
   11288:	beq	112a4 <__lxstat64@plt+0x40c>
   1128c:	ldr	r1, [pc, #68]	; 112d8 <__lxstat64@plt+0x440>
   11290:	mov	r0, r4
   11294:	bl	10c58 <strcmp@plt>
   11298:	clz	r0, r0
   1129c:	lsr	r0, r0, #5
   112a0:	pop	{r4, pc}
   112a4:	mov	r0, #1
   112a8:	pop	{r4, pc}
   112ac:	andeq	r5, r1, sp, ror #17
   112b0:	andeq	r5, r1, ip, ror #17
   112b4:	andeq	r5, r1, pc, ror #17
   112b8:	strdeq	r5, [r1], -r2
   112bc:	strdeq	r5, [r1], -r6
   112c0:	strdeq	r5, [r1], -sl
   112c4:	strdeq	r5, [r1], -lr
   112c8:	andeq	r5, r1, r2, lsl #18
   112cc:	andeq	r5, r1, r6, lsl #18
   112d0:	andeq	r5, r1, sl, lsl #18
   112d4:	andeq	r5, r1, lr, lsl #18
   112d8:	andeq	r5, r1, r2, lsl r9
   112dc:	push	{r4, lr}
   112e0:	sub	sp, sp, #104	; 0x68
   112e4:	mov	r4, r1
   112e8:	mov	r1, sp
   112ec:	bl	15888 <__lxstat64@plt+0x49f0>
   112f0:	cmp	r0, #0
   112f4:	moveq	r0, #1
   112f8:	ldreq	r3, [sp, #80]	; 0x50
   112fc:	movne	r0, #0
   11300:	streq	r3, [r4]
   11304:	ldreq	r3, [sp, #84]	; 0x54
   11308:	streq	r3, [r4, #4]
   1130c:	add	sp, sp, #104	; 0x68
   11310:	pop	{r4, pc}
   11314:	push	{r0, r1, r2, r3}
   11318:	push	{r0, r1, r2, lr}
   1131c:	mov	r1, #0
   11320:	add	r3, sp, #20
   11324:	mov	r0, r1
   11328:	ldr	r2, [sp, #16]
   1132c:	str	r3, [sp, #4]
   11330:	bl	14244 <__lxstat64@plt+0x33ac>
   11334:	mov	r0, #2
   11338:	bl	10d9c <exit@plt>
   1133c:	push	{r4, r5, r6, lr}
   11340:	mov	r4, r0
   11344:	bl	10d90 <__ctype_b_loc@plt>
   11348:	mov	r3, r4
   1134c:	ldr	ip, [r0]
   11350:	ldrb	r2, [r3]
   11354:	mov	r0, r3
   11358:	add	r3, r3, #1
   1135c:	lsl	r1, r2, #1
   11360:	ldrh	r1, [ip, r1]
   11364:	tst	r1, #1
   11368:	bne	11350 <__lxstat64@plt+0x4b8>
   1136c:	cmp	r2, #43	; 0x2b
   11370:	moveq	r0, r3
   11374:	beq	11384 <__lxstat64@plt+0x4ec>
   11378:	cmp	r2, #45	; 0x2d
   1137c:	movne	r3, r0
   11380:	addeq	r3, r0, #1
   11384:	add	r2, r3, #1
   11388:	ldrb	r3, [r3]
   1138c:	sub	r3, r3, #48	; 0x30
   11390:	cmp	r3, #9
   11394:	bhi	113d0 <__lxstat64@plt+0x538>
   11398:	mov	r3, r2
   1139c:	add	r2, r2, #1
   113a0:	ldrb	r1, [r3]
   113a4:	sub	r1, r1, #48	; 0x30
   113a8:	cmp	r1, #9
   113ac:	bls	11398 <__lxstat64@plt+0x500>
   113b0:	sub	r3, r3, #1
   113b4:	ldrb	r2, [r3, #1]!
   113b8:	lsl	r1, r2, #1
   113bc:	ldrh	r1, [ip, r1]
   113c0:	tst	r1, #1
   113c4:	bne	113b4 <__lxstat64@plt+0x51c>
   113c8:	cmp	r2, #0
   113cc:	popeq	{r4, r5, r6, pc}
   113d0:	ldr	r1, [pc, #32]	; 113f8 <__lxstat64@plt+0x560>
   113d4:	mov	r2, #5
   113d8:	mov	r0, #0
   113dc:	bl	10cc4 <dcgettext@plt>
   113e0:	mov	r5, r0
   113e4:	mov	r0, r4
   113e8:	bl	13f00 <__lxstat64@plt+0x3068>
   113ec:	mov	r1, r0
   113f0:	mov	r0, r5
   113f4:	bl	11314 <__lxstat64@plt+0x47c>
   113f8:	andeq	r5, r1, r6, lsl r9
   113fc:	push	{r4, lr}
   11400:	mov	r2, #5
   11404:	ldr	r1, [pc, #44]	; 11438 <__lxstat64@plt+0x5a0>
   11408:	mov	r0, #0
   1140c:	bl	10cc4 <dcgettext@plt>
   11410:	ldr	r2, [pc, #36]	; 1143c <__lxstat64@plt+0x5a4>
   11414:	ldr	r3, [r2, #8]
   11418:	ldr	r2, [r2]
   1141c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11420:	mov	r4, r0
   11424:	ldr	r0, [r2, r3, lsl #2]
   11428:	bl	13f00 <__lxstat64@plt+0x3068>
   1142c:	mov	r1, r0
   11430:	mov	r0, r4
   11434:	bl	11314 <__lxstat64@plt+0x47c>
   11438:	andeq	r5, r1, r9, lsr #18
   1143c:	andeq	r7, r2, r4, asr #2
   11440:	ldr	r2, [pc, #40]	; 11470 <__lxstat64@plt+0x5d8>
   11444:	cmp	r0, #0
   11448:	ldr	r3, [r2, #4]
   1144c:	add	r3, r3, #1
   11450:	str	r3, [r2, #4]
   11454:	beq	1146c <__lxstat64@plt+0x5d4>
   11458:	ldr	r2, [r2, #8]
   1145c:	cmp	r3, r2
   11460:	blt	1146c <__lxstat64@plt+0x5d4>
   11464:	push	{r4, lr}
   11468:	bl	113fc <__lxstat64@plt+0x564>
   1146c:	bx	lr
   11470:	andeq	r7, r2, r4, asr #2
   11474:	push	{r4, lr}
   11478:	mov	r0, #1
   1147c:	bl	11440 <__lxstat64@plt+0x5a8>
   11480:	ldr	r2, [pc, #12]	; 11494 <__lxstat64@plt+0x5fc>
   11484:	ldr	r3, [r2, #4]
   11488:	add	r3, r3, #1
   1148c:	str	r3, [r2, #4]
   11490:	pop	{r4, pc}
   11494:	andeq	r7, r2, r4, asr #2
   11498:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1149c:	subs	r9, r0, #0
   114a0:	sub	sp, sp, #208	; 0xd0
   114a4:	beq	114b0 <__lxstat64@plt+0x618>
   114a8:	mov	r0, #0
   114ac:	bl	11440 <__lxstat64@plt+0x5a8>
   114b0:	ldr	r4, [pc, #1092]	; 118fc <__lxstat64@plt+0xa64>
   114b4:	ldr	r5, [r4, #4]
   114b8:	ldr	r3, [r4, #8]
   114bc:	add	r5, r5, #1
   114c0:	sub	r3, r3, #2
   114c4:	cmp	r5, r3
   114c8:	bge	115e0 <__lxstat64@plt+0x748>
   114cc:	ldr	r2, [r4]
   114d0:	add	r3, r5, #1
   114d4:	ldr	r1, [pc, #1060]	; 11900 <__lxstat64@plt+0xa68>
   114d8:	ldr	r0, [r2, r3, lsl #2]
   114dc:	bl	10c58 <strcmp@plt>
   114e0:	cmp	r0, #0
   114e4:	bne	115e0 <__lxstat64@plt+0x748>
   114e8:	bl	11440 <__lxstat64@plt+0x5a8>
   114ec:	mov	r8, #1
   114f0:	ldr	r7, [r4]
   114f4:	lsl	sl, r5, #2
   114f8:	ldr	r0, [r7, r5, lsl #2]
   114fc:	ldrb	r3, [r0]
   11500:	cmp	r3, #45	; 0x2d
   11504:	bne	11878 <__lxstat64@plt+0x9e0>
   11508:	ldrb	r3, [r0, #1]
   1150c:	add	r6, r7, sl
   11510:	cmp	r3, #103	; 0x67
   11514:	cmpne	r3, #108	; 0x6c
   11518:	bne	1152c <__lxstat64@plt+0x694>
   1151c:	ldrb	r2, [r0, #2]
   11520:	cmp	r2, #116	; 0x74
   11524:	cmpne	r2, #101	; 0x65
   11528:	beq	11540 <__lxstat64@plt+0x6a8>
   1152c:	cmp	r3, #101	; 0x65
   11530:	bne	115e8 <__lxstat64@plt+0x750>
   11534:	ldrb	r2, [r0, #2]
   11538:	cmp	r2, #113	; 0x71
   1153c:	bne	11704 <__lxstat64@plt+0x86c>
   11540:	ldrb	r2, [r0, #3]
   11544:	cmp	r2, #0
   11548:	bne	116ec <__lxstat64@plt+0x854>
   1154c:	cmp	r9, #0
   11550:	ldr	r0, [r6, #-4]
   11554:	beq	116a4 <__lxstat64@plt+0x80c>
   11558:	bl	10da8 <strlen@plt>
   1155c:	mov	r2, sp
   11560:	mov	r1, #0
   11564:	bl	12868 <__lxstat64@plt+0x19d0>
   11568:	ldr	r3, [r4]
   1156c:	cmp	r8, #0
   11570:	mov	r6, r0
   11574:	add	r3, r3, sl
   11578:	beq	116ac <__lxstat64@plt+0x814>
   1157c:	ldr	r0, [r3, #8]
   11580:	bl	10da8 <strlen@plt>
   11584:	add	r2, sp, #104	; 0x68
   11588:	mov	r1, #0
   1158c:	bl	12868 <__lxstat64@plt+0x19d0>
   11590:	mov	r1, r0
   11594:	mov	r0, r6
   11598:	bl	13fc8 <__lxstat64@plt+0x3130>
   1159c:	ldr	r3, [r4]
   115a0:	ldr	r2, [r4, #4]
   115a4:	ldr	r1, [r3, r5, lsl #2]
   115a8:	add	r2, r2, #3
   115ac:	str	r2, [r4, #4]
   115b0:	ldrb	r2, [r1, #1]
   115b4:	ldrb	r3, [r1, #2]
   115b8:	cmp	r2, #108	; 0x6c
   115bc:	sub	r3, r3, #101	; 0x65
   115c0:	clz	r3, r3
   115c4:	lsr	r3, r3, #5
   115c8:	bne	116b8 <__lxstat64@plt+0x820>
   115cc:	cmp	r0, r3
   115d0:	movge	r0, #0
   115d4:	movlt	r0, #1
   115d8:	add	sp, sp, #208	; 0xd0
   115dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   115e0:	mov	r8, #0
   115e4:	b	114f0 <__lxstat64@plt+0x658>
   115e8:	cmp	r3, #110	; 0x6e
   115ec:	bne	116f4 <__lxstat64@plt+0x85c>
   115f0:	ldrb	r2, [r0, #2]
   115f4:	cmp	r2, #101	; 0x65
   115f8:	beq	11540 <__lxstat64@plt+0x6a8>
   115fc:	ldrb	r3, [r0, #2]
   11600:	cmp	r3, #116	; 0x74
   11604:	bne	11850 <__lxstat64@plt+0x9b8>
   11608:	ldrb	r0, [r0, #3]
   1160c:	cmp	r0, #0
   11610:	bne	11850 <__lxstat64@plt+0x9b8>
   11614:	ldr	r3, [r4, #4]
   11618:	add	r3, r3, #3
   1161c:	str	r3, [r4, #4]
   11620:	orrs	r3, r8, r9
   11624:	movne	r2, #5
   11628:	ldrne	r1, [pc, #724]	; 11904 <__lxstat64@plt+0xa6c>
   1162c:	bne	11738 <__lxstat64@plt+0x8a0>
   11630:	mov	r1, sp
   11634:	ldr	r0, [r6, #-4]
   11638:	bl	112dc <__lxstat64@plt+0x444>
   1163c:	add	r1, sp, #104	; 0x68
   11640:	mov	r4, r0
   11644:	ldr	r0, [r6, #4]
   11648:	bl	112dc <__lxstat64@plt+0x444>
   1164c:	cmp	r4, #0
   11650:	beq	11754 <__lxstat64@plt+0x8bc>
   11654:	cmp	r0, #0
   11658:	beq	11848 <__lxstat64@plt+0x9b0>
   1165c:	ldm	sp, {r0, r2}
   11660:	ldr	ip, [sp, #104]	; 0x68
   11664:	ldr	r1, [sp, #108]	; 0x6c
   11668:	cmp	ip, r0
   1166c:	movle	r3, #0
   11670:	movgt	r3, #1
   11674:	cmp	ip, r0
   11678:	rsbge	r3, r3, #0
   1167c:	rsblt	r3, r3, #1
   11680:	cmp	r1, r2
   11684:	movle	r0, #0
   11688:	movgt	r0, #1
   1168c:	cmp	r1, r2
   11690:	rsbge	r0, r0, #0
   11694:	rsblt	r0, r0, #1
   11698:	add	r0, r0, r3, lsl #1
   1169c:	cmp	r0, #0
   116a0:	b	116c8 <__lxstat64@plt+0x830>
   116a4:	bl	1133c <__lxstat64@plt+0x4a4>
   116a8:	b	11568 <__lxstat64@plt+0x6d0>
   116ac:	ldr	r0, [r3, #4]
   116b0:	bl	1133c <__lxstat64@plt+0x4a4>
   116b4:	b	11590 <__lxstat64@plt+0x6f8>
   116b8:	cmp	r2, #103	; 0x67
   116bc:	bne	116d4 <__lxstat64@plt+0x83c>
   116c0:	rsb	r3, r3, #0
   116c4:	cmp	r0, r3
   116c8:	movle	r0, #0
   116cc:	movgt	r0, #1
   116d0:	b	115d8 <__lxstat64@plt+0x740>
   116d4:	adds	r0, r0, #0
   116d8:	movne	r0, #1
   116dc:	sub	r0, r0, r3
   116e0:	clz	r0, r0
   116e4:	lsr	r0, r0, #5
   116e8:	b	115d8 <__lxstat64@plt+0x740>
   116ec:	cmp	r3, #110	; 0x6e
   116f0:	beq	115fc <__lxstat64@plt+0x764>
   116f4:	cmp	r3, #111	; 0x6f
   116f8:	beq	117a0 <__lxstat64@plt+0x908>
   116fc:	cmp	r3, #101	; 0x65
   11700:	bne	11850 <__lxstat64@plt+0x9b8>
   11704:	ldrb	r3, [r0, #2]
   11708:	cmp	r3, #102	; 0x66
   1170c:	bne	11850 <__lxstat64@plt+0x9b8>
   11710:	ldrb	r0, [r0, #3]
   11714:	cmp	r0, #0
   11718:	bne	11850 <__lxstat64@plt+0x9b8>
   1171c:	ldr	r3, [r4, #4]
   11720:	add	r3, r3, #3
   11724:	str	r3, [r4, #4]
   11728:	orrs	r3, r8, r9
   1172c:	beq	11740 <__lxstat64@plt+0x8a8>
   11730:	ldr	r1, [pc, #464]	; 11908 <__lxstat64@plt+0xa70>
   11734:	mov	r2, #5
   11738:	bl	10cc4 <dcgettext@plt>
   1173c:	bl	11314 <__lxstat64@plt+0x47c>
   11740:	mov	r1, sp
   11744:	ldr	r0, [r6, #-4]
   11748:	bl	15888 <__lxstat64@plt+0x49f0>
   1174c:	cmp	r0, #0
   11750:	beq	1175c <__lxstat64@plt+0x8c4>
   11754:	mov	r0, #0
   11758:	b	115d8 <__lxstat64@plt+0x740>
   1175c:	add	r1, sp, #104	; 0x68
   11760:	ldr	r0, [r6, #4]
   11764:	bl	15888 <__lxstat64@plt+0x49f0>
   11768:	cmp	r0, #0
   1176c:	bne	11754 <__lxstat64@plt+0x8bc>
   11770:	ldrd	r2, [sp, #104]	; 0x68
   11774:	ldrd	r0, [sp]
   11778:	cmp	r1, r3
   1177c:	cmpeq	r0, r2
   11780:	bne	11754 <__lxstat64@plt+0x8bc>
   11784:	ldrd	r0, [sp, #96]	; 0x60
   11788:	ldrd	r2, [sp, #200]	; 0xc8
   1178c:	cmp	r1, r3
   11790:	cmpeq	r0, r2
   11794:	moveq	r0, #1
   11798:	movne	r0, #0
   1179c:	b	115d8 <__lxstat64@plt+0x740>
   117a0:	ldrb	r3, [r0, #2]
   117a4:	cmp	r3, #116	; 0x74
   117a8:	bne	11850 <__lxstat64@plt+0x9b8>
   117ac:	ldrb	r0, [r0, #3]
   117b0:	cmp	r0, #0
   117b4:	bne	11850 <__lxstat64@plt+0x9b8>
   117b8:	ldr	r3, [r4, #4]
   117bc:	add	r3, r3, #3
   117c0:	str	r3, [r4, #4]
   117c4:	orrs	r3, r8, r9
   117c8:	movne	r2, #5
   117cc:	ldrne	r1, [pc, #312]	; 1190c <__lxstat64@plt+0xa74>
   117d0:	bne	11738 <__lxstat64@plt+0x8a0>
   117d4:	mov	r1, sp
   117d8:	ldr	r0, [r6, #-4]
   117dc:	bl	112dc <__lxstat64@plt+0x444>
   117e0:	add	r1, sp, #104	; 0x68
   117e4:	mov	r4, r0
   117e8:	ldr	r0, [r6, #4]
   117ec:	bl	112dc <__lxstat64@plt+0x444>
   117f0:	cmp	r0, #0
   117f4:	beq	115d8 <__lxstat64@plt+0x740>
   117f8:	cmp	r4, #0
   117fc:	beq	11848 <__lxstat64@plt+0x9b0>
   11800:	ldm	sp, {r0, r2}
   11804:	ldr	ip, [sp, #104]	; 0x68
   11808:	ldr	r1, [sp, #108]	; 0x6c
   1180c:	cmp	ip, r0
   11810:	movle	r3, #0
   11814:	movgt	r3, #1
   11818:	cmp	ip, r0
   1181c:	rsbge	r3, r3, #0
   11820:	rsblt	r3, r3, #1
   11824:	cmp	r1, r2
   11828:	movle	r0, #0
   1182c:	movgt	r0, #1
   11830:	cmp	r1, r2
   11834:	rsbge	r0, r0, #0
   11838:	rsblt	r0, r0, #1
   1183c:	add	r0, r0, r3, lsl #1
   11840:	lsr	r0, r0, #31
   11844:	b	115d8 <__lxstat64@plt+0x740>
   11848:	mov	r0, #1
   1184c:	b	115d8 <__lxstat64@plt+0x740>
   11850:	ldr	r1, [pc, #184]	; 11910 <__lxstat64@plt+0xa78>
   11854:	mov	r2, #5
   11858:	mov	r0, #0
   1185c:	bl	10cc4 <dcgettext@plt>
   11860:	mov	r4, r0
   11864:	ldr	r0, [r7, r5, lsl #2]
   11868:	bl	13f00 <__lxstat64@plt+0x3068>
   1186c:	mov	r1, r0
   11870:	mov	r0, r4
   11874:	bl	11314 <__lxstat64@plt+0x47c>
   11878:	cmp	r3, #61	; 0x3d
   1187c:	bne	118c8 <__lxstat64@plt+0xa30>
   11880:	ldrb	r3, [r0, #1]
   11884:	cmp	r3, #0
   11888:	beq	118a0 <__lxstat64@plt+0xa08>
   1188c:	cmp	r3, #61	; 0x3d
   11890:	bne	118c8 <__lxstat64@plt+0xa30>
   11894:	ldrb	r3, [r0, #2]
   11898:	cmp	r3, #0
   1189c:	bne	118c8 <__lxstat64@plt+0xa30>
   118a0:	ldr	r5, [r4, #4]
   118a4:	add	r3, r7, r5, lsl #2
   118a8:	ldr	r0, [r7, r5, lsl #2]
   118ac:	ldr	r1, [r3, #8]
   118b0:	bl	10c58 <strcmp@plt>
   118b4:	clz	r0, r0
   118b8:	lsr	r0, r0, #5
   118bc:	add	r5, r5, #3
   118c0:	str	r5, [r4, #4]
   118c4:	b	115d8 <__lxstat64@plt+0x740>
   118c8:	ldr	r1, [pc, #68]	; 11914 <__lxstat64@plt+0xa7c>
   118cc:	bl	10c58 <strcmp@plt>
   118d0:	cmp	r0, #0
   118d4:	bne	118f8 <__lxstat64@plt+0xa60>
   118d8:	ldr	r5, [r4, #4]
   118dc:	add	r3, r7, r5, lsl #2
   118e0:	ldr	r0, [r7, r5, lsl #2]
   118e4:	ldr	r1, [r3, #8]
   118e8:	bl	10c58 <strcmp@plt>
   118ec:	adds	r0, r0, #0
   118f0:	movne	r0, #1
   118f4:	b	118bc <__lxstat64@plt+0xa24>
   118f8:	bl	10e8c <abort@plt>
   118fc:	andeq	r7, r2, r4, asr #2
   11900:	andeq	r5, r1, lr, ror #18
   11904:	andeq	r5, r1, r3, asr #18
   11908:	andeq	r5, r1, sl, asr r9
   1190c:	andeq	r5, r1, r1, ror r9
   11910:	andeq	r5, r1, r8, lsl #19
   11914:	andeq	r5, r1, ip, ror #17
   11918:	push	{r4, r5, r6, lr}
   1191c:	sub	sp, sp, #104	; 0x68
   11920:	ldr	r4, [pc, #1352]	; 11e70 <__lxstat64@plt+0xfd8>
   11924:	ldm	r4, {r5, r6}
   11928:	ldr	r3, [r5, r6, lsl #2]
   1192c:	ldrb	r3, [r3, #1]
   11930:	sub	r3, r3, #71	; 0x47
   11934:	cmp	r3, #51	; 0x33
   11938:	ldrls	pc, [pc, r3, lsl #2]
   1193c:	b	11a10 <__lxstat64@plt+0xb78>
   11940:	andeq	r1, r1, ip, ror fp
   11944:	andeq	r1, r1, r0, lsl sl
   11948:	andeq	r1, r1, r0, lsl sl
   1194c:	andeq	r1, r1, r0, lsl sl
   11950:	andeq	r1, r1, r0, lsl sl
   11954:	andeq	r1, r1, r8, lsr #26
   11958:	andeq	r1, r1, r0, lsl sl
   1195c:	andeq	r1, r1, r0, lsr #21
   11960:	andeq	r1, r1, r0, lsr #22
   11964:	andeq	r1, r1, r0, lsl sl
   11968:	andeq	r1, r1, r0, lsl sl
   1196c:	andeq	r1, r1, r0, lsl sl
   11970:	andeq	r1, r1, r8, ror #24
   11974:	andeq	r1, r1, r0, lsl sl
   11978:	andeq	r1, r1, r0, lsl sl
   1197c:	andeq	r1, r1, r0, lsl sl
   11980:	andeq	r1, r1, r0, lsl sl
   11984:	andeq	r1, r1, r0, lsl sl
   11988:	andeq	r1, r1, r0, lsl sl
   1198c:	andeq	r1, r1, r0, lsl sl
   11990:	andeq	r1, r1, r0, lsl sl
   11994:	andeq	r1, r1, r0, lsl sl
   11998:	andeq	r1, r1, r0, lsl sl
   1199c:	andeq	r1, r1, r0, lsl sl
   119a0:	andeq	r1, r1, r0, lsl sl
   119a4:	andeq	r1, r1, r0, lsl sl
   119a8:	andeq	r1, r1, r0, lsl sl
   119ac:	andeq	r1, r1, r8, asr #25
   119b0:	muleq	r1, r8, ip
   119b4:	andeq	r1, r1, r0, lsl #24
   119b8:	andeq	r1, r1, r8, lsr sl
   119bc:	andeq	r1, r1, r8, asr #23
   119c0:	andeq	r1, r1, r8, lsl #27
   119c4:	andeq	r1, r1, r8, lsr #26
   119c8:	andeq	r1, r1, r0, lsl sl
   119cc:	andeq	r1, r1, r0, lsl sl
   119d0:			; <UNDEFINED> instruction: 0x00011db4
   119d4:	andeq	r1, r1, r0, lsl sl
   119d8:	andeq	r1, r1, r0, lsl sl
   119dc:	andeq	r1, r1, r0, asr #28
   119e0:	andeq	r1, r1, r0, lsl sl
   119e4:	strdeq	r1, [r1], -r8
   119e8:	andeq	r1, r1, r0, lsl sl
   119ec:	andeq	r1, r1, ip, asr sl
   119f0:	andeq	r1, r1, r0, lsr ip
   119f4:	andeq	r1, r1, r0, ror #27
   119f8:	andeq	r1, r1, r8, asr sp
   119fc:	andeq	r1, r1, r0, lsl sl
   11a00:	andeq	r1, r1, r8, ror sl
   11a04:	andeq	r1, r1, ip, lsl #21
   11a08:	andeq	r1, r1, r0, lsl sl
   11a0c:	andeq	r1, r1, r8, asr lr
   11a10:	ldr	r1, [pc, #1116]	; 11e74 <__lxstat64@plt+0xfdc>
   11a14:	mov	r2, #5
   11a18:	mov	r0, #0
   11a1c:	bl	10cc4 <dcgettext@plt>
   11a20:	mov	r4, r0
   11a24:	ldr	r0, [r5, r6, lsl #2]
   11a28:	bl	13f00 <__lxstat64@plt+0x3068>
   11a2c:	mov	r1, r0
   11a30:	mov	r0, r4
   11a34:	bl	11314 <__lxstat64@plt+0x47c>
   11a38:	bl	11474 <__lxstat64@plt+0x5dc>
   11a3c:	ldr	r3, [r4, #4]
   11a40:	mov	r1, sp
   11a44:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a48:	ldr	r0, [r5, r3, lsl #2]
   11a4c:	bl	15888 <__lxstat64@plt+0x49f0>
   11a50:	clz	r0, r0
   11a54:	lsr	r0, r0, #5
   11a58:	b	11b18 <__lxstat64@plt+0xc80>
   11a5c:	bl	11474 <__lxstat64@plt+0x5dc>
   11a60:	ldr	r3, [r4, #4]
   11a64:	mov	r1, #4
   11a68:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a6c:	ldr	r0, [r5, r3, lsl #2]
   11a70:	bl	10e44 <euidaccess@plt>
   11a74:	b	11a50 <__lxstat64@plt+0xbb8>
   11a78:	bl	11474 <__lxstat64@plt+0x5dc>
   11a7c:	ldr	r3, [r4, #4]
   11a80:	mov	r1, #2
   11a84:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a88:	b	11a6c <__lxstat64@plt+0xbd4>
   11a8c:	bl	11474 <__lxstat64@plt+0x5dc>
   11a90:	ldr	r3, [r4, #4]
   11a94:	mov	r1, #1
   11a98:	sub	r3, r3, #-1073741823	; 0xc0000001
   11a9c:	b	11a6c <__lxstat64@plt+0xbd4>
   11aa0:	bl	11474 <__lxstat64@plt+0x5dc>
   11aa4:	ldr	r3, [r4, #4]
   11aa8:	mov	r1, sp
   11aac:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ab0:	ldr	r0, [r5, r3, lsl #2]
   11ab4:	bl	15888 <__lxstat64@plt+0x49f0>
   11ab8:	cmp	r0, #0
   11abc:	beq	11ac8 <__lxstat64@plt+0xc30>
   11ac0:	mov	r0, #0
   11ac4:	b	11b18 <__lxstat64@plt+0xc80>
   11ac8:	ldr	r0, [sp, #80]	; 0x50
   11acc:	ldr	ip, [sp, #72]	; 0x48
   11ad0:	ldr	r1, [sp, #76]	; 0x4c
   11ad4:	cmp	ip, r0
   11ad8:	ldr	r2, [sp, #84]	; 0x54
   11adc:	movle	r3, #0
   11ae0:	movgt	r3, #1
   11ae4:	cmp	ip, r0
   11ae8:	rsbge	r3, r3, #0
   11aec:	rsblt	r3, r3, #1
   11af0:	cmp	r1, r2
   11af4:	movle	r0, #0
   11af8:	movgt	r0, #1
   11afc:	cmp	r1, r2
   11b00:	rsbge	r0, r0, #0
   11b04:	rsblt	r0, r0, #1
   11b08:	add	r0, r0, r3, lsl #1
   11b0c:	cmp	r0, #0
   11b10:	movle	r0, #0
   11b14:	movgt	r0, #1
   11b18:	add	sp, sp, #104	; 0x68
   11b1c:	pop	{r4, r5, r6, pc}
   11b20:	bl	11474 <__lxstat64@plt+0x5dc>
   11b24:	ldr	r3, [r4, #4]
   11b28:	mov	r1, sp
   11b2c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b30:	ldr	r0, [r5, r3, lsl #2]
   11b34:	bl	15888 <__lxstat64@plt+0x49f0>
   11b38:	subs	r4, r0, #0
   11b3c:	bne	11ac0 <__lxstat64@plt+0xc28>
   11b40:	bl	10db4 <__errno_location@plt>
   11b44:	str	r4, [r0]
   11b48:	mov	r5, r0
   11b4c:	bl	10ce8 <geteuid@plt>
   11b50:	cmn	r0, #1
   11b54:	bne	11b64 <__lxstat64@plt+0xccc>
   11b58:	ldr	r3, [r5]
   11b5c:	cmp	r3, #0
   11b60:	bne	11b74 <__lxstat64@plt+0xcdc>
   11b64:	ldr	r4, [sp, #24]
   11b68:	sub	r4, r4, r0
   11b6c:	clz	r4, r4
   11b70:	lsr	r4, r4, #5
   11b74:	and	r0, r4, #1
   11b78:	b	11b18 <__lxstat64@plt+0xc80>
   11b7c:	bl	11474 <__lxstat64@plt+0x5dc>
   11b80:	ldr	r3, [r4, #4]
   11b84:	mov	r1, sp
   11b88:	sub	r3, r3, #-1073741823	; 0xc0000001
   11b8c:	ldr	r0, [r5, r3, lsl #2]
   11b90:	bl	15888 <__lxstat64@plt+0x49f0>
   11b94:	subs	r4, r0, #0
   11b98:	bne	11ac0 <__lxstat64@plt+0xc28>
   11b9c:	bl	10db4 <__errno_location@plt>
   11ba0:	str	r4, [r0]
   11ba4:	mov	r5, r0
   11ba8:	bl	10d00 <getegid@plt>
   11bac:	cmn	r0, #1
   11bb0:	bne	11bc0 <__lxstat64@plt+0xd28>
   11bb4:	ldr	r3, [r5]
   11bb8:	cmp	r3, #0
   11bbc:	bne	11b74 <__lxstat64@plt+0xcdc>
   11bc0:	ldr	r4, [sp, #28]
   11bc4:	b	11b68 <__lxstat64@plt+0xcd0>
   11bc8:	bl	11474 <__lxstat64@plt+0x5dc>
   11bcc:	ldr	r3, [r4, #4]
   11bd0:	mov	r1, sp
   11bd4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11bd8:	ldr	r0, [r5, r3, lsl #2]
   11bdc:	bl	15888 <__lxstat64@plt+0x49f0>
   11be0:	cmp	r0, #0
   11be4:	bne	11ac0 <__lxstat64@plt+0xc28>
   11be8:	ldr	r0, [sp, #16]
   11bec:	and	r0, r0, #61440	; 0xf000
   11bf0:	cmp	r0, #32768	; 0x8000
   11bf4:	movne	r0, #0
   11bf8:	moveq	r0, #1
   11bfc:	b	11b18 <__lxstat64@plt+0xc80>
   11c00:	bl	11474 <__lxstat64@plt+0x5dc>
   11c04:	ldr	r3, [r4, #4]
   11c08:	mov	r1, sp
   11c0c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c10:	ldr	r0, [r5, r3, lsl #2]
   11c14:	bl	15888 <__lxstat64@plt+0x49f0>
   11c18:	cmp	r0, #0
   11c1c:	bne	11ac0 <__lxstat64@plt+0xc28>
   11c20:	ldr	r0, [sp, #16]
   11c24:	and	r0, r0, #61440	; 0xf000
   11c28:	cmp	r0, #16384	; 0x4000
   11c2c:	b	11bf4 <__lxstat64@plt+0xd5c>
   11c30:	bl	11474 <__lxstat64@plt+0x5dc>
   11c34:	ldr	r3, [r4, #4]
   11c38:	mov	r1, sp
   11c3c:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c40:	ldr	r0, [r5, r3, lsl #2]
   11c44:	bl	15888 <__lxstat64@plt+0x49f0>
   11c48:	cmp	r0, #0
   11c4c:	bne	11ac0 <__lxstat64@plt+0xc28>
   11c50:	ldrd	r2, [sp, #48]	; 0x30
   11c54:	cmp	r2, #1
   11c58:	sbcs	r3, r3, #0
   11c5c:	movge	r0, #1
   11c60:	movlt	r0, #0
   11c64:	b	11b18 <__lxstat64@plt+0xc80>
   11c68:	bl	11474 <__lxstat64@plt+0x5dc>
   11c6c:	ldr	r3, [r4, #4]
   11c70:	mov	r1, sp
   11c74:	sub	r3, r3, #-1073741823	; 0xc0000001
   11c78:	ldr	r0, [r5, r3, lsl #2]
   11c7c:	bl	15888 <__lxstat64@plt+0x49f0>
   11c80:	cmp	r0, #0
   11c84:	bne	11ac0 <__lxstat64@plt+0xc28>
   11c88:	ldr	r0, [sp, #16]
   11c8c:	and	r0, r0, #61440	; 0xf000
   11c90:	cmp	r0, #49152	; 0xc000
   11c94:	b	11bf4 <__lxstat64@plt+0xd5c>
   11c98:	bl	11474 <__lxstat64@plt+0x5dc>
   11c9c:	ldr	r3, [r4, #4]
   11ca0:	mov	r1, sp
   11ca4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11ca8:	ldr	r0, [r5, r3, lsl #2]
   11cac:	bl	15888 <__lxstat64@plt+0x49f0>
   11cb0:	cmp	r0, #0
   11cb4:	bne	11ac0 <__lxstat64@plt+0xc28>
   11cb8:	ldr	r0, [sp, #16]
   11cbc:	and	r0, r0, #61440	; 0xf000
   11cc0:	cmp	r0, #8192	; 0x2000
   11cc4:	b	11bf4 <__lxstat64@plt+0xd5c>
   11cc8:	bl	11474 <__lxstat64@plt+0x5dc>
   11ccc:	ldr	r3, [r4, #4]
   11cd0:	mov	r1, sp
   11cd4:	sub	r3, r3, #-1073741823	; 0xc0000001
   11cd8:	ldr	r0, [r5, r3, lsl #2]
   11cdc:	bl	15888 <__lxstat64@plt+0x49f0>
   11ce0:	cmp	r0, #0
   11ce4:	bne	11ac0 <__lxstat64@plt+0xc28>
   11ce8:	ldr	r0, [sp, #16]
   11cec:	and	r0, r0, #61440	; 0xf000
   11cf0:	cmp	r0, #24576	; 0x6000
   11cf4:	b	11bf4 <__lxstat64@plt+0xd5c>
   11cf8:	bl	11474 <__lxstat64@plt+0x5dc>
   11cfc:	ldr	r3, [r4, #4]
   11d00:	mov	r1, sp
   11d04:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d08:	ldr	r0, [r5, r3, lsl #2]
   11d0c:	bl	15888 <__lxstat64@plt+0x49f0>
   11d10:	cmp	r0, #0
   11d14:	bne	11ac0 <__lxstat64@plt+0xc28>
   11d18:	ldr	r0, [sp, #16]
   11d1c:	and	r0, r0, #61440	; 0xf000
   11d20:	cmp	r0, #4096	; 0x1000
   11d24:	b	11bf4 <__lxstat64@plt+0xd5c>
   11d28:	bl	11474 <__lxstat64@plt+0x5dc>
   11d2c:	ldr	r3, [r4, #4]
   11d30:	mov	r1, sp
   11d34:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d38:	ldr	r0, [r5, r3, lsl #2]
   11d3c:	bl	15898 <__lxstat64@plt+0x4a00>
   11d40:	cmp	r0, #0
   11d44:	bne	11ac0 <__lxstat64@plt+0xc28>
   11d48:	ldr	r0, [sp, #16]
   11d4c:	and	r0, r0, #61440	; 0xf000
   11d50:	cmp	r0, #40960	; 0xa000
   11d54:	b	11bf4 <__lxstat64@plt+0xd5c>
   11d58:	bl	11474 <__lxstat64@plt+0x5dc>
   11d5c:	ldr	r3, [r4, #4]
   11d60:	mov	r1, sp
   11d64:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d68:	ldr	r0, [r5, r3, lsl #2]
   11d6c:	bl	15888 <__lxstat64@plt+0x49f0>
   11d70:	cmp	r0, #0
   11d74:	ldreq	r0, [sp, #16]
   11d78:	lsreq	r0, r0, #11
   11d7c:	bne	11ac0 <__lxstat64@plt+0xc28>
   11d80:	and	r0, r0, #1
   11d84:	b	11b18 <__lxstat64@plt+0xc80>
   11d88:	bl	11474 <__lxstat64@plt+0x5dc>
   11d8c:	ldr	r3, [r4, #4]
   11d90:	mov	r1, sp
   11d94:	sub	r3, r3, #-1073741823	; 0xc0000001
   11d98:	ldr	r0, [r5, r3, lsl #2]
   11d9c:	bl	15888 <__lxstat64@plt+0x49f0>
   11da0:	cmp	r0, #0
   11da4:	ldreq	r0, [sp, #16]
   11da8:	lsreq	r0, r0, #10
   11dac:	beq	11d80 <__lxstat64@plt+0xee8>
   11db0:	b	11ac0 <__lxstat64@plt+0xc28>
   11db4:	bl	11474 <__lxstat64@plt+0x5dc>
   11db8:	ldr	r3, [r4, #4]
   11dbc:	mov	r1, sp
   11dc0:	sub	r3, r3, #-1073741823	; 0xc0000001
   11dc4:	ldr	r0, [r5, r3, lsl #2]
   11dc8:	bl	15888 <__lxstat64@plt+0x49f0>
   11dcc:	cmp	r0, #0
   11dd0:	bne	11ac0 <__lxstat64@plt+0xc28>
   11dd4:	ldr	r0, [sp, #16]
   11dd8:	lsr	r0, r0, #9
   11ddc:	b	11d80 <__lxstat64@plt+0xee8>
   11de0:	bl	11474 <__lxstat64@plt+0x5dc>
   11de4:	ldr	r3, [r4, #4]
   11de8:	sub	r3, r3, #-1073741823	; 0xc0000001
   11dec:	ldr	r0, [r5, r3, lsl #2]
   11df0:	bl	1133c <__lxstat64@plt+0x4a4>
   11df4:	mov	r5, r0
   11df8:	bl	10db4 <__errno_location@plt>
   11dfc:	mov	r1, #0
   11e00:	mov	r2, #10
   11e04:	mov	r4, r0
   11e08:	str	r1, [r0]
   11e0c:	mov	r0, r5
   11e10:	bl	10c64 <strtol@plt>
   11e14:	ldr	r3, [r4]
   11e18:	subs	r3, r3, #34	; 0x22
   11e1c:	movne	r3, #1
   11e20:	cmp	r0, #0
   11e24:	movlt	r3, #0
   11e28:	cmp	r3, #0
   11e2c:	beq	11ac0 <__lxstat64@plt+0xc28>
   11e30:	bl	10e68 <isatty@plt>
   11e34:	adds	r0, r0, #0
   11e38:	movne	r0, #1
   11e3c:	b	11b18 <__lxstat64@plt+0xc80>
   11e40:	bl	11474 <__lxstat64@plt+0x5dc>
   11e44:	ldr	r3, [r4, #4]
   11e48:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e4c:	ldr	r3, [r5, r3, lsl #2]
   11e50:	ldrb	r0, [r3]
   11e54:	b	11e34 <__lxstat64@plt+0xf9c>
   11e58:	bl	11474 <__lxstat64@plt+0x5dc>
   11e5c:	ldr	r3, [r4, #4]
   11e60:	sub	r3, r3, #-1073741823	; 0xc0000001
   11e64:	ldr	r3, [r5, r3, lsl #2]
   11e68:	ldrb	r0, [r3]
   11e6c:	b	11a50 <__lxstat64@plt+0xbb8>
   11e70:	andeq	r7, r2, r4, asr #2
   11e74:	andeq	r5, r1, r4, lsr #19
   11e78:	ldr	r3, [pc, #100]	; 11ee4 <__lxstat64@plt+0x104c>
   11e7c:	push	{r4, lr}
   11e80:	ldr	r2, [r3, #4]
   11e84:	ldr	r3, [r3]
   11e88:	ldr	r1, [pc, #88]	; 11ee8 <__lxstat64@plt+0x1050>
   11e8c:	ldr	r4, [r3, r2, lsl #2]
   11e90:	mov	r0, r4
   11e94:	bl	10c58 <strcmp@plt>
   11e98:	cmp	r0, #0
   11e9c:	beq	11ed0 <__lxstat64@plt+0x1038>
   11ea0:	ldrb	r3, [r4]
   11ea4:	cmp	r3, #45	; 0x2d
   11ea8:	bne	11ecc <__lxstat64@plt+0x1034>
   11eac:	ldrb	r3, [r4, #1]
   11eb0:	cmp	r3, #0
   11eb4:	beq	11ecc <__lxstat64@plt+0x1034>
   11eb8:	ldrb	r3, [r4, #2]
   11ebc:	cmp	r3, #0
   11ec0:	bne	11ecc <__lxstat64@plt+0x1034>
   11ec4:	pop	{r4, lr}
   11ec8:	b	11918 <__lxstat64@plt+0xa80>
   11ecc:	bl	113fc <__lxstat64@plt+0x564>
   11ed0:	bl	11440 <__lxstat64@plt+0x5a8>
   11ed4:	bl	11184 <__lxstat64@plt+0x2ec>
   11ed8:	eor	r0, r0, #1
   11edc:	uxtb	r0, r0
   11ee0:	pop	{r4, pc}
   11ee4:	andeq	r7, r2, r4, asr #2
   11ee8:	andeq	r5, r1, r0, asr #19
   11eec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11ef0:	ldr	r4, [pc, #260]	; 11ffc <__lxstat64@plt+0x1164>
   11ef4:	ldm	r4, {r5, r8}
   11ef8:	add	r6, r8, #1
   11efc:	ldr	r7, [r5, r6, lsl #2]
   11f00:	add	r9, r5, r6, lsl #2
   11f04:	mov	r0, r7
   11f08:	bl	111ac <__lxstat64@plt+0x314>
   11f0c:	cmp	r0, #0
   11f10:	beq	11f20 <__lxstat64@plt+0x1088>
   11f14:	mov	r0, #0
   11f18:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   11f1c:	b	11498 <__lxstat64@plt+0x600>
   11f20:	ldr	sl, [r9, #-4]
   11f24:	ldr	r1, [pc, #212]	; 12000 <__lxstat64@plt+0x1168>
   11f28:	mov	r0, sl
   11f2c:	bl	10c58 <strcmp@plt>
   11f30:	cmp	r0, #0
   11f34:	bne	11f54 <__lxstat64@plt+0x10bc>
   11f38:	mov	r0, #1
   11f3c:	bl	11440 <__lxstat64@plt+0x5a8>
   11f40:	bl	11e78 <__lxstat64@plt+0xfe0>
   11f44:	eor	r0, r0, #1
   11f48:	uxtb	r4, r0
   11f4c:	mov	r0, r4
   11f50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11f54:	ldr	r1, [pc, #168]	; 12004 <__lxstat64@plt+0x116c>
   11f58:	mov	r0, sl
   11f5c:	bl	10c58 <strcmp@plt>
   11f60:	cmp	r0, #0
   11f64:	bne	11f94 <__lxstat64@plt+0x10fc>
   11f68:	ldr	r0, [r9, #4]
   11f6c:	ldr	r1, [pc, #148]	; 12008 <__lxstat64@plt+0x1170>
   11f70:	bl	10c58 <strcmp@plt>
   11f74:	subs	r9, r0, #0
   11f78:	bne	11f94 <__lxstat64@plt+0x10fc>
   11f7c:	bl	11440 <__lxstat64@plt+0x5a8>
   11f80:	bl	11184 <__lxstat64@plt+0x2ec>
   11f84:	mov	r4, r0
   11f88:	mov	r0, r9
   11f8c:	bl	11440 <__lxstat64@plt+0x5a8>
   11f90:	b	11f4c <__lxstat64@plt+0x10b4>
   11f94:	ldr	r1, [pc, #112]	; 1200c <__lxstat64@plt+0x1174>
   11f98:	mov	r0, r7
   11f9c:	bl	10c58 <strcmp@plt>
   11fa0:	cmp	r0, #0
   11fa4:	beq	11fbc <__lxstat64@plt+0x1124>
   11fa8:	ldr	r1, [pc, #96]	; 12010 <__lxstat64@plt+0x1178>
   11fac:	mov	r0, r7
   11fb0:	bl	10c58 <strcmp@plt>
   11fb4:	cmp	r0, #0
   11fb8:	bne	11fd4 <__lxstat64@plt+0x113c>
   11fbc:	ldr	r3, [r4, #8]
   11fc0:	cmp	r8, r3
   11fc4:	blt	11fcc <__lxstat64@plt+0x1134>
   11fc8:	bl	113fc <__lxstat64@plt+0x564>
   11fcc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   11fd0:	b	12114 <__lxstat64@plt+0x127c>
   11fd4:	ldr	r1, [pc, #56]	; 12014 <__lxstat64@plt+0x117c>
   11fd8:	mov	r2, #5
   11fdc:	mov	r0, #0
   11fe0:	bl	10cc4 <dcgettext@plt>
   11fe4:	mov	r4, r0
   11fe8:	ldr	r0, [r5, r6, lsl #2]
   11fec:	bl	13f00 <__lxstat64@plt+0x3068>
   11ff0:	mov	r1, r0
   11ff4:	mov	r0, r4
   11ff8:	bl	11314 <__lxstat64@plt+0x47c>
   11ffc:	andeq	r7, r2, r4, asr #2
   12000:	andeq	r5, r1, r0, asr #19
   12004:	andeq	r5, r1, r2, asr #19
   12008:			; <UNDEFINED> instruction: 0x000169b0
   1200c:	andeq	r5, r1, r4, asr #19
   12010:	andeq	r5, r1, r7, asr #19
   12014:	andeq	r5, r1, sl, asr #19
   12018:	sub	r3, r0, #1
   1201c:	push	{r4, r5, r6, lr}
   12020:	cmp	r3, #3
   12024:	ldrls	pc, [pc, r3, lsl #2]
   12028:	b	120dc <__lxstat64@plt+0x1244>
   1202c:	andeq	r2, r1, ip, lsr r0
   12030:	andeq	r2, r1, r4, asr #32
   12034:	andeq	r2, r1, ip, asr #32
   12038:	andeq	r2, r1, r4, asr r0
   1203c:	pop	{r4, r5, r6, lr}
   12040:	b	11184 <__lxstat64@plt+0x2ec>
   12044:	pop	{r4, r5, r6, lr}
   12048:	b	11e78 <__lxstat64@plt+0xfe0>
   1204c:	pop	{r4, r5, r6, lr}
   12050:	b	11eec <__lxstat64@plt+0x1054>
   12054:	ldr	r3, [pc, #168]	; 12104 <__lxstat64@plt+0x126c>
   12058:	ldr	r1, [pc, #168]	; 12108 <__lxstat64@plt+0x1270>
   1205c:	ldr	r4, [r3]
   12060:	ldr	r3, [r3, #4]
   12064:	ldr	r5, [r4, r3, lsl #2]
   12068:	lsl	r6, r3, #2
   1206c:	mov	r0, r5
   12070:	bl	10c58 <strcmp@plt>
   12074:	cmp	r0, #0
   12078:	bne	12098 <__lxstat64@plt+0x1200>
   1207c:	mov	r0, #1
   12080:	bl	11440 <__lxstat64@plt+0x5a8>
   12084:	bl	11eec <__lxstat64@plt+0x1054>
   12088:	eor	r0, r0, #1
   1208c:	uxtb	r4, r0
   12090:	mov	r0, r4
   12094:	pop	{r4, r5, r6, pc}
   12098:	ldr	r1, [pc, #108]	; 1210c <__lxstat64@plt+0x1274>
   1209c:	mov	r0, r5
   120a0:	bl	10c58 <strcmp@plt>
   120a4:	cmp	r0, #0
   120a8:	bne	120e8 <__lxstat64@plt+0x1250>
   120ac:	add	r4, r4, r6
   120b0:	ldr	r1, [pc, #88]	; 12110 <__lxstat64@plt+0x1278>
   120b4:	ldr	r0, [r4, #12]
   120b8:	bl	10c58 <strcmp@plt>
   120bc:	subs	r5, r0, #0
   120c0:	bne	120e8 <__lxstat64@plt+0x1250>
   120c4:	bl	11440 <__lxstat64@plt+0x5a8>
   120c8:	bl	11e78 <__lxstat64@plt+0xfe0>
   120cc:	mov	r4, r0
   120d0:	mov	r0, r5
   120d4:	bl	11440 <__lxstat64@plt+0x5a8>
   120d8:	b	12090 <__lxstat64@plt+0x11f8>
   120dc:	cmp	r0, #0
   120e0:	bgt	120e8 <__lxstat64@plt+0x1250>
   120e4:	bl	10e8c <abort@plt>
   120e8:	ldr	r3, [pc, #20]	; 12104 <__lxstat64@plt+0x126c>
   120ec:	ldmib	r3, {r2, r3}
   120f0:	cmp	r2, r3
   120f4:	blt	120fc <__lxstat64@plt+0x1264>
   120f8:	bl	113fc <__lxstat64@plt+0x564>
   120fc:	pop	{r4, r5, r6, lr}
   12100:	b	12114 <__lxstat64@plt+0x127c>
   12104:	andeq	r7, r2, r4, asr #2
   12108:	andeq	r5, r1, r0, asr #19
   1210c:	andeq	r5, r1, r2, asr #19
   12110:			; <UNDEFINED> instruction: 0x000169b0
   12114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12118:	mov	r9, #1
   1211c:	ldr	r8, [pc, #636]	; 123a0 <__lxstat64@plt+0x1508>
   12120:	sub	sp, sp, #20
   12124:	mov	r5, r8
   12128:	mov	r3, #0
   1212c:	str	r3, [sp, #8]
   12130:	str	r9, [sp, #4]
   12134:	mov	fp, #0
   12138:	ldr	r6, [r8, #4]
   1213c:	ldr	r3, [r8, #8]
   12140:	cmp	r6, r3
   12144:	bge	122f4 <__lxstat64@plt+0x145c>
   12148:	ldr	r7, [r8]
   1214c:	ldr	sl, [r7, r6, lsl #2]
   12150:	ldrb	r4, [sl]
   12154:	cmp	r4, #33	; 0x21
   12158:	bne	122f8 <__lxstat64@plt+0x1460>
   1215c:	ldrb	r1, [sl, #1]
   12160:	cmp	r1, #0
   12164:	beq	121fc <__lxstat64@plt+0x1364>
   12168:	sub	r3, r3, r6
   1216c:	cmp	r3, #3
   12170:	ble	12274 <__lxstat64@plt+0x13dc>
   12174:	ldr	r1, [pc, #552]	; 123a4 <__lxstat64@plt+0x150c>
   12178:	mov	r0, sl
   1217c:	bl	10c58 <strcmp@plt>
   12180:	cmp	r0, #0
   12184:	bne	121a0 <__lxstat64@plt+0x1308>
   12188:	add	r3, r6, #2
   1218c:	ldr	r0, [r7, r3, lsl #2]
   12190:	bl	111ac <__lxstat64@plt+0x314>
   12194:	cmp	r0, #0
   12198:	movne	r0, r9
   1219c:	bne	121b8 <__lxstat64@plt+0x1320>
   121a0:	add	r6, r6, #1
   121a4:	ldr	r0, [r7, r6, lsl #2]
   121a8:	bl	111ac <__lxstat64@plt+0x314>
   121ac:	cmp	r0, #0
   121b0:	beq	12278 <__lxstat64@plt+0x13e0>
   121b4:	mov	r0, #0
   121b8:	bl	11498 <__lxstat64@plt+0x600>
   121bc:	mov	r4, r0
   121c0:	ldr	r3, [sp, #4]
   121c4:	eor	r4, r4, fp
   121c8:	and	r3, r3, r4
   121cc:	ldmib	r5, {r4, r6}
   121d0:	str	r3, [sp, #4]
   121d4:	cmp	r4, r6
   121d8:	blt	122b4 <__lxstat64@plt+0x141c>
   121dc:	ldmib	sp, {r2, r3}
   121e0:	cmp	r4, r6
   121e4:	orr	r3, r3, r2
   121e8:	str	r3, [sp, #8]
   121ec:	blt	122d4 <__lxstat64@plt+0x143c>
   121f0:	ldr	r0, [sp, #8]
   121f4:	add	sp, sp, #20
   121f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121fc:	mov	r0, r9
   12200:	bl	11440 <__lxstat64@plt+0x5a8>
   12204:	eor	fp, fp, #1
   12208:	b	12138 <__lxstat64@plt+0x12a0>
   1220c:	add	r4, r4, #1
   12210:	b	12328 <__lxstat64@plt+0x1490>
   12214:	ldrb	r3, [r0]
   12218:	cmp	r3, #41	; 0x29
   1221c:	bne	1222c <__lxstat64@plt+0x1394>
   12220:	ldrb	r0, [r0, #1]
   12224:	cmp	r0, #0
   12228:	beq	122ac <__lxstat64@plt+0x1414>
   1222c:	mov	r2, #5
   12230:	ldr	r1, [pc, #368]	; 123a8 <__lxstat64@plt+0x1510>
   12234:	mov	r0, #0
   12238:	bl	10cc4 <dcgettext@plt>
   1223c:	ldr	r1, [pc, #360]	; 123ac <__lxstat64@plt+0x1514>
   12240:	mov	r4, r0
   12244:	mov	r0, #0
   12248:	bl	13ef8 <__lxstat64@plt+0x3060>
   1224c:	ldr	r2, [r5, #4]
   12250:	ldr	r3, [r5]
   12254:	ldr	r1, [r3, r2, lsl #2]
   12258:	mov	r6, r0
   1225c:	mov	r0, #1
   12260:	bl	13ef8 <__lxstat64@plt+0x3060>
   12264:	mov	r1, r6
   12268:	mov	r2, r0
   1226c:	mov	r0, r4
   12270:	bl	11314 <__lxstat64@plt+0x47c>
   12274:	beq	121a0 <__lxstat64@plt+0x1308>
   12278:	cmp	r4, #45	; 0x2d
   1227c:	bne	122a0 <__lxstat64@plt+0x1408>
   12280:	ldrb	r3, [sl, #1]
   12284:	cmp	r3, #0
   12288:	beq	122a0 <__lxstat64@plt+0x1408>
   1228c:	ldrb	r3, [sl, #2]
   12290:	cmp	r3, #0
   12294:	bne	122a0 <__lxstat64@plt+0x1408>
   12298:	bl	11918 <__lxstat64@plt+0xa80>
   1229c:	b	121bc <__lxstat64@plt+0x1324>
   122a0:	adds	r4, r4, #0
   122a4:	movne	r4, #1
   122a8:	mov	r0, #0
   122ac:	bl	11440 <__lxstat64@plt+0x5a8>
   122b0:	b	121c0 <__lxstat64@plt+0x1328>
   122b4:	ldr	r3, [r5]
   122b8:	ldr	r1, [pc, #240]	; 123b0 <__lxstat64@plt+0x1518>
   122bc:	ldr	r0, [r3, r4, lsl #2]
   122c0:	bl	10c58 <strcmp@plt>
   122c4:	cmp	r0, #0
   122c8:	bne	121dc <__lxstat64@plt+0x1344>
   122cc:	bl	11440 <__lxstat64@plt+0x5a8>
   122d0:	b	12134 <__lxstat64@plt+0x129c>
   122d4:	ldr	r3, [r5]
   122d8:	ldr	r1, [pc, #212]	; 123b4 <__lxstat64@plt+0x151c>
   122dc:	ldr	r0, [r3, r4, lsl #2]
   122e0:	bl	10c58 <strcmp@plt>
   122e4:	cmp	r0, #0
   122e8:	bne	121f0 <__lxstat64@plt+0x1358>
   122ec:	bl	11440 <__lxstat64@plt+0x5a8>
   122f0:	b	12130 <__lxstat64@plt+0x1298>
   122f4:	bl	113fc <__lxstat64@plt+0x564>
   122f8:	cmp	r4, #40	; 0x28
   122fc:	bne	12168 <__lxstat64@plt+0x12d0>
   12300:	ldrb	r1, [sl, #1]
   12304:	cmp	r1, #0
   12308:	bne	12168 <__lxstat64@plt+0x12d0>
   1230c:	mov	r0, r9
   12310:	str	r3, [sp, #12]
   12314:	bl	11440 <__lxstat64@plt+0x5a8>
   12318:	ldr	r6, [r8, #4]
   1231c:	ldr	r3, [sp, #12]
   12320:	mov	r4, #1
   12324:	add	r7, r7, r6, lsl #2
   12328:	add	r2, r6, r4
   1232c:	cmp	r3, r2
   12330:	str	r3, [sp, #12]
   12334:	ble	1235c <__lxstat64@plt+0x14c4>
   12338:	ldr	r1, [pc, #108]	; 123ac <__lxstat64@plt+0x1514>
   1233c:	ldr	r0, [r7, r4, lsl #2]
   12340:	bl	10c58 <strcmp@plt>
   12344:	ldr	r3, [sp, #12]
   12348:	cmp	r0, #0
   1234c:	beq	1235c <__lxstat64@plt+0x14c4>
   12350:	cmp	r4, #4
   12354:	bne	1220c <__lxstat64@plt+0x1374>
   12358:	sub	r4, r3, r6
   1235c:	mov	r0, r4
   12360:	bl	12018 <__lxstat64@plt+0x1180>
   12364:	ldr	r2, [r5, #4]
   12368:	ldr	r3, [r5]
   1236c:	mov	r4, r0
   12370:	ldr	r0, [r3, r2, lsl #2]
   12374:	cmp	r0, #0
   12378:	bne	12214 <__lxstat64@plt+0x137c>
   1237c:	ldr	r1, [pc, #52]	; 123b8 <__lxstat64@plt+0x1520>
   12380:	mov	r2, #5
   12384:	bl	10cc4 <dcgettext@plt>
   12388:	mov	r4, r0
   1238c:	ldr	r0, [pc, #24]	; 123ac <__lxstat64@plt+0x1514>
   12390:	bl	13f00 <__lxstat64@plt+0x3068>
   12394:	mov	r1, r0
   12398:	mov	r0, r4
   1239c:	bl	11314 <__lxstat64@plt+0x47c>
   123a0:	andeq	r7, r2, r4, asr #2
   123a4:	andeq	r5, r1, lr, ror #18
   123a8:	strdeq	r5, [r1], -r3
   123ac:			; <UNDEFINED> instruction: 0x000169b0
   123b0:	andeq	r5, r1, r4, asr #19
   123b4:	andeq	r5, r1, r7, asr #19
   123b8:	andeq	r5, r1, r7, ror #19
   123bc:	subs	r4, r0, #0
   123c0:	push	{r7, lr}
   123c4:	sub	sp, sp, #56	; 0x38
   123c8:	beq	12404 <__lxstat64@plt+0x156c>
   123cc:	ldr	r3, [pc, #780]	; 126e0 <__lxstat64@plt+0x1848>
   123d0:	mov	r2, #5
   123d4:	ldr	r1, [pc, #776]	; 126e4 <__lxstat64@plt+0x184c>
   123d8:	mov	r0, #0
   123dc:	ldr	r5, [r3]
   123e0:	bl	10cc4 <dcgettext@plt>
   123e4:	ldr	r3, [pc, #764]	; 126e8 <__lxstat64@plt+0x1850>
   123e8:	mov	r1, #1
   123ec:	ldr	r3, [r3]
   123f0:	mov	r2, r0
   123f4:	mov	r0, r5
   123f8:	bl	10dfc <__fprintf_chk@plt>
   123fc:	mov	r0, r4
   12400:	bl	10d9c <exit@plt>
   12404:	ldr	r5, [pc, #736]	; 126ec <__lxstat64@plt+0x1854>
   12408:	mov	r2, #5
   1240c:	ldr	r1, [pc, #732]	; 126f0 <__lxstat64@plt+0x1858>
   12410:	bl	10cc4 <dcgettext@plt>
   12414:	ldr	r1, [r5]
   12418:	bl	10c40 <fputs_unlocked@plt>
   1241c:	mov	r2, #5
   12420:	ldr	r1, [pc, #716]	; 126f4 <__lxstat64@plt+0x185c>
   12424:	mov	r0, r4
   12428:	bl	10cc4 <dcgettext@plt>
   1242c:	ldr	r1, [r5]
   12430:	bl	10c40 <fputs_unlocked@plt>
   12434:	mov	r2, #5
   12438:	ldr	r1, [pc, #696]	; 126f8 <__lxstat64@plt+0x1860>
   1243c:	mov	r0, r4
   12440:	bl	10cc4 <dcgettext@plt>
   12444:	ldr	r1, [r5]
   12448:	bl	10c40 <fputs_unlocked@plt>
   1244c:	mov	r2, #5
   12450:	ldr	r1, [pc, #676]	; 126fc <__lxstat64@plt+0x1864>
   12454:	mov	r0, r4
   12458:	bl	10cc4 <dcgettext@plt>
   1245c:	ldr	r1, [r5]
   12460:	bl	10c40 <fputs_unlocked@plt>
   12464:	mov	r2, #5
   12468:	ldr	r1, [pc, #656]	; 12700 <__lxstat64@plt+0x1868>
   1246c:	mov	r0, r4
   12470:	bl	10cc4 <dcgettext@plt>
   12474:	ldr	r1, [r5]
   12478:	bl	10c40 <fputs_unlocked@plt>
   1247c:	mov	r2, #5
   12480:	ldr	r1, [pc, #636]	; 12704 <__lxstat64@plt+0x186c>
   12484:	mov	r0, r4
   12488:	bl	10cc4 <dcgettext@plt>
   1248c:	ldr	r1, [r5]
   12490:	bl	10c40 <fputs_unlocked@plt>
   12494:	mov	r2, #5
   12498:	ldr	r1, [pc, #616]	; 12708 <__lxstat64@plt+0x1870>
   1249c:	mov	r0, r4
   124a0:	bl	10cc4 <dcgettext@plt>
   124a4:	ldr	r1, [r5]
   124a8:	bl	10c40 <fputs_unlocked@plt>
   124ac:	mov	r2, #5
   124b0:	ldr	r1, [pc, #596]	; 1270c <__lxstat64@plt+0x1874>
   124b4:	mov	r0, r4
   124b8:	bl	10cc4 <dcgettext@plt>
   124bc:	ldr	r1, [r5]
   124c0:	bl	10c40 <fputs_unlocked@plt>
   124c4:	mov	r2, #5
   124c8:	ldr	r1, [pc, #576]	; 12710 <__lxstat64@plt+0x1878>
   124cc:	mov	r0, r4
   124d0:	bl	10cc4 <dcgettext@plt>
   124d4:	ldr	r1, [r5]
   124d8:	bl	10c40 <fputs_unlocked@plt>
   124dc:	mov	r2, #5
   124e0:	ldr	r1, [pc, #556]	; 12714 <__lxstat64@plt+0x187c>
   124e4:	mov	r0, r4
   124e8:	bl	10cc4 <dcgettext@plt>
   124ec:	ldr	r1, [r5]
   124f0:	bl	10c40 <fputs_unlocked@plt>
   124f4:	mov	r2, #5
   124f8:	ldr	r1, [pc, #536]	; 12718 <__lxstat64@plt+0x1880>
   124fc:	mov	r0, r4
   12500:	bl	10cc4 <dcgettext@plt>
   12504:	ldr	r1, [r5]
   12508:	bl	10c40 <fputs_unlocked@plt>
   1250c:	mov	r2, #5
   12510:	ldr	r1, [pc, #516]	; 1271c <__lxstat64@plt+0x1884>
   12514:	mov	r0, r4
   12518:	bl	10cc4 <dcgettext@plt>
   1251c:	ldr	r1, [r5]
   12520:	bl	10c40 <fputs_unlocked@plt>
   12524:	mov	r2, #5
   12528:	ldr	r1, [pc, #496]	; 12720 <__lxstat64@plt+0x1888>
   1252c:	mov	r0, r4
   12530:	bl	10cc4 <dcgettext@plt>
   12534:	ldr	r1, [r5]
   12538:	bl	10c40 <fputs_unlocked@plt>
   1253c:	mov	r2, #5
   12540:	ldr	r1, [pc, #476]	; 12724 <__lxstat64@plt+0x188c>
   12544:	mov	r0, r4
   12548:	bl	10cc4 <dcgettext@plt>
   1254c:	ldr	r1, [r5]
   12550:	bl	10c40 <fputs_unlocked@plt>
   12554:	mov	r2, #5
   12558:	ldr	r1, [pc, #456]	; 12728 <__lxstat64@plt+0x1890>
   1255c:	mov	r0, r4
   12560:	bl	10cc4 <dcgettext@plt>
   12564:	ldr	r1, [r5]
   12568:	bl	10c40 <fputs_unlocked@plt>
   1256c:	mov	r2, #5
   12570:	ldr	r1, [pc, #436]	; 1272c <__lxstat64@plt+0x1894>
   12574:	mov	r0, r4
   12578:	bl	10cc4 <dcgettext@plt>
   1257c:	ldr	r1, [r5]
   12580:	bl	10c40 <fputs_unlocked@plt>
   12584:	mov	r2, #5
   12588:	ldr	r1, [pc, #416]	; 12730 <__lxstat64@plt+0x1898>
   1258c:	mov	r0, r4
   12590:	bl	10cc4 <dcgettext@plt>
   12594:	mov	r2, #5
   12598:	ldr	r1, [pc, #404]	; 12734 <__lxstat64@plt+0x189c>
   1259c:	ldr	r8, [pc, #404]	; 12738 <__lxstat64@plt+0x18a0>
   125a0:	mov	r6, r0
   125a4:	mov	r0, r4
   125a8:	bl	10cc4 <dcgettext@plt>
   125ac:	mov	r1, r6
   125b0:	mov	r6, r4
   125b4:	mov	r2, r0
   125b8:	mov	r0, #1
   125bc:	bl	10de4 <__printf_chk@plt>
   125c0:	ldr	lr, [pc, #372]	; 1273c <__lxstat64@plt+0x18a4>
   125c4:	mov	ip, sp
   125c8:	ldm	lr!, {r0, r1, r2, r3}
   125cc:	stmia	ip!, {r0, r1, r2, r3}
   125d0:	ldm	lr!, {r0, r1, r2, r3}
   125d4:	stmia	ip!, {r0, r1, r2, r3}
   125d8:	ldm	lr!, {r0, r1, r2, r3}
   125dc:	stmia	ip!, {r0, r1, r2, r3}
   125e0:	ldm	lr, {r0, r1}
   125e4:	stm	ip, {r0, r1}
   125e8:	ldr	r1, [sp, r6]
   125ec:	add	r7, sp, r6
   125f0:	cmp	r1, #0
   125f4:	bne	12698 <__lxstat64@plt+0x1800>
   125f8:	ldr	r6, [r7, #4]
   125fc:	ldr	r7, [pc, #308]	; 12738 <__lxstat64@plt+0x18a0>
   12600:	cmp	r6, #0
   12604:	mov	r2, #5
   12608:	ldr	r1, [pc, #304]	; 12740 <__lxstat64@plt+0x18a8>
   1260c:	mov	r0, #0
   12610:	moveq	r6, r7
   12614:	bl	10cc4 <dcgettext@plt>
   12618:	ldr	r3, [pc, #292]	; 12744 <__lxstat64@plt+0x18ac>
   1261c:	ldr	r2, [pc, #292]	; 12748 <__lxstat64@plt+0x18b0>
   12620:	mov	r1, r0
   12624:	mov	r0, #1
   12628:	bl	10de4 <__printf_chk@plt>
   1262c:	mov	r1, #0
   12630:	mov	r0, #5
   12634:	bl	10e20 <setlocale@plt>
   12638:	cmp	r0, #0
   1263c:	bne	126b0 <__lxstat64@plt+0x1818>
   12640:	mov	r2, #5
   12644:	ldr	r1, [pc, #256]	; 1274c <__lxstat64@plt+0x18b4>
   12648:	mov	r0, #0
   1264c:	bl	10cc4 <dcgettext@plt>
   12650:	ldr	r3, [pc, #224]	; 12738 <__lxstat64@plt+0x18a0>
   12654:	ldr	r2, [pc, #232]	; 12744 <__lxstat64@plt+0x18ac>
   12658:	mov	r1, r0
   1265c:	mov	r0, #1
   12660:	bl	10de4 <__printf_chk@plt>
   12664:	mov	r2, #5
   12668:	ldr	r1, [pc, #224]	; 12750 <__lxstat64@plt+0x18b8>
   1266c:	mov	r0, #0
   12670:	bl	10cc4 <dcgettext@plt>
   12674:	ldr	r2, [pc, #216]	; 12754 <__lxstat64@plt+0x18bc>
   12678:	cmp	r6, r7
   1267c:	ldr	r3, [pc, #212]	; 12758 <__lxstat64@plt+0x18c0>
   12680:	moveq	r3, r2
   12684:	mov	r2, r6
   12688:	mov	r1, r0
   1268c:	mov	r0, #1
   12690:	bl	10de4 <__printf_chk@plt>
   12694:	b	123fc <__lxstat64@plt+0x1564>
   12698:	mov	r0, r8
   1269c:	bl	10c58 <strcmp@plt>
   126a0:	add	r6, r6, #8
   126a4:	cmp	r0, #0
   126a8:	bne	125e8 <__lxstat64@plt+0x1750>
   126ac:	b	125f8 <__lxstat64@plt+0x1760>
   126b0:	mov	r2, #3
   126b4:	ldr	r1, [pc, #160]	; 1275c <__lxstat64@plt+0x18c4>
   126b8:	bl	10e80 <strncmp@plt>
   126bc:	cmp	r0, #0
   126c0:	beq	12640 <__lxstat64@plt+0x17a8>
   126c4:	mov	r2, #5
   126c8:	ldr	r1, [pc, #144]	; 12760 <__lxstat64@plt+0x18c8>
   126cc:	mov	r0, #0
   126d0:	bl	10cc4 <dcgettext@plt>
   126d4:	ldr	r1, [r5]
   126d8:	bl	10c40 <fputs_unlocked@plt>
   126dc:	b	12640 <__lxstat64@plt+0x17a8>
   126e0:	andeq	r7, r2, r8, lsr r1
   126e4:	andeq	r5, r1, r9, lsl #20
   126e8:	andeq	r7, r2, r8, asr r1
   126ec:	andeq	r7, r2, ip, lsr r1
   126f0:	andeq	r5, r1, r0, lsr sl
   126f4:	andeq	r5, r1, r5, lsl #21
   126f8:			; <UNDEFINED> instruction: 0x00015ab6
   126fc:	andeq	r5, r1, r3, ror #21
   12700:	andeq	r5, r1, r9, lsl fp
   12704:	muleq	r1, r1, fp
   12708:	andeq	r5, r1, sl, lsl #25
   1270c:	andeq	r5, r1, r4, lsl #27
   12710:	strdeq	r5, [r1], -ip
   12714:			; <UNDEFINED> instruction: 0x00015fb9
   12718:	andeq	r6, r1, r4, rrx
   1271c:	andeq	r6, r1, r7, ror r1
   12720:	ldrdeq	r6, [r1], -pc	; <UNPREDICTABLE>
   12724:	strdeq	r6, [r1], -lr
   12728:	ldrdeq	r6, [r1], -pc	; <UNPREDICTABLE>
   1272c:	andeq	r6, r1, r9, asr r5
   12730:	andeq	r6, r1, r1, ror #11
   12734:	andeq	r6, r1, r0, lsr #13
   12738:	andeq	r6, r1, ip, lsr #13
   1273c:			; <UNDEFINED> instruction: 0x000158b4
   12740:	andeq	r6, r1, lr, lsr #13
   12744:	andeq	r6, r1, r5, asr #13
   12748:	andeq	r6, r1, sp, ror #13
   1274c:	andeq	r6, r1, r6, asr #14
   12750:	andeq	r6, r1, r1, ror #14
   12754:	andeq	r6, r1, r8, lsl r8
   12758:			; <UNDEFINED> instruction: 0x00015ab5
   1275c:	strdeq	r6, [r1], -fp
   12760:	strdeq	r6, [r1], -pc	; <UNPREDICTABLE>
   12764:	ldr	r3, [pc, #4]	; 12770 <__lxstat64@plt+0x18d8>
   12768:	str	r0, [r3]
   1276c:	bx	lr
   12770:	andeq	r7, r2, r0, asr r1
   12774:	ldr	r3, [pc, #4]	; 12780 <__lxstat64@plt+0x18e8>
   12778:	strb	r0, [r3, #4]
   1277c:	bx	lr
   12780:	andeq	r7, r2, r0, asr r1
   12784:	ldr	r3, [pc, #192]	; 1284c <__lxstat64@plt+0x19b4>
   12788:	push	{r0, r1, r4, r5, r6, lr}
   1278c:	ldr	r0, [r3]
   12790:	bl	14e4c <__lxstat64@plt+0x3fb4>
   12794:	cmp	r0, #0
   12798:	beq	12830 <__lxstat64@plt+0x1998>
   1279c:	ldr	r3, [pc, #172]	; 12850 <__lxstat64@plt+0x19b8>
   127a0:	mov	r4, r3
   127a4:	ldrb	r2, [r3, #4]
   127a8:	cmp	r2, #0
   127ac:	beq	127c0 <__lxstat64@plt+0x1928>
   127b0:	bl	10db4 <__errno_location@plt>
   127b4:	ldr	r3, [r0]
   127b8:	cmp	r3, #32
   127bc:	beq	12830 <__lxstat64@plt+0x1998>
   127c0:	mov	r2, #5
   127c4:	ldr	r1, [pc, #136]	; 12854 <__lxstat64@plt+0x19bc>
   127c8:	mov	r0, #0
   127cc:	bl	10cc4 <dcgettext@plt>
   127d0:	ldr	r4, [r4]
   127d4:	cmp	r4, #0
   127d8:	mov	r5, r0
   127dc:	beq	12814 <__lxstat64@plt+0x197c>
   127e0:	bl	10db4 <__errno_location@plt>
   127e4:	ldr	r6, [r0]
   127e8:	mov	r0, r4
   127ec:	bl	13db0 <__lxstat64@plt+0x2f18>
   127f0:	str	r5, [sp]
   127f4:	ldr	r2, [pc, #92]	; 12858 <__lxstat64@plt+0x19c0>
   127f8:	mov	r1, r6
   127fc:	mov	r3, r0
   12800:	mov	r0, #0
   12804:	bl	10d48 <error@plt>
   12808:	ldr	r3, [pc, #76]	; 1285c <__lxstat64@plt+0x19c4>
   1280c:	ldr	r0, [r3]
   12810:	bl	10c88 <_exit@plt>
   12814:	bl	10db4 <__errno_location@plt>
   12818:	mov	r3, r5
   1281c:	ldr	r2, [pc, #60]	; 12860 <__lxstat64@plt+0x19c8>
   12820:	ldr	r1, [r0]
   12824:	mov	r0, r4
   12828:	bl	10d48 <error@plt>
   1282c:	b	12808 <__lxstat64@plt+0x1970>
   12830:	ldr	r3, [pc, #44]	; 12864 <__lxstat64@plt+0x19cc>
   12834:	ldr	r0, [r3]
   12838:	bl	14e4c <__lxstat64@plt+0x3fb4>
   1283c:	cmp	r0, #0
   12840:	bne	12808 <__lxstat64@plt+0x1970>
   12844:	add	sp, sp, #8
   12848:	pop	{r4, r5, r6, pc}
   1284c:	andeq	r7, r2, ip, lsr r1
   12850:	andeq	r7, r2, r0, asr r1
   12854:	andeq	r6, r1, sl, ror #16
   12858:	andeq	r6, r1, r6, ror r8
   1285c:	andeq	r7, r2, ip, ror #1
   12860:	andeq	r6, r1, sl, ror r8
   12864:	andeq	r7, r2, r8, lsr r1
   12868:	push	{r4, r5, r6, r8, r9, lr}
   1286c:	mov	r4, r0
   12870:	mov	r5, r1
   12874:	add	r6, r2, #20
   12878:	mov	r8, #10
   1287c:	mov	r9, #0
   12880:	mov	r3, #0
   12884:	strb	r3, [r2, #20]
   12888:	mov	r0, r4
   1288c:	mov	r1, r5
   12890:	mov	r2, r8
   12894:	mov	r3, r9
   12898:	bl	15698 <__lxstat64@plt+0x4800>
   1289c:	mov	r3, r9
   128a0:	mov	r0, r4
   128a4:	mov	r1, r5
   128a8:	add	r2, r2, #48	; 0x30
   128ac:	strb	r2, [r6, #-1]!
   128b0:	mov	r2, r8
   128b4:	bl	15698 <__lxstat64@plt+0x4800>
   128b8:	mov	r4, r0
   128bc:	mov	r5, r1
   128c0:	orrs	r3, r4, r5
   128c4:	bne	12888 <__lxstat64@plt+0x19f0>
   128c8:	mov	r0, r6
   128cc:	pop	{r4, r5, r6, r8, r9, pc}
   128d0:	push	{r4, r5, r6, lr}
   128d4:	subs	r5, r0, #0
   128d8:	bne	128f0 <__lxstat64@plt+0x1a58>
   128dc:	ldr	r3, [pc, #124]	; 12960 <__lxstat64@plt+0x1ac8>
   128e0:	ldr	r0, [pc, #124]	; 12964 <__lxstat64@plt+0x1acc>
   128e4:	ldr	r1, [r3]
   128e8:	bl	10e74 <fputs@plt>
   128ec:	bl	10e8c <abort@plt>
   128f0:	mov	r1, #47	; 0x2f
   128f4:	bl	10e2c <strrchr@plt>
   128f8:	cmp	r0, #0
   128fc:	addne	r4, r0, #1
   12900:	moveq	r4, r5
   12904:	sub	r3, r4, r5
   12908:	cmp	r3, #6
   1290c:	ble	1294c <__lxstat64@plt+0x1ab4>
   12910:	mov	r2, #7
   12914:	ldr	r1, [pc, #76]	; 12968 <__lxstat64@plt+0x1ad0>
   12918:	sub	r0, r4, #7
   1291c:	bl	10e80 <strncmp@plt>
   12920:	cmp	r0, #0
   12924:	bne	1294c <__lxstat64@plt+0x1ab4>
   12928:	mov	r2, #3
   1292c:	ldr	r1, [pc, #56]	; 1296c <__lxstat64@plt+0x1ad4>
   12930:	mov	r0, r4
   12934:	bl	10e80 <strncmp@plt>
   12938:	cmp	r0, #0
   1293c:	movne	r5, r4
   12940:	ldreq	r3, [pc, #40]	; 12970 <__lxstat64@plt+0x1ad8>
   12944:	addeq	r5, r4, #3
   12948:	streq	r5, [r3]
   1294c:	ldr	r3, [pc, #32]	; 12974 <__lxstat64@plt+0x1adc>
   12950:	str	r5, [r3]
   12954:	ldr	r3, [pc, #28]	; 12978 <__lxstat64@plt+0x1ae0>
   12958:	str	r5, [r3]
   1295c:	pop	{r4, r5, r6, pc}
   12960:	andeq	r7, r2, r8, lsr r1
   12964:	andeq	r6, r1, sp, ror r8
   12968:			; <UNDEFINED> instruction: 0x000168b5
   1296c:			; <UNDEFINED> instruction: 0x000168bd
   12970:	andeq	r7, r2, r0, lsr r1
   12974:	andeq	r7, r2, r8, asr r1
   12978:	andeq	r7, r2, r4, lsr r1
   1297c:	push	{r4, r5, r6, lr}
   12980:	mov	r2, #48	; 0x30
   12984:	mov	r5, r1
   12988:	mov	r1, #0
   1298c:	mov	r4, r0
   12990:	bl	10dd8 <memset@plt>
   12994:	cmp	r5, #10
   12998:	bne	129a0 <__lxstat64@plt+0x1b08>
   1299c:	bl	10e8c <abort@plt>
   129a0:	str	r5, [r4]
   129a4:	mov	r0, r4
   129a8:	pop	{r4, r5, r6, pc}
   129ac:	push	{r4, r5, r6, lr}
   129b0:	mov	r4, r0
   129b4:	mov	r5, r1
   129b8:	bl	1509c <__lxstat64@plt+0x4204>
   129bc:	ldrb	r3, [r0]
   129c0:	bic	r3, r3, #32
   129c4:	cmp	r3, #85	; 0x55
   129c8:	bne	12a38 <__lxstat64@plt+0x1ba0>
   129cc:	ldrb	r3, [r0, #1]
   129d0:	bic	r3, r3, #32
   129d4:	cmp	r3, #84	; 0x54
   129d8:	bne	12a10 <__lxstat64@plt+0x1b78>
   129dc:	ldrb	r3, [r0, #2]
   129e0:	bic	r3, r3, #32
   129e4:	cmp	r3, #70	; 0x46
   129e8:	bne	12a10 <__lxstat64@plt+0x1b78>
   129ec:	ldrb	r3, [r0, #3]
   129f0:	cmp	r3, #45	; 0x2d
   129f4:	bne	12a10 <__lxstat64@plt+0x1b78>
   129f8:	ldrb	r3, [r0, #4]
   129fc:	cmp	r3, #56	; 0x38
   12a00:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a04:	ldrb	r3, [r0, #5]
   12a08:	cmp	r3, #0
   12a0c:	beq	12a24 <__lxstat64@plt+0x1b8c>
   12a10:	ldr	r1, [pc, #144]	; 12aa8 <__lxstat64@plt+0x1c10>
   12a14:	ldr	r0, [pc, #144]	; 12aac <__lxstat64@plt+0x1c14>
   12a18:	cmp	r5, #9
   12a1c:	movne	r0, r1
   12a20:	pop	{r4, r5, r6, pc}
   12a24:	ldrb	r3, [r4]
   12a28:	ldr	r1, [pc, #128]	; 12ab0 <__lxstat64@plt+0x1c18>
   12a2c:	ldr	r0, [pc, #128]	; 12ab4 <__lxstat64@plt+0x1c1c>
   12a30:	cmp	r3, #96	; 0x60
   12a34:	b	12a1c <__lxstat64@plt+0x1b84>
   12a38:	cmp	r3, #71	; 0x47
   12a3c:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a40:	ldrb	r3, [r0, #1]
   12a44:	bic	r3, r3, #32
   12a48:	cmp	r3, #66	; 0x42
   12a4c:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a50:	ldrb	r3, [r0, #2]
   12a54:	cmp	r3, #49	; 0x31
   12a58:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a5c:	ldrb	r3, [r0, #3]
   12a60:	cmp	r3, #56	; 0x38
   12a64:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a68:	ldrb	r3, [r0, #4]
   12a6c:	cmp	r3, #48	; 0x30
   12a70:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a74:	ldrb	r3, [r0, #5]
   12a78:	cmp	r3, #51	; 0x33
   12a7c:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a80:	ldrb	r3, [r0, #6]
   12a84:	cmp	r3, #48	; 0x30
   12a88:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a8c:	ldrb	r3, [r0, #7]
   12a90:	cmp	r3, #0
   12a94:	bne	12a10 <__lxstat64@plt+0x1b78>
   12a98:	ldrb	r3, [r4]
   12a9c:	ldr	r1, [pc, #20]	; 12ab8 <__lxstat64@plt+0x1c20>
   12aa0:	ldr	r0, [pc, #20]	; 12abc <__lxstat64@plt+0x1c24>
   12aa4:	b	12a30 <__lxstat64@plt+0x1b98>
   12aa8:	andeq	r6, r1, r9, lsr #18
   12aac:	andeq	r6, r1, r7, lsr #18
   12ab0:	andeq	r6, r1, ip, lsl r9
   12ab4:	andeq	r6, r1, r8, lsl r9
   12ab8:	andeq	r6, r1, r4, lsr #18
   12abc:	andeq	r6, r1, r0, lsr #18
   12ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ac4:	sub	sp, sp, #108	; 0x6c
   12ac8:	mov	r8, r0
   12acc:	str	r3, [sp, #36]	; 0x24
   12ad0:	mov	r5, r1
   12ad4:	str	r2, [sp, #44]	; 0x2c
   12ad8:	ldr	sl, [sp, #144]	; 0x90
   12adc:	bl	10d18 <__ctype_get_mb_cur_max@plt>
   12ae0:	ldr	r3, [sp, #148]	; 0x94
   12ae4:	mov	r7, #0
   12ae8:	str	r7, [sp, #48]	; 0x30
   12aec:	lsr	r6, r3, #1
   12af0:	and	r6, r6, #1
   12af4:	mov	r3, #1
   12af8:	str	r3, [sp, #72]	; 0x48
   12afc:	str	r7, [sp, #24]
   12b00:	str	r7, [sp, #32]
   12b04:	str	r7, [sp, #40]	; 0x28
   12b08:	str	r7, [sp, #60]	; 0x3c
   12b0c:	str	r0, [sp, #76]	; 0x4c
   12b10:	cmp	sl, #10
   12b14:	ldrls	pc, [pc, sl, lsl #2]
   12b18:	b	12d54 <__lxstat64@plt+0x1ebc>
   12b1c:	andeq	r2, r1, r8, asr #22
   12b20:	ldrdeq	r3, [r1], -ip
   12b24:	andeq	r2, r1, r0, lsr #26
   12b28:	andeq	r2, r1, ip, ror #26
   12b2c:	strdeq	r2, [r1], -ip
   12b30:	andeq	r2, r1, r4, asr fp
   12b34:			; <UNDEFINED> instruction: 0x000137bc
   12b38:	andeq	r2, r1, r8, asr sp
   12b3c:	andeq	r2, r1, ip, asr #24
   12b40:	andeq	r2, r1, ip, asr #24
   12b44:	andeq	r2, r1, ip, asr #24
   12b48:	mov	r6, #0
   12b4c:	mov	r4, #0
   12b50:	b	12b80 <__lxstat64@plt+0x1ce8>
   12b54:	cmp	r6, #0
   12b58:	bne	12d7c <__lxstat64@plt+0x1ee4>
   12b5c:	cmp	r5, #0
   12b60:	movne	r3, #34	; 0x22
   12b64:	strbne	r3, [r8]
   12b68:	mov	r3, #1
   12b6c:	str	r3, [sp, #24]
   12b70:	str	r3, [sp, #32]
   12b74:	mov	r4, #1
   12b78:	ldr	r3, [pc, #3172]	; 137e4 <__lxstat64@plt+0x294c>
   12b7c:	str	r3, [sp, #40]	; 0x28
   12b80:	mov	r9, r5
   12b84:	mov	r3, #0
   12b88:	str	r7, [sp, #68]	; 0x44
   12b8c:	str	r3, [sp, #28]
   12b90:	ldr	r3, [sp, #36]	; 0x24
   12b94:	cmn	r3, #1
   12b98:	bne	13728 <__lxstat64@plt+0x2890>
   12b9c:	ldr	r3, [sp, #44]	; 0x2c
   12ba0:	ldr	r2, [sp, #28]
   12ba4:	ldrb	r3, [r3, r2]
   12ba8:	adds	r3, r3, #0
   12bac:	movne	r3, #1
   12bb0:	str	r3, [sp, #52]	; 0x34
   12bb4:	ldr	r3, [sp, #52]	; 0x34
   12bb8:	cmp	r3, #0
   12bbc:	bne	12da4 <__lxstat64@plt+0x1f0c>
   12bc0:	sub	r2, sl, #2
   12bc4:	clz	r2, r2
   12bc8:	lsr	r2, r2, #5
   12bcc:	and	r3, r6, r2
   12bd0:	cmp	r4, #0
   12bd4:	movne	r3, #0
   12bd8:	andeq	r3, r3, #1
   12bdc:	cmp	r3, #0
   12be0:	bne	12f6c <__lxstat64@plt+0x20d4>
   12be4:	eor	r3, r6, #1
   12be8:	ands	r2, r2, r3
   12bec:	beq	13760 <__lxstat64@plt+0x28c8>
   12bf0:	ldr	r3, [sp, #68]	; 0x44
   12bf4:	cmp	r3, #0
   12bf8:	beq	13798 <__lxstat64@plt+0x2900>
   12bfc:	ldr	r3, [sp, #72]	; 0x48
   12c00:	cmp	r3, #0
   12c04:	beq	1373c <__lxstat64@plt+0x28a4>
   12c08:	ldr	r3, [sp, #160]	; 0xa0
   12c0c:	ldr	r2, [sp, #44]	; 0x2c
   12c10:	str	r3, [sp, #16]
   12c14:	ldr	r3, [sp, #156]	; 0x9c
   12c18:	ldr	r1, [sp, #60]	; 0x3c
   12c1c:	str	r3, [sp, #12]
   12c20:	ldr	r3, [sp, #152]	; 0x98
   12c24:	str	r3, [sp, #8]
   12c28:	ldr	r3, [sp, #148]	; 0x94
   12c2c:	str	r3, [sp, #4]
   12c30:	mov	r3, #5
   12c34:	str	r3, [sp]
   12c38:	ldr	r3, [sp, #36]	; 0x24
   12c3c:	mov	r0, r8
   12c40:	bl	12ac0 <__lxstat64@plt+0x1c28>
   12c44:	mov	r4, r0
   12c48:	b	1378c <__lxstat64@plt+0x28f4>
   12c4c:	cmp	sl, #10
   12c50:	beq	12cac <__lxstat64@plt+0x1e14>
   12c54:	ldr	r4, [pc, #2956]	; 137e8 <__lxstat64@plt+0x2950>
   12c58:	mov	r2, #5
   12c5c:	mov	r1, r4
   12c60:	mov	r0, #0
   12c64:	bl	10cc4 <dcgettext@plt>
   12c68:	cmp	r0, r4
   12c6c:	str	r0, [sp, #156]	; 0x9c
   12c70:	bne	12c80 <__lxstat64@plt+0x1de8>
   12c74:	mov	r1, sl
   12c78:	bl	129ac <__lxstat64@plt+0x1b14>
   12c7c:	str	r0, [sp, #156]	; 0x9c
   12c80:	ldr	r4, [pc, #2916]	; 137ec <__lxstat64@plt+0x2954>
   12c84:	mov	r2, #5
   12c88:	mov	r1, r4
   12c8c:	mov	r0, #0
   12c90:	bl	10cc4 <dcgettext@plt>
   12c94:	cmp	r0, r4
   12c98:	str	r0, [sp, #160]	; 0xa0
   12c9c:	bne	12cac <__lxstat64@plt+0x1e14>
   12ca0:	mov	r1, sl
   12ca4:	bl	129ac <__lxstat64@plt+0x1b14>
   12ca8:	str	r0, [sp, #160]	; 0xa0
   12cac:	cmp	r6, #0
   12cb0:	moveq	r4, r6
   12cb4:	beq	12ccc <__lxstat64@plt+0x1e34>
   12cb8:	mov	r4, #0
   12cbc:	b	12cdc <__lxstat64@plt+0x1e44>
   12cc0:	cmp	r5, r4
   12cc4:	strbhi	r3, [r8, r4]
   12cc8:	add	r4, r4, #1
   12ccc:	ldr	r3, [sp, #156]	; 0x9c
   12cd0:	ldrb	r3, [r3, r4]
   12cd4:	cmp	r3, #0
   12cd8:	bne	12cc0 <__lxstat64@plt+0x1e28>
   12cdc:	ldr	r0, [sp, #160]	; 0xa0
   12ce0:	bl	10da8 <strlen@plt>
   12ce4:	ldr	r3, [sp, #160]	; 0xa0
   12ce8:	str	r3, [sp, #40]	; 0x28
   12cec:	mov	r3, #1
   12cf0:	str	r3, [sp, #24]
   12cf4:	str	r0, [sp, #32]
   12cf8:	b	12b80 <__lxstat64@plt+0x1ce8>
   12cfc:	mov	r3, #1
   12d00:	cmp	r6, #0
   12d04:	streq	r3, [sp, #24]
   12d08:	beq	12d28 <__lxstat64@plt+0x1e90>
   12d0c:	str	r3, [sp, #32]
   12d10:	ldr	r3, [pc, #2772]	; 137ec <__lxstat64@plt+0x2954>
   12d14:	mov	r4, #0
   12d18:	str	r3, [sp, #40]	; 0x28
   12d1c:	b	12d4c <__lxstat64@plt+0x1eb4>
   12d20:	cmp	r6, #0
   12d24:	bne	12d94 <__lxstat64@plt+0x1efc>
   12d28:	cmp	r5, #0
   12d2c:	movne	r3, #39	; 0x27
   12d30:	strbne	r3, [r8]
   12d34:	mov	r3, #1
   12d38:	str	r3, [sp, #32]
   12d3c:	mov	r6, #0
   12d40:	ldr	r3, [pc, #2724]	; 137ec <__lxstat64@plt+0x2954>
   12d44:	mov	r4, #1
   12d48:	str	r3, [sp, #40]	; 0x28
   12d4c:	mov	sl, #2
   12d50:	b	12b80 <__lxstat64@plt+0x1ce8>
   12d54:	bl	10e8c <abort@plt>
   12d58:	mov	r6, #0
   12d5c:	mov	r3, #1
   12d60:	str	r3, [sp, #24]
   12d64:	mov	r4, r6
   12d68:	b	12b80 <__lxstat64@plt+0x1ce8>
   12d6c:	mov	r6, #1
   12d70:	str	r6, [sp, #24]
   12d74:	str	r6, [sp, #32]
   12d78:	b	12d10 <__lxstat64@plt+0x1e78>
   12d7c:	mov	r3, #1
   12d80:	str	r3, [sp, #32]
   12d84:	ldr	r3, [pc, #2648]	; 137e4 <__lxstat64@plt+0x294c>
   12d88:	str	r6, [sp, #24]
   12d8c:	str	r3, [sp, #40]	; 0x28
   12d90:	b	12b4c <__lxstat64@plt+0x1cb4>
   12d94:	mov	r3, #1
   12d98:	str	r3, [sp, #32]
   12d9c:	ldr	r3, [pc, #2632]	; 137ec <__lxstat64@plt+0x2954>
   12da0:	b	12d8c <__lxstat64@plt+0x1ef4>
   12da4:	ldr	r3, [sp, #32]
   12da8:	ldr	fp, [sp, #24]
   12dac:	cmp	sl, #2
   12db0:	moveq	fp, #0
   12db4:	andne	fp, fp, #1
   12db8:	adds	r5, r3, #0
   12dbc:	movne	r5, #1
   12dc0:	ands	r3, r5, fp
   12dc4:	str	r3, [sp, #64]	; 0x40
   12dc8:	beq	12e98 <__lxstat64@plt+0x2000>
   12dcc:	ldr	r2, [sp, #32]
   12dd0:	ldr	r3, [sp, #28]
   12dd4:	add	r7, r3, r2
   12dd8:	mov	r3, r2
   12ddc:	ldr	r2, [sp, #36]	; 0x24
   12de0:	cmp	r3, #1
   12de4:	movls	r3, #0
   12de8:	movhi	r3, #1
   12dec:	cmn	r2, #1
   12df0:	movne	r3, #0
   12df4:	cmp	r3, #0
   12df8:	beq	12e08 <__lxstat64@plt+0x1f70>
   12dfc:	ldr	r0, [sp, #44]	; 0x2c
   12e00:	bl	10da8 <strlen@plt>
   12e04:	str	r0, [sp, #36]	; 0x24
   12e08:	ldr	r3, [sp, #36]	; 0x24
   12e0c:	cmp	r3, r7
   12e10:	bcc	12e90 <__lxstat64@plt+0x1ff8>
   12e14:	ldr	r3, [sp, #44]	; 0x2c
   12e18:	ldr	r0, [sp, #28]
   12e1c:	ldr	r2, [sp, #32]
   12e20:	ldr	r1, [sp, #40]	; 0x28
   12e24:	add	r0, r3, r0
   12e28:	bl	10cac <memcmp@plt>
   12e2c:	cmp	r0, #0
   12e30:	bne	12e90 <__lxstat64@plt+0x1ff8>
   12e34:	cmp	r6, #0
   12e38:	beq	12e98 <__lxstat64@plt+0x2000>
   12e3c:	str	r6, [sp, #24]
   12e40:	ldr	r3, [sp, #24]
   12e44:	ldr	r2, [sp, #44]	; 0x2c
   12e48:	cmp	sl, #2
   12e4c:	movne	r3, #0
   12e50:	andeq	r3, r3, #1
   12e54:	cmp	r3, #0
   12e58:	ldr	r3, [sp, #160]	; 0xa0
   12e5c:	movne	sl, #4
   12e60:	str	r3, [sp, #16]
   12e64:	ldr	r3, [sp, #156]	; 0x9c
   12e68:	str	sl, [sp]
   12e6c:	str	r3, [sp, #12]
   12e70:	mov	r3, #0
   12e74:	str	r3, [sp, #8]
   12e78:	ldr	r3, [sp, #148]	; 0x94
   12e7c:	mov	r1, r9
   12e80:	bic	r3, r3, #2
   12e84:	str	r3, [sp, #4]
   12e88:	ldr	r3, [sp, #36]	; 0x24
   12e8c:	b	12c3c <__lxstat64@plt+0x1da4>
   12e90:	mov	r3, #0
   12e94:	str	r3, [sp, #64]	; 0x40
   12e98:	ldr	r2, [sp, #28]
   12e9c:	ldr	r3, [sp, #44]	; 0x2c
   12ea0:	add	r3, r3, r2
   12ea4:	str	r3, [sp, #80]	; 0x50
   12ea8:	ldr	r3, [sp, #44]	; 0x2c
   12eac:	ldrb	r7, [r3, r2]
   12eb0:	cmp	r7, #58	; 0x3a
   12eb4:	bhi	1301c <__lxstat64@plt+0x2184>
   12eb8:	cmp	r7, #43	; 0x2b
   12ebc:	bcs	13070 <__lxstat64@plt+0x21d8>
   12ec0:	cmp	r7, #32
   12ec4:	beq	130c8 <__lxstat64@plt+0x2230>
   12ec8:	bhi	12f74 <__lxstat64@plt+0x20dc>
   12ecc:	cmp	r7, #9
   12ed0:	beq	1337c <__lxstat64@plt+0x24e4>
   12ed4:	bhi	12f38 <__lxstat64@plt+0x20a0>
   12ed8:	cmp	r7, #7
   12edc:	beq	13428 <__lxstat64@plt+0x2590>
   12ee0:	bhi	130e4 <__lxstat64@plt+0x224c>
   12ee4:	cmp	r7, #0
   12ee8:	beq	13100 <__lxstat64@plt+0x2268>
   12eec:	ldr	r3, [sp, #76]	; 0x4c
   12ef0:	cmp	r3, #1
   12ef4:	bne	1346c <__lxstat64@plt+0x25d4>
   12ef8:	bl	10d90 <__ctype_b_loc@plt>
   12efc:	sxth	r3, r7
   12f00:	lsl	r3, r3, #1
   12f04:	ldr	r2, [r0]
   12f08:	ldrh	r5, [r2, r3]
   12f0c:	ldr	r3, [sp, #76]	; 0x4c
   12f10:	str	r3, [sp, #56]	; 0x38
   12f14:	lsr	r5, r5, #14
   12f18:	and	r5, r5, #1
   12f1c:	ldr	r3, [sp, #24]
   12f20:	eor	fp, r5, #1
   12f24:	and	fp, fp, r3
   12f28:	ands	fp, fp, #255	; 0xff
   12f2c:	beq	132b4 <__lxstat64@plt+0x241c>
   12f30:	mov	r5, #0
   12f34:	b	13518 <__lxstat64@plt+0x2680>
   12f38:	cmp	r7, #11
   12f3c:	beq	13384 <__lxstat64@plt+0x24ec>
   12f40:	bcc	13420 <__lxstat64@plt+0x2588>
   12f44:	cmp	r7, #12
   12f48:	beq	13430 <__lxstat64@plt+0x2598>
   12f4c:	cmp	r7, #13
   12f50:	moveq	r3, #114	; 0x72
   12f54:	bne	12eec <__lxstat64@plt+0x2054>
   12f58:	cmp	sl, #2
   12f5c:	movne	r2, #0
   12f60:	andeq	r2, r6, #1
   12f64:	cmp	r2, #0
   12f68:	beq	130e8 <__lxstat64@plt+0x2250>
   12f6c:	mov	sl, #2
   12f70:	b	12e40 <__lxstat64@plt+0x1fa8>
   12f74:	cmp	r7, #37	; 0x25
   12f78:	beq	13070 <__lxstat64@plt+0x21d8>
   12f7c:	bhi	12f90 <__lxstat64@plt+0x20f8>
   12f80:	cmp	r7, #35	; 0x23
   12f84:	beq	130bc <__lxstat64@plt+0x2224>
   12f88:	mov	r5, #0
   12f8c:	b	130cc <__lxstat64@plt+0x2234>
   12f90:	cmp	r7, #39	; 0x27
   12f94:	bne	12f88 <__lxstat64@plt+0x20f0>
   12f98:	cmp	sl, #2
   12f9c:	ldrne	r5, [sp, #52]	; 0x34
   12fa0:	movne	r3, r5
   12fa4:	strne	r3, [sp, #68]	; 0x44
   12fa8:	bne	13074 <__lxstat64@plt+0x21dc>
   12fac:	cmp	r6, #0
   12fb0:	bne	12e40 <__lxstat64@plt+0x1fa8>
   12fb4:	ldr	r2, [sp, #60]	; 0x3c
   12fb8:	adds	r3, r9, #0
   12fbc:	movne	r3, #1
   12fc0:	cmp	r2, #0
   12fc4:	movne	r3, #0
   12fc8:	cmp	r3, #0
   12fcc:	strne	r9, [sp, #60]	; 0x3c
   12fd0:	movne	r9, #0
   12fd4:	bne	12fe4 <__lxstat64@plt+0x214c>
   12fd8:	cmp	r9, r4
   12fdc:	movhi	r3, #39	; 0x27
   12fe0:	strbhi	r3, [r8, r4]
   12fe4:	add	r3, r4, #1
   12fe8:	cmp	r3, r9
   12fec:	movcc	r2, #92	; 0x5c
   12ff0:	strbcc	r2, [r8, r3]
   12ff4:	add	r3, r4, #2
   12ff8:	cmp	r3, r9
   12ffc:	ldr	r5, [sp, #52]	; 0x34
   13000:	movcc	r2, #39	; 0x27
   13004:	strbcc	r2, [r8, r3]
   13008:	add	r4, r4, #3
   1300c:	mov	fp, r6
   13010:	str	r5, [sp, #68]	; 0x44
   13014:	str	r6, [sp, #48]	; 0x30
   13018:	b	132b4 <__lxstat64@plt+0x241c>
   1301c:	cmp	r7, #94	; 0x5e
   13020:	beq	12f88 <__lxstat64@plt+0x20f0>
   13024:	bhi	1307c <__lxstat64@plt+0x21e4>
   13028:	cmp	r7, #90	; 0x5a
   1302c:	bhi	13064 <__lxstat64@plt+0x21cc>
   13030:	cmp	r7, #65	; 0x41
   13034:	bcs	13070 <__lxstat64@plt+0x21d8>
   13038:	cmp	r7, #62	; 0x3e
   1303c:	bls	12f88 <__lxstat64@plt+0x20f0>
   13040:	cmp	r7, #63	; 0x3f
   13044:	bne	12eec <__lxstat64@plt+0x2054>
   13048:	cmp	sl, #2
   1304c:	beq	131f0 <__lxstat64@plt+0x2358>
   13050:	cmp	sl, #5
   13054:	beq	13200 <__lxstat64@plt+0x2368>
   13058:	mov	fp, #0
   1305c:	mov	r5, fp
   13060:	b	132b4 <__lxstat64@plt+0x241c>
   13064:	cmp	r7, #92	; 0x5c
   13068:	beq	1338c <__lxstat64@plt+0x24f4>
   1306c:	bls	12f88 <__lxstat64@plt+0x20f0>
   13070:	ldr	r5, [sp, #52]	; 0x34
   13074:	mov	fp, #0
   13078:	b	132b4 <__lxstat64@plt+0x241c>
   1307c:	cmp	r7, #122	; 0x7a
   13080:	bhi	130a0 <__lxstat64@plt+0x2208>
   13084:	cmp	r7, #97	; 0x61
   13088:	bcs	13070 <__lxstat64@plt+0x21d8>
   1308c:	cmp	r7, #95	; 0x5f
   13090:	beq	13070 <__lxstat64@plt+0x21d8>
   13094:	cmp	r7, #96	; 0x60
   13098:	bne	12eec <__lxstat64@plt+0x2054>
   1309c:	b	12f88 <__lxstat64@plt+0x20f0>
   130a0:	cmp	r7, #124	; 0x7c
   130a4:	beq	12f88 <__lxstat64@plt+0x20f0>
   130a8:	bcc	13438 <__lxstat64@plt+0x25a0>
   130ac:	cmp	r7, #125	; 0x7d
   130b0:	beq	13438 <__lxstat64@plt+0x25a0>
   130b4:	cmp	r7, #126	; 0x7e
   130b8:	bne	12eec <__lxstat64@plt+0x2054>
   130bc:	ldr	r3, [sp, #28]
   130c0:	cmp	r3, #0
   130c4:	bne	131f8 <__lxstat64@plt+0x2360>
   130c8:	ldr	r5, [sp, #52]	; 0x34
   130cc:	cmp	sl, #2
   130d0:	movne	fp, #0
   130d4:	andeq	fp, r6, #1
   130d8:	cmp	fp, #0
   130dc:	beq	132b4 <__lxstat64@plt+0x241c>
   130e0:	b	12f6c <__lxstat64@plt+0x20d4>
   130e4:	mov	r3, #98	; 0x62
   130e8:	ldr	r2, [sp, #24]
   130ec:	cmp	r2, #0
   130f0:	beq	131f8 <__lxstat64@plt+0x2360>
   130f4:	mov	r7, r3
   130f8:	mov	r5, #0
   130fc:	b	1330c <__lxstat64@plt+0x2474>
   13100:	ldr	r3, [sp, #24]
   13104:	cmp	r3, #0
   13108:	beq	131d4 <__lxstat64@plt+0x233c>
   1310c:	cmp	r6, #0
   13110:	bne	12e3c <__lxstat64@plt+0x1fa4>
   13114:	ldr	r3, [sp, #48]	; 0x30
   13118:	eor	r2, r3, #1
   1311c:	cmp	sl, #2
   13120:	movne	r2, #0
   13124:	andeq	r2, r2, #1
   13128:	cmp	r2, #0
   1312c:	moveq	r3, r4
   13130:	beq	13168 <__lxstat64@plt+0x22d0>
   13134:	cmp	r9, r4
   13138:	movhi	r3, #39	; 0x27
   1313c:	strbhi	r3, [r8, r4]
   13140:	add	r3, r4, #1
   13144:	cmp	r9, r3
   13148:	movhi	r1, #36	; 0x24
   1314c:	strbhi	r1, [r8, r3]
   13150:	add	r3, r4, #2
   13154:	cmp	r9, r3
   13158:	movhi	r1, #39	; 0x27
   1315c:	strbhi	r1, [r8, r3]
   13160:	add	r3, r4, #3
   13164:	str	r2, [sp, #48]	; 0x30
   13168:	cmp	r9, r3
   1316c:	movhi	r2, #92	; 0x5c
   13170:	strbhi	r2, [r8, r3]
   13174:	cmp	fp, #0
   13178:	add	r4, r3, #1
   1317c:	beq	1370c <__lxstat64@plt+0x2874>
   13180:	ldr	r2, [sp, #28]
   13184:	ldr	r1, [sp, #36]	; 0x24
   13188:	add	r2, r2, #1
   1318c:	cmp	r1, r2
   13190:	bls	131cc <__lxstat64@plt+0x2334>
   13194:	ldr	r1, [sp, #44]	; 0x2c
   13198:	mov	r7, #48	; 0x30
   1319c:	ldrb	r2, [r1, r2]
   131a0:	sub	r2, r2, #48	; 0x30
   131a4:	cmp	r2, #9
   131a8:	movhi	r5, r6
   131ac:	bhi	132b4 <__lxstat64@plt+0x241c>
   131b0:	cmp	r9, r4
   131b4:	add	r2, r3, #2
   131b8:	strbhi	r7, [r8, r4]
   131bc:	cmp	r9, r2
   131c0:	add	r4, r3, #3
   131c4:	movhi	r1, #48	; 0x30
   131c8:	strbhi	r1, [r8, r2]
   131cc:	mov	r5, r6
   131d0:	b	13714 <__lxstat64@plt+0x287c>
   131d4:	ldr	r3, [sp, #148]	; 0x94
   131d8:	tst	r3, #1
   131dc:	ldreq	r5, [sp, #24]
   131e0:	beq	13720 <__lxstat64@plt+0x2888>
   131e4:	ldr	r3, [sp, #28]
   131e8:	add	r3, r3, #1
   131ec:	b	12b8c <__lxstat64@plt+0x1cf4>
   131f0:	cmp	r6, #0
   131f4:	bne	12e40 <__lxstat64@plt+0x1fa8>
   131f8:	mov	r5, #0
   131fc:	b	13074 <__lxstat64@plt+0x21dc>
   13200:	ldr	r3, [sp, #148]	; 0x94
   13204:	tst	r3, #4
   13208:	beq	131f8 <__lxstat64@plt+0x2360>
   1320c:	ldr	r3, [sp, #28]
   13210:	add	r2, r3, #2
   13214:	ldr	r3, [sp, #36]	; 0x24
   13218:	cmp	r3, r2
   1321c:	bls	131f8 <__lxstat64@plt+0x2360>
   13220:	ldr	r3, [sp, #44]	; 0x2c
   13224:	ldr	r1, [sp, #28]
   13228:	add	r3, r3, r1
   1322c:	ldrb	r0, [r3, #1]
   13230:	cmp	r0, #63	; 0x3f
   13234:	bne	131f8 <__lxstat64@plt+0x2360>
   13238:	ldr	r3, [sp, #44]	; 0x2c
   1323c:	ldrb	r1, [r3, r2]
   13240:	sub	r3, r1, #33	; 0x21
   13244:	uxtb	r3, r3
   13248:	cmp	r3, #29
   1324c:	bhi	1371c <__lxstat64@plt+0x2884>
   13250:	mov	ip, #1
   13254:	ldr	r5, [pc, #1428]	; 137f0 <__lxstat64@plt+0x2958>
   13258:	ands	r5, r5, ip, lsl r3
   1325c:	beq	13074 <__lxstat64@plt+0x21dc>
   13260:	cmp	r6, #0
   13264:	bne	12e40 <__lxstat64@plt+0x1fa8>
   13268:	add	r3, r4, #1
   1326c:	cmp	r9, r4
   13270:	strbhi	r0, [r8, r4]
   13274:	cmp	r9, r3
   13278:	movhi	r0, #34	; 0x22
   1327c:	strbhi	r0, [r8, r3]
   13280:	add	r3, r4, #2
   13284:	cmp	r9, r3
   13288:	movhi	r0, #34	; 0x22
   1328c:	strbhi	r0, [r8, r3]
   13290:	add	r3, r4, #3
   13294:	cmp	r9, r3
   13298:	add	r4, r4, #4
   1329c:	mov	r5, r6
   132a0:	mov	fp, r6
   132a4:	mov	r7, r1
   132a8:	movhi	r0, #63	; 0x3f
   132ac:	strbhi	r0, [r8, r3]
   132b0:	str	r2, [sp, #28]
   132b4:	ldr	r3, [sp, #24]
   132b8:	eor	r3, r3, #1
   132bc:	cmp	sl, #2
   132c0:	orreq	r3, r3, #1
   132c4:	eor	r3, r3, #1
   132c8:	orr	r3, r6, r3
   132cc:	tst	r3, #255	; 0xff
   132d0:	beq	13300 <__lxstat64@plt+0x2468>
   132d4:	ldr	r3, [sp, #152]	; 0x98
   132d8:	cmp	r3, #0
   132dc:	beq	13300 <__lxstat64@plt+0x2468>
   132e0:	lsr	r2, r7, #5
   132e4:	ldr	r1, [sp, #152]	; 0x98
   132e8:	uxtb	r2, r2
   132ec:	and	r3, r7, #31
   132f0:	ldr	r2, [r1, r2, lsl #2]
   132f4:	lsr	r3, r2, r3
   132f8:	tst	r3, #1
   132fc:	bne	1330c <__lxstat64@plt+0x2474>
   13300:	ldr	r3, [sp, #64]	; 0x40
   13304:	cmp	r3, #0
   13308:	beq	133a4 <__lxstat64@plt+0x250c>
   1330c:	cmp	r6, #0
   13310:	bne	12e40 <__lxstat64@plt+0x1fa8>
   13314:	ldr	r3, [sp, #48]	; 0x30
   13318:	eor	r3, r3, #1
   1331c:	cmp	sl, #2
   13320:	movne	r3, #0
   13324:	andeq	r3, r3, #1
   13328:	cmp	r3, #0
   1332c:	beq	13364 <__lxstat64@plt+0x24cc>
   13330:	cmp	r9, r4
   13334:	movhi	r2, #39	; 0x27
   13338:	strbhi	r2, [r8, r4]
   1333c:	add	r2, r4, #1
   13340:	cmp	r9, r2
   13344:	movhi	r1, #36	; 0x24
   13348:	strbhi	r1, [r8, r2]
   1334c:	add	r2, r4, #2
   13350:	cmp	r9, r2
   13354:	add	r4, r4, #3
   13358:	movhi	r1, #39	; 0x27
   1335c:	strbhi	r1, [r8, r2]
   13360:	str	r3, [sp, #48]	; 0x30
   13364:	cmp	r9, r4
   13368:	movhi	r3, #92	; 0x5c
   1336c:	strbhi	r3, [r8, r4]
   13370:	ldr	fp, [sp, #52]	; 0x34
   13374:	add	r4, r4, #1
   13378:	b	133a4 <__lxstat64@plt+0x250c>
   1337c:	mov	r3, #116	; 0x74
   13380:	b	12f58 <__lxstat64@plt+0x20c0>
   13384:	mov	r3, #118	; 0x76
   13388:	b	130e8 <__lxstat64@plt+0x2250>
   1338c:	cmp	sl, #2
   13390:	bne	13400 <__lxstat64@plt+0x2568>
   13394:	cmp	r6, #0
   13398:	bne	12e40 <__lxstat64@plt+0x1fa8>
   1339c:	mov	r5, r6
   133a0:	mov	fp, r6
   133a4:	ldr	r3, [sp, #48]	; 0x30
   133a8:	eor	fp, fp, #1
   133ac:	and	fp, fp, r3
   133b0:	tst	fp, #255	; 0xff
   133b4:	beq	133e0 <__lxstat64@plt+0x2548>
   133b8:	cmp	r9, r4
   133bc:	movhi	r3, #39	; 0x27
   133c0:	strbhi	r3, [r8, r4]
   133c4:	add	r3, r4, #1
   133c8:	cmp	r9, r3
   133cc:	movhi	r2, #39	; 0x27
   133d0:	add	r4, r4, #2
   133d4:	strbhi	r2, [r8, r3]
   133d8:	mov	r3, #0
   133dc:	str	r3, [sp, #48]	; 0x30
   133e0:	cmp	r9, r4
   133e4:	strbhi	r7, [r8, r4]
   133e8:	ldr	r3, [sp, #72]	; 0x48
   133ec:	cmp	r5, #0
   133f0:	moveq	r3, #0
   133f4:	add	r4, r4, #1
   133f8:	str	r3, [sp, #72]	; 0x48
   133fc:	b	131e4 <__lxstat64@plt+0x234c>
   13400:	ldr	r3, [sp, #24]
   13404:	and	r3, r3, r6
   13408:	tst	r5, r3
   1340c:	moveq	r3, r7
   13410:	beq	12f58 <__lxstat64@plt+0x20c0>
   13414:	mov	fp, #0
   13418:	mov	r5, fp
   1341c:	b	133a4 <__lxstat64@plt+0x250c>
   13420:	mov	r3, #110	; 0x6e
   13424:	b	12f58 <__lxstat64@plt+0x20c0>
   13428:	mov	r3, #97	; 0x61
   1342c:	b	130e8 <__lxstat64@plt+0x2250>
   13430:	mov	r3, #102	; 0x66
   13434:	b	130e8 <__lxstat64@plt+0x2250>
   13438:	ldr	r3, [sp, #36]	; 0x24
   1343c:	cmn	r3, #1
   13440:	bne	13460 <__lxstat64@plt+0x25c8>
   13444:	ldr	r3, [sp, #44]	; 0x2c
   13448:	ldrb	r3, [r3, #1]
   1344c:	adds	r3, r3, #0
   13450:	movne	r3, #1
   13454:	cmp	r3, #0
   13458:	bne	131f8 <__lxstat64@plt+0x2360>
   1345c:	b	130bc <__lxstat64@plt+0x2224>
   13460:	ldr	r3, [sp, #36]	; 0x24
   13464:	subs	r3, r3, #1
   13468:	b	13450 <__lxstat64@plt+0x25b8>
   1346c:	mov	r3, #0
   13470:	str	r3, [sp, #96]	; 0x60
   13474:	str	r3, [sp, #100]	; 0x64
   13478:	ldr	r3, [sp, #36]	; 0x24
   1347c:	cmn	r3, #1
   13480:	bne	13490 <__lxstat64@plt+0x25f8>
   13484:	ldr	r0, [sp, #44]	; 0x2c
   13488:	bl	10da8 <strlen@plt>
   1348c:	str	r0, [sp, #36]	; 0x24
   13490:	ldr	r5, [sp, #52]	; 0x34
   13494:	mov	r3, #0
   13498:	str	r3, [sp, #56]	; 0x38
   1349c:	ldr	r3, [sp, #28]
   134a0:	ldr	r2, [sp, #56]	; 0x38
   134a4:	ldr	r1, [sp, #36]	; 0x24
   134a8:	add	r2, r3, r2
   134ac:	ldr	r3, [sp, #44]	; 0x2c
   134b0:	add	r0, sp, #92	; 0x5c
   134b4:	add	fp, r3, r2
   134b8:	sub	r2, r1, r2
   134bc:	add	r3, sp, #96	; 0x60
   134c0:	mov	r1, fp
   134c4:	bl	150d0 <__lxstat64@plt+0x4238>
   134c8:	subs	r2, r0, #0
   134cc:	beq	1350c <__lxstat64@plt+0x2674>
   134d0:	cmn	r2, #1
   134d4:	beq	136e4 <__lxstat64@plt+0x284c>
   134d8:	cmn	r2, #2
   134dc:	bne	13654 <__lxstat64@plt+0x27bc>
   134e0:	ldr	r2, [sp, #56]	; 0x38
   134e4:	ldr	r3, [sp, #28]
   134e8:	add	r3, r3, r2
   134ec:	ldr	r2, [sp, #36]	; 0x24
   134f0:	cmp	r2, r3
   134f4:	bls	136e4 <__lxstat64@plt+0x284c>
   134f8:	ldr	r3, [sp, #80]	; 0x50
   134fc:	ldr	r2, [sp, #56]	; 0x38
   13500:	ldrb	r5, [r3, r2]
   13504:	cmp	r5, #0
   13508:	bne	13644 <__lxstat64@plt+0x27ac>
   1350c:	ldr	r3, [sp, #56]	; 0x38
   13510:	cmp	r3, #1
   13514:	bls	12f1c <__lxstat64@plt+0x2084>
   13518:	ldr	r2, [sp, #56]	; 0x38
   1351c:	ldr	r3, [sp, #28]
   13520:	mov	fp, #0
   13524:	add	r3, r3, r2
   13528:	ldr	r2, [sp, #24]
   1352c:	str	r3, [sp, #52]	; 0x34
   13530:	eor	r3, r5, #1
   13534:	and	r3, r3, r2
   13538:	mov	ip, #92	; 0x5c
   1353c:	uxtb	r3, r3
   13540:	mov	r2, #39	; 0x27
   13544:	cmp	r3, #0
   13548:	beq	136ec <__lxstat64@plt+0x2854>
   1354c:	cmp	r6, #0
   13550:	bne	12e3c <__lxstat64@plt+0x1fa4>
   13554:	ldr	r1, [sp, #48]	; 0x30
   13558:	eor	r1, r1, #1
   1355c:	cmp	sl, #2
   13560:	movne	r1, #0
   13564:	andeq	r1, r1, #1
   13568:	cmp	r1, #0
   1356c:	beq	1359c <__lxstat64@plt+0x2704>
   13570:	add	r0, r4, #1
   13574:	cmp	r9, r4
   13578:	strbhi	r2, [r8, r4]
   1357c:	cmp	r9, r0
   13580:	movhi	lr, #36	; 0x24
   13584:	strbhi	lr, [r8, r0]
   13588:	add	r0, r4, #2
   1358c:	add	r4, r4, #3
   13590:	cmp	r9, r0
   13594:	strbhi	r2, [r8, r0]
   13598:	str	r1, [sp, #48]	; 0x30
   1359c:	add	r0, r4, #1
   135a0:	cmp	r9, r4
   135a4:	strbhi	ip, [r8, r4]
   135a8:	cmp	r9, r0
   135ac:	lsrhi	r1, r7, #6
   135b0:	addhi	r1, r1, #48	; 0x30
   135b4:	strbhi	r1, [r8, r0]
   135b8:	add	r0, r4, #2
   135bc:	cmp	r9, r0
   135c0:	lsrhi	r1, r7, #3
   135c4:	and	r7, r7, #7
   135c8:	andhi	r1, r1, #7
   135cc:	add	r4, r4, #3
   135d0:	add	r7, r7, #48	; 0x30
   135d4:	mov	fp, r3
   135d8:	addhi	r1, r1, #48	; 0x30
   135dc:	strbhi	r1, [r8, r0]
   135e0:	ldr	r1, [sp, #28]
   135e4:	ldr	r0, [sp, #52]	; 0x34
   135e8:	add	r1, r1, #1
   135ec:	cmp	r0, r1
   135f0:	bls	133a4 <__lxstat64@plt+0x250c>
   135f4:	ldr	lr, [sp, #48]	; 0x30
   135f8:	eor	r0, fp, #1
   135fc:	and	r0, r0, lr
   13600:	tst	r0, #255	; 0xff
   13604:	beq	13628 <__lxstat64@plt+0x2790>
   13608:	add	r0, r4, #1
   1360c:	cmp	r9, r4
   13610:	strbhi	r2, [r8, r4]
   13614:	cmp	r9, r0
   13618:	add	r4, r4, #2
   1361c:	strbhi	r2, [r8, r0]
   13620:	mov	r0, #0
   13624:	str	r0, [sp, #48]	; 0x30
   13628:	ldr	r0, [sp, #44]	; 0x2c
   1362c:	cmp	r9, r4
   13630:	strbhi	r7, [r8, r4]
   13634:	str	r1, [sp, #28]
   13638:	add	r4, r4, #1
   1363c:	ldrb	r7, [r0, r1]
   13640:	b	13544 <__lxstat64@plt+0x26ac>
   13644:	ldr	r3, [sp, #56]	; 0x38
   13648:	add	r3, r3, #1
   1364c:	str	r3, [sp, #56]	; 0x38
   13650:	b	134e0 <__lxstat64@plt+0x2648>
   13654:	cmp	sl, #2
   13658:	movne	r3, #0
   1365c:	andeq	r3, r6, #1
   13660:	cmp	r3, #0
   13664:	movne	r1, #1
   13668:	bne	136c4 <__lxstat64@plt+0x282c>
   1366c:	ldr	r0, [sp, #92]	; 0x5c
   13670:	str	r2, [sp, #84]	; 0x54
   13674:	bl	10cf4 <iswprint@plt>
   13678:	ldr	r3, [sp, #56]	; 0x38
   1367c:	ldr	r2, [sp, #84]	; 0x54
   13680:	add	r3, r3, r2
   13684:	str	r3, [sp, #56]	; 0x38
   13688:	cmp	r0, #0
   1368c:	add	r0, sp, #96	; 0x60
   13690:	moveq	r5, #0
   13694:	bl	10ca0 <mbsinit@plt>
   13698:	cmp	r0, #0
   1369c:	beq	1349c <__lxstat64@plt+0x2604>
   136a0:	b	1350c <__lxstat64@plt+0x2674>
   136a4:	ldrb	r3, [fp, r1]
   136a8:	cmp	r3, #94	; 0x5e
   136ac:	beq	12f6c <__lxstat64@plt+0x20d4>
   136b0:	bhi	136d0 <__lxstat64@plt+0x2838>
   136b4:	sub	r3, r3, #91	; 0x5b
   136b8:	cmp	r3, #1
   136bc:	bls	12f6c <__lxstat64@plt+0x20d4>
   136c0:	add	r1, r1, #1
   136c4:	cmp	r1, r2
   136c8:	bne	136a4 <__lxstat64@plt+0x280c>
   136cc:	b	1366c <__lxstat64@plt+0x27d4>
   136d0:	cmp	r3, #96	; 0x60
   136d4:	beq	12f6c <__lxstat64@plt+0x20d4>
   136d8:	cmp	r3, #124	; 0x7c
   136dc:	bne	136c0 <__lxstat64@plt+0x2828>
   136e0:	b	12f6c <__lxstat64@plt+0x20d4>
   136e4:	mov	r5, #0
   136e8:	b	1350c <__lxstat64@plt+0x2674>
   136ec:	ldr	r1, [sp, #64]	; 0x40
   136f0:	cmp	r1, #0
   136f4:	beq	135e0 <__lxstat64@plt+0x2748>
   136f8:	cmp	r9, r4
   136fc:	strbhi	ip, [r8, r4]
   13700:	str	r3, [sp, #64]	; 0x40
   13704:	add	r4, r4, #1
   13708:	b	135e0 <__lxstat64@plt+0x2748>
   1370c:	mov	r5, fp
   13710:	ldr	fp, [sp, #24]
   13714:	mov	r7, #48	; 0x30
   13718:	b	132b4 <__lxstat64@plt+0x241c>
   1371c:	mov	r5, #0
   13720:	mov	fp, r5
   13724:	b	132b4 <__lxstat64@plt+0x241c>
   13728:	ldr	r3, [sp, #36]	; 0x24
   1372c:	ldr	r2, [sp, #28]
   13730:	subs	r3, r3, r2
   13734:	movne	r3, #1
   13738:	b	12bb0 <__lxstat64@plt+0x1d18>
   1373c:	ldr	r3, [sp, #60]	; 0x3c
   13740:	clz	r7, r9
   13744:	cmp	r3, #0
   13748:	lsr	r7, r7, #5
   1374c:	moveq	r7, #0
   13750:	cmp	r7, #0
   13754:	mov	r5, r3
   13758:	bne	12b10 <__lxstat64@plt+0x1c78>
   1375c:	ldr	r3, [sp, #68]	; 0x44
   13760:	ldr	r2, [sp, #40]	; 0x28
   13764:	cmp	r2, #0
   13768:	moveq	r3, #0
   1376c:	andne	r3, r3, #1
   13770:	cmp	r3, #0
   13774:	movne	r3, r2
   13778:	subne	r2, r3, #1
   1377c:	bne	137ac <__lxstat64@plt+0x2914>
   13780:	cmp	r9, r4
   13784:	movhi	r3, #0
   13788:	strbhi	r3, [r8, r4]
   1378c:	mov	r0, r4
   13790:	add	sp, sp, #108	; 0x6c
   13794:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13798:	mov	r3, r2
   1379c:	b	13760 <__lxstat64@plt+0x28c8>
   137a0:	cmp	r9, r4
   137a4:	strbhi	r3, [r8, r4]
   137a8:	add	r4, r4, #1
   137ac:	ldrb	r3, [r2, #1]!
   137b0:	cmp	r3, #0
   137b4:	bne	137a0 <__lxstat64@plt+0x2908>
   137b8:	b	13780 <__lxstat64@plt+0x28e8>
   137bc:	ldr	r3, [pc, #32]	; 137e4 <__lxstat64@plt+0x294c>
   137c0:	mov	r6, #1
   137c4:	str	r6, [sp, #24]
   137c8:	str	r6, [sp, #32]
   137cc:	str	r3, [sp, #40]	; 0x28
   137d0:	mov	r4, #0
   137d4:	mov	sl, #5
   137d8:	b	12b80 <__lxstat64@plt+0x1ce8>
   137dc:	mov	r6, #1
   137e0:	b	12d74 <__lxstat64@plt+0x1edc>
   137e4:	andeq	r6, r1, r7, lsr #18
   137e8:	andeq	r6, r1, fp, lsr #18
   137ec:	andeq	r6, r1, r9, lsr #18
   137f0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   137f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   137f8:	sub	sp, sp, #52	; 0x34
   137fc:	mov	r6, r0
   13800:	mov	r5, r3
   13804:	mov	r8, r1
   13808:	mov	r9, r2
   1380c:	bl	10db4 <__errno_location@plt>
   13810:	ldr	r7, [pc, #380]	; 13994 <__lxstat64@plt+0x2afc>
   13814:	cmn	r6, #-2147483647	; 0x80000001
   13818:	ldr	r4, [r7]
   1381c:	ldr	r3, [r0]
   13820:	str	r0, [sp, #24]
   13824:	str	r3, [sp, #32]
   13828:	movne	r3, #0
   1382c:	moveq	r3, #1
   13830:	orrs	r3, r3, r6, lsr #31
   13834:	beq	1383c <__lxstat64@plt+0x29a4>
   13838:	bl	10e8c <abort@plt>
   1383c:	ldr	r2, [r7, #4]
   13840:	cmp	r6, r2
   13844:	blt	138b4 <__lxstat64@plt+0x2a1c>
   13848:	add	r1, sp, #48	; 0x30
   1384c:	add	sl, r7, #8
   13850:	str	r2, [r1, #-4]!
   13854:	cmp	r4, sl
   13858:	mov	r3, #8
   1385c:	sub	r2, r6, r2
   13860:	movne	r0, r4
   13864:	str	r3, [sp]
   13868:	add	r2, r2, #1
   1386c:	mvn	r3, #-2147483648	; 0x80000000
   13870:	moveq	r0, #0
   13874:	bl	148dc <__lxstat64@plt+0x3a44>
   13878:	cmp	r4, sl
   1387c:	ldr	r2, [sp, #44]	; 0x2c
   13880:	mov	fp, r0
   13884:	str	r0, [r7]
   13888:	ldmeq	r4, {r0, r1}
   1388c:	mov	r4, fp
   13890:	stmeq	fp, {r0, r1}
   13894:	ldr	r0, [r7, #4]
   13898:	mov	r1, #0
   1389c:	sub	r2, r2, r0
   138a0:	add	r0, fp, r0, lsl #3
   138a4:	lsl	r2, r2, #3
   138a8:	bl	10dd8 <memset@plt>
   138ac:	ldr	r3, [sp, #44]	; 0x2c
   138b0:	str	r3, [r7, #4]
   138b4:	ldr	r3, [r5, #4]
   138b8:	add	sl, r4, r6, lsl #3
   138bc:	orr	r3, r3, #1
   138c0:	str	r3, [sp, #28]
   138c4:	add	r3, r5, #8
   138c8:	str	r3, [sp, #36]	; 0x24
   138cc:	ldr	r3, [r5, #44]	; 0x2c
   138d0:	ldr	fp, [r4, r6, lsl #3]
   138d4:	ldr	r7, [sl, #4]
   138d8:	str	r3, [sp, #16]
   138dc:	ldr	r3, [r5, #40]	; 0x28
   138e0:	mov	r2, r8
   138e4:	str	r3, [sp, #12]
   138e8:	add	r3, r5, #8
   138ec:	str	r3, [sp, #8]
   138f0:	ldr	r3, [sp, #28]
   138f4:	mov	r1, fp
   138f8:	str	r3, [sp, #4]
   138fc:	ldr	r3, [r5]
   13900:	mov	r0, r7
   13904:	str	r3, [sp]
   13908:	mov	r3, r9
   1390c:	bl	12ac0 <__lxstat64@plt+0x1c28>
   13910:	cmp	fp, r0
   13914:	bhi	1397c <__lxstat64@plt+0x2ae4>
   13918:	ldr	r3, [pc, #120]	; 13998 <__lxstat64@plt+0x2b00>
   1391c:	add	fp, r0, #1
   13920:	cmp	r7, r3
   13924:	str	fp, [r4, r6, lsl #3]
   13928:	beq	13934 <__lxstat64@plt+0x2a9c>
   1392c:	mov	r0, r7
   13930:	bl	14fb4 <__lxstat64@plt+0x411c>
   13934:	mov	r0, fp
   13938:	bl	14794 <__lxstat64@plt+0x38fc>
   1393c:	ldr	r3, [r5, #44]	; 0x2c
   13940:	mov	r2, r8
   13944:	mov	r1, fp
   13948:	str	r0, [sl, #4]
   1394c:	str	r3, [sp, #16]
   13950:	ldr	r3, [r5, #40]	; 0x28
   13954:	mov	r7, r0
   13958:	str	r3, [sp, #12]
   1395c:	add	r3, r5, #8
   13960:	str	r3, [sp, #8]
   13964:	ldr	r3, [sp, #28]
   13968:	str	r3, [sp, #4]
   1396c:	ldr	r3, [r5]
   13970:	str	r3, [sp]
   13974:	mov	r3, r9
   13978:	bl	12ac0 <__lxstat64@plt+0x1c28>
   1397c:	ldr	r3, [sp, #24]
   13980:	ldr	r2, [sp, #32]
   13984:	mov	r0, r7
   13988:	str	r2, [r3]
   1398c:	add	sp, sp, #52	; 0x34
   13990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13994:	strdeq	r7, [r2], -r0
   13998:	andeq	r7, r2, ip, asr r1
   1399c:	push	{r4, r5, r6, lr}
   139a0:	mov	r5, r0
   139a4:	bl	10db4 <__errno_location@plt>
   139a8:	cmp	r5, #0
   139ac:	mov	r1, #48	; 0x30
   139b0:	ldr	r6, [r0]
   139b4:	mov	r4, r0
   139b8:	ldr	r0, [pc, #12]	; 139cc <__lxstat64@plt+0x2b34>
   139bc:	movne	r0, r5
   139c0:	bl	14b70 <__lxstat64@plt+0x3cd8>
   139c4:	str	r6, [r4]
   139c8:	pop	{r4, r5, r6, pc}
   139cc:	andeq	r7, r2, ip, asr r2
   139d0:	ldr	r3, [pc, #12]	; 139e4 <__lxstat64@plt+0x2b4c>
   139d4:	cmp	r0, #0
   139d8:	moveq	r0, r3
   139dc:	ldr	r0, [r0]
   139e0:	bx	lr
   139e4:	andeq	r7, r2, ip, asr r2
   139e8:	ldr	r3, [pc, #12]	; 139fc <__lxstat64@plt+0x2b64>
   139ec:	cmp	r0, #0
   139f0:	moveq	r0, r3
   139f4:	str	r1, [r0]
   139f8:	bx	lr
   139fc:	andeq	r7, r2, ip, asr r2
   13a00:	ldr	r3, [pc, #52]	; 13a3c <__lxstat64@plt+0x2ba4>
   13a04:	cmp	r0, #0
   13a08:	moveq	r0, r3
   13a0c:	add	r3, r0, #8
   13a10:	push	{lr}		; (str lr, [sp, #-4]!)
   13a14:	lsr	lr, r1, #5
   13a18:	and	r1, r1, #31
   13a1c:	ldr	ip, [r3, lr, lsl #2]
   13a20:	lsr	r0, ip, r1
   13a24:	eor	r2, r2, r0
   13a28:	and	r2, r2, #1
   13a2c:	and	r0, r0, #1
   13a30:	eor	r1, ip, r2, lsl r1
   13a34:	str	r1, [r3, lr, lsl #2]
   13a38:	pop	{pc}		; (ldr pc, [sp], #4)
   13a3c:	andeq	r7, r2, ip, asr r2
   13a40:	ldr	r3, [pc, #16]	; 13a58 <__lxstat64@plt+0x2bc0>
   13a44:	cmp	r0, #0
   13a48:	movne	r3, r0
   13a4c:	ldr	r0, [r3, #4]
   13a50:	str	r1, [r3, #4]
   13a54:	bx	lr
   13a58:	andeq	r7, r2, ip, asr r2
   13a5c:	ldr	r3, [pc, #44]	; 13a90 <__lxstat64@plt+0x2bf8>
   13a60:	cmp	r0, #0
   13a64:	moveq	r0, r3
   13a68:	mov	r3, #10
   13a6c:	cmp	r2, #0
   13a70:	cmpne	r1, #0
   13a74:	str	r3, [r0]
   13a78:	bne	13a84 <__lxstat64@plt+0x2bec>
   13a7c:	push	{r4, lr}
   13a80:	bl	10e8c <abort@plt>
   13a84:	str	r1, [r0, #40]	; 0x28
   13a88:	str	r2, [r0, #44]	; 0x2c
   13a8c:	bx	lr
   13a90:	andeq	r7, r2, ip, asr r2
   13a94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13a98:	sub	sp, sp, #24
   13a9c:	mov	sl, r3
   13aa0:	ldr	r4, [sp, #56]	; 0x38
   13aa4:	ldr	r3, [pc, #100]	; 13b10 <__lxstat64@plt+0x2c78>
   13aa8:	cmp	r4, #0
   13aac:	moveq	r4, r3
   13ab0:	mov	r7, r0
   13ab4:	mov	r8, r1
   13ab8:	mov	r9, r2
   13abc:	bl	10db4 <__errno_location@plt>
   13ac0:	ldr	r3, [r4, #44]	; 0x2c
   13ac4:	mov	r2, r9
   13ac8:	mov	r1, r8
   13acc:	ldr	r6, [r0]
   13ad0:	str	r3, [sp, #16]
   13ad4:	ldr	r3, [r4, #40]	; 0x28
   13ad8:	mov	r5, r0
   13adc:	str	r3, [sp, #12]
   13ae0:	add	r3, r4, #8
   13ae4:	str	r3, [sp, #8]
   13ae8:	ldr	r3, [r4, #4]
   13aec:	mov	r0, r7
   13af0:	str	r3, [sp, #4]
   13af4:	ldr	r3, [r4]
   13af8:	str	r3, [sp]
   13afc:	mov	r3, sl
   13b00:	bl	12ac0 <__lxstat64@plt+0x1c28>
   13b04:	str	r6, [r5]
   13b08:	add	sp, sp, #24
   13b0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13b10:	andeq	r7, r2, ip, asr r2
   13b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b18:	cmp	r3, #0
   13b1c:	sub	sp, sp, #44	; 0x2c
   13b20:	ldr	r4, [pc, #188]	; 13be4 <__lxstat64@plt+0x2d4c>
   13b24:	mov	r6, r2
   13b28:	movne	r4, r3
   13b2c:	mov	sl, r1
   13b30:	mov	r9, r0
   13b34:	bl	10db4 <__errno_location@plt>
   13b38:	ldr	r5, [r4, #4]
   13b3c:	add	fp, r4, #8
   13b40:	cmp	r6, #0
   13b44:	orreq	r5, r5, #1
   13b48:	mov	r1, #0
   13b4c:	mov	r2, r9
   13b50:	ldr	r3, [r0]
   13b54:	mov	r8, r0
   13b58:	str	r3, [sp, #28]
   13b5c:	ldr	r3, [r4, #44]	; 0x2c
   13b60:	mov	r0, r1
   13b64:	str	r3, [sp, #16]
   13b68:	ldr	r3, [r4, #40]	; 0x28
   13b6c:	stmib	sp, {r5, fp}
   13b70:	str	r3, [sp, #12]
   13b74:	ldr	r3, [r4]
   13b78:	str	r3, [sp]
   13b7c:	mov	r3, sl
   13b80:	bl	12ac0 <__lxstat64@plt+0x1c28>
   13b84:	add	r1, r0, #1
   13b88:	mov	r7, r0
   13b8c:	mov	r0, r1
   13b90:	str	r1, [sp, #36]	; 0x24
   13b94:	bl	14794 <__lxstat64@plt+0x38fc>
   13b98:	ldr	r3, [r4, #44]	; 0x2c
   13b9c:	mov	r2, r9
   13ba0:	str	r3, [sp, #16]
   13ba4:	ldr	r3, [r4, #40]	; 0x28
   13ba8:	stmib	sp, {r5, fp}
   13bac:	str	r3, [sp, #12]
   13bb0:	ldr	r3, [r4]
   13bb4:	ldr	r1, [sp, #36]	; 0x24
   13bb8:	str	r3, [sp]
   13bbc:	mov	r3, sl
   13bc0:	str	r0, [sp, #32]
   13bc4:	bl	12ac0 <__lxstat64@plt+0x1c28>
   13bc8:	ldr	r3, [sp, #28]
   13bcc:	cmp	r6, #0
   13bd0:	str	r3, [r8]
   13bd4:	ldr	r0, [sp, #32]
   13bd8:	strne	r7, [r6]
   13bdc:	add	sp, sp, #44	; 0x2c
   13be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13be4:	andeq	r7, r2, ip, asr r2
   13be8:	mov	r3, r2
   13bec:	mov	r2, #0
   13bf0:	b	13b14 <__lxstat64@plt+0x2c7c>
   13bf4:	push	{r4, r5, r6, r7, r8, lr}
   13bf8:	mov	r6, #1
   13bfc:	ldr	r4, [pc, #104]	; 13c6c <__lxstat64@plt+0x2dd4>
   13c00:	ldr	r5, [r4]
   13c04:	add	r7, r5, #12
   13c08:	ldr	r3, [r4, #4]
   13c0c:	add	r7, r7, #8
   13c10:	cmp	r6, r3
   13c14:	blt	13c5c <__lxstat64@plt+0x2dc4>
   13c18:	ldr	r0, [r5, #4]
   13c1c:	ldr	r6, [pc, #76]	; 13c70 <__lxstat64@plt+0x2dd8>
   13c20:	cmp	r0, r6
   13c24:	beq	13c38 <__lxstat64@plt+0x2da0>
   13c28:	bl	14fb4 <__lxstat64@plt+0x411c>
   13c2c:	mov	r3, #256	; 0x100
   13c30:	str	r3, [r4, #8]
   13c34:	str	r6, [r4, #12]
   13c38:	ldr	r6, [pc, #52]	; 13c74 <__lxstat64@plt+0x2ddc>
   13c3c:	cmp	r5, r6
   13c40:	beq	13c50 <__lxstat64@plt+0x2db8>
   13c44:	mov	r0, r5
   13c48:	bl	14fb4 <__lxstat64@plt+0x411c>
   13c4c:	str	r6, [r4]
   13c50:	mov	r3, #1
   13c54:	str	r3, [r4, #4]
   13c58:	pop	{r4, r5, r6, r7, r8, pc}
   13c5c:	ldr	r0, [r7, #-8]
   13c60:	bl	14fb4 <__lxstat64@plt+0x411c>
   13c64:	add	r6, r6, #1
   13c68:	b	13c08 <__lxstat64@plt+0x2d70>
   13c6c:	strdeq	r7, [r2], -r0
   13c70:	andeq	r7, r2, ip, asr r1
   13c74:	strdeq	r7, [r2], -r8
   13c78:	ldr	r3, [pc, #4]	; 13c84 <__lxstat64@plt+0x2dec>
   13c7c:	mvn	r2, #0
   13c80:	b	137f4 <__lxstat64@plt+0x295c>
   13c84:	andeq	r7, r2, ip, asr r2
   13c88:	ldr	r3, [pc]	; 13c90 <__lxstat64@plt+0x2df8>
   13c8c:	b	137f4 <__lxstat64@plt+0x295c>
   13c90:	andeq	r7, r2, ip, asr r2
   13c94:	mov	r1, r0
   13c98:	mov	r0, #0
   13c9c:	b	13c78 <__lxstat64@plt+0x2de0>
   13ca0:	mov	r2, r1
   13ca4:	mov	r1, r0
   13ca8:	mov	r0, #0
   13cac:	b	13c88 <__lxstat64@plt+0x2df0>
   13cb0:	push	{r4, r5, lr}
   13cb4:	sub	sp, sp, #52	; 0x34
   13cb8:	mov	r5, r2
   13cbc:	mov	r4, r0
   13cc0:	mov	r0, sp
   13cc4:	bl	1297c <__lxstat64@plt+0x1ae4>
   13cc8:	mov	r3, sp
   13ccc:	mvn	r2, #0
   13cd0:	mov	r1, r5
   13cd4:	mov	r0, r4
   13cd8:	bl	137f4 <__lxstat64@plt+0x295c>
   13cdc:	add	sp, sp, #52	; 0x34
   13ce0:	pop	{r4, r5, pc}
   13ce4:	push	{r4, r5, r6, lr}
   13ce8:	sub	sp, sp, #48	; 0x30
   13cec:	mov	r5, r2
   13cf0:	mov	r6, r3
   13cf4:	mov	r4, r0
   13cf8:	mov	r0, sp
   13cfc:	bl	1297c <__lxstat64@plt+0x1ae4>
   13d00:	mov	r3, sp
   13d04:	mov	r2, r6
   13d08:	mov	r1, r5
   13d0c:	mov	r0, r4
   13d10:	bl	137f4 <__lxstat64@plt+0x295c>
   13d14:	add	sp, sp, #48	; 0x30
   13d18:	pop	{r4, r5, r6, pc}
   13d1c:	mov	r2, r1
   13d20:	mov	r1, r0
   13d24:	mov	r0, #0
   13d28:	b	13cb0 <__lxstat64@plt+0x2e18>
   13d2c:	mov	r3, r2
   13d30:	mov	r2, r1
   13d34:	mov	r1, r0
   13d38:	mov	r0, #0
   13d3c:	b	13ce4 <__lxstat64@plt+0x2e4c>
   13d40:	push	{r4, r5, r6, lr}
   13d44:	mov	r4, r0
   13d48:	ldr	lr, [pc, #80]	; 13da0 <__lxstat64@plt+0x2f08>
   13d4c:	mov	r5, r1
   13d50:	mov	r6, r2
   13d54:	ldm	lr!, {r0, r1, r2, r3}
   13d58:	sub	sp, sp, #48	; 0x30
   13d5c:	mov	ip, sp
   13d60:	stmia	ip!, {r0, r1, r2, r3}
   13d64:	ldm	lr!, {r0, r1, r2, r3}
   13d68:	stmia	ip!, {r0, r1, r2, r3}
   13d6c:	ldm	lr, {r0, r1, r2, r3}
   13d70:	stm	ip, {r0, r1, r2, r3}
   13d74:	mov	r1, r6
   13d78:	mov	r2, #1
   13d7c:	mov	r0, sp
   13d80:	bl	13a00 <__lxstat64@plt+0x2b68>
   13d84:	mov	r3, sp
   13d88:	mov	r2, r5
   13d8c:	mov	r1, r4
   13d90:	mov	r0, #0
   13d94:	bl	137f4 <__lxstat64@plt+0x295c>
   13d98:	add	sp, sp, #48	; 0x30
   13d9c:	pop	{r4, r5, r6, pc}
   13da0:	andeq	r7, r2, ip, asr r2
   13da4:	mov	r2, r1
   13da8:	mvn	r1, #0
   13dac:	b	13d40 <__lxstat64@plt+0x2ea8>
   13db0:	mov	r1, #58	; 0x3a
   13db4:	b	13da4 <__lxstat64@plt+0x2f0c>
   13db8:	mov	r2, #58	; 0x3a
   13dbc:	b	13d40 <__lxstat64@plt+0x2ea8>
   13dc0:	push	{r4, r5, lr}
   13dc4:	sub	sp, sp, #100	; 0x64
   13dc8:	mov	r4, r0
   13dcc:	mov	r0, sp
   13dd0:	mov	r5, r2
   13dd4:	bl	1297c <__lxstat64@plt+0x1ae4>
   13dd8:	mov	ip, sp
   13ddc:	add	lr, sp, #48	; 0x30
   13de0:	ldm	ip!, {r0, r1, r2, r3}
   13de4:	stmia	lr!, {r0, r1, r2, r3}
   13de8:	ldm	ip!, {r0, r1, r2, r3}
   13dec:	stmia	lr!, {r0, r1, r2, r3}
   13df0:	ldm	ip, {r0, r1, r2, r3}
   13df4:	stm	lr, {r0, r1, r2, r3}
   13df8:	mov	r2, #1
   13dfc:	mov	r1, #58	; 0x3a
   13e00:	add	r0, sp, #48	; 0x30
   13e04:	bl	13a00 <__lxstat64@plt+0x2b68>
   13e08:	add	r3, sp, #48	; 0x30
   13e0c:	mvn	r2, #0
   13e10:	mov	r1, r5
   13e14:	mov	r0, r4
   13e18:	bl	137f4 <__lxstat64@plt+0x295c>
   13e1c:	add	sp, sp, #100	; 0x64
   13e20:	pop	{r4, r5, pc}
   13e24:	push	{r4, r5, r6, r7, lr}
   13e28:	mov	r4, r0
   13e2c:	ldr	lr, [pc, #84]	; 13e88 <__lxstat64@plt+0x2ff0>
   13e30:	mov	r6, r1
   13e34:	mov	r7, r2
   13e38:	mov	r5, r3
   13e3c:	ldm	lr!, {r0, r1, r2, r3}
   13e40:	sub	sp, sp, #52	; 0x34
   13e44:	mov	ip, sp
   13e48:	stmia	ip!, {r0, r1, r2, r3}
   13e4c:	ldm	lr!, {r0, r1, r2, r3}
   13e50:	stmia	ip!, {r0, r1, r2, r3}
   13e54:	ldm	lr, {r0, r1, r2, r3}
   13e58:	stm	ip, {r0, r1, r2, r3}
   13e5c:	mov	r2, r7
   13e60:	mov	r1, r6
   13e64:	mov	r0, sp
   13e68:	bl	13a5c <__lxstat64@plt+0x2bc4>
   13e6c:	mov	r3, sp
   13e70:	ldr	r2, [sp, #72]	; 0x48
   13e74:	mov	r1, r5
   13e78:	mov	r0, r4
   13e7c:	bl	137f4 <__lxstat64@plt+0x295c>
   13e80:	add	sp, sp, #52	; 0x34
   13e84:	pop	{r4, r5, r6, r7, pc}
   13e88:	andeq	r7, r2, ip, asr r2
   13e8c:	mvn	ip, #0
   13e90:	push	{r0, r1, r2, lr}
   13e94:	str	ip, [sp]
   13e98:	bl	13e24 <__lxstat64@plt+0x2f8c>
   13e9c:	add	sp, sp, #12
   13ea0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ea4:	mov	r3, r2
   13ea8:	mov	r2, r1
   13eac:	mov	r1, r0
   13eb0:	mov	r0, #0
   13eb4:	b	13e8c <__lxstat64@plt+0x2ff4>
   13eb8:	push	{r0, r1, r2, lr}
   13ebc:	str	r3, [sp]
   13ec0:	mov	r3, r2
   13ec4:	mov	r2, r1
   13ec8:	mov	r1, r0
   13ecc:	mov	r0, #0
   13ed0:	bl	13e24 <__lxstat64@plt+0x2f8c>
   13ed4:	add	sp, sp, #12
   13ed8:	pop	{pc}		; (ldr pc, [sp], #4)
   13edc:	ldr	r3, [pc]	; 13ee4 <__lxstat64@plt+0x304c>
   13ee0:	b	137f4 <__lxstat64@plt+0x295c>
   13ee4:	andeq	r7, r2, r0, lsl #2
   13ee8:	mov	r2, r1
   13eec:	mov	r1, r0
   13ef0:	mov	r0, #0
   13ef4:	b	13edc <__lxstat64@plt+0x3044>
   13ef8:	mvn	r2, #0
   13efc:	b	13edc <__lxstat64@plt+0x3044>
   13f00:	mov	r1, r0
   13f04:	mov	r0, #0
   13f08:	b	13ef8 <__lxstat64@plt+0x3060>
   13f0c:	ldrb	ip, [r0]
   13f10:	ldrb	r3, [r1]
   13f14:	cmp	ip, r2
   13f18:	bne	13fb8 <__lxstat64@plt+0x3120>
   13f1c:	cmp	r3, ip
   13f20:	addne	r0, r0, #1
   13f24:	bne	13f94 <__lxstat64@plt+0x30fc>
   13f28:	ldrb	r3, [r0, #1]!
   13f2c:	ldrb	r2, [r1, #1]!
   13f30:	sub	ip, r3, #48	; 0x30
   13f34:	cmp	r3, r2
   13f38:	beq	13f58 <__lxstat64@plt+0x30c0>
   13f3c:	cmp	ip, #9
   13f40:	sub	ip, r2, #48	; 0x30
   13f44:	bhi	13f68 <__lxstat64@plt+0x30d0>
   13f48:	cmp	ip, #9
   13f4c:	bhi	13f94 <__lxstat64@plt+0x30fc>
   13f50:	sub	r0, r3, r2
   13f54:	bx	lr
   13f58:	cmp	ip, #9
   13f5c:	bls	13f28 <__lxstat64@plt+0x3090>
   13f60:	mov	r0, #0
   13f64:	bx	lr
   13f68:	cmp	ip, #9
   13f6c:	bhi	13f60 <__lxstat64@plt+0x30c8>
   13f70:	sub	r1, r1, #1
   13f74:	ldrb	r0, [r1, #1]!
   13f78:	cmp	r0, #48	; 0x30
   13f7c:	beq	13f74 <__lxstat64@plt+0x30dc>
   13f80:	sub	r0, r0, #48	; 0x30
   13f84:	cmp	r0, #9
   13f88:	movhi	r0, #0
   13f8c:	mvnls	r0, #0
   13f90:	bx	lr
   13f94:	sub	r3, r0, #1
   13f98:	ldrb	r0, [r3, #1]!
   13f9c:	cmp	r0, #48	; 0x30
   13fa0:	beq	13f98 <__lxstat64@plt+0x3100>
   13fa4:	sub	r0, r0, #48	; 0x30
   13fa8:	cmp	r0, #9
   13fac:	movhi	r0, #0
   13fb0:	movls	r0, #1
   13fb4:	bx	lr
   13fb8:	cmp	r3, r2
   13fbc:	bne	13f60 <__lxstat64@plt+0x30c8>
   13fc0:	add	r1, r1, #1
   13fc4:	b	13f70 <__lxstat64@plt+0x30d8>
   13fc8:	push	{r4, lr}
   13fcc:	ldrb	r2, [r0]
   13fd0:	ldrb	ip, [r1]
   13fd4:	cmp	r2, #45	; 0x2d
   13fd8:	bne	140b4 <__lxstat64@plt+0x321c>
   13fdc:	ldrb	r2, [r0, #1]!
   13fe0:	cmp	r2, #48	; 0x30
   13fe4:	beq	13fdc <__lxstat64@plt+0x3144>
   13fe8:	cmp	ip, #45	; 0x2d
   13fec:	beq	14024 <__lxstat64@plt+0x318c>
   13ff0:	sub	r0, r2, #48	; 0x30
   13ff4:	cmp	r0, #9
   13ff8:	bhi	14008 <__lxstat64@plt+0x3170>
   13ffc:	mvn	r0, #0
   14000:	pop	{r4, pc}
   14004:	ldrb	ip, [r1, #1]!
   14008:	cmp	ip, #48	; 0x30
   1400c:	beq	14004 <__lxstat64@plt+0x316c>
   14010:	sub	r0, ip, #48	; 0x30
   14014:	cmp	r0, #9
   14018:	movhi	r0, #0
   1401c:	mvnls	r0, #0
   14020:	pop	{r4, pc}
   14024:	ldrb	ip, [r1, #1]!
   14028:	cmp	ip, #48	; 0x30
   1402c:	beq	14024 <__lxstat64@plt+0x318c>
   14030:	cmp	r2, ip
   14034:	bne	14044 <__lxstat64@plt+0x31ac>
   14038:	sub	r3, r2, #48	; 0x30
   1403c:	cmp	r3, #9
   14040:	bls	14088 <__lxstat64@plt+0x31f0>
   14044:	mov	lr, r2
   14048:	mov	r4, r0
   1404c:	sub	lr, lr, #48	; 0x30
   14050:	cmp	lr, #9
   14054:	sub	r3, r4, r0
   14058:	bls	14094 <__lxstat64@plt+0x31fc>
   1405c:	mov	r0, ip
   14060:	mov	lr, r1
   14064:	sub	r0, r0, #48	; 0x30
   14068:	cmp	r0, #9
   1406c:	sub	r4, lr, r1
   14070:	bls	1409c <__lxstat64@plt+0x3204>
   14074:	cmp	r3, r4
   14078:	beq	140a4 <__lxstat64@plt+0x320c>
   1407c:	bcs	13ffc <__lxstat64@plt+0x3164>
   14080:	mov	r0, #1
   14084:	pop	{r4, pc}
   14088:	ldrb	r2, [r0, #1]!
   1408c:	ldrb	ip, [r1, #1]!
   14090:	b	14030 <__lxstat64@plt+0x3198>
   14094:	ldrb	lr, [r4, #1]!
   14098:	b	1404c <__lxstat64@plt+0x31b4>
   1409c:	ldrb	r0, [lr, #1]!
   140a0:	b	14064 <__lxstat64@plt+0x31cc>
   140a4:	cmp	r3, #0
   140a8:	beq	14190 <__lxstat64@plt+0x32f8>
   140ac:	sub	r0, ip, r2
   140b0:	pop	{r4, pc}
   140b4:	cmp	ip, #45	; 0x2d
   140b8:	bne	140fc <__lxstat64@plt+0x3264>
   140bc:	ldrb	r3, [r1, #1]!
   140c0:	cmp	r3, #48	; 0x30
   140c4:	beq	140bc <__lxstat64@plt+0x3224>
   140c8:	sub	r3, r3, #48	; 0x30
   140cc:	cmp	r3, #9
   140d0:	bls	14080 <__lxstat64@plt+0x31e8>
   140d4:	cmp	r2, #48	; 0x30
   140d8:	beq	140f0 <__lxstat64@plt+0x3258>
   140dc:	sub	r0, r2, #48	; 0x30
   140e0:	cmp	r0, #9
   140e4:	movhi	r0, #0
   140e8:	movls	r0, #1
   140ec:	pop	{r4, pc}
   140f0:	ldrb	r2, [r0, #1]!
   140f4:	b	140d4 <__lxstat64@plt+0x323c>
   140f8:	ldrb	r2, [r0, #1]!
   140fc:	cmp	r2, #48	; 0x30
   14100:	beq	140f8 <__lxstat64@plt+0x3260>
   14104:	cmp	ip, #48	; 0x30
   14108:	bne	1411c <__lxstat64@plt+0x3284>
   1410c:	ldrb	ip, [r1, #1]!
   14110:	b	14104 <__lxstat64@plt+0x326c>
   14114:	ldrb	r2, [r0, #1]!
   14118:	ldrb	ip, [r1, #1]!
   1411c:	cmp	r2, ip
   14120:	bne	14130 <__lxstat64@plt+0x3298>
   14124:	sub	r3, r2, #48	; 0x30
   14128:	cmp	r3, #9
   1412c:	bls	14114 <__lxstat64@plt+0x327c>
   14130:	mov	lr, r2
   14134:	mov	r4, r0
   14138:	sub	lr, lr, #48	; 0x30
   1413c:	cmp	lr, #9
   14140:	sub	r3, r4, r0
   14144:	bls	14170 <__lxstat64@plt+0x32d8>
   14148:	mov	r0, ip
   1414c:	mov	lr, r1
   14150:	sub	r0, r0, #48	; 0x30
   14154:	cmp	r0, #9
   14158:	sub	r4, lr, r1
   1415c:	bls	14178 <__lxstat64@plt+0x32e0>
   14160:	cmp	r4, r3
   14164:	beq	14180 <__lxstat64@plt+0x32e8>
   14168:	bls	14080 <__lxstat64@plt+0x31e8>
   1416c:	b	13ffc <__lxstat64@plt+0x3164>
   14170:	ldrb	lr, [r4, #1]!
   14174:	b	14138 <__lxstat64@plt+0x32a0>
   14178:	ldrb	r0, [lr, #1]!
   1417c:	b	14150 <__lxstat64@plt+0x32b8>
   14180:	cmp	r3, #0
   14184:	beq	14190 <__lxstat64@plt+0x32f8>
   14188:	sub	r0, r2, ip
   1418c:	pop	{r4, pc}
   14190:	mov	r0, r3
   14194:	pop	{r4, pc}
   14198:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1419c:	mov	r5, r0
   141a0:	mov	r6, r1
   141a4:	ldr	r0, [sp, #32]
   141a8:	ldr	r1, [sp, #36]	; 0x24
   141ac:	mov	r7, r2
   141b0:	mov	r8, r3
   141b4:	bl	14cf0 <__lxstat64@plt+0x3e58>
   141b8:	subs	r4, r0, #0
   141bc:	beq	14210 <__lxstat64@plt+0x3378>
   141c0:	cmp	r7, #0
   141c4:	beq	141f8 <__lxstat64@plt+0x3360>
   141c8:	ldr	r3, [pc, #108]	; 1423c <__lxstat64@plt+0x33a4>
   141cc:	str	r4, [sp, #4]
   141d0:	str	r3, [sp]
   141d4:	mov	r2, r7
   141d8:	mov	r3, r8
   141dc:	mov	r1, r6
   141e0:	mov	r0, r5
   141e4:	bl	10d60 <error_at_line@plt>
   141e8:	mov	r0, r4
   141ec:	add	sp, sp, #8
   141f0:	pop	{r4, r5, r6, r7, r8, lr}
   141f4:	b	14fb4 <__lxstat64@plt+0x411c>
   141f8:	mov	r3, r4
   141fc:	ldr	r2, [pc, #56]	; 1423c <__lxstat64@plt+0x33a4>
   14200:	mov	r1, r6
   14204:	mov	r0, r5
   14208:	bl	10d48 <error@plt>
   1420c:	b	141e8 <__lxstat64@plt+0x3350>
   14210:	bl	10db4 <__errno_location@plt>
   14214:	mov	r2, #5
   14218:	ldr	r1, [pc, #32]	; 14240 <__lxstat64@plt+0x33a8>
   1421c:	ldr	r5, [r0]
   14220:	mov	r0, r4
   14224:	bl	10cc4 <dcgettext@plt>
   14228:	mov	r1, r5
   1422c:	mov	r2, r0
   14230:	mov	r0, r4
   14234:	bl	10d48 <error@plt>
   14238:	bl	10e8c <abort@plt>
   1423c:	andeq	r6, r1, sl, ror r8
   14240:	andeq	r6, r1, fp, ror r9
   14244:	push	{r0, r1, r2, lr}
   14248:	stm	sp, {r2, r3}
   1424c:	mov	r3, #0
   14250:	mov	r2, r3
   14254:	bl	14198 <__lxstat64@plt+0x3300>
   14258:	add	sp, sp, #12
   1425c:	pop	{pc}		; (ldr pc, [sp], #4)
   14260:	push	{r4, r5, r6, lr}
   14264:	sub	sp, sp, #32
   14268:	cmp	r1, #0
   1426c:	mov	r5, r0
   14270:	ldr	r4, [sp, #48]	; 0x30
   14274:	ldr	r6, [sp, #52]	; 0x34
   14278:	beq	1432c <__lxstat64@plt+0x3494>
   1427c:	stm	sp, {r2, r3}
   14280:	mov	r3, r1
   14284:	ldr	r2, [pc, #860]	; 145e8 <__lxstat64@plt+0x3750>
   14288:	mov	r1, #1
   1428c:	bl	10dfc <__fprintf_chk@plt>
   14290:	mov	r2, #5
   14294:	ldr	r1, [pc, #848]	; 145ec <__lxstat64@plt+0x3754>
   14298:	mov	r0, #0
   1429c:	bl	10cc4 <dcgettext@plt>
   142a0:	ldr	r3, [pc, #840]	; 145f0 <__lxstat64@plt+0x3758>
   142a4:	ldr	r2, [pc, #840]	; 145f4 <__lxstat64@plt+0x375c>
   142a8:	str	r3, [sp]
   142ac:	mov	r1, #1
   142b0:	mov	r3, r0
   142b4:	mov	r0, r5
   142b8:	bl	10dfc <__fprintf_chk@plt>
   142bc:	mov	r1, r5
   142c0:	mov	r0, #10
   142c4:	bl	10cb8 <fputc_unlocked@plt>
   142c8:	mov	r2, #5
   142cc:	ldr	r1, [pc, #804]	; 145f8 <__lxstat64@plt+0x3760>
   142d0:	mov	r0, #0
   142d4:	bl	10cc4 <dcgettext@plt>
   142d8:	mov	r1, #1
   142dc:	ldr	r3, [pc, #792]	; 145fc <__lxstat64@plt+0x3764>
   142e0:	mov	r2, r0
   142e4:	mov	r0, r5
   142e8:	bl	10dfc <__fprintf_chk@plt>
   142ec:	mov	r1, r5
   142f0:	mov	r0, #10
   142f4:	bl	10cb8 <fputc_unlocked@plt>
   142f8:	cmp	r6, #9
   142fc:	ldrls	pc, [pc, r6, lsl #2]
   14300:	b	145dc <__lxstat64@plt+0x3744>
   14304:	andeq	r4, r1, ip, lsl r4
   14308:	andeq	r4, r1, r4, asr #6
   1430c:	andeq	r4, r1, r0, ror r3
   14310:	andeq	r4, r1, r4, lsr #7
   14314:	andeq	r4, r1, r0, ror #7
   14318:	andeq	r4, r1, r4, lsr #8
   1431c:	andeq	r4, r1, ip, ror #8
   14320:			; <UNDEFINED> instruction: 0x000144bc
   14324:	andeq	r4, r1, r4, lsl r5
   14328:	andeq	r4, r1, r4, ror r5
   1432c:	str	r3, [sp]
   14330:	mov	r1, #1
   14334:	mov	r3, r2
   14338:	ldr	r2, [pc, #704]	; 14600 <__lxstat64@plt+0x3768>
   1433c:	bl	10dfc <__fprintf_chk@plt>
   14340:	b	14290 <__lxstat64@plt+0x33f8>
   14344:	mov	r2, #5
   14348:	ldr	r1, [pc, #692]	; 14604 <__lxstat64@plt+0x376c>
   1434c:	mov	r0, #0
   14350:	bl	10cc4 <dcgettext@plt>
   14354:	ldr	r3, [r4]
   14358:	mov	r1, #1
   1435c:	mov	r2, r0
   14360:	mov	r0, r5
   14364:	add	sp, sp, #32
   14368:	pop	{r4, r5, r6, lr}
   1436c:	b	10dfc <__fprintf_chk@plt>
   14370:	mov	r2, #5
   14374:	ldr	r1, [pc, #652]	; 14608 <__lxstat64@plt+0x3770>
   14378:	mov	r0, #0
   1437c:	bl	10cc4 <dcgettext@plt>
   14380:	ldr	r3, [r4, #4]
   14384:	mov	r1, #1
   14388:	str	r3, [sp, #48]	; 0x30
   1438c:	ldr	r3, [r4]
   14390:	mov	r2, r0
   14394:	mov	r0, r5
   14398:	add	sp, sp, #32
   1439c:	pop	{r4, r5, r6, lr}
   143a0:	b	10dfc <__fprintf_chk@plt>
   143a4:	mov	r2, #5
   143a8:	ldr	r1, [pc, #604]	; 1460c <__lxstat64@plt+0x3774>
   143ac:	mov	r0, #0
   143b0:	bl	10cc4 <dcgettext@plt>
   143b4:	ldr	r3, [r4, #8]
   143b8:	mov	r1, #1
   143bc:	str	r3, [sp, #52]	; 0x34
   143c0:	ldr	r3, [r4, #4]
   143c4:	str	r3, [sp, #48]	; 0x30
   143c8:	ldr	r3, [r4]
   143cc:	mov	r2, r0
   143d0:	mov	r0, r5
   143d4:	add	sp, sp, #32
   143d8:	pop	{r4, r5, r6, lr}
   143dc:	b	10dfc <__fprintf_chk@plt>
   143e0:	mov	r2, #5
   143e4:	ldr	r1, [pc, #548]	; 14610 <__lxstat64@plt+0x3778>
   143e8:	mov	r0, #0
   143ec:	bl	10cc4 <dcgettext@plt>
   143f0:	ldr	r3, [r4, #12]
   143f4:	mov	r1, #1
   143f8:	str	r3, [sp, #8]
   143fc:	ldr	r3, [r4, #8]
   14400:	str	r3, [sp, #4]
   14404:	ldr	r3, [r4, #4]
   14408:	str	r3, [sp]
   1440c:	ldr	r3, [r4]
   14410:	mov	r2, r0
   14414:	mov	r0, r5
   14418:	bl	10dfc <__fprintf_chk@plt>
   1441c:	add	sp, sp, #32
   14420:	pop	{r4, r5, r6, pc}
   14424:	mov	r2, #5
   14428:	ldr	r1, [pc, #484]	; 14614 <__lxstat64@plt+0x377c>
   1442c:	mov	r0, #0
   14430:	bl	10cc4 <dcgettext@plt>
   14434:	ldr	r3, [r4, #16]
   14438:	mov	r1, #1
   1443c:	str	r3, [sp, #12]
   14440:	ldr	r3, [r4, #12]
   14444:	str	r3, [sp, #8]
   14448:	ldr	r3, [r4, #8]
   1444c:	str	r3, [sp, #4]
   14450:	ldr	r3, [r4, #4]
   14454:	str	r3, [sp]
   14458:	ldr	r3, [r4]
   1445c:	mov	r2, r0
   14460:	mov	r0, r5
   14464:	bl	10dfc <__fprintf_chk@plt>
   14468:	b	1441c <__lxstat64@plt+0x3584>
   1446c:	mov	r2, #5
   14470:	ldr	r1, [pc, #416]	; 14618 <__lxstat64@plt+0x3780>
   14474:	mov	r0, #0
   14478:	bl	10cc4 <dcgettext@plt>
   1447c:	ldr	r3, [r4, #20]
   14480:	mov	r1, #1
   14484:	str	r3, [sp, #16]
   14488:	ldr	r3, [r4, #16]
   1448c:	str	r3, [sp, #12]
   14490:	ldr	r3, [r4, #12]
   14494:	str	r3, [sp, #8]
   14498:	ldr	r3, [r4, #8]
   1449c:	str	r3, [sp, #4]
   144a0:	ldr	r3, [r4, #4]
   144a4:	str	r3, [sp]
   144a8:	ldr	r3, [r4]
   144ac:	mov	r2, r0
   144b0:	mov	r0, r5
   144b4:	bl	10dfc <__fprintf_chk@plt>
   144b8:	b	1441c <__lxstat64@plt+0x3584>
   144bc:	mov	r2, #5
   144c0:	ldr	r1, [pc, #340]	; 1461c <__lxstat64@plt+0x3784>
   144c4:	mov	r0, #0
   144c8:	bl	10cc4 <dcgettext@plt>
   144cc:	ldr	r3, [r4, #24]
   144d0:	mov	r1, #1
   144d4:	str	r3, [sp, #20]
   144d8:	ldr	r3, [r4, #20]
   144dc:	str	r3, [sp, #16]
   144e0:	ldr	r3, [r4, #16]
   144e4:	str	r3, [sp, #12]
   144e8:	ldr	r3, [r4, #12]
   144ec:	str	r3, [sp, #8]
   144f0:	ldr	r3, [r4, #8]
   144f4:	str	r3, [sp, #4]
   144f8:	ldr	r3, [r4, #4]
   144fc:	str	r3, [sp]
   14500:	ldr	r3, [r4]
   14504:	mov	r2, r0
   14508:	mov	r0, r5
   1450c:	bl	10dfc <__fprintf_chk@plt>
   14510:	b	1441c <__lxstat64@plt+0x3584>
   14514:	mov	r2, #5
   14518:	ldr	r1, [pc, #256]	; 14620 <__lxstat64@plt+0x3788>
   1451c:	mov	r0, #0
   14520:	bl	10cc4 <dcgettext@plt>
   14524:	ldr	r3, [r4, #28]
   14528:	mov	r1, #1
   1452c:	str	r3, [sp, #24]
   14530:	ldr	r3, [r4, #24]
   14534:	str	r3, [sp, #20]
   14538:	ldr	r3, [r4, #20]
   1453c:	str	r3, [sp, #16]
   14540:	ldr	r3, [r4, #16]
   14544:	str	r3, [sp, #12]
   14548:	ldr	r3, [r4, #12]
   1454c:	str	r3, [sp, #8]
   14550:	ldr	r3, [r4, #8]
   14554:	str	r3, [sp, #4]
   14558:	ldr	r3, [r4, #4]
   1455c:	str	r3, [sp]
   14560:	ldr	r3, [r4]
   14564:	mov	r2, r0
   14568:	mov	r0, r5
   1456c:	bl	10dfc <__fprintf_chk@plt>
   14570:	b	1441c <__lxstat64@plt+0x3584>
   14574:	ldr	r1, [pc, #168]	; 14624 <__lxstat64@plt+0x378c>
   14578:	mov	r2, #5
   1457c:	mov	r0, #0
   14580:	bl	10cc4 <dcgettext@plt>
   14584:	ldr	r3, [r4, #32]
   14588:	mov	r1, #1
   1458c:	str	r3, [sp, #28]
   14590:	ldr	r3, [r4, #28]
   14594:	str	r3, [sp, #24]
   14598:	ldr	r3, [r4, #24]
   1459c:	str	r3, [sp, #20]
   145a0:	ldr	r3, [r4, #20]
   145a4:	str	r3, [sp, #16]
   145a8:	ldr	r3, [r4, #16]
   145ac:	str	r3, [sp, #12]
   145b0:	ldr	r3, [r4, #12]
   145b4:	str	r3, [sp, #8]
   145b8:	ldr	r3, [r4, #8]
   145bc:	str	r3, [sp, #4]
   145c0:	ldr	r3, [r4, #4]
   145c4:	str	r3, [sp]
   145c8:	ldr	r3, [r4]
   145cc:	mov	r2, r0
   145d0:	mov	r0, r5
   145d4:	bl	10dfc <__fprintf_chk@plt>
   145d8:	b	1441c <__lxstat64@plt+0x3584>
   145dc:	mov	r2, #5
   145e0:	ldr	r1, [pc, #64]	; 14628 <__lxstat64@plt+0x3790>
   145e4:	b	1457c <__lxstat64@plt+0x36e4>
   145e8:	muleq	r1, fp, r9
   145ec:	andeq	r6, r1, lr, lsr #19
   145f0:	andeq	r0, r0, r6, ror #15
   145f4:	andeq	r6, r1, ip, ror ip
   145f8:			; <UNDEFINED> instruction: 0x000169b2
   145fc:	andeq	r6, r1, sp, asr sl
   14600:	andeq	r6, r1, r7, lsr #19
   14604:	andeq	r6, r1, pc, ror sl
   14608:	andeq	r6, r1, pc, lsl #21
   1460c:	andeq	r6, r1, r6, lsr #21
   14610:	andeq	r6, r1, r2, asr #21
   14614:	andeq	r6, r1, r2, ror #21
   14618:	andeq	r6, r1, r6, lsl #22
   1461c:	andeq	r6, r1, lr, lsr #22
   14620:	andeq	r6, r1, sl, asr fp
   14624:	andeq	r6, r1, sl, lsl #23
   14628:			; <UNDEFINED> instruction: 0x00016bbe
   1462c:	push	{r0, r1, r4, lr}
   14630:	mov	ip, #0
   14634:	ldr	lr, [sp, #16]
   14638:	ldr	r4, [lr, ip, lsl #2]
   1463c:	cmp	r4, #0
   14640:	bne	14658 <__lxstat64@plt+0x37c0>
   14644:	str	ip, [sp, #4]
   14648:	str	lr, [sp]
   1464c:	bl	14260 <__lxstat64@plt+0x33c8>
   14650:	add	sp, sp, #8
   14654:	pop	{r4, pc}
   14658:	add	ip, ip, #1
   1465c:	b	14638 <__lxstat64@plt+0x37a0>
   14660:	push	{r4, r5, lr}
   14664:	sub	sp, sp, #52	; 0x34
   14668:	mov	ip, #0
   1466c:	ldr	r5, [sp, #64]	; 0x40
   14670:	add	lr, sp, #8
   14674:	ldr	r4, [r5, ip, lsl #2]
   14678:	cmp	r4, #0
   1467c:	str	r4, [lr, ip, lsl #2]
   14680:	beq	14690 <__lxstat64@plt+0x37f8>
   14684:	add	ip, ip, #1
   14688:	cmp	ip, #10
   1468c:	bne	14674 <__lxstat64@plt+0x37dc>
   14690:	str	ip, [sp, #4]
   14694:	str	lr, [sp]
   14698:	bl	14260 <__lxstat64@plt+0x33c8>
   1469c:	add	sp, sp, #52	; 0x34
   146a0:	pop	{r4, r5, pc}
   146a4:	push	{r3}		; (str r3, [sp, #-4]!)
   146a8:	push	{r0, r1, r2, r3, lr}
   146ac:	add	r3, sp, #24
   146b0:	str	r3, [sp, #12]
   146b4:	str	r3, [sp]
   146b8:	ldr	r3, [sp, #20]
   146bc:	bl	14660 <__lxstat64@plt+0x37c8>
   146c0:	add	sp, sp, #16
   146c4:	pop	{lr}		; (ldr lr, [sp], #4)
   146c8:	add	sp, sp, #4
   146cc:	bx	lr
   146d0:	ldr	r3, [pc, #116]	; 1474c <__lxstat64@plt+0x38b4>
   146d4:	push	{r4, lr}
   146d8:	mov	r0, #10
   146dc:	ldr	r1, [r3]
   146e0:	bl	10cb8 <fputc_unlocked@plt>
   146e4:	mov	r2, #5
   146e8:	ldr	r1, [pc, #96]	; 14750 <__lxstat64@plt+0x38b8>
   146ec:	mov	r0, #0
   146f0:	bl	10cc4 <dcgettext@plt>
   146f4:	ldr	r2, [pc, #88]	; 14754 <__lxstat64@plt+0x38bc>
   146f8:	mov	r1, r0
   146fc:	mov	r0, #1
   14700:	bl	10de4 <__printf_chk@plt>
   14704:	mov	r2, #5
   14708:	ldr	r1, [pc, #72]	; 14758 <__lxstat64@plt+0x38c0>
   1470c:	mov	r0, #0
   14710:	bl	10cc4 <dcgettext@plt>
   14714:	ldr	r3, [pc, #64]	; 1475c <__lxstat64@plt+0x38c4>
   14718:	ldr	r2, [pc, #64]	; 14760 <__lxstat64@plt+0x38c8>
   1471c:	mov	r1, r0
   14720:	mov	r0, #1
   14724:	bl	10de4 <__printf_chk@plt>
   14728:	mov	r2, #5
   1472c:	ldr	r1, [pc, #48]	; 14764 <__lxstat64@plt+0x38cc>
   14730:	mov	r0, #0
   14734:	bl	10cc4 <dcgettext@plt>
   14738:	ldr	r2, [pc, #40]	; 14768 <__lxstat64@plt+0x38d0>
   1473c:	pop	{r4, lr}
   14740:	mov	r1, r0
   14744:	mov	r0, #1
   14748:	b	10de4 <__printf_chk@plt>
   1474c:	andeq	r7, r2, ip, lsr r1
   14750:	strdeq	r6, [r1], -sl
   14754:	andeq	r6, r1, lr, lsl #24
   14758:	andeq	r6, r1, r4, lsr #24
   1475c:	andeq	r6, r1, r5, asr #13
   14760:	andeq	r6, r1, sp, ror #13
   14764:	andeq	r6, r1, r8, lsr ip
   14768:	andeq	r6, r1, pc, asr ip
   1476c:	push	{r4, lr}
   14770:	bl	14db0 <__lxstat64@plt+0x3f18>
   14774:	cmp	r0, #0
   14778:	popne	{r4, pc}
   1477c:	bl	14c00 <__lxstat64@plt+0x3d68>
   14780:	push	{r4, lr}
   14784:	bl	14db0 <__lxstat64@plt+0x3f18>
   14788:	cmp	r0, #0
   1478c:	popne	{r4, pc}
   14790:	bl	14c00 <__lxstat64@plt+0x3d68>
   14794:	b	1476c <__lxstat64@plt+0x38d4>
   14798:	push	{r4, r5, r6, lr}
   1479c:	mov	r5, r0
   147a0:	mov	r4, r1
   147a4:	bl	14df0 <__lxstat64@plt+0x3f58>
   147a8:	cmp	r0, #0
   147ac:	popne	{r4, r5, r6, pc}
   147b0:	adds	r4, r4, #0
   147b4:	movne	r4, #1
   147b8:	cmp	r5, #0
   147bc:	orreq	r4, r4, #1
   147c0:	cmp	r4, #0
   147c4:	popeq	{r4, r5, r6, pc}
   147c8:	bl	14c00 <__lxstat64@plt+0x3d68>
   147cc:	push	{r4, lr}
   147d0:	cmp	r1, #0
   147d4:	orreq	r1, r1, #1
   147d8:	bl	14df0 <__lxstat64@plt+0x3f58>
   147dc:	cmp	r0, #0
   147e0:	popne	{r4, pc}
   147e4:	bl	14c00 <__lxstat64@plt+0x3d68>
   147e8:	push	{r4, r5, r6, lr}
   147ec:	mov	r6, r0
   147f0:	mov	r5, r1
   147f4:	mov	r4, r2
   147f8:	bl	15120 <__lxstat64@plt+0x4288>
   147fc:	cmp	r0, #0
   14800:	popne	{r4, r5, r6, pc}
   14804:	cmp	r6, #0
   14808:	beq	14818 <__lxstat64@plt+0x3980>
   1480c:	cmp	r5, #0
   14810:	cmpne	r4, #0
   14814:	popeq	{r4, r5, r6, pc}
   14818:	bl	14c00 <__lxstat64@plt+0x3d68>
   1481c:	b	147e8 <__lxstat64@plt+0x3950>
   14820:	cmp	r2, #0
   14824:	cmpne	r1, #0
   14828:	moveq	r2, #1
   1482c:	moveq	r1, r2
   14830:	push	{r4, lr}
   14834:	bl	15120 <__lxstat64@plt+0x4288>
   14838:	cmp	r0, #0
   1483c:	popne	{r4, pc}
   14840:	bl	14c00 <__lxstat64@plt+0x3d68>
   14844:	mov	r2, r1
   14848:	mov	r1, r0
   1484c:	mov	r0, #0
   14850:	b	147e8 <__lxstat64@plt+0x3950>
   14854:	mov	r2, r1
   14858:	mov	r1, r0
   1485c:	mov	r0, #0
   14860:	b	14820 <__lxstat64@plt+0x3988>
   14864:	push	{r4, r5, r6, r7, r8, lr}
   14868:	subs	r7, r0, #0
   1486c:	mov	r5, r1
   14870:	mov	r6, r2
   14874:	ldr	r4, [r1]
   14878:	bne	148b4 <__lxstat64@plt+0x3a1c>
   1487c:	cmp	r4, #0
   14880:	bne	1489c <__lxstat64@plt+0x3a04>
   14884:	mov	r1, r2
   14888:	mov	r0, #64	; 0x40
   1488c:	bl	1524c <__lxstat64@plt+0x43b4>
   14890:	cmp	r0, #0
   14894:	movne	r4, r0
   14898:	addeq	r4, r0, #1
   1489c:	mov	r2, r6
   148a0:	mov	r1, r4
   148a4:	mov	r0, r7
   148a8:	bl	147e8 <__lxstat64@plt+0x3950>
   148ac:	str	r4, [r5]
   148b0:	pop	{r4, r5, r6, r7, r8, pc}
   148b4:	lsr	r2, r4, #1
   148b8:	add	r3, r2, #1
   148bc:	mvn	r3, r3
   148c0:	cmp	r4, r3
   148c4:	addls	r4, r4, #1
   148c8:	addls	r4, r4, r2
   148cc:	bls	1489c <__lxstat64@plt+0x3a04>
   148d0:	bl	14c00 <__lxstat64@plt+0x3d68>
   148d4:	mov	r2, #1
   148d8:	b	14864 <__lxstat64@plt+0x39cc>
   148dc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   148e0:	mov	sl, r0
   148e4:	ldr	r8, [r1]
   148e8:	mov	fp, r1
   148ec:	mov	r5, r2
   148f0:	asrs	r4, r8, #1
   148f4:	mov	r9, r3
   148f8:	ldr	r7, [sp, #48]	; 0x30
   148fc:	bpl	14998 <__lxstat64@plt+0x3b00>
   14900:	rsb	r2, r4, #-2147483648	; 0x80000000
   14904:	cmp	r8, r2
   14908:	movge	r2, #0
   1490c:	movlt	r2, #1
   14910:	mvn	r3, r9
   14914:	cmp	r2, #0
   14918:	lsr	r3, r3, #31
   1491c:	addeq	r4, r4, r8
   14920:	mvnne	r4, #-2147483648	; 0x80000000
   14924:	mov	r0, r3
   14928:	cmp	r9, r4
   1492c:	movge	r0, #0
   14930:	andlt	r0, r0, #1
   14934:	cmp	r0, #0
   14938:	str	r3, [sp, #4]
   1493c:	bne	14b0c <__lxstat64@plt+0x3c74>
   14940:	cmp	r7, #0
   14944:	bge	14a58 <__lxstat64@plt+0x3bc0>
   14948:	cmp	r4, #0
   1494c:	bge	149b0 <__lxstat64@plt+0x3b18>
   14950:	mov	r1, r7
   14954:	mvn	r0, #-2147483648	; 0x80000000
   14958:	bl	15458 <__lxstat64@plt+0x45c0>
   1495c:	cmp	r0, r4
   14960:	movle	r0, #0
   14964:	movgt	r0, #1
   14968:	cmp	r0, #0
   1496c:	mvnne	r6, #-2147483648	; 0x80000000
   14970:	beq	149c0 <__lxstat64@plt+0x3b28>
   14974:	mov	r1, r7
   14978:	mov	r0, r6
   1497c:	bl	15458 <__lxstat64@plt+0x45c0>
   14980:	mov	r1, r7
   14984:	mov	r4, r0
   14988:	mov	r0, r6
   1498c:	bl	15678 <__lxstat64@plt+0x47e0>
   14990:	sub	r1, r6, r1
   14994:	b	149d0 <__lxstat64@plt+0x3b38>
   14998:	mvn	r2, #-2147483648	; 0x80000000
   1499c:	sub	r2, r2, r4
   149a0:	cmp	r8, r2
   149a4:	movle	r2, #0
   149a8:	movgt	r2, #1
   149ac:	b	14910 <__lxstat64@plt+0x3a78>
   149b0:	cmn	r7, #1
   149b4:	movne	r1, r7
   149b8:	movne	r0, #-2147483648	; 0x80000000
   149bc:	bne	14b24 <__lxstat64@plt+0x3c8c>
   149c0:	mul	r1, r7, r4
   149c4:	cmp	r1, #63	; 0x3f
   149c8:	movle	r6, #64	; 0x40
   149cc:	ble	14974 <__lxstat64@plt+0x3adc>
   149d0:	cmp	sl, #0
   149d4:	sub	r2, r4, r8
   149d8:	streq	sl, [fp]
   149dc:	cmp	r2, r5
   149e0:	bge	14ab4 <__lxstat64@plt+0x3c1c>
   149e4:	cmp	r5, #0
   149e8:	bge	14a80 <__lxstat64@plt+0x3be8>
   149ec:	rsb	r2, r5, #-2147483648	; 0x80000000
   149f0:	cmp	r8, r2
   149f4:	movge	r2, #0
   149f8:	movlt	r2, #1
   149fc:	cmp	r2, #0
   14a00:	bne	14a54 <__lxstat64@plt+0x3bbc>
   14a04:	ldr	r0, [sp, #4]
   14a08:	add	r5, r8, r5
   14a0c:	cmp	r9, r5
   14a10:	movge	r0, #0
   14a14:	andlt	r0, r0, #1
   14a18:	cmp	r0, #0
   14a1c:	mov	r4, r5
   14a20:	bne	14a54 <__lxstat64@plt+0x3bbc>
   14a24:	cmp	r7, #0
   14a28:	bge	14ac8 <__lxstat64@plt+0x3c30>
   14a2c:	cmp	r5, #0
   14a30:	bge	14aa0 <__lxstat64@plt+0x3c08>
   14a34:	mov	r1, r7
   14a38:	mvn	r0, #-2147483648	; 0x80000000
   14a3c:	bl	15458 <__lxstat64@plt+0x45c0>
   14a40:	cmp	r5, r0
   14a44:	movge	r0, #0
   14a48:	movlt	r0, #1
   14a4c:	cmp	r0, #0
   14a50:	beq	14ab0 <__lxstat64@plt+0x3c18>
   14a54:	bl	14c00 <__lxstat64@plt+0x3d68>
   14a58:	beq	149c0 <__lxstat64@plt+0x3b28>
   14a5c:	cmp	r4, #0
   14a60:	bge	14b1c <__lxstat64@plt+0x3c84>
   14a64:	cmn	r4, #1
   14a68:	beq	149c0 <__lxstat64@plt+0x3b28>
   14a6c:	mov	r1, r4
   14a70:	mov	r0, #-2147483648	; 0x80000000
   14a74:	bl	15458 <__lxstat64@plt+0x45c0>
   14a78:	cmp	r7, r0
   14a7c:	b	14960 <__lxstat64@plt+0x3ac8>
   14a80:	cmp	r8, #0
   14a84:	blt	14a04 <__lxstat64@plt+0x3b6c>
   14a88:	mvn	r2, #-2147483648	; 0x80000000
   14a8c:	sub	r2, r2, r5
   14a90:	cmp	r8, r2
   14a94:	movle	r2, #0
   14a98:	movgt	r2, #1
   14a9c:	b	149fc <__lxstat64@plt+0x3b64>
   14aa0:	cmn	r7, #1
   14aa4:	movne	r1, r7
   14aa8:	movne	r0, #-2147483648	; 0x80000000
   14aac:	bne	14b00 <__lxstat64@plt+0x3c68>
   14ab0:	mul	r1, r5, r7
   14ab4:	mov	r0, sl
   14ab8:	bl	14798 <__lxstat64@plt+0x3900>
   14abc:	str	r4, [fp]
   14ac0:	add	sp, sp, #12
   14ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ac8:	beq	14ab0 <__lxstat64@plt+0x3c18>
   14acc:	cmp	r5, #0
   14ad0:	movge	r1, r7
   14ad4:	mvnge	r0, #-2147483648	; 0x80000000
   14ad8:	bge	14b00 <__lxstat64@plt+0x3c68>
   14adc:	cmn	r5, #1
   14ae0:	beq	14ab0 <__lxstat64@plt+0x3c18>
   14ae4:	mov	r1, r5
   14ae8:	mov	r0, #-2147483648	; 0x80000000
   14aec:	bl	15458 <__lxstat64@plt+0x45c0>
   14af0:	cmp	r7, r0
   14af4:	movle	r0, #0
   14af8:	movgt	r0, #1
   14afc:	b	14a4c <__lxstat64@plt+0x3bb4>
   14b00:	bl	15458 <__lxstat64@plt+0x45c0>
   14b04:	cmp	r5, r0
   14b08:	b	14af4 <__lxstat64@plt+0x3c5c>
   14b0c:	cmp	r7, #0
   14b10:	mov	r4, r9
   14b14:	blt	149b0 <__lxstat64@plt+0x3b18>
   14b18:	beq	149c0 <__lxstat64@plt+0x3b28>
   14b1c:	mov	r1, r7
   14b20:	mvn	r0, #-2147483648	; 0x80000000
   14b24:	bl	15458 <__lxstat64@plt+0x45c0>
   14b28:	cmp	r0, r4
   14b2c:	movge	r0, #0
   14b30:	movlt	r0, #1
   14b34:	b	14968 <__lxstat64@plt+0x3ad0>
   14b38:	push	{r4, lr}
   14b3c:	bl	14d68 <__lxstat64@plt+0x3ed0>
   14b40:	cmp	r0, #0
   14b44:	popne	{r4, pc}
   14b48:	bl	14c00 <__lxstat64@plt+0x3d68>
   14b4c:	mov	r1, #1
   14b50:	b	14b38 <__lxstat64@plt+0x3ca0>
   14b54:	push	{r4, lr}
   14b58:	bl	14d68 <__lxstat64@plt+0x3ed0>
   14b5c:	cmp	r0, #0
   14b60:	popne	{r4, pc}
   14b64:	bl	14c00 <__lxstat64@plt+0x3d68>
   14b68:	mov	r1, #1
   14b6c:	b	14b54 <__lxstat64@plt+0x3cbc>
   14b70:	push	{r4, r5, r6, lr}
   14b74:	mov	r4, r1
   14b78:	mov	r5, r0
   14b7c:	mov	r0, r1
   14b80:	bl	1476c <__lxstat64@plt+0x38d4>
   14b84:	mov	r2, r4
   14b88:	mov	r1, r5
   14b8c:	pop	{r4, r5, r6, lr}
   14b90:	b	10c94 <memcpy@plt>
   14b94:	push	{r4, r5, r6, lr}
   14b98:	mov	r4, r1
   14b9c:	mov	r5, r0
   14ba0:	mov	r0, r1
   14ba4:	bl	14780 <__lxstat64@plt+0x38e8>
   14ba8:	mov	r2, r4
   14bac:	mov	r1, r5
   14bb0:	pop	{r4, r5, r6, lr}
   14bb4:	b	10c94 <memcpy@plt>
   14bb8:	push	{r4, r5, r6, lr}
   14bbc:	mov	r5, r0
   14bc0:	add	r0, r1, #1
   14bc4:	mov	r4, r1
   14bc8:	bl	14780 <__lxstat64@plt+0x38e8>
   14bcc:	mov	r2, #0
   14bd0:	mov	r1, r5
   14bd4:	strb	r2, [r0, r4]
   14bd8:	mov	r2, r4
   14bdc:	pop	{r4, r5, r6, lr}
   14be0:	b	10c94 <memcpy@plt>
   14be4:	push	{r4, lr}
   14be8:	mov	r4, r0
   14bec:	bl	10da8 <strlen@plt>
   14bf0:	add	r1, r0, #1
   14bf4:	mov	r0, r4
   14bf8:	pop	{r4, lr}
   14bfc:	b	14b70 <__lxstat64@plt+0x3cd8>
   14c00:	ldr	r3, [pc, #44]	; 14c34 <__lxstat64@plt+0x3d9c>
   14c04:	push	{r4, lr}
   14c08:	mov	r2, #5
   14c0c:	ldr	r1, [pc, #36]	; 14c38 <__lxstat64@plt+0x3da0>
   14c10:	mov	r0, #0
   14c14:	ldr	r4, [r3]
   14c18:	bl	10cc4 <dcgettext@plt>
   14c1c:	ldr	r2, [pc, #24]	; 14c3c <__lxstat64@plt+0x3da4>
   14c20:	mov	r1, #0
   14c24:	mov	r3, r0
   14c28:	mov	r0, r4
   14c2c:	bl	10d48 <error@plt>
   14c30:	bl	10e8c <abort@plt>
   14c34:	andeq	r7, r2, ip, ror #1
   14c38:	andeq	r6, r1, fp, lsr #25
   14c3c:	andeq	r6, r1, sl, ror r8
   14c40:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   14c44:	mov	r6, r0
   14c48:	mov	r7, r1
   14c4c:	mov	r4, r0
   14c50:	mov	r5, #0
   14c54:	str	r1, [sp, #4]
   14c58:	cmp	r4, #0
   14c5c:	bne	14c80 <__lxstat64@plt+0x3de8>
   14c60:	cmp	r5, #0
   14c64:	bge	14ca4 <__lxstat64@plt+0x3e0c>
   14c68:	bl	10db4 <__errno_location@plt>
   14c6c:	mov	r3, #75	; 0x4b
   14c70:	str	r3, [r0]
   14c74:	mov	r0, r4
   14c78:	add	sp, sp, #12
   14c7c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14c80:	ldr	r3, [sp, #4]
   14c84:	sub	r4, r4, #1
   14c88:	add	r2, r3, #4
   14c8c:	str	r2, [sp, #4]
   14c90:	ldr	r0, [r3]
   14c94:	bl	10da8 <strlen@plt>
   14c98:	adds	r5, r5, r0
   14c9c:	mvncs	r5, #0
   14ca0:	b	14c58 <__lxstat64@plt+0x3dc0>
   14ca4:	add	r0, r5, #1
   14ca8:	bl	1476c <__lxstat64@plt+0x38d4>
   14cac:	sub	r7, r7, #4
   14cb0:	mov	r4, r0
   14cb4:	mov	r5, r0
   14cb8:	cmp	r6, #0
   14cbc:	strbeq	r6, [r5]
   14cc0:	beq	14c74 <__lxstat64@plt+0x3ddc>
   14cc4:	ldr	r9, [r7, #4]!
   14cc8:	sub	r6, r6, #1
   14ccc:	mov	r0, r9
   14cd0:	bl	10da8 <strlen@plt>
   14cd4:	mov	r1, r9
   14cd8:	mov	r8, r0
   14cdc:	mov	r2, r0
   14ce0:	mov	r0, r5
   14ce4:	bl	10c94 <memcpy@plt>
   14ce8:	add	r5, r5, r8
   14cec:	b	14cb8 <__lxstat64@plt+0x3e20>
   14cf0:	push	{r0, r1, r2, lr}
   14cf4:	add	ip, r0, #2
   14cf8:	mov	r2, r0
   14cfc:	mov	r0, #0
   14d00:	ldrb	r3, [ip, #-2]
   14d04:	cmp	r3, #0
   14d08:	bne	14d18 <__lxstat64@plt+0x3e80>
   14d0c:	bl	14c40 <__lxstat64@plt+0x3da8>
   14d10:	add	sp, sp, #12
   14d14:	pop	{pc}		; (ldr pc, [sp], #4)
   14d18:	cmp	r3, #37	; 0x25
   14d1c:	bne	14d34 <__lxstat64@plt+0x3e9c>
   14d20:	add	ip, ip, #2
   14d24:	ldrb	r3, [ip, #-3]
   14d28:	cmp	r3, #115	; 0x73
   14d2c:	addeq	r0, r0, #1
   14d30:	beq	14d00 <__lxstat64@plt+0x3e68>
   14d34:	mov	r3, r1
   14d38:	add	r0, sp, #4
   14d3c:	mov	r1, #1
   14d40:	bl	10dcc <__vasprintf_chk@plt>
   14d44:	cmp	r0, #0
   14d48:	ldrge	r0, [sp, #4]
   14d4c:	bge	14d10 <__lxstat64@plt+0x3e78>
   14d50:	bl	10db4 <__errno_location@plt>
   14d54:	ldr	r3, [r0]
   14d58:	cmp	r3, #12
   14d5c:	movne	r0, #0
   14d60:	bne	14d10 <__lxstat64@plt+0x3e78>
   14d64:	bl	14c00 <__lxstat64@plt+0x3d68>
   14d68:	cmp	r1, #0
   14d6c:	cmpne	r0, #0
   14d70:	moveq	r1, #1
   14d74:	moveq	r0, r1
   14d78:	umull	r2, r3, r0, r1
   14d7c:	adds	r3, r3, #0
   14d80:	movne	r3, #1
   14d84:	cmp	r2, #0
   14d88:	blt	14d98 <__lxstat64@plt+0x3f00>
   14d8c:	cmp	r3, #0
   14d90:	bne	14d98 <__lxstat64@plt+0x3f00>
   14d94:	b	10c34 <calloc@plt>
   14d98:	push	{r4, lr}
   14d9c:	bl	10db4 <__errno_location@plt>
   14da0:	mov	r3, #12
   14da4:	str	r3, [r0]
   14da8:	mov	r0, #0
   14dac:	pop	{r4, pc}
   14db0:	cmp	r0, #0
   14db4:	mov	r3, #0
   14db8:	moveq	r0, #1
   14dbc:	adds	r3, r3, #0
   14dc0:	movne	r3, #1
   14dc4:	cmp	r0, #0
   14dc8:	blt	14dd8 <__lxstat64@plt+0x3f40>
   14dcc:	cmp	r3, #0
   14dd0:	bne	14dd8 <__lxstat64@plt+0x3f40>
   14dd4:	b	10d54 <malloc@plt>
   14dd8:	push	{r4, lr}
   14ddc:	bl	10db4 <__errno_location@plt>
   14de0:	mov	r3, #12
   14de4:	str	r3, [r0]
   14de8:	mov	r0, #0
   14dec:	pop	{r4, pc}
   14df0:	cmp	r0, #0
   14df4:	push	{r4, lr}
   14df8:	mov	r4, r1
   14dfc:	bne	14e0c <__lxstat64@plt+0x3f74>
   14e00:	mov	r0, r1
   14e04:	pop	{r4, lr}
   14e08:	b	14db0 <__lxstat64@plt+0x3f18>
   14e0c:	cmp	r1, #0
   14e10:	bne	14e20 <__lxstat64@plt+0x3f88>
   14e14:	bl	14fb4 <__lxstat64@plt+0x411c>
   14e18:	mov	r0, #0
   14e1c:	pop	{r4, pc}
   14e20:	cmp	r1, #0
   14e24:	blt	14e34 <__lxstat64@plt+0x3f9c>
   14e28:	mov	r3, #0
   14e2c:	cmp	r3, r3
   14e30:	beq	14e44 <__lxstat64@plt+0x3fac>
   14e34:	bl	10db4 <__errno_location@plt>
   14e38:	mov	r3, #12
   14e3c:	str	r3, [r0]
   14e40:	b	14e18 <__lxstat64@plt+0x3f80>
   14e44:	pop	{r4, lr}
   14e48:	b	10cd0 <realloc@plt>
   14e4c:	push	{r4, r5, r6, lr}
   14e50:	mov	r4, r0
   14e54:	bl	10d24 <__fpending@plt>
   14e58:	mov	r5, r0
   14e5c:	mov	r0, r4
   14e60:	bl	10d30 <ferror_unlocked@plt>
   14e64:	mov	r6, r0
   14e68:	mov	r0, r4
   14e6c:	bl	14ebc <__lxstat64@plt+0x4024>
   14e70:	cmp	r6, #0
   14e74:	mov	r4, r0
   14e78:	bne	14ea4 <__lxstat64@plt+0x400c>
   14e7c:	cmp	r0, #0
   14e80:	beq	14e9c <__lxstat64@plt+0x4004>
   14e84:	cmp	r5, #0
   14e88:	bne	14eb4 <__lxstat64@plt+0x401c>
   14e8c:	bl	10db4 <__errno_location@plt>
   14e90:	ldr	r4, [r0]
   14e94:	subs	r4, r4, #9
   14e98:	mvnne	r4, #0
   14e9c:	mov	r0, r4
   14ea0:	pop	{r4, r5, r6, pc}
   14ea4:	cmp	r0, #0
   14ea8:	bne	14eb4 <__lxstat64@plt+0x401c>
   14eac:	bl	10db4 <__errno_location@plt>
   14eb0:	str	r4, [r0]
   14eb4:	mvn	r4, #0
   14eb8:	b	14e9c <__lxstat64@plt+0x4004>
   14ebc:	push	{r0, r1, r2, r4, r5, lr}
   14ec0:	mov	r4, r0
   14ec4:	bl	10df0 <fileno@plt>
   14ec8:	cmp	r0, #0
   14ecc:	mov	r0, r4
   14ed0:	bge	14ee0 <__lxstat64@plt+0x4048>
   14ed4:	add	sp, sp, #12
   14ed8:	pop	{r4, r5, lr}
   14edc:	b	10e08 <fclose@plt>
   14ee0:	bl	10d78 <__freading@plt>
   14ee4:	cmp	r0, #0
   14ee8:	bne	14f24 <__lxstat64@plt+0x408c>
   14eec:	mov	r0, r4
   14ef0:	bl	14f64 <__lxstat64@plt+0x40cc>
   14ef4:	cmp	r0, #0
   14ef8:	bne	14f58 <__lxstat64@plt+0x40c0>
   14efc:	mov	r5, #0
   14f00:	mov	r0, r4
   14f04:	bl	10e08 <fclose@plt>
   14f08:	cmp	r5, #0
   14f0c:	beq	14f1c <__lxstat64@plt+0x4084>
   14f10:	bl	10db4 <__errno_location@plt>
   14f14:	str	r5, [r0]
   14f18:	mvn	r0, #0
   14f1c:	add	sp, sp, #12
   14f20:	pop	{r4, r5, pc}
   14f24:	mov	r0, r4
   14f28:	bl	10df0 <fileno@plt>
   14f2c:	mov	r3, #1
   14f30:	str	r3, [sp]
   14f34:	mov	r2, #0
   14f38:	mov	r3, #0
   14f3c:	bl	10d0c <lseek64@plt>
   14f40:	mvn	r3, #0
   14f44:	mvn	r2, #0
   14f48:	cmp	r1, r3
   14f4c:	cmpeq	r0, r2
   14f50:	bne	14eec <__lxstat64@plt+0x4054>
   14f54:	b	14efc <__lxstat64@plt+0x4064>
   14f58:	bl	10db4 <__errno_location@plt>
   14f5c:	ldr	r5, [r0]
   14f60:	b	14f00 <__lxstat64@plt+0x4068>
   14f64:	push	{r0, r1, r4, lr}
   14f68:	subs	r4, r0, #0
   14f6c:	bne	14f80 <__lxstat64@plt+0x40e8>
   14f70:	mov	r0, r4
   14f74:	add	sp, sp, #8
   14f78:	pop	{r4, lr}
   14f7c:	b	10c70 <fflush@plt>
   14f80:	bl	10d78 <__freading@plt>
   14f84:	cmp	r0, #0
   14f88:	beq	14f70 <__lxstat64@plt+0x40d8>
   14f8c:	ldr	r3, [r4]
   14f90:	tst	r3, #256	; 0x100
   14f94:	beq	14f70 <__lxstat64@plt+0x40d8>
   14f98:	mov	r3, #1
   14f9c:	str	r3, [sp]
   14fa0:	mov	r2, #0
   14fa4:	mov	r3, #0
   14fa8:	mov	r0, r4
   14fac:	bl	15008 <__lxstat64@plt+0x4170>
   14fb0:	b	14f70 <__lxstat64@plt+0x40d8>
   14fb4:	push	{r0, r1, r2, r4, r5, lr}
   14fb8:	mov	r5, r0
   14fbc:	bl	10db4 <__errno_location@plt>
   14fc0:	ldr	r3, [r0]
   14fc4:	mov	r4, r0
   14fc8:	str	r3, [sp]
   14fcc:	str	r3, [sp, #4]
   14fd0:	mov	r3, #0
   14fd4:	str	r3, [r0]
   14fd8:	mov	r0, r5
   14fdc:	bl	10c7c <free@plt>
   14fe0:	ldr	r3, [r4]
   14fe4:	add	r2, sp, #8
   14fe8:	cmp	r3, #0
   14fec:	moveq	r3, #4
   14ff0:	movne	r3, #0
   14ff4:	add	r3, r2, r3
   14ff8:	ldr	r3, [r3, #-8]
   14ffc:	str	r3, [r4]
   15000:	add	sp, sp, #12
   15004:	pop	{r4, r5, pc}
   15008:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1500c:	mov	r4, r0
   15010:	ldmib	r0, {ip, lr}
   15014:	ldr	r8, [sp, #32]
   15018:	cmp	lr, ip
   1501c:	bne	15088 <__lxstat64@plt+0x41f0>
   15020:	ldr	lr, [r0, #20]
   15024:	ldr	ip, [r0, #16]
   15028:	cmp	lr, ip
   1502c:	bne	15088 <__lxstat64@plt+0x41f0>
   15030:	ldr	r5, [r0, #36]	; 0x24
   15034:	cmp	r5, #0
   15038:	bne	15088 <__lxstat64@plt+0x41f0>
   1503c:	mov	r6, r2
   15040:	mov	r7, r3
   15044:	bl	10df0 <fileno@plt>
   15048:	mov	r2, r6
   1504c:	mov	r3, r7
   15050:	str	r8, [sp]
   15054:	bl	10d0c <lseek64@plt>
   15058:	mvn	r3, #0
   1505c:	mvn	r2, #0
   15060:	cmp	r1, r3
   15064:	cmpeq	r0, r2
   15068:	mvneq	r0, #0
   1506c:	ldrne	r3, [r4]
   15070:	strdne	r0, [r4, #80]	; 0x50
   15074:	movne	r0, r5
   15078:	bicne	r3, r3, #16
   1507c:	strne	r3, [r4]
   15080:	add	sp, sp, #8
   15084:	pop	{r4, r5, r6, r7, r8, pc}
   15088:	str	r8, [sp, #32]
   1508c:	mov	r0, r4
   15090:	add	sp, sp, #8
   15094:	pop	{r4, r5, r6, r7, r8, lr}
   15098:	b	10e14 <fseeko64@plt>
   1509c:	push	{r4, lr}
   150a0:	mov	r0, #14
   150a4:	bl	10e38 <nl_langinfo@plt>
   150a8:	ldr	r3, [pc, #24]	; 150c8 <__lxstat64@plt+0x4230>
   150ac:	cmp	r0, #0
   150b0:	moveq	r0, r3
   150b4:	ldr	r3, [pc, #16]	; 150cc <__lxstat64@plt+0x4234>
   150b8:	ldrb	r2, [r0]
   150bc:	cmp	r2, #0
   150c0:	moveq	r0, r3
   150c4:	pop	{r4, pc}
   150c8:			; <UNDEFINED> instruction: 0x00015ab5
   150cc:			; <UNDEFINED> instruction: 0x00016cbc
   150d0:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   150d4:	subs	r5, r0, #0
   150d8:	addeq	r5, sp, #4
   150dc:	mov	r0, r5
   150e0:	mov	r7, r2
   150e4:	mov	r6, r1
   150e8:	bl	10d3c <mbrtowc@plt>
   150ec:	cmp	r7, #0
   150f0:	cmnne	r0, #3
   150f4:	mov	r4, r0
   150f8:	bls	15114 <__lxstat64@plt+0x427c>
   150fc:	mov	r0, #0
   15100:	bl	1516c <__lxstat64@plt+0x42d4>
   15104:	cmp	r0, #0
   15108:	moveq	r4, #1
   1510c:	ldrbeq	r3, [r6]
   15110:	streq	r3, [r5]
   15114:	mov	r0, r4
   15118:	add	sp, sp, #12
   1511c:	pop	{r4, r5, r6, r7, pc}
   15120:	push	{r4, r5, r6, lr}
   15124:	subs	r4, r2, #0
   15128:	mov	r6, r0
   1512c:	mov	r5, r1
   15130:	beq	15148 <__lxstat64@plt+0x42b0>
   15134:	mov	r1, r4
   15138:	mvn	r0, #0
   1513c:	bl	1524c <__lxstat64@plt+0x43b4>
   15140:	cmp	r0, r5
   15144:	bcc	15158 <__lxstat64@plt+0x42c0>
   15148:	mul	r1, r5, r4
   1514c:	mov	r0, r6
   15150:	pop	{r4, r5, r6, lr}
   15154:	b	14df0 <__lxstat64@plt+0x3f58>
   15158:	bl	10db4 <__errno_location@plt>
   1515c:	mov	r3, #12
   15160:	str	r3, [r0]
   15164:	mov	r0, #0
   15168:	pop	{r4, r5, r6, pc}
   1516c:	push	{lr}		; (str lr, [sp, #-4]!)
   15170:	sub	sp, sp, #268	; 0x10c
   15174:	ldr	r2, [pc, #64]	; 151bc <__lxstat64@plt+0x4324>
   15178:	add	r1, sp, #4
   1517c:	bl	151c8 <__lxstat64@plt+0x4330>
   15180:	cmp	r0, #0
   15184:	movne	r0, #0
   15188:	bne	151b4 <__lxstat64@plt+0x431c>
   1518c:	ldr	r1, [pc, #44]	; 151c0 <__lxstat64@plt+0x4328>
   15190:	add	r0, sp, #4
   15194:	bl	10c58 <strcmp@plt>
   15198:	cmp	r0, #0
   1519c:	beq	151b4 <__lxstat64@plt+0x431c>
   151a0:	ldr	r1, [pc, #28]	; 151c4 <__lxstat64@plt+0x432c>
   151a4:	add	r0, sp, #4
   151a8:	bl	10c58 <strcmp@plt>
   151ac:	adds	r0, r0, #0
   151b0:	movne	r0, #1
   151b4:	add	sp, sp, #268	; 0x10c
   151b8:	pop	{pc}		; (ldr pc, [sp], #4)
   151bc:	andeq	r0, r0, r1, lsl #2
   151c0:	andeq	r6, r1, r2, asr #25
   151c4:	andeq	r6, r1, r4, asr #25
   151c8:	push	{r4, r5, r6, lr}
   151cc:	mov	r5, r1
   151d0:	mov	r1, #0
   151d4:	mov	r4, r2
   151d8:	bl	10e20 <setlocale@plt>
   151dc:	subs	r6, r0, #0
   151e0:	bne	151f4 <__lxstat64@plt+0x435c>
   151e4:	cmp	r4, #0
   151e8:	strbne	r6, [r5]
   151ec:	mov	r0, #22
   151f0:	pop	{r4, r5, r6, pc}
   151f4:	bl	10da8 <strlen@plt>
   151f8:	cmp	r4, r0
   151fc:	bls	15218 <__lxstat64@plt+0x4380>
   15200:	add	r2, r0, #1
   15204:	mov	r1, r6
   15208:	mov	r0, r5
   1520c:	bl	10c94 <memcpy@plt>
   15210:	mov	r0, #0
   15214:	pop	{r4, r5, r6, pc}
   15218:	cmp	r4, #0
   1521c:	beq	1523c <__lxstat64@plt+0x43a4>
   15220:	sub	r4, r4, #1
   15224:	mov	r2, r4
   15228:	mov	r1, r6
   1522c:	mov	r0, r5
   15230:	bl	10c94 <memcpy@plt>
   15234:	mov	r3, #0
   15238:	strb	r3, [r5, r4]
   1523c:	mov	r0, #34	; 0x22
   15240:	pop	{r4, r5, r6, pc}
   15244:	mov	r1, #0
   15248:	b	10e20 <setlocale@plt>
   1524c:	subs	r2, r1, #1
   15250:	bxeq	lr
   15254:	bcc	1542c <__lxstat64@plt+0x4594>
   15258:	cmp	r0, r1
   1525c:	bls	15410 <__lxstat64@plt+0x4578>
   15260:	tst	r1, r2
   15264:	beq	1541c <__lxstat64@plt+0x4584>
   15268:	clz	r3, r0
   1526c:	clz	r2, r1
   15270:	sub	r3, r2, r3
   15274:	rsbs	r3, r3, #31
   15278:	addne	r3, r3, r3, lsl #1
   1527c:	mov	r2, #0
   15280:	addne	pc, pc, r3, lsl #2
   15284:	nop			; (mov r0, r0)
   15288:	cmp	r0, r1, lsl #31
   1528c:	adc	r2, r2, r2
   15290:	subcs	r0, r0, r1, lsl #31
   15294:	cmp	r0, r1, lsl #30
   15298:	adc	r2, r2, r2
   1529c:	subcs	r0, r0, r1, lsl #30
   152a0:	cmp	r0, r1, lsl #29
   152a4:	adc	r2, r2, r2
   152a8:	subcs	r0, r0, r1, lsl #29
   152ac:	cmp	r0, r1, lsl #28
   152b0:	adc	r2, r2, r2
   152b4:	subcs	r0, r0, r1, lsl #28
   152b8:	cmp	r0, r1, lsl #27
   152bc:	adc	r2, r2, r2
   152c0:	subcs	r0, r0, r1, lsl #27
   152c4:	cmp	r0, r1, lsl #26
   152c8:	adc	r2, r2, r2
   152cc:	subcs	r0, r0, r1, lsl #26
   152d0:	cmp	r0, r1, lsl #25
   152d4:	adc	r2, r2, r2
   152d8:	subcs	r0, r0, r1, lsl #25
   152dc:	cmp	r0, r1, lsl #24
   152e0:	adc	r2, r2, r2
   152e4:	subcs	r0, r0, r1, lsl #24
   152e8:	cmp	r0, r1, lsl #23
   152ec:	adc	r2, r2, r2
   152f0:	subcs	r0, r0, r1, lsl #23
   152f4:	cmp	r0, r1, lsl #22
   152f8:	adc	r2, r2, r2
   152fc:	subcs	r0, r0, r1, lsl #22
   15300:	cmp	r0, r1, lsl #21
   15304:	adc	r2, r2, r2
   15308:	subcs	r0, r0, r1, lsl #21
   1530c:	cmp	r0, r1, lsl #20
   15310:	adc	r2, r2, r2
   15314:	subcs	r0, r0, r1, lsl #20
   15318:	cmp	r0, r1, lsl #19
   1531c:	adc	r2, r2, r2
   15320:	subcs	r0, r0, r1, lsl #19
   15324:	cmp	r0, r1, lsl #18
   15328:	adc	r2, r2, r2
   1532c:	subcs	r0, r0, r1, lsl #18
   15330:	cmp	r0, r1, lsl #17
   15334:	adc	r2, r2, r2
   15338:	subcs	r0, r0, r1, lsl #17
   1533c:	cmp	r0, r1, lsl #16
   15340:	adc	r2, r2, r2
   15344:	subcs	r0, r0, r1, lsl #16
   15348:	cmp	r0, r1, lsl #15
   1534c:	adc	r2, r2, r2
   15350:	subcs	r0, r0, r1, lsl #15
   15354:	cmp	r0, r1, lsl #14
   15358:	adc	r2, r2, r2
   1535c:	subcs	r0, r0, r1, lsl #14
   15360:	cmp	r0, r1, lsl #13
   15364:	adc	r2, r2, r2
   15368:	subcs	r0, r0, r1, lsl #13
   1536c:	cmp	r0, r1, lsl #12
   15370:	adc	r2, r2, r2
   15374:	subcs	r0, r0, r1, lsl #12
   15378:	cmp	r0, r1, lsl #11
   1537c:	adc	r2, r2, r2
   15380:	subcs	r0, r0, r1, lsl #11
   15384:	cmp	r0, r1, lsl #10
   15388:	adc	r2, r2, r2
   1538c:	subcs	r0, r0, r1, lsl #10
   15390:	cmp	r0, r1, lsl #9
   15394:	adc	r2, r2, r2
   15398:	subcs	r0, r0, r1, lsl #9
   1539c:	cmp	r0, r1, lsl #8
   153a0:	adc	r2, r2, r2
   153a4:	subcs	r0, r0, r1, lsl #8
   153a8:	cmp	r0, r1, lsl #7
   153ac:	adc	r2, r2, r2
   153b0:	subcs	r0, r0, r1, lsl #7
   153b4:	cmp	r0, r1, lsl #6
   153b8:	adc	r2, r2, r2
   153bc:	subcs	r0, r0, r1, lsl #6
   153c0:	cmp	r0, r1, lsl #5
   153c4:	adc	r2, r2, r2
   153c8:	subcs	r0, r0, r1, lsl #5
   153cc:	cmp	r0, r1, lsl #4
   153d0:	adc	r2, r2, r2
   153d4:	subcs	r0, r0, r1, lsl #4
   153d8:	cmp	r0, r1, lsl #3
   153dc:	adc	r2, r2, r2
   153e0:	subcs	r0, r0, r1, lsl #3
   153e4:	cmp	r0, r1, lsl #2
   153e8:	adc	r2, r2, r2
   153ec:	subcs	r0, r0, r1, lsl #2
   153f0:	cmp	r0, r1, lsl #1
   153f4:	adc	r2, r2, r2
   153f8:	subcs	r0, r0, r1, lsl #1
   153fc:	cmp	r0, r1
   15400:	adc	r2, r2, r2
   15404:	subcs	r0, r0, r1
   15408:	mov	r0, r2
   1540c:	bx	lr
   15410:	moveq	r0, #1
   15414:	movne	r0, #0
   15418:	bx	lr
   1541c:	clz	r2, r1
   15420:	rsb	r2, r2, #31
   15424:	lsr	r0, r0, r2
   15428:	bx	lr
   1542c:	cmp	r0, #0
   15430:	mvnne	r0, #0
   15434:	b	156d4 <__lxstat64@plt+0x483c>
   15438:	cmp	r1, #0
   1543c:	beq	1542c <__lxstat64@plt+0x4594>
   15440:	push	{r0, r1, lr}
   15444:	bl	1524c <__lxstat64@plt+0x43b4>
   15448:	pop	{r1, r2, lr}
   1544c:	mul	r3, r2, r0
   15450:	sub	r1, r1, r3
   15454:	bx	lr
   15458:	cmp	r1, #0
   1545c:	beq	15668 <__lxstat64@plt+0x47d0>
   15460:	eor	ip, r0, r1
   15464:	rsbmi	r1, r1, #0
   15468:	subs	r2, r1, #1
   1546c:	beq	15634 <__lxstat64@plt+0x479c>
   15470:	movs	r3, r0
   15474:	rsbmi	r3, r0, #0
   15478:	cmp	r3, r1
   1547c:	bls	15640 <__lxstat64@plt+0x47a8>
   15480:	tst	r1, r2
   15484:	beq	15650 <__lxstat64@plt+0x47b8>
   15488:	clz	r2, r3
   1548c:	clz	r0, r1
   15490:	sub	r2, r0, r2
   15494:	rsbs	r2, r2, #31
   15498:	addne	r2, r2, r2, lsl #1
   1549c:	mov	r0, #0
   154a0:	addne	pc, pc, r2, lsl #2
   154a4:	nop			; (mov r0, r0)
   154a8:	cmp	r3, r1, lsl #31
   154ac:	adc	r0, r0, r0
   154b0:	subcs	r3, r3, r1, lsl #31
   154b4:	cmp	r3, r1, lsl #30
   154b8:	adc	r0, r0, r0
   154bc:	subcs	r3, r3, r1, lsl #30
   154c0:	cmp	r3, r1, lsl #29
   154c4:	adc	r0, r0, r0
   154c8:	subcs	r3, r3, r1, lsl #29
   154cc:	cmp	r3, r1, lsl #28
   154d0:	adc	r0, r0, r0
   154d4:	subcs	r3, r3, r1, lsl #28
   154d8:	cmp	r3, r1, lsl #27
   154dc:	adc	r0, r0, r0
   154e0:	subcs	r3, r3, r1, lsl #27
   154e4:	cmp	r3, r1, lsl #26
   154e8:	adc	r0, r0, r0
   154ec:	subcs	r3, r3, r1, lsl #26
   154f0:	cmp	r3, r1, lsl #25
   154f4:	adc	r0, r0, r0
   154f8:	subcs	r3, r3, r1, lsl #25
   154fc:	cmp	r3, r1, lsl #24
   15500:	adc	r0, r0, r0
   15504:	subcs	r3, r3, r1, lsl #24
   15508:	cmp	r3, r1, lsl #23
   1550c:	adc	r0, r0, r0
   15510:	subcs	r3, r3, r1, lsl #23
   15514:	cmp	r3, r1, lsl #22
   15518:	adc	r0, r0, r0
   1551c:	subcs	r3, r3, r1, lsl #22
   15520:	cmp	r3, r1, lsl #21
   15524:	adc	r0, r0, r0
   15528:	subcs	r3, r3, r1, lsl #21
   1552c:	cmp	r3, r1, lsl #20
   15530:	adc	r0, r0, r0
   15534:	subcs	r3, r3, r1, lsl #20
   15538:	cmp	r3, r1, lsl #19
   1553c:	adc	r0, r0, r0
   15540:	subcs	r3, r3, r1, lsl #19
   15544:	cmp	r3, r1, lsl #18
   15548:	adc	r0, r0, r0
   1554c:	subcs	r3, r3, r1, lsl #18
   15550:	cmp	r3, r1, lsl #17
   15554:	adc	r0, r0, r0
   15558:	subcs	r3, r3, r1, lsl #17
   1555c:	cmp	r3, r1, lsl #16
   15560:	adc	r0, r0, r0
   15564:	subcs	r3, r3, r1, lsl #16
   15568:	cmp	r3, r1, lsl #15
   1556c:	adc	r0, r0, r0
   15570:	subcs	r3, r3, r1, lsl #15
   15574:	cmp	r3, r1, lsl #14
   15578:	adc	r0, r0, r0
   1557c:	subcs	r3, r3, r1, lsl #14
   15580:	cmp	r3, r1, lsl #13
   15584:	adc	r0, r0, r0
   15588:	subcs	r3, r3, r1, lsl #13
   1558c:	cmp	r3, r1, lsl #12
   15590:	adc	r0, r0, r0
   15594:	subcs	r3, r3, r1, lsl #12
   15598:	cmp	r3, r1, lsl #11
   1559c:	adc	r0, r0, r0
   155a0:	subcs	r3, r3, r1, lsl #11
   155a4:	cmp	r3, r1, lsl #10
   155a8:	adc	r0, r0, r0
   155ac:	subcs	r3, r3, r1, lsl #10
   155b0:	cmp	r3, r1, lsl #9
   155b4:	adc	r0, r0, r0
   155b8:	subcs	r3, r3, r1, lsl #9
   155bc:	cmp	r3, r1, lsl #8
   155c0:	adc	r0, r0, r0
   155c4:	subcs	r3, r3, r1, lsl #8
   155c8:	cmp	r3, r1, lsl #7
   155cc:	adc	r0, r0, r0
   155d0:	subcs	r3, r3, r1, lsl #7
   155d4:	cmp	r3, r1, lsl #6
   155d8:	adc	r0, r0, r0
   155dc:	subcs	r3, r3, r1, lsl #6
   155e0:	cmp	r3, r1, lsl #5
   155e4:	adc	r0, r0, r0
   155e8:	subcs	r3, r3, r1, lsl #5
   155ec:	cmp	r3, r1, lsl #4
   155f0:	adc	r0, r0, r0
   155f4:	subcs	r3, r3, r1, lsl #4
   155f8:	cmp	r3, r1, lsl #3
   155fc:	adc	r0, r0, r0
   15600:	subcs	r3, r3, r1, lsl #3
   15604:	cmp	r3, r1, lsl #2
   15608:	adc	r0, r0, r0
   1560c:	subcs	r3, r3, r1, lsl #2
   15610:	cmp	r3, r1, lsl #1
   15614:	adc	r0, r0, r0
   15618:	subcs	r3, r3, r1, lsl #1
   1561c:	cmp	r3, r1
   15620:	adc	r0, r0, r0
   15624:	subcs	r3, r3, r1
   15628:	cmp	ip, #0
   1562c:	rsbmi	r0, r0, #0
   15630:	bx	lr
   15634:	teq	ip, r0
   15638:	rsbmi	r0, r0, #0
   1563c:	bx	lr
   15640:	movcc	r0, #0
   15644:	asreq	r0, ip, #31
   15648:	orreq	r0, r0, #1
   1564c:	bx	lr
   15650:	clz	r2, r1
   15654:	rsb	r2, r2, #31
   15658:	cmp	ip, #0
   1565c:	lsr	r0, r3, r2
   15660:	rsbmi	r0, r0, #0
   15664:	bx	lr
   15668:	cmp	r0, #0
   1566c:	mvngt	r0, #-2147483648	; 0x80000000
   15670:	movlt	r0, #-2147483648	; 0x80000000
   15674:	b	156d4 <__lxstat64@plt+0x483c>
   15678:	cmp	r1, #0
   1567c:	beq	15668 <__lxstat64@plt+0x47d0>
   15680:	push	{r0, r1, lr}
   15684:	bl	15460 <__lxstat64@plt+0x45c8>
   15688:	pop	{r1, r2, lr}
   1568c:	mul	r3, r2, r0
   15690:	sub	r1, r1, r3
   15694:	bx	lr
   15698:	cmp	r3, #0
   1569c:	cmpeq	r2, #0
   156a0:	bne	156b8 <__lxstat64@plt+0x4820>
   156a4:	cmp	r1, #0
   156a8:	cmpeq	r0, #0
   156ac:	mvnne	r1, #0
   156b0:	mvnne	r0, #0
   156b4:	b	156d4 <__lxstat64@plt+0x483c>
   156b8:	sub	sp, sp, #8
   156bc:	push	{sp, lr}
   156c0:	bl	156e4 <__lxstat64@plt+0x484c>
   156c4:	ldr	lr, [sp, #4]
   156c8:	add	sp, sp, #8
   156cc:	pop	{r2, r3}
   156d0:	bx	lr
   156d4:	push	{r1, lr}
   156d8:	mov	r0, #8
   156dc:	bl	10c4c <raise@plt>
   156e0:	pop	{r1, pc}
   156e4:	cmp	r1, r3
   156e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   156ec:	cmpeq	r0, r2
   156f0:	mov	r4, r0
   156f4:	mov	r5, r1
   156f8:	ldr	r9, [sp, #28]
   156fc:	movcc	r0, #0
   15700:	movcc	r1, #0
   15704:	bcc	157fc <__lxstat64@plt+0x4964>
   15708:	cmp	r3, #0
   1570c:	clzeq	ip, r2
   15710:	clzne	ip, r3
   15714:	addeq	ip, ip, #32
   15718:	cmp	r5, #0
   1571c:	clzeq	r1, r4
   15720:	addeq	r1, r1, #32
   15724:	clzne	r1, r5
   15728:	sub	ip, ip, r1
   1572c:	sub	lr, ip, #32
   15730:	lsl	r7, r3, ip
   15734:	rsb	r8, ip, #32
   15738:	orr	r7, r7, r2, lsl lr
   1573c:	orr	r7, r7, r2, lsr r8
   15740:	lsl	r6, r2, ip
   15744:	cmp	r5, r7
   15748:	cmpeq	r4, r6
   1574c:	movcc	r0, #0
   15750:	movcc	r1, #0
   15754:	bcc	15770 <__lxstat64@plt+0x48d8>
   15758:	mov	r3, #1
   1575c:	subs	r4, r4, r6
   15760:	lsl	r1, r3, lr
   15764:	lsl	r0, r3, ip
   15768:	orr	r1, r1, r3, lsr r8
   1576c:	sbc	r5, r5, r7
   15770:	cmp	ip, #0
   15774:	beq	157fc <__lxstat64@plt+0x4964>
   15778:	lsrs	r3, r7, #1
   1577c:	rrx	r2, r6
   15780:	mov	r6, ip
   15784:	b	157a8 <__lxstat64@plt+0x4910>
   15788:	subs	r4, r4, r2
   1578c:	sbc	r5, r5, r3
   15790:	adds	r4, r4, r4
   15794:	adc	r5, r5, r5
   15798:	adds	r4, r4, #1
   1579c:	adc	r5, r5, #0
   157a0:	subs	r6, r6, #1
   157a4:	beq	157c4 <__lxstat64@plt+0x492c>
   157a8:	cmp	r5, r3
   157ac:	cmpeq	r4, r2
   157b0:	bcs	15788 <__lxstat64@plt+0x48f0>
   157b4:	adds	r4, r4, r4
   157b8:	adc	r5, r5, r5
   157bc:	subs	r6, r6, #1
   157c0:	bne	157a8 <__lxstat64@plt+0x4910>
   157c4:	lsr	r6, r4, ip
   157c8:	lsr	r7, r5, ip
   157cc:	orr	r6, r6, r5, lsl r8
   157d0:	adds	r2, r0, r4
   157d4:	orr	r6, r6, r5, lsr lr
   157d8:	adc	r3, r1, r5
   157dc:	lsl	r1, r7, ip
   157e0:	orr	r1, r1, r6, lsl lr
   157e4:	lsl	r0, r6, ip
   157e8:	orr	r1, r1, r6, lsr r8
   157ec:	subs	r0, r2, r0
   157f0:	mov	r4, r6
   157f4:	mov	r5, r7
   157f8:	sbc	r1, r3, r1
   157fc:	cmp	r9, #0
   15800:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   15804:	strd	r4, [r9]
   15808:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1580c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15810:	mov	r7, r0
   15814:	ldr	r6, [pc, #72]	; 15864 <__lxstat64@plt+0x49cc>
   15818:	ldr	r5, [pc, #72]	; 15868 <__lxstat64@plt+0x49d0>
   1581c:	add	r6, pc, r6
   15820:	add	r5, pc, r5
   15824:	sub	r6, r6, r5
   15828:	mov	r8, r1
   1582c:	mov	r9, r2
   15830:	bl	10c14 <calloc@plt-0x20>
   15834:	asrs	r6, r6, #2
   15838:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1583c:	mov	r4, #0
   15840:	add	r4, r4, #1
   15844:	ldr	r3, [r5], #4
   15848:	mov	r2, r9
   1584c:	mov	r1, r8
   15850:	mov	r0, r7
   15854:	blx	r3
   15858:	cmp	r6, r4
   1585c:	bne	15840 <__lxstat64@plt+0x49a8>
   15860:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15864:	andeq	r1, r1, ip, ror #13
   15868:	andeq	r1, r1, r4, ror #13
   1586c:	bx	lr
   15870:	ldr	r3, [pc, #12]	; 15884 <__lxstat64@plt+0x49ec>
   15874:	mov	r1, #0
   15878:	add	r3, pc, r3
   1587c:	ldr	r2, [r3]
   15880:	b	10dc0 <__cxa_atexit@plt>
   15884:	andeq	r1, r1, r4, ror #16
   15888:	mov	r2, r1
   1588c:	mov	r1, r0
   15890:	mov	r0, #3
   15894:	b	10e5c <__xstat64@plt>
   15898:	mov	r2, r1
   1589c:	mov	r1, r0
   158a0:	mov	r0, #3
   158a4:	b	10e98 <__lxstat64@plt>

Disassembly of section .fini:

000158a8 <.fini>:
   158a8:	push	{r3, lr}
   158ac:	pop	{r3, pc}
