#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 11 00:03:12 2022
# Process ID: 5412
# Current directory: E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.runs/synth_1
# Command line: vivado.exe -log IFID_IDEXE_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IFID_IDEXE_Module.tcl
# Log file: E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.runs/synth_1/IFID_IDEXE_Module.vds
# Journal file: E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source IFID_IDEXE_Module.tcl -notrace
Command: synth_design -top IFID_IDEXE_Module -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23636 
WARNING: [Synth 8-2611] redeclaration of ansi port ealuc is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:28]
WARNING: [Synth 8-976] ealuc has already been declared [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:28]
WARNING: [Synth 8-2654] second declaration of ealuc ignored [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:28]
INFO: [Synth 8-994] ealuc is declared here [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:6]
WARNING: [Synth 8-2611] redeclaration of ansi port ealuimm is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:30]
WARNING: [Synth 8-976] ealuimm has already been declared [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:30]
WARNING: [Synth 8-2654] second declaration of ealuimm ignored [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:30]
INFO: [Synth 8-994] ealuimm is declared here [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:5]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 473.488 ; gain = 172.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IFID_IDEXE_Module' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:2]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'IM' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IM.v:2]
INFO: [Synth 8-6157] synthesizing module 'Pc_Adder' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Pc_Adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Pc_Adder' (3#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Pc_Adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'IFID_Pipeline_Register' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_Pipeline_Register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IFID_Pipeline_Register' (4#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_Pipeline_Register.v:2]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (5#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'regDst_mux' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/regDst_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regDst_mux' (6#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/regDst_mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Register_File.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (7#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Register_File.v:2]
INFO: [Synth 8-6157] synthesizing module 'imm_Extender' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/imm_Extender.v:2]
INFO: [Synth 8-6155] done synthesizing module 'imm_Extender' (8#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/imm_Extender.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDEXE_Pipeline_Register' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IDEXE_Pipeline_Register' (9#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/ALUMux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/ALUMux.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (12#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:3]
INFO: [Synth 8-6157] synthesizing module 'EXEMEM_Pipeline_Register' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/EXEMEM_Pipeline_Register.v:4]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEM_Pipeline_Register' (13#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/EXEMEM_Pipeline_Register.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEMWB_Pipeline_Register' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/MEMWB_Pipeline_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB_Pipeline_Register' (14#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/MEMWB_Pipeline_Register.v:3]
WARNING: [Synth 8-3848] Net mreg in module/entity IFID_IDEXE_Module does not have driver. [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:49]
WARNING: [Synth 8-3848] Net regDst in module/entity IFID_IDEXE_Module does not have driver. [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:40]
WARNING: [Synth 8-3848] Net eimm in module/entity IFID_IDEXE_Module does not have driver. [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:46]
INFO: [Synth 8-6155] done synthesizing module 'IFID_IDEXE_Module' (15#1) [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:2]
WARNING: [Synth 8-3331] design IM has unconnected port pc[31]
WARNING: [Synth 8-3331] design IM has unconnected port pc[30]
WARNING: [Synth 8-3331] design IM has unconnected port pc[29]
WARNING: [Synth 8-3331] design IM has unconnected port pc[28]
WARNING: [Synth 8-3331] design IM has unconnected port pc[27]
WARNING: [Synth 8-3331] design IM has unconnected port pc[26]
WARNING: [Synth 8-3331] design IM has unconnected port pc[25]
WARNING: [Synth 8-3331] design IM has unconnected port pc[24]
WARNING: [Synth 8-3331] design IM has unconnected port pc[23]
WARNING: [Synth 8-3331] design IM has unconnected port pc[22]
WARNING: [Synth 8-3331] design IM has unconnected port pc[21]
WARNING: [Synth 8-3331] design IM has unconnected port pc[20]
WARNING: [Synth 8-3331] design IM has unconnected port pc[19]
WARNING: [Synth 8-3331] design IM has unconnected port pc[18]
WARNING: [Synth 8-3331] design IM has unconnected port pc[17]
WARNING: [Synth 8-3331] design IM has unconnected port pc[16]
WARNING: [Synth 8-3331] design IM has unconnected port pc[15]
WARNING: [Synth 8-3331] design IM has unconnected port pc[14]
WARNING: [Synth 8-3331] design IM has unconnected port pc[13]
WARNING: [Synth 8-3331] design IM has unconnected port pc[12]
WARNING: [Synth 8-3331] design IM has unconnected port pc[11]
WARNING: [Synth 8-3331] design IM has unconnected port pc[10]
WARNING: [Synth 8-3331] design IM has unconnected port pc[9]
WARNING: [Synth 8-3331] design IM has unconnected port pc[8]
WARNING: [Synth 8-3331] design IM has unconnected port pc[1]
WARNING: [Synth 8-3331] design IM has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 521.078 ; gain = 220.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 521.078 ; gain = 220.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 521.078 ; gain = 220.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/Control_Unit.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[0]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[1]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[2]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[3]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[4]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[5]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[6]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[7]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[8]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[9]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[10]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[11]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[12]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[13]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[14]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[15]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[16]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[17]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[18]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[19]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[20]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[21]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[22]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[23]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[24]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[25]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[26]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[27]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[28]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[29]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[30]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[31]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[32]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[33]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[34]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[35]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[36]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[37]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[38]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[39]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[40]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[41]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[42]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[43]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[44]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[45]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[46]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[47]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[48]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[49]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[50]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[51]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[52]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[53]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[54]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[55]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[56]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[57]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[58]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[59]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[60]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[61]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[62]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[63]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[64]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[65]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[66]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[67]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[68]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[69]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[70]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[71]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[72]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[73]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[74]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[75]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[76]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[77]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[78]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[79]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[80]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[81]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[82]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[83]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[84]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[85]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[86]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[87]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[88]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[89]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[90]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[91]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[92]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[93]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[94]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'Data_memory_reg[95]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/DataMem.v:24]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 574.090 ; gain = 273.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module Pc_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IFID_Pipeline_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module regDst_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Register_File 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
Module IDEXE_Pipeline_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALUMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module EXEMEM_Pipeline_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MEMWB_Pipeline_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'IDEXE_Pipeline_Register_tb/ealuimm_reg' into 'IDEXE_Pipeline_Register_tb/em2reg_reg' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v:30]
INFO: [Synth 8-4471] merging register 'IDEXE_Pipeline_Register_tb/eqa_reg[31:0]' into 'IDEXE_Pipeline_Register_tb/eqb_reg[31:0]' [E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v:32]
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/op_reg[4]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rs_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rs_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rs_reg[3]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rs_reg[4]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/op_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/op_reg[3]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/func_reg[4]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/func_reg[0]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/func_reg[3]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/func_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/func_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/func_reg[5]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/op_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rs_reg[0]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/op_reg[5]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/op_reg[0]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rt_reg[0]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rd_reg[0]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rt_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rd_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rt_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rd_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rd_reg[3]' (FD) to 'IFID_Pipeline_Register_tb/rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/rd_reg[4]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'Control_Unit_tb/aluc_reg[0]' (LD) to 'Control_Unit_tb/aluc_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Control_Unit_tb/aluc_reg[1] )
INFO: [Synth 8-3886] merging instance 'Control_Unit_tb/aluc_reg[2]' (LD) to 'Control_Unit_tb/aluc_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Control_Unit_tb/aluc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Control_Unit_tb/wmem_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Control_Unit_tb/wreg_reg )
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[0]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[1]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[3]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[4]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[5]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[6]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[7]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[8]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[9]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[10]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[11]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[12]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[13]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[14]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IFID_Pipeline_Register_tb/imm_reg[15]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'EXEMEM_Pipeline_Register_tb/mwmem_reg' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/edestReg_reg[0]' (FD) to 'IDEXE_Pipeline_Register_tb/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/edestReg_reg[1]' (FD) to 'IDEXE_Pipeline_Register_tb/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/edestReg_reg[2]' (FD) to 'IDEXE_Pipeline_Register_tb/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/edestReg_reg[3]' (FD) to 'IDEXE_Pipeline_Register_tb/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/ealuc_reg[0]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/ealuc_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/ealuc_reg[2]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/ealuc_reg[3]' (FD) to 'IDEXE_Pipeline_Register_tb/ewmem_reg'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/ewmem_reg' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/ewreg_reg' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[0]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[1]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[4]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[5]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[5]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[6]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[6]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[7]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[7]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[8]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[8]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[9]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[9]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[10]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[10]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[11]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[12]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[13]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[14]' (FD) to 'IDEXE_Pipeline_Register_tb/eimm32_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eimm32_reg[15]' (FD) to 'IDEXE_Pipeline_Register_tb/edestReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[0]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[1]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[2]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[3]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[4]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[5]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[6]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[7]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[8]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[9]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[10]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[11]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[12]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[13]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[14]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[15]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[16]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[17]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[18]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[19]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[20]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[21]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[22]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[23]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[24]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[25]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[26]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[27]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[28]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[29]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[30]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEXE_Pipeline_Register_tb/eqb_reg[31]' (FD) to 'IFID_Pipeline_Register_tb/dinstOut_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID_Pipeline_Register_tb/dinstOut_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IFID_Pipeline_Register_tb/dinstOut_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\PC_tb/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\PC_tb/pc_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Control_Unit_tb/m2reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEXE_Pipeline_Register_tb/edestReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[127][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[126][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[124][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[123][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[122][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[120][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[119][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[118][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[117][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[116][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[115][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[114][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[113][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[112][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[111][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[110][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[109][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[108][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[107][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[106][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[105][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[104][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[103][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[102][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[101][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[100][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[99][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[98][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[97][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[96][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[95][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[94][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[93][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[92][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[91][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[90][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[89][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[88][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[87][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[86][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[85][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[84][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[83][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[82][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[81][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[80][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[79][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[78][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[77][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[76][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[75][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[74][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[73][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[72][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[71][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[70][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[69][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[68][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[67][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[66][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[65][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[64][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[62][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[61][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[60][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[59][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[58][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[57][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[56][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[55][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[54][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[53][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[52][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[51][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[49][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[48][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[47][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[46][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[44][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[43][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[42][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[41][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[40][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[39][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DataMem_tb/\Data_memory_reg[38][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Control_Unit_tb/wreg_reg) is unused and will be removed from module IFID_IDEXE_Module.
WARNING: [Synth 8-3332] Sequential element (Control_Unit_tb/m2reg_reg) is unused and will be removed from module IFID_IDEXE_Module.
WARNING: [Synth 8-3332] Sequential element (Control_Unit_tb/wmem_reg) is unused and will be removed from module IFID_IDEXE_Module.
WARNING: [Synth 8-3332] Sequential element (Control_Unit_tb/aluc_reg[3]) is unused and will be removed from module IFID_IDEXE_Module.
WARNING: [Synth 8-3332] Sequential element (Control_Unit_tb/aluc_reg[1]) is unused and will be removed from module IFID_IDEXE_Module.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][30]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][28]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][27]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][26]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][25]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][24]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][23]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][22]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][21]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][20]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][19]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][18]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][17]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][16]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][15]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][14]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][13]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][12]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][11]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][10]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][9]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][8]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][6]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][4]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][2]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[0][0]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][31]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][30]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][29]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][27]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][26]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][25]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][24]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][23]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][22]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][21]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][20]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][19]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][18]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][17]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][16]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][15]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][14]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][13]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][12]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][11]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][10]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][9]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][8]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][7]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][6]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][5]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][3]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][2]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[1][1]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][31]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][30]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][29]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][28]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][27]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][26]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][25]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][24]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][23]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][22]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][21]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][20]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][19]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][18]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][17]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][16]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][15]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][14]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][13]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][12]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][11]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][10]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][9]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][8]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][7]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][6]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][5]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][4]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][3]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][2]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][1]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[2][0]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][31]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][30]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][29]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][28]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][27]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][26]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][25]) is unused and will be removed from module DataMem.
WARNING: [Synth 8-3332] Sequential element (Data_memory_reg[3][24]) is unused and will be removed from module DataMem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 683.645 ; gain = 382.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |FDRE   |    35|
|6     |IBUF   |     1|
|7     |OBUF   |   316|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |   365|
|2     |  IDEXE_Pipeline_Register_tb |IDEXE_Pipeline_Register |     2|
|3     |  IFID_Pipeline_Register_tb  |IFID_Pipeline_Register  |     3|
|4     |  PC_tb                      |PC                      |    42|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4259 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 687.551 ; gain = 386.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 798.785 ; gain = 498.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CMPEN 331 Vivado Lab/331_Lab4/331_lab4_yubo/331_lab4_yubo.runs/synth_1/IFID_IDEXE_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IFID_IDEXE_Module_utilization_synth.rpt -pb IFID_IDEXE_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 00:03:33 2022...
