#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf676e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf67360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xf8eac0 .functor NOT 1, L_0xfb9650, C4<0>, C4<0>, C4<0>;
L_0xfb9430 .functor XOR 2, L_0xfb92f0, L_0xfb9390, C4<00>, C4<00>;
L_0xfb9540 .functor XOR 2, L_0xfb9430, L_0xfb94a0, C4<00>, C4<00>;
v0xfb6210_0 .net "Y1_dut", 0 0, L_0xfb7ae0;  1 drivers
v0xfb62d0_0 .net "Y1_ref", 0 0, L_0xf6ba50;  1 drivers
v0xfb6370_0 .net "Y3_dut", 0 0, L_0xfb9050;  1 drivers
v0xfb6440_0 .net "Y3_ref", 0 0, L_0xfb78a0;  1 drivers
v0xfb6510_0 .net *"_ivl_10", 1 0, L_0xfb94a0;  1 drivers
v0xfb6600_0 .net *"_ivl_12", 1 0, L_0xfb9540;  1 drivers
v0xfb66a0_0 .net *"_ivl_2", 1 0, L_0xfb9250;  1 drivers
v0xfb6760_0 .net *"_ivl_4", 1 0, L_0xfb92f0;  1 drivers
v0xfb6840_0 .net *"_ivl_6", 1 0, L_0xfb9390;  1 drivers
v0xfb6920_0 .net *"_ivl_8", 1 0, L_0xfb9430;  1 drivers
v0xfb6a00_0 .var "clk", 0 0;
v0xfb6aa0_0 .var/2u "stats1", 223 0;
v0xfb6b60_0 .var/2u "strobe", 0 0;
v0xfb6c20_0 .net "tb_match", 0 0, L_0xfb9650;  1 drivers
v0xfb6cf0_0 .net "tb_mismatch", 0 0, L_0xf8eac0;  1 drivers
v0xfb6d90_0 .net "w", 0 0, v0xfb42f0_0;  1 drivers
v0xfb6e30_0 .net "y", 5 0, v0xfb4390_0;  1 drivers
L_0xfb9250 .concat [ 1 1 0 0], L_0xfb78a0, L_0xf6ba50;
L_0xfb92f0 .concat [ 1 1 0 0], L_0xfb78a0, L_0xf6ba50;
L_0xfb9390 .concat [ 1 1 0 0], L_0xfb9050, L_0xfb7ae0;
L_0xfb94a0 .concat [ 1 1 0 0], L_0xfb78a0, L_0xf6ba50;
L_0xfb9650 .cmp/eeq 2, L_0xfb9250, L_0xfb9540;
S_0xf7ffc0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xf67360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xf6ba50 .functor AND 1, L_0xfb7050, v0xfb42f0_0, C4<1>, C4<1>;
L_0xf80c90 .functor OR 1, L_0xfb7210, L_0xfb72b0, C4<0>, C4<0>;
L_0xf8eb30 .functor OR 1, L_0xf80c90, L_0xfb73d0, C4<0>, C4<0>;
L_0xfb76f0 .functor OR 1, L_0xf8eb30, L_0xfb7540, C4<0>, C4<0>;
L_0xfb7830 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb78a0 .functor AND 1, L_0xfb76f0, L_0xfb7830, C4<1>, C4<1>;
v0xf8ec30_0 .net "Y1", 0 0, L_0xf6ba50;  alias, 1 drivers
v0xf8ecd0_0 .net "Y3", 0 0, L_0xfb78a0;  alias, 1 drivers
v0xf6bb60_0 .net *"_ivl_1", 0 0, L_0xfb7050;  1 drivers
v0xf6bc30_0 .net *"_ivl_11", 0 0, L_0xfb73d0;  1 drivers
v0xfb3300_0 .net *"_ivl_12", 0 0, L_0xf8eb30;  1 drivers
v0xfb3430_0 .net *"_ivl_15", 0 0, L_0xfb7540;  1 drivers
v0xfb3510_0 .net *"_ivl_16", 0 0, L_0xfb76f0;  1 drivers
v0xfb35f0_0 .net *"_ivl_18", 0 0, L_0xfb7830;  1 drivers
v0xfb36d0_0 .net *"_ivl_5", 0 0, L_0xfb7210;  1 drivers
v0xfb3840_0 .net *"_ivl_7", 0 0, L_0xfb72b0;  1 drivers
v0xfb3920_0 .net *"_ivl_8", 0 0, L_0xf80c90;  1 drivers
v0xfb3a00_0 .net "w", 0 0, v0xfb42f0_0;  alias, 1 drivers
v0xfb3ac0_0 .net "y", 5 0, v0xfb4390_0;  alias, 1 drivers
L_0xfb7050 .part v0xfb4390_0, 0, 1;
L_0xfb7210 .part v0xfb4390_0, 1, 1;
L_0xfb72b0 .part v0xfb4390_0, 2, 1;
L_0xfb73d0 .part v0xfb4390_0, 4, 1;
L_0xfb7540 .part v0xfb4390_0, 5, 1;
S_0xfb3c20 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xf67360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xfb3e80_0 .net "clk", 0 0, v0xfb6a00_0;  1 drivers
v0xfb3f60_0 .var/2s "errored1", 31 0;
v0xfb4040_0 .var/2s "onehot_error", 31 0;
v0xfb4100_0 .net "tb_match", 0 0, L_0xfb9650;  alias, 1 drivers
v0xfb41c0_0 .var/2s "temp", 31 0;
v0xfb42f0_0 .var "w", 0 0;
v0xfb4390_0 .var "y", 5 0;
E_0xf7a510/0 .event negedge, v0xfb3e80_0;
E_0xf7a510/1 .event posedge, v0xfb3e80_0;
E_0xf7a510 .event/or E_0xf7a510/0, E_0xf7a510/1;
S_0xfb4490 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xf67360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xfb7ae0 .functor AND 1, L_0xfb7a40, v0xfb42f0_0, C4<1>, C4<1>;
L_0xfb7c90 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb7d00 .functor AND 1, L_0xfb7bf0, L_0xfb7c90, C4<1>, C4<1>;
L_0xfb7eb0 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb8060 .functor AND 1, L_0xfb7e10, L_0xfb7eb0, C4<1>, C4<1>;
L_0xfb8170 .functor OR 1, L_0xfb7d00, L_0xfb8060, C4<0>, C4<0>;
L_0xfb8390 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb8400 .functor AND 1, L_0xfb82c0, L_0xfb8390, C4<1>, C4<1>;
L_0xfb8560 .functor OR 1, L_0xfb8170, L_0xfb8400, C4<0>, C4<0>;
L_0xfb8710 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb87e0 .functor AND 1, L_0xfb8670, L_0xfb8710, C4<1>, C4<1>;
L_0xfb88a0 .functor OR 1, L_0xfb8560, L_0xfb87e0, C4<0>, C4<0>;
L_0xfb8b00 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb8b70 .functor AND 1, L_0xfb8a20, L_0xfb8b00, C4<1>, C4<1>;
L_0xfb89b0 .functor OR 1, L_0xfb88a0, L_0xfb8b70, C4<0>, C4<0>;
L_0xfb8e40 .functor NOT 1, v0xfb42f0_0, C4<0>, C4<0>, C4<0>;
L_0xfb8f40 .functor AND 1, L_0xfb8da0, L_0xfb8e40, C4<1>, C4<1>;
L_0xfb9050 .functor OR 1, L_0xfb89b0, L_0xfb8f40, C4<0>, C4<0>;
v0xfb4730_0 .net "Y1", 0 0, L_0xfb7ae0;  alias, 1 drivers
v0xfb47f0_0 .net "Y3", 0 0, L_0xfb9050;  alias, 1 drivers
v0xfb48b0_0 .net *"_ivl_1", 0 0, L_0xfb7a40;  1 drivers
v0xfb49a0_0 .net *"_ivl_11", 0 0, L_0xfb7e10;  1 drivers
v0xfb4a80_0 .net *"_ivl_12", 0 0, L_0xfb7eb0;  1 drivers
v0xfb4bb0_0 .net *"_ivl_14", 0 0, L_0xfb8060;  1 drivers
v0xfb4c90_0 .net *"_ivl_16", 0 0, L_0xfb8170;  1 drivers
v0xfb4d70_0 .net *"_ivl_19", 0 0, L_0xfb82c0;  1 drivers
v0xfb4e50_0 .net *"_ivl_20", 0 0, L_0xfb8390;  1 drivers
v0xfb4fc0_0 .net *"_ivl_22", 0 0, L_0xfb8400;  1 drivers
v0xfb50a0_0 .net *"_ivl_24", 0 0, L_0xfb8560;  1 drivers
v0xfb5180_0 .net *"_ivl_27", 0 0, L_0xfb8670;  1 drivers
v0xfb5260_0 .net *"_ivl_28", 0 0, L_0xfb8710;  1 drivers
v0xfb5340_0 .net *"_ivl_30", 0 0, L_0xfb87e0;  1 drivers
v0xfb5420_0 .net *"_ivl_32", 0 0, L_0xfb88a0;  1 drivers
v0xfb5500_0 .net *"_ivl_35", 0 0, L_0xfb8a20;  1 drivers
v0xfb55e0_0 .net *"_ivl_36", 0 0, L_0xfb8b00;  1 drivers
v0xfb56c0_0 .net *"_ivl_38", 0 0, L_0xfb8b70;  1 drivers
v0xfb57a0_0 .net *"_ivl_40", 0 0, L_0xfb89b0;  1 drivers
v0xfb5880_0 .net *"_ivl_43", 0 0, L_0xfb8da0;  1 drivers
v0xfb5960_0 .net *"_ivl_44", 0 0, L_0xfb8e40;  1 drivers
v0xfb5a40_0 .net *"_ivl_46", 0 0, L_0xfb8f40;  1 drivers
v0xfb5b20_0 .net *"_ivl_5", 0 0, L_0xfb7bf0;  1 drivers
v0xfb5c00_0 .net *"_ivl_6", 0 0, L_0xfb7c90;  1 drivers
v0xfb5ce0_0 .net *"_ivl_8", 0 0, L_0xfb7d00;  1 drivers
v0xfb5dc0_0 .net "w", 0 0, v0xfb42f0_0;  alias, 1 drivers
v0xfb5e60_0 .net "y", 5 0, v0xfb4390_0;  alias, 1 drivers
L_0xfb7a40 .part v0xfb4390_0, 0, 1;
L_0xfb7bf0 .part v0xfb4390_0, 1, 1;
L_0xfb7e10 .part v0xfb4390_0, 2, 1;
L_0xfb82c0 .part v0xfb4390_0, 3, 1;
L_0xfb8670 .part v0xfb4390_0, 4, 1;
L_0xfb8a20 .part v0xfb4390_0, 5, 1;
L_0xfb8da0 .part v0xfb4390_0, 0, 1;
S_0xfb5ff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xf67360;
 .timescale -12 -12;
E_0xf7a060 .event anyedge, v0xfb6b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfb6b60_0;
    %nor/r;
    %assign/vec4 v0xfb6b60_0, 0;
    %wait E_0xf7a060;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfb3c20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb3f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb4040_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xfb3c20;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf7a510;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xfb4390_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xfb42f0_0, 0;
    %load/vec4 v0xfb4100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb4040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfb4040_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb3f60_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf7a510;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xfb41c0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xfb41c0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xfb41c0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xfb41c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xfb41c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xfb41c0_0;
    %pad/s 6;
    %assign/vec4 v0xfb4390_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xfb42f0_0, 0;
    %load/vec4 v0xfb4100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb3f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfb3f60_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xfb4040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xfb3f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xfb4040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xfb3f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xf67360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb6b60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf67360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xfb6a00_0;
    %inv;
    %store/vec4 v0xfb6a00_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xf67360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfb3e80_0, v0xfb6cf0_0, v0xfb6e30_0, v0xfb6d90_0, v0xfb62d0_0, v0xfb6210_0, v0xfb6440_0, v0xfb6370_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf67360;
T_6 ;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xf67360;
T_7 ;
    %wait E_0xf7a510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb6aa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
    %load/vec4 v0xfb6c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb6aa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xfb62d0_0;
    %load/vec4 v0xfb62d0_0;
    %load/vec4 v0xfb6210_0;
    %xor;
    %load/vec4 v0xfb62d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xfb6440_0;
    %load/vec4 v0xfb6440_0;
    %load/vec4 v0xfb6370_0;
    %xor;
    %load/vec4 v0xfb6440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xfb6aa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb6aa0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/2012_q2b/iter4/response0/top_module.sv";
