$date
	Wed Sep 11 19:29:03 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module deco_TB $end
$scope module att $end
$var wire 3 ! deco_in [0:2] $end
$var wire 5 " deco_out [0:4] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 !
$end
#3
b1 "
b1 !
#6
b10 "
b10 !
#9
b100 "
b11 !
#12
b1000 "
b100 !
#15
b10000 "
b101 !
#1000000
