#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xebbb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xebce60 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xebafd0 .functor NOT 1, L_0xef0b30, C4<0>, C4<0>, C4<0>;
L_0xef0890 .functor XOR 1, L_0xef06a0, L_0xef07f0, C4<0>, C4<0>;
L_0xef0a20 .functor XOR 1, L_0xef0890, L_0xef0950, C4<0>, C4<0>;
v0xeef1e0_0 .net *"_ivl_10", 0 0, L_0xef0950;  1 drivers
v0xeef2e0_0 .net *"_ivl_12", 0 0, L_0xef0a20;  1 drivers
v0xeef3c0_0 .net *"_ivl_2", 0 0, L_0xef0600;  1 drivers
v0xeef480_0 .net *"_ivl_4", 0 0, L_0xef06a0;  1 drivers
v0xeef560_0 .net *"_ivl_6", 0 0, L_0xef07f0;  1 drivers
v0xeef690_0 .net *"_ivl_8", 0 0, L_0xef0890;  1 drivers
v0xeef770_0 .net "a", 0 0, v0xeeddd0_0;  1 drivers
v0xeef810_0 .net "b", 0 0, v0xeede70_0;  1 drivers
v0xeef8b0_0 .net "c", 0 0, v0xeedf10_0;  1 drivers
v0xeef9e0_0 .var "clk", 0 0;
v0xeefa80_0 .net "d", 0 0, v0xeee050_0;  1 drivers
v0xeefb20_0 .net "q_dut", 0 0, L_0xef04b0;  1 drivers
v0xeefbc0_0 .net "q_ref", 0 0, L_0xeb4ea0;  1 drivers
v0xeefc60_0 .var/2u "stats1", 159 0;
v0xeefd00_0 .var/2u "strobe", 0 0;
v0xeefda0_0 .net "tb_match", 0 0, L_0xef0b30;  1 drivers
v0xeefe60_0 .net "tb_mismatch", 0 0, L_0xebafd0;  1 drivers
v0xeeff20_0 .net "wavedrom_enable", 0 0, v0xeee140_0;  1 drivers
v0xeeffc0_0 .net "wavedrom_title", 511 0, v0xeee1e0_0;  1 drivers
L_0xef0600 .concat [ 1 0 0 0], L_0xeb4ea0;
L_0xef06a0 .concat [ 1 0 0 0], L_0xeb4ea0;
L_0xef07f0 .concat [ 1 0 0 0], L_0xef04b0;
L_0xef0950 .concat [ 1 0 0 0], L_0xeb4ea0;
L_0xef0b30 .cmp/eeq 1, L_0xef0600, L_0xef0a20;
S_0xebcff0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xebce60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xeb4ea0 .functor OR 1, v0xeedf10_0, v0xeede70_0, C4<0>, C4<0>;
v0xebb240_0 .net "a", 0 0, v0xeeddd0_0;  alias, 1 drivers
v0xebb2e0_0 .net "b", 0 0, v0xeede70_0;  alias, 1 drivers
v0xeb4ff0_0 .net "c", 0 0, v0xeedf10_0;  alias, 1 drivers
v0xeb5090_0 .net "d", 0 0, v0xeee050_0;  alias, 1 drivers
v0xeed3d0_0 .net "q", 0 0, L_0xeb4ea0;  alias, 1 drivers
S_0xeed580 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xebce60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xeeddd0_0 .var "a", 0 0;
v0xeede70_0 .var "b", 0 0;
v0xeedf10_0 .var "c", 0 0;
v0xeedfb0_0 .net "clk", 0 0, v0xeef9e0_0;  1 drivers
v0xeee050_0 .var "d", 0 0;
v0xeee140_0 .var "wavedrom_enable", 0 0;
v0xeee1e0_0 .var "wavedrom_title", 511 0;
E_0xec2530/0 .event negedge, v0xeedfb0_0;
E_0xec2530/1 .event posedge, v0xeedfb0_0;
E_0xec2530 .event/or E_0xec2530/0, E_0xec2530/1;
E_0xec2780 .event posedge, v0xeedfb0_0;
E_0xead9f0 .event negedge, v0xeedfb0_0;
S_0xeed8d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xeed580;
 .timescale -12 -12;
v0xeedad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeedbd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xeed580;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeee340 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xebce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xec7e50 .functor NOT 1, v0xeeddd0_0, C4<0>, C4<0>, C4<0>;
L_0xebb040 .functor AND 1, L_0xec7e50, v0xeede70_0, C4<1>, C4<1>;
L_0xef0270 .functor NOT 1, v0xeee050_0, C4<0>, C4<0>, C4<0>;
L_0xef0370 .functor AND 1, v0xeedf10_0, L_0xef0270, C4<1>, C4<1>;
L_0xef0440 .functor OR 1, L_0xebb040, L_0xef0370, C4<0>, C4<0>;
L_0xef04b0 .functor NOT 1, L_0xef0440, C4<0>, C4<0>, C4<0>;
v0xeee630_0 .net *"_ivl_0", 0 0, L_0xec7e50;  1 drivers
v0xeee710_0 .net *"_ivl_2", 0 0, L_0xebb040;  1 drivers
v0xeee7f0_0 .net *"_ivl_4", 0 0, L_0xef0270;  1 drivers
v0xeee8e0_0 .net *"_ivl_6", 0 0, L_0xef0370;  1 drivers
v0xeee9c0_0 .net *"_ivl_8", 0 0, L_0xef0440;  1 drivers
v0xeeeaf0_0 .net "a", 0 0, v0xeeddd0_0;  alias, 1 drivers
v0xeeebe0_0 .net "b", 0 0, v0xeede70_0;  alias, 1 drivers
v0xeeecd0_0 .net "c", 0 0, v0xeedf10_0;  alias, 1 drivers
v0xeeedc0_0 .net "d", 0 0, v0xeee050_0;  alias, 1 drivers
v0xeeee60_0 .net "q", 0 0, L_0xef04b0;  alias, 1 drivers
S_0xeeefc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xebce60;
 .timescale -12 -12;
E_0xec22d0 .event anyedge, v0xeefd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xeefd00_0;
    %nor/r;
    %assign/vec4 v0xeefd00_0, 0;
    %wait E_0xec22d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeed580;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeee050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeedf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeede70_0, 0;
    %assign/vec4 v0xeeddd0_0, 0;
    %wait E_0xead9f0;
    %wait E_0xec2780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeee050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeedf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeede70_0, 0;
    %assign/vec4 v0xeeddd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xec2530;
    %load/vec4 v0xeeddd0_0;
    %load/vec4 v0xeede70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xeedf10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xeee050_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeee050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeedf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeede70_0, 0;
    %assign/vec4 v0xeeddd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xeedbd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xec2530;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xeee050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeedf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeede70_0, 0;
    %assign/vec4 v0xeeddd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xebce60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeef9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeefd00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xebce60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xeef9e0_0;
    %inv;
    %store/vec4 v0xeef9e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xebce60;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeedfb0_0, v0xeefe60_0, v0xeef770_0, v0xeef810_0, v0xeef8b0_0, v0xeefa80_0, v0xeefbc0_0, v0xeefb20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xebce60;
T_7 ;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xebce60;
T_8 ;
    %wait E_0xec2530;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeefc60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeefc60_0, 4, 32;
    %load/vec4 v0xeefda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeefc60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeefc60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeefc60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xeefbc0_0;
    %load/vec4 v0xeefbc0_0;
    %load/vec4 v0xeefb20_0;
    %xor;
    %load/vec4 v0xeefbc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeefc60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xeefc60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeefc60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit4/iter0/response37/top_module.sv";
