<stg><name>bicg_Pipeline_lp4</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %i_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %select_ln31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln5 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 %select_ln31_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc65:0 %j = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc65:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc65:2 %br_ln30 = br i1 %tmp, void %for.inc65.split, void %for.inc68.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc65.split:4 %lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
for.inc65.split:5 %zext_ln5 = zext i5 %lshr_ln5_5

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc65.split:6 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2_read, i5 %lshr_ln5_5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="11">
<![CDATA[
for.inc65.split:7 %zext_ln31 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:8 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:9 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:10 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:11 %buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_p_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:12 %buff_p_load = load i5 %buff_p_addr

]]></Node>
<StgValue><ssdm name="buff_p_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:15 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65.split:16 %buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_p_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:17 %buff_p_1_load = load i5 %buff_p_1_addr

]]></Node>
<StgValue><ssdm name="buff_p_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc65.split:20 %add_ln30 = add i7 %j, i7 2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc65.split:21 %store_ln5 = store i7 %add_ln30, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:10 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:12 %buff_p_load = load i5 %buff_p_addr

]]></Node>
<StgValue><ssdm name="buff_p_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="11">
<![CDATA[
for.inc65.split:15 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
for.inc65.split:17 %buff_p_1_load = load i5 %buff_p_1_addr

]]></Node>
<StgValue><ssdm name="buff_p_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:13 %mul1 = fmul i32 %buff_A_load, i32 %buff_p_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:13 %mul1 = fmul i32 %buff_A_load, i32 %buff_p_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:18 %mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load

]]></Node>
<StgValue><ssdm name="mul61_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:13 %mul1 = fmul i32 %buff_A_load, i32 %buff_p_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:18 %mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load

]]></Node>
<StgValue><ssdm name="mul61_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc68.exitStub:0 %p_load3 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc68.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.inc68.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc65.split:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:14 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:18 %mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load

]]></Node>
<StgValue><ssdm name="mul61_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="52" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:14 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="53" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:14 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="54" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:14 %add1 = fadd i32 %p_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="55" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:19 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:19 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="57" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:19 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc65.split:1 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc65.split:2 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65.split:3 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc65.split:19 %add62_1 = fadd i32 %add1, i32 %mul61_1

]]></Node>
<StgValue><ssdm name="add62_1"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc65.split:22 %store_ln31 = store i32 %add62_1, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc65.split:23 %br_ln30 = br void %for.inc65

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="select_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln31"/></StgValue>
</port>
<port id="99" name="i_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_2"/></StgValue>
</port>
<port id="100" name="buff_A" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="buff_A_1" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="buff_p" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="buff_p_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_105" to="j_1" fromId="105" toId="17">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i6" to="i_2_read" fromId="108" toId="18">
</dataflow>
<dataflow id="110" from="i_2" to="i_2_read" fromId="99" toId="18">
</dataflow>
<dataflow id="112" from="_ssdm_op_Read.ap_auto.float" to="select_ln31_read" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="select_ln31" to="select_ln31_read" fromId="98" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln5" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="j_1" to="store_ln5" fromId="17" toId="20">
</dataflow>
<dataflow id="117" from="select_ln31_read" to="store_ln0" fromId="19" toId="21">
</dataflow>
<dataflow id="118" from="empty" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="119" from="j_1" to="j" fromId="17" toId="23">
</dataflow>
<dataflow id="121" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="120" toId="24">
</dataflow>
<dataflow id="122" from="j" to="tmp" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_123" to="tmp" fromId="123" toId="24">
</dataflow>
<dataflow id="125" from="tmp" to="br_ln30" fromId="24" toId="25">
</dataflow>
<dataflow id="127" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_5" fromId="126" toId="26">
</dataflow>
<dataflow id="128" from="j" to="lshr_ln5_5" fromId="23" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_105" to="lshr_ln5_5" fromId="105" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_130" to="lshr_ln5_5" fromId="130" toId="26">
</dataflow>
<dataflow id="132" from="lshr_ln5_5" to="zext_ln5" fromId="26" toId="27">
</dataflow>
<dataflow id="134" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="133" toId="28">
</dataflow>
<dataflow id="135" from="i_2_read" to="tmp_s" fromId="18" toId="28">
</dataflow>
<dataflow id="136" from="lshr_ln5_5" to="tmp_s" fromId="26" toId="28">
</dataflow>
<dataflow id="137" from="tmp_s" to="zext_ln31" fromId="28" toId="29">
</dataflow>
<dataflow id="138" from="buff_A" to="buff_A_addr" fromId="100" toId="30">
</dataflow>
<dataflow id="140" from="StgValue_139" to="buff_A_addr" fromId="139" toId="30">
</dataflow>
<dataflow id="141" from="zext_ln31" to="buff_A_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="142" from="buff_A_1" to="buff_A_1_addr" fromId="101" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_139" to="buff_A_1_addr" fromId="139" toId="31">
</dataflow>
<dataflow id="144" from="zext_ln31" to="buff_A_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="145" from="buff_A_addr" to="buff_A_load" fromId="30" toId="32">
</dataflow>
<dataflow id="146" from="buff_p" to="buff_p_addr" fromId="102" toId="33">
</dataflow>
<dataflow id="147" from="StgValue_139" to="buff_p_addr" fromId="139" toId="33">
</dataflow>
<dataflow id="148" from="zext_ln5" to="buff_p_addr" fromId="27" toId="33">
</dataflow>
<dataflow id="149" from="buff_p_addr" to="buff_p_load" fromId="33" toId="34">
</dataflow>
<dataflow id="150" from="buff_A_1_addr" to="buff_A_1_load" fromId="31" toId="35">
</dataflow>
<dataflow id="151" from="buff_p_1" to="buff_p_1_addr" fromId="103" toId="36">
</dataflow>
<dataflow id="152" from="StgValue_139" to="buff_p_1_addr" fromId="139" toId="36">
</dataflow>
<dataflow id="153" from="zext_ln5" to="buff_p_1_addr" fromId="27" toId="36">
</dataflow>
<dataflow id="154" from="buff_p_1_addr" to="buff_p_1_load" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="j" to="add_ln30" fromId="23" toId="38">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln30" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="add_ln30" to="store_ln5" fromId="38" toId="39">
</dataflow>
<dataflow id="159" from="j_1" to="store_ln5" fromId="17" toId="39">
</dataflow>
<dataflow id="160" from="buff_A_addr" to="buff_A_load" fromId="30" toId="40">
</dataflow>
<dataflow id="161" from="buff_p_addr" to="buff_p_load" fromId="33" toId="41">
</dataflow>
<dataflow id="162" from="buff_A_1_addr" to="buff_A_1_load" fromId="31" toId="42">
</dataflow>
<dataflow id="163" from="buff_p_1_addr" to="buff_p_1_load" fromId="36" toId="43">
</dataflow>
<dataflow id="164" from="buff_A_load" to="mul1" fromId="40" toId="44">
</dataflow>
<dataflow id="165" from="buff_p_load" to="mul1" fromId="41" toId="44">
</dataflow>
<dataflow id="166" from="buff_A_load" to="mul1" fromId="40" toId="45">
</dataflow>
<dataflow id="167" from="buff_p_load" to="mul1" fromId="41" toId="45">
</dataflow>
<dataflow id="168" from="buff_A_1_load" to="mul61_1" fromId="42" toId="46">
</dataflow>
<dataflow id="169" from="buff_p_1_load" to="mul61_1" fromId="43" toId="46">
</dataflow>
<dataflow id="170" from="buff_A_load" to="mul1" fromId="40" toId="47">
</dataflow>
<dataflow id="171" from="buff_p_load" to="mul1" fromId="41" toId="47">
</dataflow>
<dataflow id="172" from="buff_A_1_load" to="mul61_1" fromId="42" toId="48">
</dataflow>
<dataflow id="173" from="buff_p_1_load" to="mul61_1" fromId="43" toId="48">
</dataflow>
<dataflow id="174" from="empty" to="p_load" fromId="16" toId="49">
</dataflow>
<dataflow id="175" from="p_load" to="add1" fromId="49" toId="50">
</dataflow>
<dataflow id="176" from="mul1" to="add1" fromId="47" toId="50">
</dataflow>
<dataflow id="177" from="buff_A_1_load" to="mul61_1" fromId="42" toId="51">
</dataflow>
<dataflow id="178" from="buff_p_1_load" to="mul61_1" fromId="43" toId="51">
</dataflow>
<dataflow id="179" from="p_load" to="add1" fromId="49" toId="52">
</dataflow>
<dataflow id="180" from="mul1" to="add1" fromId="47" toId="52">
</dataflow>
<dataflow id="181" from="p_load" to="add1" fromId="49" toId="53">
</dataflow>
<dataflow id="182" from="mul1" to="add1" fromId="47" toId="53">
</dataflow>
<dataflow id="183" from="p_load" to="add1" fromId="49" toId="54">
</dataflow>
<dataflow id="184" from="mul1" to="add1" fromId="47" toId="54">
</dataflow>
<dataflow id="185" from="add1" to="add62_1" fromId="54" toId="55">
</dataflow>
<dataflow id="186" from="mul61_1" to="add62_1" fromId="51" toId="55">
</dataflow>
<dataflow id="187" from="add1" to="add62_1" fromId="54" toId="56">
</dataflow>
<dataflow id="188" from="mul61_1" to="add62_1" fromId="51" toId="56">
</dataflow>
<dataflow id="189" from="add1" to="add62_1" fromId="54" toId="57">
</dataflow>
<dataflow id="190" from="mul61_1" to="add62_1" fromId="51" toId="57">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecPipeline" to="specpipeline_ln5" fromId="191" toId="58">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specpipeline_ln5" fromId="193" toId="58">
</dataflow>
<dataflow id="196" from="StgValue_195" to="specpipeline_ln5" fromId="195" toId="58">
</dataflow>
<dataflow id="197" from="StgValue_195" to="specpipeline_ln5" fromId="195" toId="58">
</dataflow>
<dataflow id="198" from="StgValue_195" to="specpipeline_ln5" fromId="195" toId="58">
</dataflow>
<dataflow id="200" from="empty_0" to="specpipeline_ln5" fromId="199" toId="58">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="201" toId="59">
</dataflow>
<dataflow id="204" from="StgValue_203" to="speclooptripcount_ln5" fromId="203" toId="59">
</dataflow>
<dataflow id="205" from="StgValue_203" to="speclooptripcount_ln5" fromId="203" toId="59">
</dataflow>
<dataflow id="206" from="StgValue_203" to="speclooptripcount_ln5" fromId="203" toId="59">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="207" toId="60">
</dataflow>
<dataflow id="210" from="empty_4" to="specloopname_ln30" fromId="209" toId="60">
</dataflow>
<dataflow id="211" from="add1" to="add62_1" fromId="54" toId="61">
</dataflow>
<dataflow id="212" from="mul61_1" to="add62_1" fromId="51" toId="61">
</dataflow>
<dataflow id="213" from="add62_1" to="store_ln31" fromId="61" toId="62">
</dataflow>
<dataflow id="214" from="empty" to="store_ln31" fromId="16" toId="62">
</dataflow>
<dataflow id="215" from="empty" to="p_load3" fromId="16" toId="64">
</dataflow>
<dataflow id="217" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="216" toId="65">
</dataflow>
<dataflow id="218" from="p_out" to="write_ln0" fromId="104" toId="65">
</dataflow>
<dataflow id="219" from="p_load3" to="write_ln0" fromId="64" toId="65">
</dataflow>
<dataflow id="220" from="tmp" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="221" from="tmp" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="222" from="tmp" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="223" from="tmp" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="224" from="tmp" to="StgValue_6" fromId="24" toId="6">
</dataflow>
<dataflow id="225" from="tmp" to="StgValue_7" fromId="24" toId="7">
</dataflow>
<dataflow id="226" from="tmp" to="StgValue_8" fromId="24" toId="8">
</dataflow>
<dataflow id="227" from="tmp" to="StgValue_9" fromId="24" toId="9">
</dataflow>
</dataflows>


</stg>
