\hypertarget{group___library__configuration__section}{}\doxysection{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\_configuration\_section@{Library\_configuration\_section}}
Collaboration diagram for Library\+\_\+configuration\+\_\+section\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=304pt]{group___library__configuration__section}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab826667865e4b774c90e9866b34c67cc}{S\+T\+M32\+L4}}
\begin{DoxyCompactList}\small\item\em S\+T\+M32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gad4521baecdabba9531048aef710a6bb9}{\+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}~(0x01)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga4d6d1f6776490687bde768379e5ab36b}{\+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1}}~(0x05)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2e2763e5989b86d6786a8615b0dfbcb9}{\+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gae44471dbb98e99cacc665d7a80e18259}{\+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2db0eff678684f33447be14b855aee80}{\+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___library__configuration__section_ga2db0eff678684f33447be14b855aee80}\label{group___library__configuration__section_ga2db0eff678684f33447be14b855aee80}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32L4\_CMSIS\_VERSION@{\_\_STM32L4\_CMSIS\_VERSION}}
\index{\_\_STM32L4\_CMSIS\_VERSION@{\_\_STM32L4\_CMSIS\_VERSION}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32L4\_CMSIS\_VERSION}{\_\_STM32L4\_CMSIS\_VERSION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       ((\mbox{\hyperlink{group___library__configuration__section_gad4521baecdabba9531048aef710a6bb9}{\_\_STM32L4\_CMSIS\_VERSION\_MAIN}} << 24)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga4d6d1f6776490687bde768379e5ab36b}{\_\_STM32L4\_CMSIS\_VERSION\_SUB1}} << 16)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga2e2763e5989b86d6786a8615b0dfbcb9}{\_\_STM32L4\_CMSIS\_VERSION\_SUB2}} << 8 )\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_gae44471dbb98e99cacc665d7a80e18259}{\_\_STM32L4\_CMSIS\_VERSION\_RC}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group___library__configuration__section_gad4521baecdabba9531048aef710a6bb9}\label{group___library__configuration__section_gad4521baecdabba9531048aef710a6bb9}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32L4\_CMSIS\_VERSION\_MAIN@{\_\_STM32L4\_CMSIS\_VERSION\_MAIN}}
\index{\_\_STM32L4\_CMSIS\_VERSION\_MAIN@{\_\_STM32L4\_CMSIS\_VERSION\_MAIN}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32L4\_CMSIS\_VERSION\_MAIN}{\_\_STM32L4\_CMSIS\_VERSION\_MAIN}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x01)}



Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. 

$<$ S\+T\+M32\+L412xx Devices

$<$ S\+T\+M32\+L422xx Devices

$<$ S\+T\+M32\+L431xx Devices

$<$ S\+T\+M32\+L432xx Devices

$<$ S\+T\+M32\+L433xx Devices

$<$ S\+T\+M32\+L442xx Devices

$<$ S\+T\+M32\+L443xx Devices

$<$ S\+T\+M32\+L451xx Devices

$<$ S\+T\+M32\+L452xx Devices

$<$ S\+T\+M32\+L462xx Devices

$<$ S\+T\+M32\+L471xx Devices

$<$ S\+T\+M32\+L475xx Devices

$<$ S\+T\+M32\+L476xx Devices

$<$ S\+T\+M32\+L485xx Devices

$<$ S\+T\+M32\+L486xx Devices

$<$ S\+T\+M32\+L496xx Devices

$<$ S\+T\+M32\+L4\+A6xx Devices

$<$ S\+T\+M32\+L4\+R5xx Devices

$<$ S\+T\+M32\+L4\+R7xx Devices

$<$ S\+T\+M32\+L4\+R9xx Devices

$<$ S\+T\+M32\+L4\+S5xx Devices

$<$ S\+T\+M32\+L4\+S7xx Devices

$<$ S\+T\+M32\+L4\+S9xx Devices

C\+M\+S\+IS Device version number \mbox{[}31\+:24\mbox{]} main version \mbox{\Hypertarget{group___library__configuration__section_gae44471dbb98e99cacc665d7a80e18259}\label{group___library__configuration__section_gae44471dbb98e99cacc665d7a80e18259}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32L4\_CMSIS\_VERSION\_RC@{\_\_STM32L4\_CMSIS\_VERSION\_RC}}
\index{\_\_STM32L4\_CMSIS\_VERSION\_RC@{\_\_STM32L4\_CMSIS\_VERSION\_RC}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32L4\_CMSIS\_VERSION\_RC}{\_\_STM32L4\_CMSIS\_VERSION\_RC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+RC~(0x00)}

\mbox{[}7\+:0\mbox{]} release candidate \mbox{\Hypertarget{group___library__configuration__section_ga4d6d1f6776490687bde768379e5ab36b}\label{group___library__configuration__section_ga4d6d1f6776490687bde768379e5ab36b}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32L4\_CMSIS\_VERSION\_SUB1@{\_\_STM32L4\_CMSIS\_VERSION\_SUB1}}
\index{\_\_STM32L4\_CMSIS\_VERSION\_SUB1@{\_\_STM32L4\_CMSIS\_VERSION\_SUB1}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32L4\_CMSIS\_VERSION\_SUB1}{\_\_STM32L4\_CMSIS\_VERSION\_SUB1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B1~(0x05)}

\mbox{[}23\+:16\mbox{]} sub1 version \mbox{\Hypertarget{group___library__configuration__section_ga2e2763e5989b86d6786a8615b0dfbcb9}\label{group___library__configuration__section_ga2e2763e5989b86d6786a8615b0dfbcb9}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32L4\_CMSIS\_VERSION\_SUB2@{\_\_STM32L4\_CMSIS\_VERSION\_SUB2}}
\index{\_\_STM32L4\_CMSIS\_VERSION\_SUB2@{\_\_STM32L4\_CMSIS\_VERSION\_SUB2}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32L4\_CMSIS\_VERSION\_SUB2}{\_\_STM32L4\_CMSIS\_VERSION\_SUB2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+S\+T\+M32\+L4\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+U\+B2~(0x00)}

\mbox{[}15\+:8\mbox{]} sub2 version \mbox{\Hypertarget{group___library__configuration__section_gab826667865e4b774c90e9866b34c67cc}\label{group___library__configuration__section_gab826667865e4b774c90e9866b34c67cc}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!STM32L4@{STM32L4}}
\index{STM32L4@{STM32L4}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{STM32L4}{STM32L4}}
{\footnotesize\ttfamily \#define S\+T\+M32\+L4}



S\+T\+M32 Family. 

