{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510541269501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510541269509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 21:47:49 2017 " "Processing started: Sun Nov 12 21:47:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510541269509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510541269509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510541269510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1510541270069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproc-controller.v 2 2 " "Found 2 design units, including 2 entities, in source file scproc-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SevenSeg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270136 ""} { "Info" "ISGN_ENTITY_NAME" "2 SCProcController " "Found entity 2: SCProcController" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SCProc-Controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 2 2 " "Found 2 design units, including 2 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 7 7 " "Found 7 design units, including 7 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder " "Found entity 2: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstMemory " "Found entity 3: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/InstMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux4to1 " "Found entity 4: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Mux4to1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "5 SignExtension " "Found entity 5: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SignExtension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "6 Memory " "Found entity 6: Memory" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""} { "Info" "ISGN_ENTITY_NAME" "7 Processor " "Found entity 7: Processor" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 0 0 " "Found 0 design units, including 0 entities, in source file mux4to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 0 0 " "Found 0 design units, including 0 entities, in source file memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 0 0 " "Found 0 design units, including 0 entities, in source file signextension.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 0 0 " "Found 0 design units, including 0 entities, in source file sevenseg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 0 0 " "Found 0 design units, including 0 entities, in source file register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 0 0 " "Found 0 design units, including 0 entities, in source file instmemory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510541270185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510541270185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510541270238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project2.v" "PLL_inst" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510541270301 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510541270301 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510541270301 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510541270301 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1510541270301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.0 MHz " "Parameter \"output_clock_frequency0\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510541270301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:processor\"" {  } { { "Project2.v" "processor" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex_out Processor.v(23) " "Output port \"hex_out\" at Processor.v(23) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510541270301 "|Project2|Processor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:processor\|Register:pc " "Elaborating entity \"Register\" for hierarchy \"Processor:processor\|Register:pc\"" {  } { { "Processor.v" "pc" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory Processor:processor\|InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"Processor:processor\|InstMemory:instMem\"" {  } { { "Processor.v" "instMem" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270317 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(15) " "Verilog HDL warning at InstMemory.v(15): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/InstMemory.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510541270317 "|Project2|Processor:processor|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Processor:processor\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Processor:processor\|Decoder:decoder\"" {  } { { "Processor.v" "decoder" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Decoder.v(94) " "Verilog HDL assignment warning at Decoder.v(94): truncated value with size 6 to match size of target (5)" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510541270317 "|Project2|Processor:processor|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Decoder.v(100) " "Verilog HDL assignment warning at Decoder.v(100): truncated value with size 6 to match size of target (5)" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510541270317 "|Project2|Processor:processor|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Decoder.v(107) " "Verilog HDL assignment warning at Decoder.v(107): truncated value with size 6 to match size of target (5)" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510541270317 "|Project2|Processor:processor|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.v(46) " "Verilog HDL Case Statement warning at Decoder.v(46): incomplete case statement has no default case item" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1510541270317 "|Project2|Processor:processor|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:processor\|RegisterFile:regs " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:processor\|RegisterFile:regs\"" {  } { { "Processor.v" "regs" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RegisterFile.v(33) " "Verilog HDL assignment warning at RegisterFile.v(33): truncated value with size 32 to match size of target (1)" {  } { { "RegisterFile.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510541270317 "|Project2|Processor:processor|RegisterFile:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:processor\|RegisterFile:regs\|Register:REGS\[0\].regs " "Elaborating entity \"Register\" for hierarchy \"Processor:processor\|RegisterFile:regs\|Register:REGS\[0\].regs\"" {  } { { "RegisterFile.v" "REGS\[0\].regs" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Processor:processor\|SignExtension:sign_extend " "Elaborating entity \"SignExtension\" for hierarchy \"Processor:processor\|SignExtension:sign_extend\"" {  } { { "Processor.v" "sign_extend" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Processor:processor\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Processor:processor\|Alu:alu\"" {  } { { "Processor.v" "alu" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Processor:processor\|Memory:data_memory " "Elaborating entity \"Memory\" for hierarchy \"Processor:processor\|Memory:data_memory\"" {  } { { "Processor.v" "data_memory" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:controller " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:controller\"" {  } { { "Project2.v" "controller" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SCProcController:controller\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SCProcController:controller\|SevenSeg:sseg0\"" {  } { { "SCProc-Controller.v" "sseg0" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SCProc-Controller.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510541270354 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:processor\|Memory:data_memory\|data " "RAM logic \"Processor:processor\|Memory:data_memory\|data\" is uninferred due to asynchronous read logic" {  } { { "Memory.v" "data" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1510541270871 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1510541270871 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[0\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[0\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[1\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[1\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[2\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[2\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[3\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[3\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[4\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[4\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[5\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[5\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[6\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[6\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[7\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[7\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[8\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[8\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[9\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[9\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[10\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[10\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[11\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[11\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[12\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[12\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[13\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[13\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[14\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[14\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[15\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[15\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[16\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[16\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[17\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[17\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[18\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[18\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[19\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[19\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[20\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[20\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[21\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[21\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[22\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[22\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[23\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[23\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[24\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[24\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[25\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[25\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[26\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[26\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[27\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[27\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[28\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[28\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[29\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[29\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[30\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[30\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[31\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[31\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[0\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[1\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[2\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[3\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[4\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[5\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[6\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[7\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[8\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[9\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[10\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[11\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[12\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[13\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[14\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[15\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[16\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[17\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[18\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[19\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[20\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[21\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[22\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[23\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[24\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[25\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[26\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[27\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[28\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[29\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[30\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[31\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_alu_sr2\[1\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_alu_sr2\[1\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_alu_sr2\[0\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_alu_sr2\[0\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_reg_din\[1\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_reg_din\[1\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_reg_din\[0\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_reg_din\[0\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[0\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[0\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[1\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[1\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[2\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[2\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[3\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[3\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[4\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[4\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510541270933 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1510541270933 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510541303162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510541335340 "|Project2|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510541335340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510541338744 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1510541351207 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1510541353083 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353218 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353218 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353379 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510541353379 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1510541353590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353591 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353595 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353595 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1510541353596 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353597 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510541353597 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510541354937 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510541357955 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510541357976 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510541358492 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510541358493 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510541361503 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510541361526 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510541362058 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1510541362103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.map.smsg " "Generated suppressed messages file C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510541363175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510541364714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510541364714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33739 " "Implemented 33739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510541368003 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510541368003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33684 " "Implemented 33684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510541368003 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1510541368003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510541368003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510541368063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 21:49:28 2017 " "Processing ended: Sun Nov 12 21:49:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510541368063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510541368063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510541368063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510541368063 ""}
