Report time       : Sun Feb  9 17:11:16 EST 2020.
Solution          : solution4_timing_close.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|          34792|          34792|          34792|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
