-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Multirate_v3_FIR_filter_transposed is
port (
    ap_ready : OUT STD_LOGIC;
    FIR_delays_read : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_25 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_26 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_27 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_coe_read : IN STD_LOGIC_VECTOR (9 downto 0);
    FIR_coe_read_14 : IN STD_LOGIC_VECTOR (12 downto 0);
    FIR_coe_read_15 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIR_coe_read_16 : IN STD_LOGIC_VECTOR (12 downto 0);
    FIR_coe_read_17 : IN STD_LOGIC_VECTOR (9 downto 0);
    x_n : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of Multirate_v3_FIR_filter_transposed is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal sext_ln84_fu_116_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln84_fu_124_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln_fu_130_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln84_6_fu_138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln84_fu_142_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_fu_158_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln87_3_fu_162_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln87_4_fu_166_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_3_fu_174_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln87_4_fu_166_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln87_3_fu_174_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_fu_180_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln87_6_fu_188_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_fu_202_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln87_fu_202_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_4_fu_208_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln87_4_fu_224_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_4_fu_224_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_5_fu_230_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln87_5_fu_246_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_6_fu_252_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln87_7_fu_216_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_9_fu_238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_fu_192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_4_fu_264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_5_fu_270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_11_fu_260_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_fu_202_p10 : STD_LOGIC_VECTOR (29 downto 0);

    component Multirate_v3_mul_10s_16s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v3_mul_16s_13s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v3_mul_16s_14ns_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component Multirate_v3_mul_16s_10s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;



begin
    mul_10s_16s_25_1_1_U1 : component Multirate_v3_mul_10s_16s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 25)
    port map (
        din0 => FIR_coe_read,
        din1 => sext_ln84_fu_116_p0,
        dout => mul_ln84_fu_124_p2);

    mul_16s_13s_29_1_1_U2 : component Multirate_v3_mul_16s_13s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => mul_ln87_3_fu_174_p0,
        din1 => FIR_coe_read_14,
        dout => mul_ln87_3_fu_174_p2);

    mul_16s_14ns_30_1_1_U3 : component Multirate_v3_mul_16s_14ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => sext_ln87_3_fu_162_p0,
        din1 => mul_ln87_fu_202_p1,
        dout => mul_ln87_fu_202_p2);

    mul_16s_13s_29_1_1_U4 : component Multirate_v3_mul_16s_13s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => mul_ln87_4_fu_224_p0,
        din1 => FIR_coe_read_16,
        dout => mul_ln87_4_fu_224_p2);

    mul_16s_10s_26_1_1_U5 : component Multirate_v3_mul_16s_10s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => sext_ln87_fu_158_p0,
        din1 => FIR_coe_read_17,
        dout => mul_ln87_5_fu_246_p2);




    add_ln84_fu_142_p2 <= std_logic_vector(signed(sext_ln84_6_fu_138_p1) + signed(FIR_delays_read));
    add_ln87_4_fu_264_p2 <= std_logic_vector(signed(sext_ln87_7_fu_216_p1) + signed(FIR_delays_read_26));
    add_ln87_5_fu_270_p2 <= std_logic_vector(signed(sext_ln87_9_fu_238_p1) + signed(FIR_delays_read_27));
    add_ln87_fu_192_p2 <= std_logic_vector(signed(sext_ln87_6_fu_188_p1) + signed(FIR_delays_read_25));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln84_fu_142_p2(31 downto 16);
    ap_return_1 <= add_ln87_fu_192_p2;
    ap_return_2 <= add_ln87_4_fu_264_p2;
    ap_return_3 <= add_ln87_5_fu_270_p2;
    ap_return_4 <= sext_ln87_11_fu_260_p1;
    mul_ln87_3_fu_174_p0 <= sext_ln87_4_fu_166_p1(16 - 1 downto 0);
    mul_ln87_4_fu_224_p0 <= sext_ln87_4_fu_166_p1(16 - 1 downto 0);
    mul_ln87_fu_202_p1 <= mul_ln87_fu_202_p10(14 - 1 downto 0);
    mul_ln87_fu_202_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(FIR_coe_read_15),30));
        sext_ln84_6_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_130_p3),32));

    sext_ln84_fu_116_p0 <= x_n;
        sext_ln87_11_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_252_p3),32));

    sext_ln87_3_fu_162_p0 <= x_n;
    sext_ln87_4_fu_166_p0 <= x_n;
        sext_ln87_4_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_4_fu_166_p0),29));

        sext_ln87_6_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_180_p3),32));

        sext_ln87_7_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_208_p3),32));

        sext_ln87_9_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_230_p3),32));

    sext_ln87_fu_158_p0 <= x_n;
    shl_ln_fu_130_p3 <= (mul_ln84_fu_124_p2 & ap_const_lv1_0);
    tmp_4_fu_208_p3 <= (mul_ln87_fu_202_p2 & ap_const_lv1_0);
    tmp_5_fu_230_p3 <= (mul_ln87_4_fu_224_p2 & ap_const_lv1_0);
    tmp_6_fu_252_p3 <= (mul_ln87_5_fu_246_p2 & ap_const_lv1_0);
    tmp_fu_180_p3 <= (mul_ln87_3_fu_174_p2 & ap_const_lv1_0);
end behav;
