{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736106899847 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1736106899847 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736106899978 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1736106899978 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736106900112 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1736106900112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736106900460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736106900466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 16:55:00 2025 " "Processing started: Sun Jan 05 16:55:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736106900466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106900466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106900466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736106900999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908238 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "dados_RAM.v(21) " "Verilog HDL Event Control warning at dados_RAM.v(21): event expression contains \"\|\" or \"\|\|\"" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 21 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dados_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dados_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucoes_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908252 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "UC.v(24) " "Verilog HDL Event Control warning at UC.v(24): event expression contains \"\|\" or \"\|\|\"" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 24 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908272 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste\[.v " "Can't analyze file -- file teste\[.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736106908277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908282 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.vhd " "Can't analyze file -- file teste.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736106908286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidadados.v 1 1 " "Found 1 design units, including 1 entities, in source file saidadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradadados.v 1 1 " "Found 1 design units, including 1 entities, in source file entradadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.v 1 1 " "Found 1 design units, including 1 entities, in source file contato1.v" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaylcd.v 1 1 " "Found 1 design units, including 1 entities, in source file displaylcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "displayLCD.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/displayLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD_TEST.v(116) " "Verilog HDL warning at LCD_TEST.v(116): extended using \"x\" or \"z\"" {  } { { "LCD_TEST.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1736106908683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106908685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 teste.v(69) " "Verilog HDL Implicit Net warning at teste.v(69): created implicit net for \"CLOCK_50\"" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908685 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(73) " "Verilog HDL Instantiation warning at teste.v(73): instance has no name" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1736106908689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736106908861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contato1 contato1:C1 " "Elaborating entity \"contato1\" for hierarchy \"contato1:C1\"" {  } { { "teste.v" "C1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contato1.v(19) " "Verilog HDL assignment warning at contato1.v(19): truncated value with size 32 to match size of target (28)" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908866 "|teste|contato1:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "teste.v" "r0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "teste.v" "PC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDados entradaDados:comb_5 " "Elaborating entity \"entradaDados\" for hierarchy \"entradaDados:comb_5\"" {  } { { "teste.v" "comb_5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes_RAM instrucoes_RAM:INST " "Elaborating entity \"instrucoes_RAM\" for hierarchy \"instrucoes_RAM:INST\"" {  } { { "teste.v" "INST" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908898 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65 0 999 instrucoes_RAM.v(14) " "Verilog HDL warning at instrucoes_RAM.v(14): number of words (65) in memory file does not match the number of elements in the address range \[0:999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1736106908899 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 1000 1999 instrucoes_RAM.v(15) " "Verilog HDL warning at instrucoes_RAM.v(15): number of words (128) in memory file does not match the number of elements in the address range \[1000:1999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1736106908899 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 2000 2999 instrucoes_RAM.v(16) " "Verilog HDL warning at instrucoes_RAM.v(16): number of words (128) in memory file does not match the number of elements in the address range \[2000:2999\]" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1736106908899 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.data_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.data_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736106908899 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.waddr_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.waddr_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736106908899 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_ram.we_a 0 instrucoes_RAM.v(10) " "Net \"inst_ram.we_a\" at instrucoes_RAM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736106908899 "|teste|instrucoes_RAM:INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "teste.v" "UC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908906 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(43) " "Verilog HDL Case Statement warning at UC.v(43): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1736106908907 "|teste|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "teste.v" "BR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908908 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs BancoRegistradores.v(13) " "Verilog HDL warning at BancoRegistradores.v(13): initial value for variable regs should be constant" {  } { { "BancoRegistradores.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1736106908913 "|teste|BancoRegistradores:BR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_Bit extensor_Bit:BIT " "Elaborating entity \"extensor_Bit\" for hierarchy \"extensor_Bit:BIT\"" {  } { { "teste.v" "BIT" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908915 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "extensor_Bit.v(8) " "Verilog HDL Case Statement warning at extensor_Bit.v(8): incomplete case statement has no default case item" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imediato extensor_Bit.v(8) " "Verilog HDL Always Construct warning at extensor_Bit.v(8): inferring latch(es) for variable \"imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[0\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[0\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[1\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[1\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[2\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[2\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[3\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[3\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[4\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[4\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[5\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[5\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[6\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[6\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[7\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[7\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[8\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[8\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[9\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[9\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[10\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[10\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[11\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[11\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[12\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[12\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[13\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[13\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[14\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[14\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[15\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[15\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[16\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[16\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[17\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[17\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[18\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[18\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[19\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[19\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[20\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[20\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[21\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[21\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[22\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[22\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[23\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[23\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[24\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[24\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[25\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[25\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[26\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[26\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[27\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[27\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[28\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[28\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[29\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[29\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[30\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[30\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediato\[31\] extensor_Bit.v(8) " "Inferred latch for \"imediato\[31\]\" at extensor_Bit.v(8)" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908917 "|teste|extensor_Bit:BIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_ULA controle_ULA:cULA " "Elaborating entity \"controle_ULA\" for hierarchy \"controle_ULA:cULA\"" {  } { { "teste.v" "cULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908919 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opULA controle_ULA.v(9) " "Verilog HDL Always Construct warning at controle_ULA.v(9): variable \"opULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrucao controle_ULA.v(12) " "Verilog HDL Always Construct warning at controle_ULA.v(12): variable \"instrucao\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controle_ULA.v(12) " "Verilog HDL Case Statement warning at controle_ULA.v(12): incomplete case statement has no default case item" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selec controle_ULA.v(8) " "Verilog HDL Always Construct warning at controle_ULA.v(8): inferring latch(es) for variable \"selec\", which holds its previous value in one or more paths through the always construct" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[0\] controle_ULA.v(8) " "Inferred latch for \"selec\[0\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[1\] controle_ULA.v(8) " "Inferred latch for \"selec\[1\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selec\[2\] controle_ULA.v(8) " "Inferred latch for \"selec\[2\]\" at controle_ULA.v(8)" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908920 "|teste|controle_ULA:cULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "teste.v" "ULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908921 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(11) " "Verilog HDL Always Construct warning at ULA.v(11): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736106908923 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(24) " "Verilog HDL Always Construct warning at ULA.v(24): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736106908923 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement warning at ULA.v(25): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1736106908923 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(25) " "Verilog HDL Case Statement information at ULA.v(25): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736106908923 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "origULA ULA.v(31) " "Verilog HDL Always Construct warning at ULA.v(31): variable \"origULA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement warning at ULA.v(32): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ULA.v(32) " "Verilog HDL Case Statement information at ULA.v(32): all case item expressions in this case statement are onehot" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ULA.v(9) " "Verilog HDL Always Construct warning at ULA.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.v(31) " "Inferred latch for \"result\[0\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.v(31) " "Inferred latch for \"result\[1\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.v(31) " "Inferred latch for \"result\[2\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.v(31) " "Inferred latch for \"result\[3\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.v(31) " "Inferred latch for \"result\[4\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.v(31) " "Inferred latch for \"result\[5\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.v(31) " "Inferred latch for \"result\[6\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.v(31) " "Inferred latch for \"result\[7\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ULA.v(31) " "Inferred latch for \"result\[8\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ULA.v(31) " "Inferred latch for \"result\[9\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ULA.v(31) " "Inferred latch for \"result\[10\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ULA.v(31) " "Inferred latch for \"result\[11\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ULA.v(31) " "Inferred latch for \"result\[12\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ULA.v(31) " "Inferred latch for \"result\[13\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ULA.v(31) " "Inferred latch for \"result\[14\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ULA.v(31) " "Inferred latch for \"result\[15\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ULA.v(31) " "Inferred latch for \"result\[16\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ULA.v(31) " "Inferred latch for \"result\[17\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ULA.v(31) " "Inferred latch for \"result\[18\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ULA.v(31) " "Inferred latch for \"result\[19\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ULA.v(31) " "Inferred latch for \"result\[20\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ULA.v(31) " "Inferred latch for \"result\[21\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ULA.v(31) " "Inferred latch for \"result\[22\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ULA.v(31) " "Inferred latch for \"result\[23\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ULA.v(31) " "Inferred latch for \"result\[24\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ULA.v(31) " "Inferred latch for \"result\[25\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ULA.v(31) " "Inferred latch for \"result\[26\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ULA.v(31) " "Inferred latch for \"result\[27\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ULA.v(31) " "Inferred latch for \"result\[28\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ULA.v(31) " "Inferred latch for \"result\[29\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ULA.v(31) " "Inferred latch for \"result\[30\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ULA.v(31) " "Inferred latch for \"result\[31\]\" at ULA.v(31)" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908924 "|teste|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dados_RAM dados_RAM:DADO " "Elaborating entity \"dados_RAM\" for hierarchy \"dados_RAM:DADO\"" {  } { { "teste.v" "DADO" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Mem mux_Mem:MUX " "Elaborating entity \"mux_Mem\" for hierarchy \"mux_Mem:MUX\"" {  } { { "teste.v" "MUX" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908928 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux_Mem.v(10) " "Verilog HDL Always Construct warning at mux_Mem.v(10): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux_Mem.v(11) " "Inferred latch for \"saida\[0\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux_Mem.v(11) " "Inferred latch for \"saida\[1\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux_Mem.v(11) " "Inferred latch for \"saida\[2\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux_Mem.v(11) " "Inferred latch for \"saida\[3\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux_Mem.v(11) " "Inferred latch for \"saida\[4\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux_Mem.v(11) " "Inferred latch for \"saida\[5\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux_Mem.v(11) " "Inferred latch for \"saida\[6\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux_Mem.v(11) " "Inferred latch for \"saida\[7\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] mux_Mem.v(11) " "Inferred latch for \"saida\[8\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] mux_Mem.v(11) " "Inferred latch for \"saida\[9\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] mux_Mem.v(11) " "Inferred latch for \"saida\[10\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] mux_Mem.v(11) " "Inferred latch for \"saida\[11\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] mux_Mem.v(11) " "Inferred latch for \"saida\[12\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] mux_Mem.v(11) " "Inferred latch for \"saida\[13\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] mux_Mem.v(11) " "Inferred latch for \"saida\[14\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] mux_Mem.v(11) " "Inferred latch for \"saida\[15\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] mux_Mem.v(11) " "Inferred latch for \"saida\[16\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] mux_Mem.v(11) " "Inferred latch for \"saida\[17\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] mux_Mem.v(11) " "Inferred latch for \"saida\[18\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] mux_Mem.v(11) " "Inferred latch for \"saida\[19\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] mux_Mem.v(11) " "Inferred latch for \"saida\[20\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] mux_Mem.v(11) " "Inferred latch for \"saida\[21\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] mux_Mem.v(11) " "Inferred latch for \"saida\[22\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] mux_Mem.v(11) " "Inferred latch for \"saida\[23\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] mux_Mem.v(11) " "Inferred latch for \"saida\[24\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] mux_Mem.v(11) " "Inferred latch for \"saida\[25\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] mux_Mem.v(11) " "Inferred latch for \"saida\[26\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] mux_Mem.v(11) " "Inferred latch for \"saida\[27\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] mux_Mem.v(11) " "Inferred latch for \"saida\[28\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] mux_Mem.v(11) " "Inferred latch for \"saida\[29\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] mux_Mem.v(11) " "Inferred latch for \"saida\[30\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] mux_Mem.v(11) " "Inferred latch for \"saida\[31\]\" at mux_Mem.v(11)" {  } { { "mux_Mem.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106908929 "|teste|mux_Mem:MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDados saidaDados:SaidaDados " "Elaborating entity \"saidaDados\" for hierarchy \"saidaDados:SaidaDados\"" {  } { { "teste.v" "SaidaDados" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentos saidaDados.v(9) " "Verilog HDL or VHDL warning at saidaDados.v(9): object \"ultSegmentos\" assigned a value but never read" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidaDados.v(39) " "Verilog HDL assignment warning at saidaDados.v(39): truncated value with size 33 to match size of target (32)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(31) " "Verilog HDL assignment warning at saidaDados.v(31): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(32) " "Verilog HDL assignment warning at saidaDados.v(32): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(33) " "Verilog HDL assignment warning at saidaDados.v(33): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(34) " "Verilog HDL assignment warning at saidaDados.v(34): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(35) " "Verilog HDL assignment warning at saidaDados.v(35): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(36) " "Verilog HDL assignment warning at saidaDados.v(36): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(37) " "Verilog HDL assignment warning at saidaDados.v(37): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidaDados.v(38) " "Verilog HDL assignment warning at saidaDados.v(38): truncated value with size 32 to match size of target (4)" {  } { { "saidaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736106908933 "|teste|saidaDados:SaidaDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:Display " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:Display\"" {  } { { "teste.v" "Display" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908936 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(27) " "Verilog HDL Case Statement warning at display7seg.v(27): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 27 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(41) " "Verilog HDL Case Statement warning at display7seg.v(41): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 41 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(55) " "Verilog HDL Case Statement warning at display7seg.v(55): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 55 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(69) " "Verilog HDL Case Statement warning at display7seg.v(69): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 69 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(83) " "Verilog HDL Case Statement warning at display7seg.v(83): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 83 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(97) " "Verilog HDL Case Statement warning at display7seg.v(97): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 97 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(111) " "Verilog HDL Case Statement warning at display7seg.v(111): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 111 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.v(125) " "Verilog HDL Case Statement warning at display7seg.v(125): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v" 125 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736106908937 "|teste|display7seg:Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u1 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u1\"" {  } { { "teste.v" "u1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u1\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u1\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106908944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLOCK_50 " "Net \"CLOCK_50\" is missing source, defaulting to GND" {  } { { "teste.v" "CLOCK_50" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1736106909014 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1736106909014 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLOCK_50 " "Net \"CLOCK_50\" is missing source, defaulting to GND" {  } { { "teste.v" "CLOCK_50" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1736106909014 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1736106909014 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dados_RAM:DADO\|ram_rtl_0 " "Inferred dual-clock RAM node \"dados_RAM:DADO\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736106909553 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dados_RAM:DADO\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dados_RAM:DADO\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7000 " "Parameter NUMWORDS_A set to 7000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7000 " "Parameter NUMWORDS_B set to 7000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instrucoes_RAM:INST\|inst_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instrucoes_RAM:INST\|inst_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7000 " "Parameter NUMWORDS_A set to 7000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736106910638 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736106910638 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736106910638 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dados_RAM:DADO\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dados_RAM:DADO\|Mult0\"" {  } { { "dados_RAM.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736106910640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ULA\|Mult0\"" {  } { { "ULA.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736106910640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ULA\|Div0\"" {  } { { "ULA.v" "Div0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736106910640 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PC:PC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PC:PC\|Mult0\"" {  } { { "PC.v" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736106910640 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736106910640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106910717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"dados_RAM:DADO\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7000 " "Parameter \"NUMWORDS_A\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7000 " "Parameter \"NUMWORDS_B\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910717 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736106910717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8d1 " "Found entity 1: altsyncram_m8d1" {  } { { "db/altsyncram_m8d1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_m8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106910769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106910769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0 " "Elaborated megafunction instantiation \"instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106910785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0 " "Instantiated megafunction \"instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7000 " "Parameter \"NUMWORDS_A\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910785 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736106910785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c71 " "Found entity 1: altsyncram_0c71" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106910835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106910835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\"" {  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106910892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|lpm_mult:Mult0 " "Instantiated megafunction \"dados_RAM:DADO\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106910892 ""}  } { { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736106910892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult0\|multcore:mult_core dados_RAM:DADO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106910966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dados_RAM:DADO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult0\|altshift:external_latency_ffs dados_RAM:DADO\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "dados_RAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911044 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736106911044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106911091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106911091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_divide:Div0\"" {  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911140 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736106911140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106911185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106911185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106911207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106911207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106911280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106911280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106911344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106911344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736106911396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106911396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:PC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PC:PC\|lpm_mult:Mult0\"" {  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:PC\|lpm_mult:Mult0 " "Instantiated megafunction \"PC:PC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106911416 ""}  } { { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736106911416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PC:PC\|lpm_mult:Mult0\|multcore:mult_core PC:PC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PC:PC\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PC:PC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PC:PC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PC:PC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PC:PC\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PC:PC\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PC:PC\|lpm_mult:Mult0\|altshift:external_latency_ffs PC:PC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PC:PC\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PC:PC\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "PC.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106911447 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736106911576 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 16 -1 0 } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736106911576 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1736106911576 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1736106911576 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1736106912063 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736106912063 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[0\] GND pin " "The pin \"LCD_DATA\[0\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[1\] GND pin " "The pin \"LCD_DATA\[1\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[2\] GND pin " "The pin \"LCD_DATA\[2\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[3\] GND pin " "The pin \"LCD_DATA\[3\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[4\] GND pin " "The pin \"LCD_DATA\[4\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[5\] GND pin " "The pin \"LCD_DATA\[5\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[6\] GND pin " "The pin \"LCD_DATA\[6\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[7\] GND pin " "The pin \"LCD_DATA\[7\]\" is fed by GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1736106912072 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1736106912072 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[31\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[31\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106912078 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[30\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[30\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106912078 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[29\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[29\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106912078 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[27\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[27\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106912078 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[26\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[26\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106912078 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "extensor_Bit:BIT\|imediato\[25\] extensor_Bit:BIT\|imediato\[28\] " "Duplicate LATCH primitive \"extensor_Bit:BIT\|imediato\[25\]\" merged with LATCH primitive \"extensor_Bit:BIT\|imediato\[28\]\"" {  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736106912078 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1736106912078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[0\] " "Latch ULA:ULA\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[28\] " "Latch ULA:ULA\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[27\] " "Latch ULA:ULA\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[26\] " "Latch ULA:ULA\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[25\] " "Latch ULA:ULA\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[24\] " "Latch ULA:ULA\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[23\] " "Latch ULA:ULA\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[22\] " "Latch ULA:ULA\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[21\] " "Latch ULA:ULA\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912082 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[20\] " "Latch ULA:ULA\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[19\] " "Latch ULA:ULA\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[18\] " "Latch ULA:ULA\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[17\] " "Latch ULA:ULA\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[16\] " "Latch ULA:ULA\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[15\] " "Latch ULA:ULA\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[14\] " "Latch ULA:ULA\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[13\] " "Latch ULA:ULA\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[12\] " "Latch ULA:ULA\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[11\] " "Latch ULA:ULA\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[10\] " "Latch ULA:ULA\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[9\] " "Latch ULA:ULA\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[8\] " "Latch ULA:ULA\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[7\] " "Latch ULA:ULA\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[6\] " "Latch ULA:ULA\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[5\] " "Latch ULA:ULA\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[4\] " "Latch ULA:ULA\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[3\] " "Latch ULA:ULA\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[2\] " "Latch ULA:ULA\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[1\] " "Latch ULA:ULA\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[31\] " "Latch ULA:ULA\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[29\] " "Latch ULA:ULA\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[30\] " "Latch ULA:ULA\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_ULA:cULA\|selec\[1\] " "Ports D and ENA on the latch are fed by the same signal controle_ULA:cULA\|selec\[1\]" {  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[0\] " "Latch extensor_Bit:BIT\|imediato\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912083 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[0\] " "Latch controle_ULA:cULA\|selec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[1\] " "Latch controle_ULA:cULA\|selec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_ULA:cULA\|selec\[2\] " "Latch controle_ULA:cULA\|selec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "controle_ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[28\] " "Latch extensor_Bit:BIT\|imediato\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[24\] " "Latch extensor_Bit:BIT\|imediato\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[23\] " "Latch extensor_Bit:BIT\|imediato\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[22\] " "Latch extensor_Bit:BIT\|imediato\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[21\] " "Latch extensor_Bit:BIT\|imediato\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[20\] " "Latch extensor_Bit:BIT\|imediato\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[19\] " "Latch extensor_Bit:BIT\|imediato\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[18\] " "Latch extensor_Bit:BIT\|imediato\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[17\] " "Latch extensor_Bit:BIT\|imediato\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[16\] " "Latch extensor_Bit:BIT\|imediato\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[15\] " "Latch extensor_Bit:BIT\|imediato\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[14\] " "Latch extensor_Bit:BIT\|imediato\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912085 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[13\] " "Latch extensor_Bit:BIT\|imediato\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[12\] " "Latch extensor_Bit:BIT\|imediato\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[11\] " "Latch extensor_Bit:BIT\|imediato\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[10\] " "Latch extensor_Bit:BIT\|imediato\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[9\] " "Latch extensor_Bit:BIT\|imediato\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[8\] " "Latch extensor_Bit:BIT\|imediato\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[7\] " "Latch extensor_Bit:BIT\|imediato\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[6\] " "Latch extensor_Bit:BIT\|imediato\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[5\] " "Latch extensor_Bit:BIT\|imediato\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[4\] " "Latch extensor_Bit:BIT\|imediato\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[3\] " "Latch extensor_Bit:BIT\|imediato\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[2\] " "Latch extensor_Bit:BIT\|imediato\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extensor_Bit:BIT\|imediato\[1\] " "Latch extensor_Bit:BIT\|imediato\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaDados:comb_5\|sinal " "Ports D and ENA on the latch are fed by the same signal entradaDados:comb_5\|sinal" {  } { { "entradaDados.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1736106912086 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1736106912086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736106913702 "|teste|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736106913702 "|teste|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736106913702 "|teste|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736106913702 "|teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736106913702 "|teste|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736106913702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736106913826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736106917090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106917242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736106917566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736106917566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6043 " "Implemented 6043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736106917833 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736106917833 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736106917833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5879 " "Implemented 5879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736106917833 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736106917833 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1736106917833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736106917833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736106917872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 16:55:17 2025 " "Processing ended: Sun Jan 05 16:55:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736106917872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736106917872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736106917872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736106917872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736106918963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736106918968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 16:55:18 2025 " "Processing started: Sun Jan 05 16:55:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736106918968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736106918968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736106918968 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1736106919094 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1736106919095 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1736106919095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736106919190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736106919218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736106919253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736106919255 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736106919514 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736106919522 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736106919786 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736106919786 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736106919799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736106919799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736106919799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736106919799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736106919799 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736106919799 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736106919802 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1736106920301 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1736106921341 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736106921343 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736106921343 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ULA\|WideNor0~0  from: datac  to: combout " "Cell: ULA\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1736106921366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1736106921366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1736106921366 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736106921381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736106921382 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1736106921382 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1736106921382 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contato1:C1\|count\[5\] " "   1.000 contato1:C1\|count\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 controle_ULA:cULA\|selec\[0\] " "   1.000 controle_ULA:cULA\|selec\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 entradaDados:comb_5\|sinal " "   1.000 entradaDados:comb_5\|sinal" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " "   1.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736106921382 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1736106921382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a1 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a2 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 76 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a3 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 97 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 118 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a5 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 139 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a26 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 580 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a27 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 601 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a28 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 622 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a29 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 643 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30 " "Destination node instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_0c71.tdf" 664 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736106921670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736106921670 ""}  } { { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736106921670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contato1:C1\|count\[5\]  " "Automatically promoted node contato1:C1\|count\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736106921670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contato1:C1\|count\[5\]~35 " "Destination node contato1:C1\|count\[5\]~35" {  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 3909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736106921670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736106921670 ""}  } { { "contato1.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736106921670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA:ULA\|result\[31\]~88  " "Automatically promoted node ULA:ULA\|result\[31\]~88 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736106921670 ""}  } { { "ULA.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 6979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736106921670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "extensor_Bit:BIT\|Mux26~2  " "Automatically promoted node extensor_Bit:BIT\|Mux26~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736106921670 ""}  } { { "extensor_Bit.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 8778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736106921670 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736106922114 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736106922117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736106922118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736106922122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736106922127 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736106922133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736106922340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736106922342 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736106922342 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736106922906 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736106922913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736106924636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736106925335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736106925388 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736106926866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736106926866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736106927549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "59 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736106935749 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736106935749 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1736106986840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:18 " "Fitter routing operations ending: elapsed time is 00:02:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736107067407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.87 " "Total time spent on timing analysis during the Fitter is 4.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736107067604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736107067636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736107068127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736107068129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736107068604 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736107069547 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "teste.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736107070344 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1736107070344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736107070568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6306 " "Peak virtual memory: 6306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736107071581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 16:57:51 2025 " "Processing ended: Sun Jan 05 16:57:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736107071581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736107071581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736107071581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736107071581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736107072593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736107072597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 16:57:52 2025 " "Processing started: Sun Jan 05 16:57:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736107072597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736107072597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736107072597 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736107075035 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736107075101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736107075419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 16:57:55 2025 " "Processing ended: Sun Jan 05 16:57:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736107075419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736107075419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736107075419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736107075419 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736107076085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736107076579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736107076584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 16:57:56 2025 " "Processing started: Sun Jan 05 16:57:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736107076584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107076584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107076584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1736107076722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077190 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077600 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077682 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077682 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736107077694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contato1:C1\|count\[5\] contato1:C1\|count\[5\] " "create_clock -period 1.000 -name contato1:C1\|count\[5\] contato1:C1\|count\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736107077694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entradaDados:comb_5\|sinal entradaDados:comb_5\|sinal " "create_clock -period 1.000 -name entradaDados:comb_5\|sinal entradaDados:comb_5\|sinal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736107077694 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736107077694 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077694 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1736107077706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107077719 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1736107077721 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1736107077732 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1736107078007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107078007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -137.339 " "Worst-case setup slack is -137.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -137.339           -2645.913 entradaDados:comb_5\|sinal  " " -137.339           -2645.913 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.778          -15022.028 contato1:C1\|count\[5\]  " "  -33.778          -15022.028 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.144            -483.567 clock  " "  -10.144            -483.567 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.034             -23.174 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.034             -23.174 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107078009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.337               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 contato1:C1\|count\[5\]  " "    0.404               0.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 clock  " "    0.408               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 entradaDados:comb_5\|sinal  " "    0.841               0.000 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107078045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.879 " "Worst-case recovery slack is -8.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.879              -8.879 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.879              -8.879 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107078049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.854 " "Worst-case removal slack is 0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.854               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107078053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -211.332 clock  " "   -3.000            -211.332 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1770.973 contato1:C1\|count\[5\]  " "   -2.693           -1770.973 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 entradaDados:comb_5\|sinal  " "    0.339               0.000 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.442               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107078056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107078056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1736107081164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081674 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1736107081893 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1736107081947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -124.193 " "Worst-case setup slack is -124.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -124.193           -2406.198 entradaDados:comb_5\|sinal  " " -124.193           -2406.198 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.721          -13695.558 contato1:C1\|count\[5\]  " "  -30.721          -13695.558 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.120            -434.180 clock  " "   -9.120            -434.180 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.253             -21.102 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.253             -21.102 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.194               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 contato1:C1\|count\[5\]  " "    0.355               0.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clock  " "    0.365               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 entradaDados:comb_5\|sinal  " "    0.827               0.000 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.075 " "Worst-case recovery slack is -8.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.075              -8.075 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.075              -8.075 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.857 " "Worst-case removal slack is 0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.857               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107081998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107081998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107082003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107082003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -208.516 clock  " "   -3.000            -208.516 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107082003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1766.749 contato1:C1\|count\[5\]  " "   -2.649           -1766.749 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107082003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 entradaDados:comb_5\|sinal  " "    0.269               0.000 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107082003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.389               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107082003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107082003 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1736107085219 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  to: INST\|inst_ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1736107085366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1736107085399 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.950 " "Worst-case setup slack is -67.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.950           -1290.481 entradaDados:comb_5\|sinal  " "  -67.950           -1290.481 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.249           -6742.664 contato1:C1\|count\[5\]  " "  -16.249           -6742.664 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.821            -217.005 clock  " "   -4.821            -217.005 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.503             -11.327 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.503             -11.327 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.139               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 contato1:C1\|count\[5\]  " "    0.181               0.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clock  " "    0.189               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 entradaDados:comb_5\|sinal  " "    0.258               0.000 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.459 " "Worst-case recovery slack is -4.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.459              -4.459 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.459              -4.459 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.652 " "Worst-case removal slack is 0.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.652               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -103.931 clock  " "   -3.000            -103.931 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1273.000 contato1:C1\|count\[5\]  " "   -1.000           -1273.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 entradaDados:comb_5\|sinal  " "    0.315               0.000 entradaDados:comb_5\|sinal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.348               0.000 instrucoes_RAM:INST\|altsyncram:inst_ram_rtl_0\|altsyncram_0c71:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736107085457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107085457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107088985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107088986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736107089095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 05 16:58:09 2025 " "Processing ended: Sun Jan 05 16:58:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736107089095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736107089095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736107089095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107089095 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107089782 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus Prime Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736107089783 ""}
