<stg><name>word_width_Pipeline_LOAD</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="42" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i21 0, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i42 0, i42 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i21 0, i21 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader6:0 %i_2 = load i21 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader6:1 %icmp_ln22 = icmp_eq  i21 %i_2, i21 1228800

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader6:3 %add_ln22 = add i21 %i_2, i21 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln22 = br i1 %icmp_ln22, void %.split, void %.loopexit.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="21">
<![CDATA[
.split:5 %zext_ln22 = zext i21 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="x_in_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="21">
<![CDATA[
.split:9 %x_in_load = load i21 %x_in_addr

]]></Node>
<StgValue><ssdm name="x_in_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:38 %store_ln22 = store i21 %add_ln22, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
.loopexit.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.split:0 %phi_urem_load = load i21 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
.split:1 %phi_mul_load = load i42 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split:2 %add_ln22_1 = add i21 %phi_urem_load, i21 1

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split:3 %icmp_ln22_1 = icmp_ult  i21 %add_ln22_1, i21 3

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split:4 %select_ln22 = select i1 %icmp_ln22_1, i21 %add_ln22_1, i21 0

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:6 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:7 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="21">
<![CDATA[
.split:9 %x_in_load = load i21 %x_in_addr

]]></Node>
<StgValue><ssdm name="x_in_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
.split:10 %add_ln24 = add i42 %phi_mul_load, i42 2796203

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="19" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="19">
<![CDATA[
.split:12 %zext_ln24 = zext i19 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="19" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %word_width_ap_int_8_ap_int_8_bool_x_addr = getelementptr i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="21">
<![CDATA[
.split:14 %trunc_ln24 = trunc i21 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:15 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln24, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:16 %or_ln24 = or i5 %shl_ln, i5 7

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:17 %icmp_ln24 = icmp_ugt  i5 %shl_ln, i5 %or_ln24

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="8">
<![CDATA[
.split:18 %zext_ln24_1 = zext i8 %x_in_load

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:19 %sub_ln24 = sub i5 23, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:20 %select_ln24 = select i1 %icmp_ln24, i5 %shl_ln, i5 %or_ln24

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:21 %select_ln24_1 = select i1 %icmp_ln24, i5 %or_ln24, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:22 %select_ln24_2 = select i1 %icmp_ln24, i5 %sub_ln24, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln24_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:23 %sub_ln24_1 = sub i5 23, i5 %select_ln24

]]></Node>
<StgValue><ssdm name="sub_ln24_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="5">
<![CDATA[
.split:24 %zext_ln24_2 = zext i5 %select_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="5">
<![CDATA[
.split:25 %zext_ln24_3 = zext i5 %select_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="5">
<![CDATA[
.split:26 %zext_ln24_4 = zext i5 %sub_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:27 %shl_ln24 = shl i24 %zext_ln24_1, i24 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:28 %tmp_1 = partselect i24 @llvm.part.select.i24, i24 %shl_ln24, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split:29 %select_ln24_3 = select i1 %icmp_ln24, i24 %tmp_1, i24 %shl_ln24

]]></Node>
<StgValue><ssdm name="select_ln24_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:30 %shl_ln24_1 = shl i24 16777215, i24 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="shl_ln24_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:31 %lshr_ln24 = lshr i24 16777215, i24 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:32 %and_ln24 = and i24 %shl_ln24_1, i24 %lshr_ln24

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:33 %and_ln24_1 = and i24 %select_ln24_3, i24 %and_ln24

]]></Node>
<StgValue><ssdm name="and_ln24_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.split:34 %specbramwithbyteenable_ln24 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %word_width_ap_int_8_ap_int_8_bool_x

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln24"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="2">
<![CDATA[
.split:35 %zext_ln24_5 = zext i2 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:36 %shl_ln24_2 = shl i3 1, i3 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="shl_ln24_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="24" op_3_bw="3">
<![CDATA[
.split:37 %store_ln24 = store void @_ssdm_op_Write.bram.i24, i19 %word_width_ap_int_8_ap_int_8_bool_x_addr, i24 %and_ln24_1, i3 %shl_ln24_2

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="42" op_1_bw="42" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:39 %store_ln24 = store i42 %add_ln24, i42 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:40 %store_ln22 = store i21 %select_ln22, i21 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split:41 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="x_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="word_width_ap_int_8_ap_int_8_bool_x" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="phi_urem" fromId="74" toId="5">
</dataflow>
<dataflow id="76" from="StgValue_74" to="phi_mul" fromId="74" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_74" to="i" fromId="74" toId="7">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="80" from="word_width_ap_int_8_ap_int_8_bool_x" to="specmemcore_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="9">
</dataflow>
<dataflow id="89" from="x_in" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="90" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="9">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="10">
</dataflow>
<dataflow id="111" from="i" to="store_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln0" fromId="112" toId="11">
</dataflow>
<dataflow id="114" from="phi_mul" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_109" to="store_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="116" from="phi_urem" to="store_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="117" from="i" to="i_2" fromId="7" toId="14">
</dataflow>
<dataflow id="118" from="i_2" to="icmp_ln22" fromId="14" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln22" fromId="119" toId="15">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="121" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty" fromId="123" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_123" to="empty" fromId="123" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_123" to="empty" fromId="123" toId="16">
</dataflow>
<dataflow id="127" from="i_2" to="add_ln22" fromId="14" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln22" fromId="128" toId="17">
</dataflow>
<dataflow id="130" from="icmp_ln22" to="br_ln22" fromId="15" toId="18">
</dataflow>
<dataflow id="131" from="i_2" to="zext_ln22" fromId="14" toId="19">
</dataflow>
<dataflow id="132" from="x_in" to="x_in_addr" fromId="72" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="x_in_addr" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="zext_ln22" to="x_in_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="136" from="x_in_addr" to="x_in_load" fromId="20" toId="21">
</dataflow>
<dataflow id="137" from="add_ln22" to="store_ln22" fromId="17" toId="22">
</dataflow>
<dataflow id="138" from="i" to="store_ln22" fromId="7" toId="22">
</dataflow>
<dataflow id="139" from="phi_urem" to="phi_urem_load" fromId="5" toId="23">
</dataflow>
<dataflow id="140" from="phi_mul" to="phi_mul_load" fromId="6" toId="24">
</dataflow>
<dataflow id="141" from="phi_urem_load" to="add_ln22_1" fromId="23" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_128" to="add_ln22_1" fromId="128" toId="25">
</dataflow>
<dataflow id="143" from="add_ln22_1" to="icmp_ln22_1" fromId="25" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="icmp_ln22_1" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="icmp_ln22_1" to="select_ln22" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="add_ln22_1" to="select_ln22" fromId="25" toId="27">
</dataflow>
<dataflow id="148" from="StgValue_109" to="select_ln22" fromId="109" toId="27">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecPipeline" to="specpipeline_ln22" fromId="149" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_74" to="specpipeline_ln22" fromId="74" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_92" to="specpipeline_ln22" fromId="92" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_92" to="specpipeline_ln22" fromId="92" toId="28">
</dataflow>
<dataflow id="154" from="StgValue_92" to="specpipeline_ln22" fromId="92" toId="28">
</dataflow>
<dataflow id="155" from="empty_0" to="specpipeline_ln22" fromId="95" toId="28">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="156" toId="29">
</dataflow>
<dataflow id="159" from="empty_7" to="specloopname_ln22" fromId="158" toId="29">
</dataflow>
<dataflow id="160" from="x_in_addr" to="x_in_load" fromId="20" toId="30">
</dataflow>
<dataflow id="161" from="phi_mul_load" to="add_ln24" fromId="24" toId="31">
</dataflow>
<dataflow id="163" from="StgValue_162" to="add_ln24" fromId="162" toId="31">
</dataflow>
<dataflow id="165" from="_ssdm_op_PartSelect.i19.i42.i32.i32" to="tmp" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="phi_mul_load" to="tmp" fromId="24" toId="32">
</dataflow>
<dataflow id="168" from="StgValue_167" to="tmp" fromId="167" toId="32">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp" fromId="169" toId="32">
</dataflow>
<dataflow id="171" from="tmp" to="zext_ln24" fromId="32" toId="33">
</dataflow>
<dataflow id="172" from="word_width_ap_int_8_ap_int_8_bool_x" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="73" toId="34">
</dataflow>
<dataflow id="173" from="StgValue_133" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="133" toId="34">
</dataflow>
<dataflow id="174" from="zext_ln24" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="175" from="phi_urem_load" to="trunc_ln24" fromId="23" toId="35">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="176" toId="36">
</dataflow>
<dataflow id="178" from="trunc_ln24" to="shl_ln" fromId="35" toId="36">
</dataflow>
<dataflow id="180" from="StgValue_179" to="shl_ln" fromId="179" toId="36">
</dataflow>
<dataflow id="181" from="shl_ln" to="or_ln24" fromId="36" toId="37">
</dataflow>
<dataflow id="183" from="StgValue_182" to="or_ln24" fromId="182" toId="37">
</dataflow>
<dataflow id="184" from="shl_ln" to="icmp_ln24" fromId="36" toId="38">
</dataflow>
<dataflow id="185" from="or_ln24" to="icmp_ln24" fromId="37" toId="38">
</dataflow>
<dataflow id="186" from="x_in_load" to="zext_ln24_1" fromId="30" toId="39">
</dataflow>
<dataflow id="188" from="StgValue_187" to="sub_ln24" fromId="187" toId="40">
</dataflow>
<dataflow id="189" from="shl_ln" to="sub_ln24" fromId="36" toId="40">
</dataflow>
<dataflow id="190" from="icmp_ln24" to="select_ln24" fromId="38" toId="41">
</dataflow>
<dataflow id="191" from="shl_ln" to="select_ln24" fromId="36" toId="41">
</dataflow>
<dataflow id="192" from="or_ln24" to="select_ln24" fromId="37" toId="41">
</dataflow>
<dataflow id="193" from="icmp_ln24" to="select_ln24_1" fromId="38" toId="42">
</dataflow>
<dataflow id="194" from="or_ln24" to="select_ln24_1" fromId="37" toId="42">
</dataflow>
<dataflow id="195" from="shl_ln" to="select_ln24_1" fromId="36" toId="42">
</dataflow>
<dataflow id="196" from="icmp_ln24" to="select_ln24_2" fromId="38" toId="43">
</dataflow>
<dataflow id="197" from="sub_ln24" to="select_ln24_2" fromId="40" toId="43">
</dataflow>
<dataflow id="198" from="shl_ln" to="select_ln24_2" fromId="36" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_187" to="sub_ln24_1" fromId="187" toId="44">
</dataflow>
<dataflow id="200" from="select_ln24" to="sub_ln24_1" fromId="41" toId="44">
</dataflow>
<dataflow id="201" from="select_ln24_2" to="zext_ln24_2" fromId="43" toId="45">
</dataflow>
<dataflow id="202" from="select_ln24_1" to="zext_ln24_3" fromId="42" toId="46">
</dataflow>
<dataflow id="203" from="sub_ln24_1" to="zext_ln24_4" fromId="44" toId="47">
</dataflow>
<dataflow id="204" from="zext_ln24_1" to="shl_ln24" fromId="39" toId="48">
</dataflow>
<dataflow id="205" from="zext_ln24_2" to="shl_ln24" fromId="45" toId="48">
</dataflow>
<dataflow id="207" from="llvm.part.select.i24" to="tmp_1" fromId="206" toId="49">
</dataflow>
<dataflow id="208" from="shl_ln24" to="tmp_1" fromId="48" toId="49">
</dataflow>
<dataflow id="209" from="StgValue_167" to="tmp_1" fromId="167" toId="49">
</dataflow>
<dataflow id="210" from="StgValue_92" to="tmp_1" fromId="92" toId="49">
</dataflow>
<dataflow id="211" from="icmp_ln24" to="select_ln24_3" fromId="38" toId="50">
</dataflow>
<dataflow id="212" from="tmp_1" to="select_ln24_3" fromId="49" toId="50">
</dataflow>
<dataflow id="213" from="shl_ln24" to="select_ln24_3" fromId="48" toId="50">
</dataflow>
<dataflow id="215" from="StgValue_214" to="shl_ln24_1" fromId="214" toId="51">
</dataflow>
<dataflow id="216" from="zext_ln24_3" to="shl_ln24_1" fromId="46" toId="51">
</dataflow>
<dataflow id="217" from="StgValue_214" to="lshr_ln24" fromId="214" toId="52">
</dataflow>
<dataflow id="218" from="zext_ln24_4" to="lshr_ln24" fromId="47" toId="52">
</dataflow>
<dataflow id="219" from="shl_ln24_1" to="and_ln24" fromId="51" toId="53">
</dataflow>
<dataflow id="220" from="lshr_ln24" to="and_ln24" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="select_ln24_3" to="and_ln24_1" fromId="50" toId="54">
</dataflow>
<dataflow id="222" from="and_ln24" to="and_ln24_1" fromId="53" toId="54">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln24" fromId="223" toId="55">
</dataflow>
<dataflow id="225" from="word_width_ap_int_8_ap_int_8_bool_x" to="specbramwithbyteenable_ln24" fromId="73" toId="55">
</dataflow>
<dataflow id="226" from="trunc_ln24" to="zext_ln24_5" fromId="35" toId="56">
</dataflow>
<dataflow id="228" from="StgValue_227" to="shl_ln24_2" fromId="227" toId="57">
</dataflow>
<dataflow id="229" from="zext_ln24_5" to="shl_ln24_2" fromId="56" toId="57">
</dataflow>
<dataflow id="231" from="_ssdm_op_Write.bram.i24" to="store_ln24" fromId="230" toId="58">
</dataflow>
<dataflow id="232" from="word_width_ap_int_8_ap_int_8_bool_x_addr" to="store_ln24" fromId="34" toId="58">
</dataflow>
<dataflow id="233" from="and_ln24_1" to="store_ln24" fromId="54" toId="58">
</dataflow>
<dataflow id="234" from="shl_ln24_2" to="store_ln24" fromId="57" toId="58">
</dataflow>
<dataflow id="235" from="add_ln24" to="store_ln24" fromId="31" toId="59">
</dataflow>
<dataflow id="236" from="phi_mul" to="store_ln24" fromId="6" toId="59">
</dataflow>
<dataflow id="237" from="select_ln22" to="store_ln22" fromId="27" toId="60">
</dataflow>
<dataflow id="238" from="phi_urem" to="store_ln22" fromId="5" toId="60">
</dataflow>
<dataflow id="239" from="icmp_ln22" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
