---
title: "FPGA-based Graph Neural Networks Accelerator Design"
excerpt: "<br/><img src='/images/opu.png' style='max-height:200px; width:auto;'>"
collection: portfolio
---

### 2022/02 - Present

  * An FPGA-based overlay processor and a series of accelerator are proposed for Graph Neural Networks (GNNs), facilitating rapid end-to-end software reconfiguration across diverse GNN model accelerators.
  * Optimized designs for sparse matrix multipliers are presented, encompassing symmetric sparse matrix multipliers and high bandwidth general sparse matrix multipliers.
  * Publications:
    1. "S-LGCN: Software-Hardware Co-Design for Accelerating LightGCN", in DATE, 2024.
    2. "Graph-OPU: A Highly Integrated FPGA-Based Overlay Processor for Graph Neural Networks", in FPL, 2023.
    3. "Graph-OPU: An FPGA-Based Overlay Processor for Graph Neural Networks", in FPGA, 2023.
    4. "eSSpMV: An Embedded-FPGA-based Hardware Accelerator for Symmetric Sparse Matrix-Vector Multiplication," in ISCAS, 2023.