/* Copyright (c) 2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */

#define DDR4 	 1
#define LPDDR4 	 2
#define MHZ25    1
int DDR_MODE;	//set in DDR GEL functions based on board
unsigned int AM64_DDRSS_SS_BASE;	
unsigned int AM64_DDRSS_CTL_BASE;

StartUp(){
	GEL_LoadGel("$(GEL_file_dir)/../AM64_common/AM64_common.gel");
	//Load init functions
    GEL_LoadGel("$(GEL_file_dir)/../AM64x_InitConfig.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM64x-DDR4-1600MTs.gel");
	//Load the Power Sleep Controller GEL.
	GEL_LoadGel( "$(GEL_file_dir)/../AM64_PSC/AM64_PSC.gel");
 	GEL_LoadGel("$(GEL_file_dir)/AM64_DDRSS_addr_map_sfr_offs_ew_16bit.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM64_DDRSS_Config.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM64_DDRSS_RegDump.gel");
	GEL_LoadGel("$(GEL_file_dir)/AddrMapCheck.gel");
	GEL_LoadGel("$(GEL_file_dir)/../AM64_PLL/AM64_PLL_MMR.gel");
	GEL_LoadGel("$(GEL_file_dir)/../AM64_PLL/25MHz_HFOSC/AM64_PLL_PARAMS_OFC1.gel");
	GEL_LoadGel("$(GEL_file_dir)/../AM64_PLL/AM64_PLL.gel");
	GEL_LoadGel("$(GEL_file_dir)/../AM64_PLL/AM64_PLL_DDR_configurations.gel");
	GEL_LoadGel("$(GEL_file_dir)/../AM64_PLL/AM64_PLL_OFC1.gel");
	GEL_LoadGel("$(GEL_file_dir)/../AM64_PLL/AM64_PLL_bypass.gel");
	
	DDR_MODE = DDR4;
}	

OnTargetConnect(){
	DDR_Init();
}
