
UART_LED_CONTROL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a38  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08006be8  08006be8  00016be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ff4  08006ff4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006ff4  08006ff4  00016ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ffc  08006ffc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ffc  08006ffc  00016ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007000  08007000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000000c4  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002a0  200002a0  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b918  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002068  00000000  00000000  0002bb24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000930  00000000  00000000  0002db90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000848  00000000  00000000  0002e4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025220  00000000  00000000  0002ed08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c69e  00000000  00000000  00053f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df8cb  00000000  00000000  000605c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013fe91  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003454  00000000  00000000  0013fee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006bd0 	.word	0x08006bd0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	08006bd0 	.word	0x08006bd0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f7e:	4b21      	ldr	r3, [pc, #132]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f80:	4a21      	ldr	r2, [pc, #132]	; (8001008 <MX_ADC1_Init+0x9c>)
 8000f82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f84:	4b1f      	ldr	r3, [pc, #124]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f92:	4b1c      	ldr	r3, [pc, #112]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f94:	2201      	movs	r2, #1
 8000f96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <MX_ADC1_Init+0x98>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f9e:	4b19      	ldr	r3, [pc, #100]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fa6:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fac:	4b15      	ldr	r3, [pc, #84]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fae:	4a17      	ldr	r2, [pc, #92]	; (800100c <MX_ADC1_Init+0xa0>)
 8000fb0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fcc:	480d      	ldr	r0, [pc, #52]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fce:	f000 fbf9 	bl	80017c4 <HAL_ADC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fd8:	f000 f99c 	bl	8001314 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000fe4:	2306      	movs	r3, #6
 8000fe6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	; (8001004 <MX_ADC1_Init+0x98>)
 8000fee:	f000 fd97 	bl	8001b20 <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ff8:	f000 f98c 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200001f8 	.word	0x200001f8
 8001008:	40012000 	.word	0x40012000
 800100c:	0f000001 	.word	0x0f000001

08001010 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	; 0x28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a17      	ldr	r2, [pc, #92]	; (800108c <HAL_ADC_MspInit+0x7c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d127      	bne.n	8001082 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	4b16      	ldr	r3, [pc, #88]	; (8001090 <HAL_ADC_MspInit+0x80>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103a:	4a15      	ldr	r2, [pc, #84]	; (8001090 <HAL_ADC_MspInit+0x80>)
 800103c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001040:	6453      	str	r3, [r2, #68]	; 0x44
 8001042:	4b13      	ldr	r3, [pc, #76]	; (8001090 <HAL_ADC_MspInit+0x80>)
 8001044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <HAL_ADC_MspInit+0x80>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a0e      	ldr	r2, [pc, #56]	; (8001090 <HAL_ADC_MspInit+0x80>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <HAL_ADC_MspInit+0x80>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800106a:	2301      	movs	r3, #1
 800106c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106e:	2303      	movs	r3, #3
 8001070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4805      	ldr	r0, [pc, #20]	; (8001094 <HAL_ADC_MspInit+0x84>)
 800107e:	f001 f921 	bl	80022c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	; 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40012000 	.word	0x40012000
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000

08001098 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	60da      	str	r2, [r3, #12]
 80010ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	4b20      	ldr	r3, [pc, #128]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a1f      	ldr	r2, [pc, #124]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	4b19      	ldr	r3, [pc, #100]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a18      	ldr	r2, [pc, #96]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b16      	ldr	r3, [pc, #88]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	603b      	str	r3, [r7, #0]
 80010ea:	4b12      	ldr	r3, [pc, #72]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a11      	ldr	r2, [pc, #68]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010f0:	f043 0302 	orr.w	r3, r3, #2
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <MX_GPIO_Init+0x9c>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ONE_Pin|LED_THREE_Pin|LED_TWO_Pin, GPIO_PIN_RESET);
 8001102:	2200      	movs	r2, #0
 8001104:	f244 0181 	movw	r1, #16513	; 0x4081
 8001108:	480b      	ldr	r0, [pc, #44]	; (8001138 <MX_GPIO_Init+0xa0>)
 800110a:	f001 fa87 	bl	800261c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_ONE_Pin|LED_THREE_Pin|LED_TWO_Pin;
 800110e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001112:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	2300      	movs	r3, #0
 800111e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001120:	f107 030c 	add.w	r3, r7, #12
 8001124:	4619      	mov	r1, r3
 8001126:	4804      	ldr	r0, [pc, #16]	; (8001138 <MX_GPIO_Init+0xa0>)
 8001128:	f001 f8cc 	bl	80022c4 <HAL_GPIO_Init>

}
 800112c:	bf00      	nop
 800112e:	3720      	adds	r7, #32
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40023800 	.word	0x40023800
 8001138:	40020400 	.word	0x40020400

0800113c <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int myData = 0;
uint8_t _test = 0;

int _write(int fd, char *ptr, int len) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (unsigned char*) ptr, len, HAL_MAX_DELAY);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	b29a      	uxth	r2, r3
 800114c:	f04f 33ff 	mov.w	r3, #4294967295
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	4804      	ldr	r0, [pc, #16]	; (8001164 <_write+0x28>)
 8001154:	f001 ffb1 	bl	80030ba <HAL_UART_Transmit>
	return len;
 8001158:	687b      	ldr	r3, [r7, #4]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000248 	.word	0x20000248

08001168 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

	if (huart->Instance == huart3.Instance) {
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <HAL_UART_RxCpltCallback+0x28>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	429a      	cmp	r2, r3
 800117a:	d104      	bne.n	8001186 <HAL_UART_RxCpltCallback+0x1e>

		HAL_UART_Receive_IT(&huart3, &myData, 1);
 800117c:	2201      	movs	r2, #1
 800117e:	4905      	ldr	r1, [pc, #20]	; (8001194 <HAL_UART_RxCpltCallback+0x2c>)
 8001180:	4803      	ldr	r0, [pc, #12]	; (8001190 <HAL_UART_RxCpltCallback+0x28>)
 8001182:	f002 f82c 	bl	80031de <HAL_UART_Receive_IT>

	}
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000248 	.word	0x20000248
 8001194:	20000240 	.word	0x20000240

08001198 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800119e:	f000 fa7b 	bl	8001698 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011a2:	f000 f847 	bl	8001234 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011a6:	f7ff ff77 	bl	8001098 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 80011aa:	f000 f9d1 	bl	8001550 <MX_USART3_UART_Init>
	MX_ADC1_Init();
 80011ae:	f7ff fedd 	bl	8000f6c <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	char *str = "Hello world!";
 80011b2:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <main+0x88>)
 80011b4:	60fb      	str	r3, [r7, #12]
	HAL_UART_Receive_IT(&huart3, &myData, 1);
 80011b6:	2201      	movs	r2, #1
 80011b8:	491a      	ldr	r1, [pc, #104]	; (8001224 <main+0x8c>)
 80011ba:	481b      	ldr	r0, [pc, #108]	; (8001228 <main+0x90>)
 80011bc:	f002 f80f 	bl	80031de <HAL_UART_Receive_IT>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {

		HAL_ADC_Start(&hadc1);                 // ADC Enable  conversion 
 80011c0:	481a      	ldr	r0, [pc, #104]	; (800122c <main+0x94>)
 80011c2:	f000 fb43 	bl	800184c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); // conversion  
 80011c6:	f04f 31ff 	mov.w	r1, #4294967295
 80011ca:	4818      	ldr	r0, [pc, #96]	; (800122c <main+0x94>)
 80011cc:	f000 fc10 	bl	80019f0 <HAL_ADC_PollForConversion>
		uint16_t adc_value = HAL_ADC_GetValue(&hadc1);     // ADC    
 80011d0:	4816      	ldr	r0, [pc, #88]	; (800122c <main+0x94>)
 80011d2:	f000 fc98 	bl	8001b06 <HAL_ADC_GetValue>
 80011d6:	4603      	mov	r3, r0
 80011d8:	817b      	strh	r3, [r7, #10]
		//sprintf((char*) buffer, "ADC1-0: %d\n", adc_value); //  UART  ADC  
		//HAL_UART_Transmit(&huart3, buffer, strlen((char*) buffer), 100);
		float dNum = adc_value*(3.3/4096);
 80011da:	897b      	ldrh	r3, [r7, #10]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f9b1 	bl	8000544 <__aeabi_i2d>
 80011e2:	a30d      	add	r3, pc, #52	; (adr r3, 8001218 <main+0x80>)
 80011e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e8:	f7ff fa16 	bl	8000618 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4610      	mov	r0, r2
 80011f2:	4619      	mov	r1, r3
 80011f4:	f7ff fce8 	bl	8000bc8 <__aeabi_d2f>
 80011f8:	4603      	mov	r3, r0
 80011fa:	607b      	str	r3, [r7, #4]
		printf("%.3fv\r\n ", dNum);
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff f9b3 	bl	8000568 <__aeabi_f2d>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	480a      	ldr	r0, [pc, #40]	; (8001230 <main+0x98>)
 8001208:	f003 fc1e 	bl	8004a48 <iprintf>


		HAL_Delay(1000);
 800120c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001210:	f000 fab4 	bl	800177c <HAL_Delay>
	while (1) {
 8001214:	e7d4      	b.n	80011c0 <main+0x28>
 8001216:	bf00      	nop
 8001218:	66666666 	.word	0x66666666
 800121c:	3f4a6666 	.word	0x3f4a6666
 8001220:	08006be8 	.word	0x08006be8
 8001224:	20000240 	.word	0x20000240
 8001228:	20000248 	.word	0x20000248
 800122c:	200001f8 	.word	0x200001f8
 8001230:	08006bf8 	.word	0x08006bf8

08001234 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b094      	sub	sp, #80	; 0x50
 8001238:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800123a:	f107 0320 	add.w	r3, r7, #32
 800123e:	2230      	movs	r2, #48	; 0x30
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f002 ff8e 	bl	8004164 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	4b2b      	ldr	r3, [pc, #172]	; (800130c <SystemClock_Config+0xd8>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	4a2a      	ldr	r2, [pc, #168]	; (800130c <SystemClock_Config+0xd8>)
 8001262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001266:	6413      	str	r3, [r2, #64]	; 0x40
 8001268:	4b28      	ldr	r3, [pc, #160]	; (800130c <SystemClock_Config+0xd8>)
 800126a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001274:	2300      	movs	r3, #0
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	4b25      	ldr	r3, [pc, #148]	; (8001310 <SystemClock_Config+0xdc>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a24      	ldr	r2, [pc, #144]	; (8001310 <SystemClock_Config+0xdc>)
 800127e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	4b22      	ldr	r3, [pc, #136]	; (8001310 <SystemClock_Config+0xdc>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001290:	2302      	movs	r3, #2
 8001292:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001294:	2301      	movs	r3, #1
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001298:	2310      	movs	r3, #16
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129c:	2302      	movs	r3, #2
 800129e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012a0:	2300      	movs	r3, #0
 80012a2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80012a4:	2308      	movs	r3, #8
 80012a6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 80012a8:	23b4      	movs	r3, #180	; 0xb4
 80012aa:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ac:	2302      	movs	r3, #2
 80012ae:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80012b0:	2304      	movs	r3, #4
 80012b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012b4:	f107 0320 	add.w	r3, r7, #32
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 fa19 	bl	80026f0 <HAL_RCC_OscConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x94>
		Error_Handler();
 80012c4:	f000 f826 	bl	8001314 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80012c8:	f001 f9c2 	bl	8002650 <HAL_PWREx_EnableOverDrive>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <SystemClock_Config+0xa2>
		Error_Handler();
 80012d2:	f000 f81f 	bl	8001314 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012d6:	230f      	movs	r3, #15
 80012d8:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012da:	2302      	movs	r3, #2
 80012dc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012e6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ec:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80012ee:	f107 030c 	add.w	r3, r7, #12
 80012f2:	2105      	movs	r1, #5
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 fc73 	bl	8002be0 <HAL_RCC_ClockConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <SystemClock_Config+0xd0>
		Error_Handler();
 8001300:	f000 f808 	bl	8001314 <Error_Handler>
	}
}
 8001304:	bf00      	nop
 8001306:	3750      	adds	r7, #80	; 0x50
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40023800 	.word	0x40023800
 8001310:	40007000 	.word	0x40007000

08001314 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001318:	b672      	cpsid	i
}
 800131a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800131c:	e7fe      	b.n	800131c <Error_Handler+0x8>
	...

08001320 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <HAL_MspInit+0x4c>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <HAL_MspInit+0x4c>)
 8001330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001334:	6453      	str	r3, [r2, #68]	; 0x44
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <HAL_MspInit+0x4c>)
 8001338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	603b      	str	r3, [r7, #0]
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <HAL_MspInit+0x4c>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134a:	4a08      	ldr	r2, [pc, #32]	; (800136c <HAL_MspInit+0x4c>)
 800134c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001350:	6413      	str	r3, [r2, #64]	; 0x40
 8001352:	4b06      	ldr	r3, [pc, #24]	; (800136c <HAL_MspInit+0x4c>)
 8001354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135a:	603b      	str	r3, [r7, #0]
 800135c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001374:	e7fe      	b.n	8001374 <NMI_Handler+0x4>

08001376 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001376:	b480      	push	{r7}
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137a:	e7fe      	b.n	800137a <HardFault_Handler+0x4>

0800137c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001380:	e7fe      	b.n	8001380 <MemManage_Handler+0x4>

08001382 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001386:	e7fe      	b.n	8001386 <BusFault_Handler+0x4>

08001388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800138c:	e7fe      	b.n	800138c <UsageFault_Handler+0x4>

0800138e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013bc:	f000 f9be 	bl	800173c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80013c8:	4802      	ldr	r0, [pc, #8]	; (80013d4 <USART3_IRQHandler+0x10>)
 80013ca:	f001 ff39 	bl	8003240 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000248 	.word	0x20000248

080013d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return 1;
 80013dc:	2301      	movs	r3, #1
}
 80013de:	4618      	mov	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <_kill>:

int _kill(int pid, int sig)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013f2:	f002 fe8d 	bl	8004110 <__errno>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2216      	movs	r2, #22
 80013fa:	601a      	str	r2, [r3, #0]
  return -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <_exit>:

void _exit (int status)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001410:	f04f 31ff 	mov.w	r1, #4294967295
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ffe7 	bl	80013e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800141a:	e7fe      	b.n	800141a <_exit+0x12>

0800141c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e00a      	b.n	8001444 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800142e:	f3af 8000 	nop.w
 8001432:	4601      	mov	r1, r0
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	60ba      	str	r2, [r7, #8]
 800143a:	b2ca      	uxtb	r2, r1
 800143c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	3301      	adds	r3, #1
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	429a      	cmp	r2, r3
 800144a:	dbf0      	blt.n	800142e <_read+0x12>
  }

  return len;
 800144c:	687b      	ldr	r3, [r7, #4]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800147e:	605a      	str	r2, [r3, #4]
  return 0;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <_isatty>:

int _isatty(int file)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c8:	4a14      	ldr	r2, [pc, #80]	; (800151c <_sbrk+0x5c>)
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <_sbrk+0x60>)
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d4:	4b13      	ldr	r3, [pc, #76]	; (8001524 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <_sbrk+0x64>)
 80014de:	4a12      	ldr	r2, [pc, #72]	; (8001528 <_sbrk+0x68>)
 80014e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <_sbrk+0x64>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d207      	bcs.n	8001500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f0:	f002 fe0e 	bl	8004110 <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	220c      	movs	r2, #12
 80014f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
 80014fe:	e009      	b.n	8001514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <_sbrk+0x64>)
 8001510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001512:	68fb      	ldr	r3, [r7, #12]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20030000 	.word	0x20030000
 8001520:	00000400 	.word	0x00000400
 8001524:	20000244 	.word	0x20000244
 8001528:	200002a0 	.word	0x200002a0

0800152c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <SystemInit+0x20>)
 8001532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001536:	4a05      	ldr	r2, [pc, #20]	; (800154c <SystemInit+0x20>)
 8001538:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800153c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <MX_USART3_UART_Init+0x4c>)
 8001556:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <MX_USART3_UART_Init+0x50>)
 8001558:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <MX_USART3_UART_Init+0x4c>)
 800155c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001560:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <MX_USART3_UART_Init+0x4c>)
 8001564:	2200      	movs	r2, #0
 8001566:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <MX_USART3_UART_Init+0x4c>)
 800156a:	2200      	movs	r2, #0
 800156c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <MX_USART3_UART_Init+0x4c>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <MX_USART3_UART_Init+0x4c>)
 8001576:	220c      	movs	r2, #12
 8001578:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <MX_USART3_UART_Init+0x4c>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <MX_USART3_UART_Init+0x4c>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001586:	4805      	ldr	r0, [pc, #20]	; (800159c <MX_USART3_UART_Init+0x4c>)
 8001588:	f001 fd4a 	bl	8003020 <HAL_UART_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001592:	f7ff febf 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000248 	.word	0x20000248
 80015a0:	40004800 	.word	0x40004800

080015a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	; 0x28
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a1d      	ldr	r2, [pc, #116]	; (8001638 <HAL_UART_MspInit+0x94>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d134      	bne.n	8001630 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <HAL_UART_MspInit+0x98>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	4a1b      	ldr	r2, [pc, #108]	; (800163c <HAL_UART_MspInit+0x98>)
 80015d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015d4:	6413      	str	r3, [r2, #64]	; 0x40
 80015d6:	4b19      	ldr	r3, [pc, #100]	; (800163c <HAL_UART_MspInit+0x98>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	4b15      	ldr	r3, [pc, #84]	; (800163c <HAL_UART_MspInit+0x98>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	4a14      	ldr	r2, [pc, #80]	; (800163c <HAL_UART_MspInit+0x98>)
 80015ec:	f043 0302 	orr.w	r3, r3, #2
 80015f0:	6313      	str	r3, [r2, #48]	; 0x30
 80015f2:	4b12      	ldr	r3, [pc, #72]	; (800163c <HAL_UART_MspInit+0x98>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015fe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001604:	2302      	movs	r3, #2
 8001606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160c:	2303      	movs	r3, #3
 800160e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001610:	2307      	movs	r3, #7
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4809      	ldr	r0, [pc, #36]	; (8001640 <HAL_UART_MspInit+0x9c>)
 800161c:	f000 fe52 	bl	80022c4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2100      	movs	r1, #0
 8001624:	2027      	movs	r0, #39	; 0x27
 8001626:	f000 fd84 	bl	8002132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800162a:	2027      	movs	r0, #39	; 0x27
 800162c:	f000 fd9d 	bl	800216a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001630:	bf00      	nop
 8001632:	3728      	adds	r7, #40	; 0x28
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40004800 	.word	0x40004800
 800163c:	40023800 	.word	0x40023800
 8001640:	40020400 	.word	0x40020400

08001644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001644:	f8df d034 	ldr.w	sp, [pc, #52]	; 800167c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001648:	480d      	ldr	r0, [pc, #52]	; (8001680 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800164a:	490e      	ldr	r1, [pc, #56]	; (8001684 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800164c:	4a0e      	ldr	r2, [pc, #56]	; (8001688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001650:	e002      	b.n	8001658 <LoopCopyDataInit>

08001652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001656:	3304      	adds	r3, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800165c:	d3f9      	bcc.n	8001652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165e:	4a0b      	ldr	r2, [pc, #44]	; (800168c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001660:	4c0b      	ldr	r4, [pc, #44]	; (8001690 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001664:	e001      	b.n	800166a <LoopFillZerobss>

08001666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001668:	3204      	adds	r2, #4

0800166a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800166c:	d3fb      	bcc.n	8001666 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800166e:	f7ff ff5d 	bl	800152c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001672:	f002 fd53 	bl	800411c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001676:	f7ff fd8f 	bl	8001198 <main>
  bx  lr    
 800167a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800167c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001684:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001688:	08007004 	.word	0x08007004
  ldr r2, =_sbss
 800168c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001690:	200002a0 	.word	0x200002a0

08001694 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001694:	e7fe      	b.n	8001694 <ADC_IRQHandler>
	...

08001698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800169c:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <HAL_Init+0x40>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a0d      	ldr	r2, [pc, #52]	; (80016d8 <HAL_Init+0x40>)
 80016a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016a8:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <HAL_Init+0x40>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0a      	ldr	r2, [pc, #40]	; (80016d8 <HAL_Init+0x40>)
 80016ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <HAL_Init+0x40>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a07      	ldr	r2, [pc, #28]	; (80016d8 <HAL_Init+0x40>)
 80016ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c0:	2003      	movs	r0, #3
 80016c2:	f000 fd2b 	bl	800211c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c6:	200f      	movs	r0, #15
 80016c8:	f000 f808 	bl	80016dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016cc:	f7ff fe28 	bl	8001320 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40023c00 	.word	0x40023c00

080016dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_InitTick+0x54>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <HAL_InitTick+0x58>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 fd43 	bl	8002186 <HAL_SYSTICK_Config>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e00e      	b.n	8001728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b0f      	cmp	r3, #15
 800170e:	d80a      	bhi.n	8001726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001710:	2200      	movs	r2, #0
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f000 fd0b 	bl	8002132 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800171c:	4a06      	ldr	r2, [pc, #24]	; (8001738 <HAL_InitTick+0x5c>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	e000      	b.n	8001728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
}
 8001728:	4618      	mov	r0, r3
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000000 	.word	0x20000000
 8001734:	20000008 	.word	0x20000008
 8001738:	20000004 	.word	0x20000004

0800173c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_IncTick+0x20>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_IncTick+0x24>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4413      	add	r3, r2
 800174c:	4a04      	ldr	r2, [pc, #16]	; (8001760 <HAL_IncTick+0x24>)
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000008 	.word	0x20000008
 8001760:	2000028c 	.word	0x2000028c

08001764 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return uwTick;
 8001768:	4b03      	ldr	r3, [pc, #12]	; (8001778 <HAL_GetTick+0x14>)
 800176a:	681b      	ldr	r3, [r3, #0]
}
 800176c:	4618      	mov	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	2000028c 	.word	0x2000028c

0800177c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff ffee 	bl	8001764 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d005      	beq.n	80017a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <HAL_Delay+0x44>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017a2:	bf00      	nop
 80017a4:	f7ff ffde 	bl	8001764 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d8f7      	bhi.n	80017a4 <HAL_Delay+0x28>
  {
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000008 	.word	0x20000008

080017c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017cc:	2300      	movs	r3, #0
 80017ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e033      	b.n	8001842 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d109      	bne.n	80017f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff fc14 	bl	8001010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	f003 0310 	and.w	r3, r3, #16
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d118      	bne.n	8001834 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001806:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800180a:	f023 0302 	bic.w	r3, r3, #2
 800180e:	f043 0202 	orr.w	r2, r3, #2
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 fab4 	bl	8001d84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	f023 0303 	bic.w	r3, r3, #3
 800182a:	f043 0201 	orr.w	r2, r3, #1
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	641a      	str	r2, [r3, #64]	; 0x40
 8001832:	e001      	b.n	8001838 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001840:	7bfb      	ldrb	r3, [r7, #15]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800185e:	2b01      	cmp	r3, #1
 8001860:	d101      	bne.n	8001866 <HAL_ADC_Start+0x1a>
 8001862:	2302      	movs	r3, #2
 8001864:	e0b2      	b.n	80019cc <HAL_ADC_Start+0x180>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	2b01      	cmp	r3, #1
 800187a:	d018      	beq.n	80018ae <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f042 0201 	orr.w	r2, r2, #1
 800188a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800188c:	4b52      	ldr	r3, [pc, #328]	; (80019d8 <HAL_ADC_Start+0x18c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a52      	ldr	r2, [pc, #328]	; (80019dc <HAL_ADC_Start+0x190>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	0c9a      	lsrs	r2, r3, #18
 8001898:	4613      	mov	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4413      	add	r3, r2
 800189e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80018a0:	e002      	b.n	80018a8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	3b01      	subs	r3, #1
 80018a6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f9      	bne.n	80018a2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d17a      	bne.n	80019b2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80018c4:	f023 0301 	bic.w	r3, r3, #1
 80018c8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018fa:	d106      	bne.n	800190a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001900:	f023 0206 	bic.w	r2, r3, #6
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	645a      	str	r2, [r3, #68]	; 0x44
 8001908:	e002      	b.n	8001910 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001918:	4b31      	ldr	r3, [pc, #196]	; (80019e0 <HAL_ADC_Start+0x194>)
 800191a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001924:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f003 031f 	and.w	r3, r3, #31
 800192e:	2b00      	cmp	r3, #0
 8001930:	d12a      	bne.n	8001988 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a2b      	ldr	r2, [pc, #172]	; (80019e4 <HAL_ADC_Start+0x198>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d015      	beq.n	8001968 <HAL_ADC_Start+0x11c>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a29      	ldr	r2, [pc, #164]	; (80019e8 <HAL_ADC_Start+0x19c>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d105      	bne.n	8001952 <HAL_ADC_Start+0x106>
 8001946:	4b26      	ldr	r3, [pc, #152]	; (80019e0 <HAL_ADC_Start+0x194>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	2b00      	cmp	r3, #0
 8001950:	d00a      	beq.n	8001968 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a25      	ldr	r2, [pc, #148]	; (80019ec <HAL_ADC_Start+0x1a0>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d136      	bne.n	80019ca <HAL_ADC_Start+0x17e>
 800195c:	4b20      	ldr	r3, [pc, #128]	; (80019e0 <HAL_ADC_Start+0x194>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0310 	and.w	r3, r3, #16
 8001964:	2b00      	cmp	r3, #0
 8001966:	d130      	bne.n	80019ca <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d129      	bne.n	80019ca <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	e020      	b.n	80019ca <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a15      	ldr	r2, [pc, #84]	; (80019e4 <HAL_ADC_Start+0x198>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d11b      	bne.n	80019ca <HAL_ADC_Start+0x17e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d114      	bne.n	80019ca <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	e00b      	b.n	80019ca <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	f043 0210 	orr.w	r2, r3, #16
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c2:	f043 0201 	orr.w	r2, r3, #1
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	20000000 	.word	0x20000000
 80019dc:	431bde83 	.word	0x431bde83
 80019e0:	40012300 	.word	0x40012300
 80019e4:	40012000 	.word	0x40012000
 80019e8:	40012100 	.word	0x40012100
 80019ec:	40012200 	.word	0x40012200

080019f0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0c:	d113      	bne.n	8001a36 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a1c:	d10b      	bne.n	8001a36 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f043 0220 	orr.w	r2, r3, #32
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e063      	b.n	8001afe <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001a36:	f7ff fe95 	bl	8001764 <HAL_GetTick>
 8001a3a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a3c:	e021      	b.n	8001a82 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a44:	d01d      	beq.n	8001a82 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d007      	beq.n	8001a5c <HAL_ADC_PollForConversion+0x6c>
 8001a4c:	f7ff fe8a 	bl	8001764 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	683a      	ldr	r2, [r7, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d212      	bcs.n	8001a82 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d00b      	beq.n	8001a82 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f043 0204 	orr.w	r2, r3, #4
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e03d      	b.n	8001afe <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d1d6      	bne.n	8001a3e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f06f 0212 	mvn.w	r2, #18
 8001a98:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d123      	bne.n	8001afc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d11f      	bne.n	8001afc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d006      	beq.n	8001ad8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d111      	bne.n	8001afc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d105      	bne.n	8001afc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	f043 0201 	orr.w	r2, r3, #1
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x1c>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e113      	b.n	8001d64 <HAL_ADC_ConfigChannel+0x244>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b09      	cmp	r3, #9
 8001b4a:	d925      	bls.n	8001b98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68d9      	ldr	r1, [r3, #12]
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	3b1e      	subs	r3, #30
 8001b62:	2207      	movs	r2, #7
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43da      	mvns	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	400a      	ands	r2, r1
 8001b70:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68d9      	ldr	r1, [r3, #12]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	4603      	mov	r3, r0
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4403      	add	r3, r0
 8001b8a:	3b1e      	subs	r3, #30
 8001b8c:	409a      	lsls	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	e022      	b.n	8001bde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6919      	ldr	r1, [r3, #16]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	4413      	add	r3, r2
 8001bac:	2207      	movs	r2, #7
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	43da      	mvns	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	400a      	ands	r2, r1
 8001bba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6919      	ldr	r1, [r3, #16]
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	4618      	mov	r0, r3
 8001bce:	4603      	mov	r3, r0
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4403      	add	r3, r0
 8001bd4:	409a      	lsls	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b06      	cmp	r3, #6
 8001be4:	d824      	bhi.n	8001c30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685a      	ldr	r2, [r3, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	3b05      	subs	r3, #5
 8001bf8:	221f      	movs	r2, #31
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43da      	mvns	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	400a      	ands	r2, r1
 8001c06:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	4618      	mov	r0, r3
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	3b05      	subs	r3, #5
 8001c22:	fa00 f203 	lsl.w	r2, r0, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	635a      	str	r2, [r3, #52]	; 0x34
 8001c2e:	e04c      	b.n	8001cca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b0c      	cmp	r3, #12
 8001c36:	d824      	bhi.n	8001c82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	4613      	mov	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4413      	add	r3, r2
 8001c48:	3b23      	subs	r3, #35	; 0x23
 8001c4a:	221f      	movs	r2, #31
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43da      	mvns	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	400a      	ands	r2, r1
 8001c58:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	4618      	mov	r0, r3
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	3b23      	subs	r3, #35	; 0x23
 8001c74:	fa00 f203 	lsl.w	r2, r0, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	631a      	str	r2, [r3, #48]	; 0x30
 8001c80:	e023      	b.n	8001cca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	3b41      	subs	r3, #65	; 0x41
 8001c94:	221f      	movs	r2, #31
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43da      	mvns	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	400a      	ands	r2, r1
 8001ca2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	4413      	add	r3, r2
 8001cbc:	3b41      	subs	r3, #65	; 0x41
 8001cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cca:	4b29      	ldr	r3, [pc, #164]	; (8001d70 <HAL_ADC_ConfigChannel+0x250>)
 8001ccc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a28      	ldr	r2, [pc, #160]	; (8001d74 <HAL_ADC_ConfigChannel+0x254>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d10f      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x1d8>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b12      	cmp	r3, #18
 8001cde:	d10b      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a1d      	ldr	r2, [pc, #116]	; (8001d74 <HAL_ADC_ConfigChannel+0x254>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d12b      	bne.n	8001d5a <HAL_ADC_ConfigChannel+0x23a>
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a1c      	ldr	r2, [pc, #112]	; (8001d78 <HAL_ADC_ConfigChannel+0x258>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d003      	beq.n	8001d14 <HAL_ADC_ConfigChannel+0x1f4>
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b11      	cmp	r3, #17
 8001d12:	d122      	bne.n	8001d5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a11      	ldr	r2, [pc, #68]	; (8001d78 <HAL_ADC_ConfigChannel+0x258>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d111      	bne.n	8001d5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d36:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <HAL_ADC_ConfigChannel+0x25c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a11      	ldr	r2, [pc, #68]	; (8001d80 <HAL_ADC_ConfigChannel+0x260>)
 8001d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d40:	0c9a      	lsrs	r2, r3, #18
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001d4c:	e002      	b.n	8001d54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	3b01      	subs	r3, #1
 8001d52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f9      	bne.n	8001d4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	40012300 	.word	0x40012300
 8001d74:	40012000 	.word	0x40012000
 8001d78:	10000012 	.word	0x10000012
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	431bde83 	.word	0x431bde83

08001d84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d8c:	4b79      	ldr	r3, [pc, #484]	; (8001f74 <ADC_Init+0x1f0>)
 8001d8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	431a      	orrs	r2, r3
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001db8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	6859      	ldr	r1, [r3, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	021a      	lsls	r2, r3, #8
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ddc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6859      	ldr	r1, [r3, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	430a      	orrs	r2, r1
 8001dee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001dfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	6899      	ldr	r1, [r3, #8]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68da      	ldr	r2, [r3, #12]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e16:	4a58      	ldr	r2, [pc, #352]	; (8001f78 <ADC_Init+0x1f4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d022      	beq.n	8001e62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	689a      	ldr	r2, [r3, #8]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6899      	ldr	r1, [r3, #8]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6899      	ldr	r1, [r3, #8]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	609a      	str	r2, [r3, #8]
 8001e60:	e00f      	b.n	8001e82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 0202 	bic.w	r2, r2, #2
 8001e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6899      	ldr	r1, [r3, #8]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	7e1b      	ldrb	r3, [r3, #24]
 8001e9c:	005a      	lsls	r2, r3, #1
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01b      	beq.n	8001ee8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ebe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ece:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6859      	ldr	r1, [r3, #4]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eda:	3b01      	subs	r3, #1
 8001edc:	035a      	lsls	r2, r3, #13
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	e007      	b.n	8001ef8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ef6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001f06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	051a      	lsls	r2, r3, #20
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6899      	ldr	r1, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f3a:	025a      	lsls	r2, r3, #9
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	430a      	orrs	r2, r1
 8001f42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6899      	ldr	r1, [r3, #8]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	029a      	lsls	r2, r3, #10
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	609a      	str	r2, [r3, #8]
}
 8001f68:	bf00      	nop
 8001f6a:	3714      	adds	r7, #20
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr
 8001f74:	40012300 	.word	0x40012300
 8001f78:	0f000001 	.word	0x0f000001

08001f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f8c:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fae:	4a04      	ldr	r2, [pc, #16]	; (8001fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	60d3      	str	r3, [r2, #12]
}
 8001fb4:	bf00      	nop
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	e000ed00 	.word	0xe000ed00

08001fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc8:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <__NVIC_GetPriorityGrouping+0x18>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	f003 0307 	and.w	r3, r3, #7
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000ed00 	.word	0xe000ed00

08001fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	db0b      	blt.n	800200a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	f003 021f 	and.w	r2, r3, #31
 8001ff8:	4907      	ldr	r1, [pc, #28]	; (8002018 <__NVIC_EnableIRQ+0x38>)
 8001ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffe:	095b      	lsrs	r3, r3, #5
 8002000:	2001      	movs	r0, #1
 8002002:	fa00 f202 	lsl.w	r2, r0, r2
 8002006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	e000e100 	.word	0xe000e100

0800201c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	6039      	str	r1, [r7, #0]
 8002026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202c:	2b00      	cmp	r3, #0
 800202e:	db0a      	blt.n	8002046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	b2da      	uxtb	r2, r3
 8002034:	490c      	ldr	r1, [pc, #48]	; (8002068 <__NVIC_SetPriority+0x4c>)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	0112      	lsls	r2, r2, #4
 800203c:	b2d2      	uxtb	r2, r2
 800203e:	440b      	add	r3, r1
 8002040:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002044:	e00a      	b.n	800205c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	b2da      	uxtb	r2, r3
 800204a:	4908      	ldr	r1, [pc, #32]	; (800206c <__NVIC_SetPriority+0x50>)
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	3b04      	subs	r3, #4
 8002054:	0112      	lsls	r2, r2, #4
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	440b      	add	r3, r1
 800205a:	761a      	strb	r2, [r3, #24]
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	e000e100 	.word	0xe000e100
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002070:	b480      	push	{r7}
 8002072:	b089      	sub	sp, #36	; 0x24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f1c3 0307 	rsb	r3, r3, #7
 800208a:	2b04      	cmp	r3, #4
 800208c:	bf28      	it	cs
 800208e:	2304      	movcs	r3, #4
 8002090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3304      	adds	r3, #4
 8002096:	2b06      	cmp	r3, #6
 8002098:	d902      	bls.n	80020a0 <NVIC_EncodePriority+0x30>
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	3b03      	subs	r3, #3
 800209e:	e000      	b.n	80020a2 <NVIC_EncodePriority+0x32>
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a4:	f04f 32ff 	mov.w	r2, #4294967295
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43da      	mvns	r2, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	401a      	ands	r2, r3
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b8:	f04f 31ff 	mov.w	r1, #4294967295
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	fa01 f303 	lsl.w	r3, r1, r3
 80020c2:	43d9      	mvns	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c8:	4313      	orrs	r3, r2
         );
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3724      	adds	r7, #36	; 0x24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
	...

080020d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020e8:	d301      	bcc.n	80020ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ea:	2301      	movs	r3, #1
 80020ec:	e00f      	b.n	800210e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ee:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <SysTick_Config+0x40>)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020f6:	210f      	movs	r1, #15
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295
 80020fc:	f7ff ff8e 	bl	800201c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002100:	4b05      	ldr	r3, [pc, #20]	; (8002118 <SysTick_Config+0x40>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002106:	4b04      	ldr	r3, [pc, #16]	; (8002118 <SysTick_Config+0x40>)
 8002108:	2207      	movs	r2, #7
 800210a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	e000e010 	.word	0xe000e010

0800211c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff ff29 	bl	8001f7c <__NVIC_SetPriorityGrouping>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002132:	b580      	push	{r7, lr}
 8002134:	b086      	sub	sp, #24
 8002136:	af00      	add	r7, sp, #0
 8002138:	4603      	mov	r3, r0
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002144:	f7ff ff3e 	bl	8001fc4 <__NVIC_GetPriorityGrouping>
 8002148:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	68b9      	ldr	r1, [r7, #8]
 800214e:	6978      	ldr	r0, [r7, #20]
 8002150:	f7ff ff8e 	bl	8002070 <NVIC_EncodePriority>
 8002154:	4602      	mov	r2, r0
 8002156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff ff5d 	bl	800201c <__NVIC_SetPriority>
}
 8002162:	bf00      	nop
 8002164:	3718      	adds	r7, #24
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	4603      	mov	r3, r0
 8002172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ff31 	bl	8001fe0 <__NVIC_EnableIRQ>
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b082      	sub	sp, #8
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff ffa2 	bl	80020d8 <SysTick_Config>
 8002194:	4603      	mov	r3, r0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b084      	sub	sp, #16
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021aa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80021ac:	f7ff fada 	bl	8001764 <HAL_GetTick>
 80021b0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d008      	beq.n	80021d0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2280      	movs	r2, #128	; 0x80
 80021c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e052      	b.n	8002276 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0216 	bic.w	r2, r2, #22
 80021de:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021ee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d103      	bne.n	8002200 <HAL_DMA_Abort+0x62>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d007      	beq.n	8002210 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0208 	bic.w	r2, r2, #8
 800220e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 0201 	bic.w	r2, r2, #1
 800221e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002220:	e013      	b.n	800224a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002222:	f7ff fa9f 	bl	8001764 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b05      	cmp	r3, #5
 800222e:	d90c      	bls.n	800224a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2220      	movs	r2, #32
 8002234:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2203      	movs	r2, #3
 800223a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e015      	b.n	8002276 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1e4      	bne.n	8002222 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225c:	223f      	movs	r2, #63	; 0x3f
 800225e:	409a      	lsls	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d004      	beq.n	800229c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2280      	movs	r2, #128	; 0x80
 8002296:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e00c      	b.n	80022b6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2205      	movs	r2, #5
 80022a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 0201 	bic.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
	...

080022c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b089      	sub	sp, #36	; 0x24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	e177      	b.n	80025d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022e0:	2201      	movs	r2, #1
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	f040 8166 	bne.w	80025ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 0303 	and.w	r3, r3, #3
 8002306:	2b01      	cmp	r3, #1
 8002308:	d005      	beq.n	8002316 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002312:	2b02      	cmp	r3, #2
 8002314:	d130      	bne.n	8002378 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	2203      	movs	r2, #3
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800234c:	2201      	movs	r2, #1
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	091b      	lsrs	r3, r3, #4
 8002362:	f003 0201 	and.w	r2, r3, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	2b03      	cmp	r3, #3
 8002382:	d017      	beq.n	80023b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	2203      	movs	r2, #3
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4013      	ands	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d123      	bne.n	8002408 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	08da      	lsrs	r2, r3, #3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3208      	adds	r2, #8
 80023c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4013      	ands	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	08da      	lsrs	r2, r3, #3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	3208      	adds	r2, #8
 8002402:	69b9      	ldr	r1, [r7, #24]
 8002404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	2203      	movs	r2, #3
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f003 0203 	and.w	r2, r3, #3
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4313      	orrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002444:	2b00      	cmp	r3, #0
 8002446:	f000 80c0 	beq.w	80025ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	4b66      	ldr	r3, [pc, #408]	; (80025e8 <HAL_GPIO_Init+0x324>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	4a65      	ldr	r2, [pc, #404]	; (80025e8 <HAL_GPIO_Init+0x324>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002458:	6453      	str	r3, [r2, #68]	; 0x44
 800245a:	4b63      	ldr	r3, [pc, #396]	; (80025e8 <HAL_GPIO_Init+0x324>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002466:	4a61      	ldr	r2, [pc, #388]	; (80025ec <HAL_GPIO_Init+0x328>)
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	089b      	lsrs	r3, r3, #2
 800246c:	3302      	adds	r3, #2
 800246e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	220f      	movs	r2, #15
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4013      	ands	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a58      	ldr	r2, [pc, #352]	; (80025f0 <HAL_GPIO_Init+0x32c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d037      	beq.n	8002502 <HAL_GPIO_Init+0x23e>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a57      	ldr	r2, [pc, #348]	; (80025f4 <HAL_GPIO_Init+0x330>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d031      	beq.n	80024fe <HAL_GPIO_Init+0x23a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a56      	ldr	r2, [pc, #344]	; (80025f8 <HAL_GPIO_Init+0x334>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d02b      	beq.n	80024fa <HAL_GPIO_Init+0x236>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a55      	ldr	r2, [pc, #340]	; (80025fc <HAL_GPIO_Init+0x338>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d025      	beq.n	80024f6 <HAL_GPIO_Init+0x232>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a54      	ldr	r2, [pc, #336]	; (8002600 <HAL_GPIO_Init+0x33c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d01f      	beq.n	80024f2 <HAL_GPIO_Init+0x22e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a53      	ldr	r2, [pc, #332]	; (8002604 <HAL_GPIO_Init+0x340>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d019      	beq.n	80024ee <HAL_GPIO_Init+0x22a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a52      	ldr	r2, [pc, #328]	; (8002608 <HAL_GPIO_Init+0x344>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d013      	beq.n	80024ea <HAL_GPIO_Init+0x226>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a51      	ldr	r2, [pc, #324]	; (800260c <HAL_GPIO_Init+0x348>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d00d      	beq.n	80024e6 <HAL_GPIO_Init+0x222>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a50      	ldr	r2, [pc, #320]	; (8002610 <HAL_GPIO_Init+0x34c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d007      	beq.n	80024e2 <HAL_GPIO_Init+0x21e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a4f      	ldr	r2, [pc, #316]	; (8002614 <HAL_GPIO_Init+0x350>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d101      	bne.n	80024de <HAL_GPIO_Init+0x21a>
 80024da:	2309      	movs	r3, #9
 80024dc:	e012      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024de:	230a      	movs	r3, #10
 80024e0:	e010      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024e2:	2308      	movs	r3, #8
 80024e4:	e00e      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024e6:	2307      	movs	r3, #7
 80024e8:	e00c      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024ea:	2306      	movs	r3, #6
 80024ec:	e00a      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024ee:	2305      	movs	r3, #5
 80024f0:	e008      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024f2:	2304      	movs	r3, #4
 80024f4:	e006      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024f6:	2303      	movs	r3, #3
 80024f8:	e004      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e002      	b.n	8002504 <HAL_GPIO_Init+0x240>
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <HAL_GPIO_Init+0x240>
 8002502:	2300      	movs	r3, #0
 8002504:	69fa      	ldr	r2, [r7, #28]
 8002506:	f002 0203 	and.w	r2, r2, #3
 800250a:	0092      	lsls	r2, r2, #2
 800250c:	4093      	lsls	r3, r2
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4313      	orrs	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002514:	4935      	ldr	r1, [pc, #212]	; (80025ec <HAL_GPIO_Init+0x328>)
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	089b      	lsrs	r3, r3, #2
 800251a:	3302      	adds	r3, #2
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002522:	4b3d      	ldr	r3, [pc, #244]	; (8002618 <HAL_GPIO_Init+0x354>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	4313      	orrs	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002546:	4a34      	ldr	r2, [pc, #208]	; (8002618 <HAL_GPIO_Init+0x354>)
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800254c:	4b32      	ldr	r3, [pc, #200]	; (8002618 <HAL_GPIO_Init+0x354>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	43db      	mvns	r3, r3
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4013      	ands	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	4313      	orrs	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002570:	4a29      	ldr	r2, [pc, #164]	; (8002618 <HAL_GPIO_Init+0x354>)
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002576:	4b28      	ldr	r3, [pc, #160]	; (8002618 <HAL_GPIO_Init+0x354>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	43db      	mvns	r3, r3
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	4013      	ands	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800259a:	4a1f      	ldr	r2, [pc, #124]	; (8002618 <HAL_GPIO_Init+0x354>)
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025a0:	4b1d      	ldr	r3, [pc, #116]	; (8002618 <HAL_GPIO_Init+0x354>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	43db      	mvns	r3, r3
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	4013      	ands	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d003      	beq.n	80025c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025c4:	4a14      	ldr	r2, [pc, #80]	; (8002618 <HAL_GPIO_Init+0x354>)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	3301      	adds	r3, #1
 80025ce:	61fb      	str	r3, [r7, #28]
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	2b0f      	cmp	r3, #15
 80025d4:	f67f ae84 	bls.w	80022e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025d8:	bf00      	nop
 80025da:	bf00      	nop
 80025dc:	3724      	adds	r7, #36	; 0x24
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	40023800 	.word	0x40023800
 80025ec:	40013800 	.word	0x40013800
 80025f0:	40020000 	.word	0x40020000
 80025f4:	40020400 	.word	0x40020400
 80025f8:	40020800 	.word	0x40020800
 80025fc:	40020c00 	.word	0x40020c00
 8002600:	40021000 	.word	0x40021000
 8002604:	40021400 	.word	0x40021400
 8002608:	40021800 	.word	0x40021800
 800260c:	40021c00 	.word	0x40021c00
 8002610:	40022000 	.word	0x40022000
 8002614:	40022400 	.word	0x40022400
 8002618:	40013c00 	.word	0x40013c00

0800261c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]
 8002628:	4613      	mov	r3, r2
 800262a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800262c:	787b      	ldrb	r3, [r7, #1]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002632:	887a      	ldrh	r2, [r7, #2]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002638:	e003      	b.n	8002642 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800263a:	887b      	ldrh	r3, [r7, #2]
 800263c:	041a      	lsls	r2, r3, #16
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	619a      	str	r2, [r3, #24]
}
 8002642:	bf00      	nop
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
	...

08002650 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002656:	2300      	movs	r3, #0
 8002658:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	603b      	str	r3, [r7, #0]
 800265e:	4b20      	ldr	r3, [pc, #128]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	4a1f      	ldr	r2, [pc, #124]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002668:	6413      	str	r3, [r2, #64]	; 0x40
 800266a:	4b1d      	ldr	r3, [pc, #116]	; (80026e0 <HAL_PWREx_EnableOverDrive+0x90>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002676:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002678:	2201      	movs	r2, #1
 800267a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800267c:	f7ff f872 	bl	8001764 <HAL_GetTick>
 8002680:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002682:	e009      	b.n	8002698 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002684:	f7ff f86e 	bl	8001764 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002692:	d901      	bls.n	8002698 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e01f      	b.n	80026d8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002698:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <HAL_PWREx_EnableOverDrive+0x98>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a4:	d1ee      	bne.n	8002684 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80026a6:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80026a8:	2201      	movs	r2, #1
 80026aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026ac:	f7ff f85a 	bl	8001764 <HAL_GetTick>
 80026b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026b2:	e009      	b.n	80026c8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026b4:	f7ff f856 	bl	8001764 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026c2:	d901      	bls.n	80026c8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e007      	b.n	80026d8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80026c8:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <HAL_PWREx_EnableOverDrive+0x98>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026d4:	d1ee      	bne.n	80026b4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40023800 	.word	0x40023800
 80026e4:	420e0040 	.word	0x420e0040
 80026e8:	40007000 	.word	0x40007000
 80026ec:	420e0044 	.word	0x420e0044

080026f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e267      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	d075      	beq.n	80027fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800270e:	4b88      	ldr	r3, [pc, #544]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	2b04      	cmp	r3, #4
 8002718:	d00c      	beq.n	8002734 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800271a:	4b85      	ldr	r3, [pc, #532]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002722:	2b08      	cmp	r3, #8
 8002724:	d112      	bne.n	800274c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002726:	4b82      	ldr	r3, [pc, #520]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800272e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002732:	d10b      	bne.n	800274c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002734:	4b7e      	ldr	r3, [pc, #504]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d05b      	beq.n	80027f8 <HAL_RCC_OscConfig+0x108>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d157      	bne.n	80027f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e242      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002754:	d106      	bne.n	8002764 <HAL_RCC_OscConfig+0x74>
 8002756:	4b76      	ldr	r3, [pc, #472]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a75      	ldr	r2, [pc, #468]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800275c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	e01d      	b.n	80027a0 <HAL_RCC_OscConfig+0xb0>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x98>
 800276e:	4b70      	ldr	r3, [pc, #448]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a6f      	ldr	r2, [pc, #444]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002774:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	4b6d      	ldr	r3, [pc, #436]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a6c      	ldr	r2, [pc, #432]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002784:	6013      	str	r3, [r2, #0]
 8002786:	e00b      	b.n	80027a0 <HAL_RCC_OscConfig+0xb0>
 8002788:	4b69      	ldr	r3, [pc, #420]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a68      	ldr	r2, [pc, #416]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800278e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	4b66      	ldr	r3, [pc, #408]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a65      	ldr	r2, [pc, #404]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800279a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800279e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d013      	beq.n	80027d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a8:	f7fe ffdc 	bl	8001764 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027b0:	f7fe ffd8 	bl	8001764 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b64      	cmp	r3, #100	; 0x64
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e207      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c2:	4b5b      	ldr	r3, [pc, #364]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f0      	beq.n	80027b0 <HAL_RCC_OscConfig+0xc0>
 80027ce:	e014      	b.n	80027fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d0:	f7fe ffc8 	bl	8001764 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027d8:	f7fe ffc4 	bl	8001764 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e1f3      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ea:	4b51      	ldr	r3, [pc, #324]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_OscConfig+0xe8>
 80027f6:	e000      	b.n	80027fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d063      	beq.n	80028ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002806:	4b4a      	ldr	r3, [pc, #296]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00b      	beq.n	800282a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002812:	4b47      	ldr	r3, [pc, #284]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800281a:	2b08      	cmp	r3, #8
 800281c:	d11c      	bne.n	8002858 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800281e:	4b44      	ldr	r3, [pc, #272]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d116      	bne.n	8002858 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800282a:	4b41      	ldr	r3, [pc, #260]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d005      	beq.n	8002842 <HAL_RCC_OscConfig+0x152>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d001      	beq.n	8002842 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e1c7      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002842:	4b3b      	ldr	r3, [pc, #236]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	4937      	ldr	r1, [pc, #220]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002852:	4313      	orrs	r3, r2
 8002854:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002856:	e03a      	b.n	80028ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d020      	beq.n	80028a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002860:	4b34      	ldr	r3, [pc, #208]	; (8002934 <HAL_RCC_OscConfig+0x244>)
 8002862:	2201      	movs	r2, #1
 8002864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7fe ff7d 	bl	8001764 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800286e:	f7fe ff79 	bl	8001764 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e1a8      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002880:	4b2b      	ldr	r3, [pc, #172]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0f0      	beq.n	800286e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288c:	4b28      	ldr	r3, [pc, #160]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4925      	ldr	r1, [pc, #148]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 800289c:	4313      	orrs	r3, r2
 800289e:	600b      	str	r3, [r1, #0]
 80028a0:	e015      	b.n	80028ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028a2:	4b24      	ldr	r3, [pc, #144]	; (8002934 <HAL_RCC_OscConfig+0x244>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a8:	f7fe ff5c 	bl	8001764 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028b0:	f7fe ff58 	bl	8001764 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e187      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028c2:	4b1b      	ldr	r3, [pc, #108]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d036      	beq.n	8002948 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d016      	beq.n	8002910 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028e2:	4b15      	ldr	r3, [pc, #84]	; (8002938 <HAL_RCC_OscConfig+0x248>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e8:	f7fe ff3c 	bl	8001764 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028f0:	f7fe ff38 	bl	8001764 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e167      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002902:	4b0b      	ldr	r3, [pc, #44]	; (8002930 <HAL_RCC_OscConfig+0x240>)
 8002904:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d0f0      	beq.n	80028f0 <HAL_RCC_OscConfig+0x200>
 800290e:	e01b      	b.n	8002948 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002910:	4b09      	ldr	r3, [pc, #36]	; (8002938 <HAL_RCC_OscConfig+0x248>)
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002916:	f7fe ff25 	bl	8001764 <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800291c:	e00e      	b.n	800293c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800291e:	f7fe ff21 	bl	8001764 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d907      	bls.n	800293c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e150      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
 8002930:	40023800 	.word	0x40023800
 8002934:	42470000 	.word	0x42470000
 8002938:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800293c:	4b88      	ldr	r3, [pc, #544]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 800293e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1ea      	bne.n	800291e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 8097 	beq.w	8002a84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002956:	2300      	movs	r3, #0
 8002958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800295a:	4b81      	ldr	r3, [pc, #516]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10f      	bne.n	8002986 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	4b7d      	ldr	r3, [pc, #500]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	4a7c      	ldr	r2, [pc, #496]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002974:	6413      	str	r3, [r2, #64]	; 0x40
 8002976:	4b7a      	ldr	r3, [pc, #488]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002982:	2301      	movs	r3, #1
 8002984:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002986:	4b77      	ldr	r3, [pc, #476]	; (8002b64 <HAL_RCC_OscConfig+0x474>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d118      	bne.n	80029c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002992:	4b74      	ldr	r3, [pc, #464]	; (8002b64 <HAL_RCC_OscConfig+0x474>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a73      	ldr	r2, [pc, #460]	; (8002b64 <HAL_RCC_OscConfig+0x474>)
 8002998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800299c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800299e:	f7fe fee1 	bl	8001764 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a6:	f7fe fedd 	bl	8001764 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e10c      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b8:	4b6a      	ldr	r3, [pc, #424]	; (8002b64 <HAL_RCC_OscConfig+0x474>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0f0      	beq.n	80029a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d106      	bne.n	80029da <HAL_RCC_OscConfig+0x2ea>
 80029cc:	4b64      	ldr	r3, [pc, #400]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d0:	4a63      	ldr	r2, [pc, #396]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	6713      	str	r3, [r2, #112]	; 0x70
 80029d8:	e01c      	b.n	8002a14 <HAL_RCC_OscConfig+0x324>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2b05      	cmp	r3, #5
 80029e0:	d10c      	bne.n	80029fc <HAL_RCC_OscConfig+0x30c>
 80029e2:	4b5f      	ldr	r3, [pc, #380]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e6:	4a5e      	ldr	r2, [pc, #376]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029e8:	f043 0304 	orr.w	r3, r3, #4
 80029ec:	6713      	str	r3, [r2, #112]	; 0x70
 80029ee:	4b5c      	ldr	r3, [pc, #368]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f2:	4a5b      	ldr	r2, [pc, #364]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	6713      	str	r3, [r2, #112]	; 0x70
 80029fa:	e00b      	b.n	8002a14 <HAL_RCC_OscConfig+0x324>
 80029fc:	4b58      	ldr	r3, [pc, #352]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 80029fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a00:	4a57      	ldr	r2, [pc, #348]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a02:	f023 0301 	bic.w	r3, r3, #1
 8002a06:	6713      	str	r3, [r2, #112]	; 0x70
 8002a08:	4b55      	ldr	r3, [pc, #340]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a0c:	4a54      	ldr	r2, [pc, #336]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a0e:	f023 0304 	bic.w	r3, r3, #4
 8002a12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d015      	beq.n	8002a48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1c:	f7fe fea2 	bl	8001764 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a22:	e00a      	b.n	8002a3a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a24:	f7fe fe9e 	bl	8001764 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e0cb      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a3a:	4b49      	ldr	r3, [pc, #292]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0ee      	beq.n	8002a24 <HAL_RCC_OscConfig+0x334>
 8002a46:	e014      	b.n	8002a72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a48:	f7fe fe8c 	bl	8001764 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a4e:	e00a      	b.n	8002a66 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a50:	f7fe fe88 	bl	8001764 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e0b5      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a66:	4b3e      	ldr	r3, [pc, #248]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1ee      	bne.n	8002a50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a72:	7dfb      	ldrb	r3, [r7, #23]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d105      	bne.n	8002a84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a78:	4b39      	ldr	r3, [pc, #228]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	4a38      	ldr	r2, [pc, #224]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 80a1 	beq.w	8002bd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a8e:	4b34      	ldr	r3, [pc, #208]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b08      	cmp	r3, #8
 8002a98:	d05c      	beq.n	8002b54 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d141      	bne.n	8002b26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa2:	4b31      	ldr	r3, [pc, #196]	; (8002b68 <HAL_RCC_OscConfig+0x478>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa8:	f7fe fe5c 	bl	8001764 <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ab0:	f7fe fe58 	bl	8001764 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e087      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ac2:	4b27      	ldr	r3, [pc, #156]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f0      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69da      	ldr	r2, [r3, #28]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	019b      	lsls	r3, r3, #6
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae4:	085b      	lsrs	r3, r3, #1
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	041b      	lsls	r3, r3, #16
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af0:	061b      	lsls	r3, r3, #24
 8002af2:	491b      	ldr	r1, [pc, #108]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002af8:	4b1b      	ldr	r3, [pc, #108]	; (8002b68 <HAL_RCC_OscConfig+0x478>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afe:	f7fe fe31 	bl	8001764 <HAL_GetTick>
 8002b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b04:	e008      	b.n	8002b18 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b06:	f7fe fe2d 	bl	8001764 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e05c      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b18:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d0f0      	beq.n	8002b06 <HAL_RCC_OscConfig+0x416>
 8002b24:	e054      	b.n	8002bd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <HAL_RCC_OscConfig+0x478>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7fe fe1a 	bl	8001764 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fe fe16 	bl	8001764 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e045      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b46:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <HAL_RCC_OscConfig+0x470>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x444>
 8002b52:	e03d      	b.n	8002bd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d107      	bne.n	8002b6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e038      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40007000 	.word	0x40007000
 8002b68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b6c:	4b1b      	ldr	r3, [pc, #108]	; (8002bdc <HAL_RCC_OscConfig+0x4ec>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d028      	beq.n	8002bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d121      	bne.n	8002bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d11a      	bne.n	8002bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ba2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d111      	bne.n	8002bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb2:	085b      	lsrs	r3, r3, #1
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d107      	bne.n	8002bcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e000      	b.n	8002bd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3718      	adds	r7, #24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800

08002be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0cc      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bf4:	4b68      	ldr	r3, [pc, #416]	; (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d90c      	bls.n	8002c1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c02:	4b65      	ldr	r3, [pc, #404]	; (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c0a:	4b63      	ldr	r3, [pc, #396]	; (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d001      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e0b8      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d020      	beq.n	8002c6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d005      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c34:	4b59      	ldr	r3, [pc, #356]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a58      	ldr	r2, [pc, #352]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c4c:	4b53      	ldr	r3, [pc, #332]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a52      	ldr	r2, [pc, #328]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c58:	4b50      	ldr	r3, [pc, #320]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	494d      	ldr	r1, [pc, #308]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d044      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d107      	bne.n	8002c8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7e:	4b47      	ldr	r3, [pc, #284]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d119      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e07f      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d003      	beq.n	8002c9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d107      	bne.n	8002cae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c9e:	4b3f      	ldr	r3, [pc, #252]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d109      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e06f      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cae:	4b3b      	ldr	r3, [pc, #236]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e067      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cbe:	4b37      	ldr	r3, [pc, #220]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f023 0203 	bic.w	r2, r3, #3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	4934      	ldr	r1, [pc, #208]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cd0:	f7fe fd48 	bl	8001764 <HAL_GetTick>
 8002cd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd6:	e00a      	b.n	8002cee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd8:	f7fe fd44 	bl	8001764 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e04f      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cee:	4b2b      	ldr	r3, [pc, #172]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 020c 	and.w	r2, r3, #12
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d1eb      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d00:	4b25      	ldr	r3, [pc, #148]	; (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d20c      	bcs.n	8002d28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b22      	ldr	r3, [pc, #136]	; (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b20      	ldr	r3, [pc, #128]	; (8002d98 <HAL_RCC_ClockConfig+0x1b8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e032      	b.n	8002d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d34:	4b19      	ldr	r3, [pc, #100]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	4916      	ldr	r1, [pc, #88]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d52:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	490e      	ldr	r1, [pc, #56]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d66:	f000 f821 	bl	8002dac <HAL_RCC_GetSysClockFreq>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <HAL_RCC_ClockConfig+0x1bc>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	091b      	lsrs	r3, r3, #4
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	490a      	ldr	r1, [pc, #40]	; (8002da0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d78:	5ccb      	ldrb	r3, [r1, r3]
 8002d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7e:	4a09      	ldr	r2, [pc, #36]	; (8002da4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d82:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <HAL_RCC_ClockConfig+0x1c8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7fe fca8 	bl	80016dc <HAL_InitTick>

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	40023c00 	.word	0x40023c00
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	08006c04 	.word	0x08006c04
 8002da4:	20000000 	.word	0x20000000
 8002da8:	20000004 	.word	0x20000004

08002dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002db0:	b094      	sub	sp, #80	; 0x50
 8002db2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	647b      	str	r3, [r7, #68]	; 0x44
 8002db8:	2300      	movs	r3, #0
 8002dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dc4:	4b79      	ldr	r3, [pc, #484]	; (8002fac <HAL_RCC_GetSysClockFreq+0x200>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 030c 	and.w	r3, r3, #12
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	d00d      	beq.n	8002dec <HAL_RCC_GetSysClockFreq+0x40>
 8002dd0:	2b08      	cmp	r3, #8
 8002dd2:	f200 80e1 	bhi.w	8002f98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x34>
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d003      	beq.n	8002de6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dde:	e0db      	b.n	8002f98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002de0:	4b73      	ldr	r3, [pc, #460]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002de2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002de4:	e0db      	b.n	8002f9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002de6:	4b73      	ldr	r3, [pc, #460]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002de8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dea:	e0d8      	b.n	8002f9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dec:	4b6f      	ldr	r3, [pc, #444]	; (8002fac <HAL_RCC_GetSysClockFreq+0x200>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002df4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002df6:	4b6d      	ldr	r3, [pc, #436]	; (8002fac <HAL_RCC_GetSysClockFreq+0x200>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d063      	beq.n	8002eca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e02:	4b6a      	ldr	r3, [pc, #424]	; (8002fac <HAL_RCC_GetSysClockFreq+0x200>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	099b      	lsrs	r3, r3, #6
 8002e08:	2200      	movs	r2, #0
 8002e0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e0c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e14:	633b      	str	r3, [r7, #48]	; 0x30
 8002e16:	2300      	movs	r3, #0
 8002e18:	637b      	str	r3, [r7, #52]	; 0x34
 8002e1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e1e:	4622      	mov	r2, r4
 8002e20:	462b      	mov	r3, r5
 8002e22:	f04f 0000 	mov.w	r0, #0
 8002e26:	f04f 0100 	mov.w	r1, #0
 8002e2a:	0159      	lsls	r1, r3, #5
 8002e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e30:	0150      	lsls	r0, r2, #5
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4621      	mov	r1, r4
 8002e38:	1a51      	subs	r1, r2, r1
 8002e3a:	6139      	str	r1, [r7, #16]
 8002e3c:	4629      	mov	r1, r5
 8002e3e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e50:	4659      	mov	r1, fp
 8002e52:	018b      	lsls	r3, r1, #6
 8002e54:	4651      	mov	r1, sl
 8002e56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e5a:	4651      	mov	r1, sl
 8002e5c:	018a      	lsls	r2, r1, #6
 8002e5e:	4651      	mov	r1, sl
 8002e60:	ebb2 0801 	subs.w	r8, r2, r1
 8002e64:	4659      	mov	r1, fp
 8002e66:	eb63 0901 	sbc.w	r9, r3, r1
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	f04f 0300 	mov.w	r3, #0
 8002e72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e7e:	4690      	mov	r8, r2
 8002e80:	4699      	mov	r9, r3
 8002e82:	4623      	mov	r3, r4
 8002e84:	eb18 0303 	adds.w	r3, r8, r3
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	462b      	mov	r3, r5
 8002e8c:	eb49 0303 	adc.w	r3, r9, r3
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	f04f 0300 	mov.w	r3, #0
 8002e9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	024b      	lsls	r3, r1, #9
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	024a      	lsls	r2, r1, #9
 8002eac:	4610      	mov	r0, r2
 8002eae:	4619      	mov	r1, r3
 8002eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002eb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002eb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ebc:	f7fd fed4 	bl	8000c68 <__aeabi_uldivmod>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ec8:	e058      	b.n	8002f7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eca:	4b38      	ldr	r3, [pc, #224]	; (8002fac <HAL_RCC_GetSysClockFreq+0x200>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	099b      	lsrs	r3, r3, #6
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	4611      	mov	r1, r2
 8002ed6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002eda:	623b      	str	r3, [r7, #32]
 8002edc:	2300      	movs	r3, #0
 8002ede:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ee4:	4642      	mov	r2, r8
 8002ee6:	464b      	mov	r3, r9
 8002ee8:	f04f 0000 	mov.w	r0, #0
 8002eec:	f04f 0100 	mov.w	r1, #0
 8002ef0:	0159      	lsls	r1, r3, #5
 8002ef2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef6:	0150      	lsls	r0, r2, #5
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	4641      	mov	r1, r8
 8002efe:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f02:	4649      	mov	r1, r9
 8002f04:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f1c:	ebb2 040a 	subs.w	r4, r2, sl
 8002f20:	eb63 050b 	sbc.w	r5, r3, fp
 8002f24:	f04f 0200 	mov.w	r2, #0
 8002f28:	f04f 0300 	mov.w	r3, #0
 8002f2c:	00eb      	lsls	r3, r5, #3
 8002f2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f32:	00e2      	lsls	r2, r4, #3
 8002f34:	4614      	mov	r4, r2
 8002f36:	461d      	mov	r5, r3
 8002f38:	4643      	mov	r3, r8
 8002f3a:	18e3      	adds	r3, r4, r3
 8002f3c:	603b      	str	r3, [r7, #0]
 8002f3e:	464b      	mov	r3, r9
 8002f40:	eb45 0303 	adc.w	r3, r5, r3
 8002f44:	607b      	str	r3, [r7, #4]
 8002f46:	f04f 0200 	mov.w	r2, #0
 8002f4a:	f04f 0300 	mov.w	r3, #0
 8002f4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f52:	4629      	mov	r1, r5
 8002f54:	028b      	lsls	r3, r1, #10
 8002f56:	4621      	mov	r1, r4
 8002f58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f5c:	4621      	mov	r1, r4
 8002f5e:	028a      	lsls	r2, r1, #10
 8002f60:	4610      	mov	r0, r2
 8002f62:	4619      	mov	r1, r3
 8002f64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f66:	2200      	movs	r2, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	61fa      	str	r2, [r7, #28]
 8002f6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f70:	f7fd fe7a 	bl	8000c68 <__aeabi_uldivmod>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4613      	mov	r3, r2
 8002f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <HAL_RCC_GetSysClockFreq+0x200>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	0c1b      	lsrs	r3, r3, #16
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	3301      	adds	r3, #1
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002f8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f96:	e002      	b.n	8002f9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f98:	4b05      	ldr	r3, [pc, #20]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f9a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3750      	adds	r7, #80	; 0x50
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002faa:	bf00      	nop
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	00f42400 	.word	0x00f42400
 8002fb4:	007a1200 	.word	0x007a1200

08002fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fbc:	4b03      	ldr	r3, [pc, #12]	; (8002fcc <HAL_RCC_GetHCLKFreq+0x14>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	20000000 	.word	0x20000000

08002fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002fd4:	f7ff fff0 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	0a9b      	lsrs	r3, r3, #10
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	4903      	ldr	r1, [pc, #12]	; (8002ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe6:	5ccb      	ldrb	r3, [r1, r3]
 8002fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	08006c14 	.word	0x08006c14

08002ff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ffc:	f7ff ffdc 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	0b5b      	lsrs	r3, r3, #13
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	4903      	ldr	r1, [pc, #12]	; (800301c <HAL_RCC_GetPCLK2Freq+0x24>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40023800 	.word	0x40023800
 800301c:	08006c14 	.word	0x08006c14

08003020 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e03f      	b.n	80030b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d106      	bne.n	800304c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe faac 	bl	80015a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2224      	movs	r2, #36	; 0x24
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003062:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 fddf 	bl	8003c28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	691a      	ldr	r2, [r3, #16]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003078:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	695a      	ldr	r2, [r3, #20]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003088:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68da      	ldr	r2, [r3, #12]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003098:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b08a      	sub	sp, #40	; 0x28
 80030be:	af02      	add	r7, sp, #8
 80030c0:	60f8      	str	r0, [r7, #12]
 80030c2:	60b9      	str	r1, [r7, #8]
 80030c4:	603b      	str	r3, [r7, #0]
 80030c6:	4613      	mov	r3, r2
 80030c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b20      	cmp	r3, #32
 80030d8:	d17c      	bne.n	80031d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <HAL_UART_Transmit+0x2c>
 80030e0:	88fb      	ldrh	r3, [r7, #6]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e075      	b.n	80031d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d101      	bne.n	80030f8 <HAL_UART_Transmit+0x3e>
 80030f4:	2302      	movs	r3, #2
 80030f6:	e06e      	b.n	80031d6 <HAL_UART_Transmit+0x11c>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2221      	movs	r2, #33	; 0x21
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800310e:	f7fe fb29 	bl	8001764 <HAL_GetTick>
 8003112:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	88fa      	ldrh	r2, [r7, #6]
 8003118:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	88fa      	ldrh	r2, [r7, #6]
 800311e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003128:	d108      	bne.n	800313c <HAL_UART_Transmit+0x82>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d104      	bne.n	800313c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003132:	2300      	movs	r3, #0
 8003134:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	e003      	b.n	8003144 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003140:	2300      	movs	r3, #0
 8003142:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800314c:	e02a      	b.n	80031a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2200      	movs	r2, #0
 8003156:	2180      	movs	r1, #128	; 0x80
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 fb1f 	bl	800379c <UART_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e036      	b.n	80031d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10b      	bne.n	8003186 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800317c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	3302      	adds	r3, #2
 8003182:	61bb      	str	r3, [r7, #24]
 8003184:	e007      	b.n	8003196 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	781a      	ldrb	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	3301      	adds	r3, #1
 8003194:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800319a:	b29b      	uxth	r3, r3
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1cf      	bne.n	800314e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2200      	movs	r2, #0
 80031b6:	2140      	movs	r1, #64	; 0x40
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f000 faef 	bl	800379c <UART_WaitOnFlagUntilTimeout>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e006      	b.n	80031d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	e000      	b.n	80031d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80031d4:	2302      	movs	r3, #2
  }
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3720      	adds	r7, #32
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b084      	sub	sp, #16
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	4613      	mov	r3, r2
 80031ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b20      	cmp	r3, #32
 80031f6:	d11d      	bne.n	8003234 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <HAL_UART_Receive_IT+0x26>
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e016      	b.n	8003236 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800320e:	2b01      	cmp	r3, #1
 8003210:	d101      	bne.n	8003216 <HAL_UART_Receive_IT+0x38>
 8003212:	2302      	movs	r3, #2
 8003214:	e00f      	b.n	8003236 <HAL_UART_Receive_IT+0x58>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003224:	88fb      	ldrh	r3, [r7, #6]
 8003226:	461a      	mov	r2, r3
 8003228:	68b9      	ldr	r1, [r7, #8]
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fb24 	bl	8003878 <UART_Start_Receive_IT>
 8003230:	4603      	mov	r3, r0
 8003232:	e000      	b.n	8003236 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003234:	2302      	movs	r3, #2
  }
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b0ba      	sub	sp, #232	; 0xe8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003266:	2300      	movs	r3, #0
 8003268:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800326c:	2300      	movs	r3, #0
 800326e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003276:	f003 030f 	and.w	r3, r3, #15
 800327a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800327e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10f      	bne.n	80032a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	d009      	beq.n	80032a6 <HAL_UART_IRQHandler+0x66>
 8003292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003296:	f003 0320 	and.w	r3, r3, #32
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 fc07 	bl	8003ab2 <UART_Receive_IT>
      return;
 80032a4:	e256      	b.n	8003754 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80032a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 80de 	beq.w	800346c <HAL_UART_IRQHandler+0x22c>
 80032b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d106      	bne.n	80032ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 80d1 	beq.w	800346c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00b      	beq.n	80032ee <HAL_UART_IRQHandler+0xae>
 80032d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	f043 0201 	orr.w	r2, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00b      	beq.n	8003312 <HAL_UART_IRQHandler+0xd2>
 80032fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	f043 0202 	orr.w	r2, r3, #2
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00b      	beq.n	8003336 <HAL_UART_IRQHandler+0xf6>
 800331e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d005      	beq.n	8003336 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f043 0204 	orr.w	r2, r3, #4
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b00      	cmp	r3, #0
 8003340:	d011      	beq.n	8003366 <HAL_UART_IRQHandler+0x126>
 8003342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003346:	f003 0320 	and.w	r3, r3, #32
 800334a:	2b00      	cmp	r3, #0
 800334c:	d105      	bne.n	800335a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800334e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	d005      	beq.n	8003366 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	f043 0208 	orr.w	r2, r3, #8
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 81ed 	beq.w	800374a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003374:	f003 0320 	and.w	r3, r3, #32
 8003378:	2b00      	cmp	r3, #0
 800337a:	d008      	beq.n	800338e <HAL_UART_IRQHandler+0x14e>
 800337c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003380:	f003 0320 	and.w	r3, r3, #32
 8003384:	2b00      	cmp	r3, #0
 8003386:	d002      	beq.n	800338e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 fb92 	bl	8003ab2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003398:	2b40      	cmp	r3, #64	; 0x40
 800339a:	bf0c      	ite	eq
 800339c:	2301      	moveq	r3, #1
 800339e:	2300      	movne	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	f003 0308 	and.w	r3, r3, #8
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d103      	bne.n	80033ba <HAL_UART_IRQHandler+0x17a>
 80033b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d04f      	beq.n	800345a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 fa9a 	bl	80038f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ca:	2b40      	cmp	r3, #64	; 0x40
 80033cc:	d141      	bne.n	8003452 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	3314      	adds	r3, #20
 80033d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80033dc:	e853 3f00 	ldrex	r3, [r3]
 80033e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80033e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80033e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	3314      	adds	r3, #20
 80033f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80033fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80033fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003406:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800340a:	e841 2300 	strex	r3, r2, [r1]
 800340e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003412:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1d9      	bne.n	80033ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341e:	2b00      	cmp	r3, #0
 8003420:	d013      	beq.n	800344a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003426:	4a7d      	ldr	r2, [pc, #500]	; (800361c <HAL_UART_IRQHandler+0x3dc>)
 8003428:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342e:	4618      	mov	r0, r3
 8003430:	f7fe ff25 	bl	800227e <HAL_DMA_Abort_IT>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d016      	beq.n	8003468 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003444:	4610      	mov	r0, r2
 8003446:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003448:	e00e      	b.n	8003468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f990 	bl	8003770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003450:	e00a      	b.n	8003468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f98c 	bl	8003770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003458:	e006      	b.n	8003468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f988 	bl	8003770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003466:	e170      	b.n	800374a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003468:	bf00      	nop
    return;
 800346a:	e16e      	b.n	800374a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	2b01      	cmp	r3, #1
 8003472:	f040 814a 	bne.w	800370a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800347a:	f003 0310 	and.w	r3, r3, #16
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 8143 	beq.w	800370a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003488:	f003 0310 	and.w	r3, r3, #16
 800348c:	2b00      	cmp	r3, #0
 800348e:	f000 813c 	beq.w	800370a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	60bb      	str	r3, [r7, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b2:	2b40      	cmp	r3, #64	; 0x40
 80034b4:	f040 80b4 	bne.w	8003620 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80034c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 8140 	beq.w	800374e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80034d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80034d6:	429a      	cmp	r2, r3
 80034d8:	f080 8139 	bcs.w	800374e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80034e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034ee:	f000 8088 	beq.w	8003602 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	330c      	adds	r3, #12
 80034f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003500:	e853 3f00 	ldrex	r3, [r3]
 8003504:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003508:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800350c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003510:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	330c      	adds	r3, #12
 800351a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800351e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003522:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003526:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800352a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800352e:	e841 2300 	strex	r3, r2, [r1]
 8003532:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003536:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1d9      	bne.n	80034f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3314      	adds	r3, #20
 8003544:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003548:	e853 3f00 	ldrex	r3, [r3]
 800354c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800354e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	3314      	adds	r3, #20
 800355e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003562:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003566:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003568:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800356a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800356e:	e841 2300 	strex	r3, r2, [r1]
 8003572:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003574:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1e1      	bne.n	800353e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	3314      	adds	r3, #20
 8003580:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003582:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003584:	e853 3f00 	ldrex	r3, [r3]
 8003588:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800358a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800358c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003590:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	3314      	adds	r3, #20
 800359a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800359e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80035a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80035a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80035a6:	e841 2300 	strex	r3, r2, [r1]
 80035aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80035ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1e3      	bne.n	800357a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2220      	movs	r2, #32
 80035b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	330c      	adds	r3, #12
 80035c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035ca:	e853 3f00 	ldrex	r3, [r3]
 80035ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80035d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035d2:	f023 0310 	bic.w	r3, r3, #16
 80035d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	330c      	adds	r3, #12
 80035e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80035e4:	65ba      	str	r2, [r7, #88]	; 0x58
 80035e6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80035ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035ec:	e841 2300 	strex	r3, r2, [r1]
 80035f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80035f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1e3      	bne.n	80035c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7fe fdce 	bl	800219e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800360a:	b29b      	uxth	r3, r3
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	b29b      	uxth	r3, r3
 8003610:	4619      	mov	r1, r3
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f8b6 	bl	8003784 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003618:	e099      	b.n	800374e <HAL_UART_IRQHandler+0x50e>
 800361a:	bf00      	nop
 800361c:	080039bb 	.word	0x080039bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003628:	b29b      	uxth	r3, r3
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003634:	b29b      	uxth	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 808b 	beq.w	8003752 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800363c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 8086 	beq.w	8003752 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	330c      	adds	r3, #12
 800364c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003650:	e853 3f00 	ldrex	r3, [r3]
 8003654:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003658:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800365c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	330c      	adds	r3, #12
 8003666:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800366a:	647a      	str	r2, [r7, #68]	; 0x44
 800366c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003670:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003672:	e841 2300 	strex	r3, r2, [r1]
 8003676:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1e3      	bne.n	8003646 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	3314      	adds	r3, #20
 8003684:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003688:	e853 3f00 	ldrex	r3, [r3]
 800368c:	623b      	str	r3, [r7, #32]
   return(result);
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	f023 0301 	bic.w	r3, r3, #1
 8003694:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	3314      	adds	r3, #20
 800369e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80036a2:	633a      	str	r2, [r7, #48]	; 0x30
 80036a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80036a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036aa:	e841 2300 	strex	r3, r2, [r1]
 80036ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80036b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e3      	bne.n	800367e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	330c      	adds	r3, #12
 80036ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	e853 3f00 	ldrex	r3, [r3]
 80036d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f023 0310 	bic.w	r3, r3, #16
 80036da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	330c      	adds	r3, #12
 80036e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80036e8:	61fa      	str	r2, [r7, #28]
 80036ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ec:	69b9      	ldr	r1, [r7, #24]
 80036ee:	69fa      	ldr	r2, [r7, #28]
 80036f0:	e841 2300 	strex	r3, r2, [r1]
 80036f4:	617b      	str	r3, [r7, #20]
   return(result);
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1e3      	bne.n	80036c4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003700:	4619      	mov	r1, r3
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f83e 	bl	8003784 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003708:	e023      	b.n	8003752 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800370a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800370e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_UART_IRQHandler+0x4ea>
 8003716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800371a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f95d 	bl	80039e2 <UART_Transmit_IT>
    return;
 8003728:	e014      	b.n	8003754 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800372a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800372e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00e      	beq.n	8003754 <HAL_UART_IRQHandler+0x514>
 8003736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800373a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800373e:	2b00      	cmp	r3, #0
 8003740:	d008      	beq.n	8003754 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f99d 	bl	8003a82 <UART_EndTransmit_IT>
    return;
 8003748:	e004      	b.n	8003754 <HAL_UART_IRQHandler+0x514>
    return;
 800374a:	bf00      	nop
 800374c:	e002      	b.n	8003754 <HAL_UART_IRQHandler+0x514>
      return;
 800374e:	bf00      	nop
 8003750:	e000      	b.n	8003754 <HAL_UART_IRQHandler+0x514>
      return;
 8003752:	bf00      	nop
  }
}
 8003754:	37e8      	adds	r7, #232	; 0xe8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop

0800375c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	460b      	mov	r3, r1
 800378e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b090      	sub	sp, #64	; 0x40
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	4613      	mov	r3, r2
 80037aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ac:	e050      	b.n	8003850 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b4:	d04c      	beq.n	8003850 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d007      	beq.n	80037cc <UART_WaitOnFlagUntilTimeout+0x30>
 80037bc:	f7fd ffd2 	bl	8001764 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d241      	bcs.n	8003850 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	330c      	adds	r3, #12
 80037d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d6:	e853 3f00 	ldrex	r3, [r3]
 80037da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80037dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	330c      	adds	r3, #12
 80037ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037ec:	637a      	str	r2, [r7, #52]	; 0x34
 80037ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037f4:	e841 2300 	strex	r3, r2, [r1]
 80037f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80037fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1e5      	bne.n	80037cc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3314      	adds	r3, #20
 8003806:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	e853 3f00 	ldrex	r3, [r3]
 800380e:	613b      	str	r3, [r7, #16]
   return(result);
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	f023 0301 	bic.w	r3, r3, #1
 8003816:	63bb      	str	r3, [r7, #56]	; 0x38
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3314      	adds	r3, #20
 800381e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003820:	623a      	str	r2, [r7, #32]
 8003822:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003824:	69f9      	ldr	r1, [r7, #28]
 8003826:	6a3a      	ldr	r2, [r7, #32]
 8003828:	e841 2300 	strex	r3, r2, [r1]
 800382c:	61bb      	str	r3, [r7, #24]
   return(result);
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1e5      	bne.n	8003800 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2220      	movs	r2, #32
 8003838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2220      	movs	r2, #32
 8003840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e00f      	b.n	8003870 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	4013      	ands	r3, r2
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	429a      	cmp	r2, r3
 800385e:	bf0c      	ite	eq
 8003860:	2301      	moveq	r3, #1
 8003862:	2300      	movne	r3, #0
 8003864:	b2db      	uxtb	r3, r3
 8003866:	461a      	mov	r2, r3
 8003868:	79fb      	ldrb	r3, [r7, #7]
 800386a:	429a      	cmp	r2, r3
 800386c:	d09f      	beq.n	80037ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3740      	adds	r7, #64	; 0x40
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	4613      	mov	r3, r2
 8003884:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	88fa      	ldrh	r2, [r7, #6]
 8003890:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	88fa      	ldrh	r2, [r7, #6]
 8003896:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2222      	movs	r2, #34	; 0x22
 80038a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d007      	beq.n	80038c6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	695a      	ldr	r2, [r3, #20]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f042 0201 	orr.w	r2, r2, #1
 80038d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f042 0220 	orr.w	r2, r2, #32
 80038e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b095      	sub	sp, #84	; 0x54
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	330c      	adds	r3, #12
 8003902:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003906:	e853 3f00 	ldrex	r3, [r3]
 800390a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800390c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003912:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	330c      	adds	r3, #12
 800391a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800391c:	643a      	str	r2, [r7, #64]	; 0x40
 800391e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003920:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003922:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003924:	e841 2300 	strex	r3, r2, [r1]
 8003928:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800392a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1e5      	bne.n	80038fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3314      	adds	r3, #20
 8003936:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003938:	6a3b      	ldr	r3, [r7, #32]
 800393a:	e853 3f00 	ldrex	r3, [r3]
 800393e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f023 0301 	bic.w	r3, r3, #1
 8003946:	64bb      	str	r3, [r7, #72]	; 0x48
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	3314      	adds	r3, #20
 800394e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003950:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003952:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003954:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003956:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003958:	e841 2300 	strex	r3, r2, [r1]
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1e5      	bne.n	8003930 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003968:	2b01      	cmp	r3, #1
 800396a:	d119      	bne.n	80039a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	330c      	adds	r3, #12
 8003972:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	e853 3f00 	ldrex	r3, [r3]
 800397a:	60bb      	str	r3, [r7, #8]
   return(result);
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	f023 0310 	bic.w	r3, r3, #16
 8003982:	647b      	str	r3, [r7, #68]	; 0x44
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	330c      	adds	r3, #12
 800398a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800398c:	61ba      	str	r2, [r7, #24]
 800398e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003990:	6979      	ldr	r1, [r7, #20]
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	e841 2300 	strex	r3, r2, [r1]
 8003998:	613b      	str	r3, [r7, #16]
   return(result);
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1e5      	bne.n	800396c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2220      	movs	r2, #32
 80039a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80039ae:	bf00      	nop
 80039b0:	3754      	adds	r7, #84	; 0x54
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b084      	sub	sp, #16
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f7ff fecb 	bl	8003770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039da:	bf00      	nop
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b21      	cmp	r3, #33	; 0x21
 80039f4:	d13e      	bne.n	8003a74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039fe:	d114      	bne.n	8003a2a <UART_Transmit_IT+0x48>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d110      	bne.n	8003a2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	881b      	ldrh	r3, [r3, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	1c9a      	adds	r2, r3, #2
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	621a      	str	r2, [r3, #32]
 8003a28:	e008      	b.n	8003a3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	1c59      	adds	r1, r3, #1
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6211      	str	r1, [r2, #32]
 8003a34:	781a      	ldrb	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	4619      	mov	r1, r3
 8003a4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10f      	bne.n	8003a70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68da      	ldr	r2, [r3, #12]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	e000      	b.n	8003a76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003a74:	2302      	movs	r3, #2
  }
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3714      	adds	r7, #20
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b082      	sub	sp, #8
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68da      	ldr	r2, [r3, #12]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f7ff fe5a 	bl	800375c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b08c      	sub	sp, #48	; 0x30
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b22      	cmp	r3, #34	; 0x22
 8003ac4:	f040 80ab 	bne.w	8003c1e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ad0:	d117      	bne.n	8003b02 <UART_Receive_IT+0x50>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d113      	bne.n	8003b02 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afa:	1c9a      	adds	r2, r3, #2
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	629a      	str	r2, [r3, #40]	; 0x28
 8003b00:	e026      	b.n	8003b50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b06:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b14:	d007      	beq.n	8003b26 <UART_Receive_IT+0x74>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10a      	bne.n	8003b34 <UART_Receive_IT+0x82>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b30:	701a      	strb	r2, [r3, #0]
 8003b32:	e008      	b.n	8003b46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b40:	b2da      	uxtb	r2, r3
 8003b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d15a      	bne.n	8003c1a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 0220 	bic.w	r2, r2, #32
 8003b72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	695a      	ldr	r2, [r3, #20]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 0201 	bic.w	r2, r2, #1
 8003b92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2220      	movs	r2, #32
 8003b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d135      	bne.n	8003c10 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	330c      	adds	r3, #12
 8003bb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	e853 3f00 	ldrex	r3, [r3]
 8003bb8:	613b      	str	r3, [r7, #16]
   return(result);
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f023 0310 	bic.w	r3, r3, #16
 8003bc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	330c      	adds	r3, #12
 8003bc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bca:	623a      	str	r2, [r7, #32]
 8003bcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bce:	69f9      	ldr	r1, [r7, #28]
 8003bd0:	6a3a      	ldr	r2, [r7, #32]
 8003bd2:	e841 2300 	strex	r3, r2, [r1]
 8003bd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1e5      	bne.n	8003baa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b10      	cmp	r3, #16
 8003bea:	d10a      	bne.n	8003c02 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bec:	2300      	movs	r3, #0
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c06:	4619      	mov	r1, r3
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f7ff fdbb 	bl	8003784 <HAL_UARTEx_RxEventCallback>
 8003c0e:	e002      	b.n	8003c16 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f7fd faa9 	bl	8001168 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	e002      	b.n	8003c20 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	e000      	b.n	8003c20 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003c1e:	2302      	movs	r3, #2
  }
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3730      	adds	r7, #48	; 0x30
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c2c:	b0c0      	sub	sp, #256	; 0x100
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c44:	68d9      	ldr	r1, [r3, #12]
 8003c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	ea40 0301 	orr.w	r3, r0, r1
 8003c50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	431a      	orrs	r2, r3
 8003c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003c80:	f021 010c 	bic.w	r1, r1, #12
 8003c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003c8e:	430b      	orrs	r3, r1
 8003c90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca2:	6999      	ldr	r1, [r3, #24]
 8003ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	ea40 0301 	orr.w	r3, r0, r1
 8003cae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	4b8f      	ldr	r3, [pc, #572]	; (8003ef4 <UART_SetConfig+0x2cc>)
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d005      	beq.n	8003cc8 <UART_SetConfig+0xa0>
 8003cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	4b8d      	ldr	r3, [pc, #564]	; (8003ef8 <UART_SetConfig+0x2d0>)
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d104      	bne.n	8003cd2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003cc8:	f7ff f996 	bl	8002ff8 <HAL_RCC_GetPCLK2Freq>
 8003ccc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003cd0:	e003      	b.n	8003cda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003cd2:	f7ff f97d 	bl	8002fd0 <HAL_RCC_GetPCLK1Freq>
 8003cd6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce4:	f040 810c 	bne.w	8003f00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ce8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cec:	2200      	movs	r2, #0
 8003cee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003cf2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003cf6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003cfa:	4622      	mov	r2, r4
 8003cfc:	462b      	mov	r3, r5
 8003cfe:	1891      	adds	r1, r2, r2
 8003d00:	65b9      	str	r1, [r7, #88]	; 0x58
 8003d02:	415b      	adcs	r3, r3
 8003d04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d0a:	4621      	mov	r1, r4
 8003d0c:	eb12 0801 	adds.w	r8, r2, r1
 8003d10:	4629      	mov	r1, r5
 8003d12:	eb43 0901 	adc.w	r9, r3, r1
 8003d16:	f04f 0200 	mov.w	r2, #0
 8003d1a:	f04f 0300 	mov.w	r3, #0
 8003d1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d2a:	4690      	mov	r8, r2
 8003d2c:	4699      	mov	r9, r3
 8003d2e:	4623      	mov	r3, r4
 8003d30:	eb18 0303 	adds.w	r3, r8, r3
 8003d34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d38:	462b      	mov	r3, r5
 8003d3a:	eb49 0303 	adc.w	r3, r9, r3
 8003d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003d4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003d52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003d56:	460b      	mov	r3, r1
 8003d58:	18db      	adds	r3, r3, r3
 8003d5a:	653b      	str	r3, [r7, #80]	; 0x50
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	eb42 0303 	adc.w	r3, r2, r3
 8003d62:	657b      	str	r3, [r7, #84]	; 0x54
 8003d64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003d6c:	f7fc ff7c 	bl	8000c68 <__aeabi_uldivmod>
 8003d70:	4602      	mov	r2, r0
 8003d72:	460b      	mov	r3, r1
 8003d74:	4b61      	ldr	r3, [pc, #388]	; (8003efc <UART_SetConfig+0x2d4>)
 8003d76:	fba3 2302 	umull	r2, r3, r3, r2
 8003d7a:	095b      	lsrs	r3, r3, #5
 8003d7c:	011c      	lsls	r4, r3, #4
 8003d7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d82:	2200      	movs	r2, #0
 8003d84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003d8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003d90:	4642      	mov	r2, r8
 8003d92:	464b      	mov	r3, r9
 8003d94:	1891      	adds	r1, r2, r2
 8003d96:	64b9      	str	r1, [r7, #72]	; 0x48
 8003d98:	415b      	adcs	r3, r3
 8003d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003da0:	4641      	mov	r1, r8
 8003da2:	eb12 0a01 	adds.w	sl, r2, r1
 8003da6:	4649      	mov	r1, r9
 8003da8:	eb43 0b01 	adc.w	fp, r3, r1
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003db8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003dbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dc0:	4692      	mov	sl, r2
 8003dc2:	469b      	mov	fp, r3
 8003dc4:	4643      	mov	r3, r8
 8003dc6:	eb1a 0303 	adds.w	r3, sl, r3
 8003dca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003dce:	464b      	mov	r3, r9
 8003dd0:	eb4b 0303 	adc.w	r3, fp, r3
 8003dd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003de4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003de8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003dec:	460b      	mov	r3, r1
 8003dee:	18db      	adds	r3, r3, r3
 8003df0:	643b      	str	r3, [r7, #64]	; 0x40
 8003df2:	4613      	mov	r3, r2
 8003df4:	eb42 0303 	adc.w	r3, r2, r3
 8003df8:	647b      	str	r3, [r7, #68]	; 0x44
 8003dfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003dfe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003e02:	f7fc ff31 	bl	8000c68 <__aeabi_uldivmod>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	4b3b      	ldr	r3, [pc, #236]	; (8003efc <UART_SetConfig+0x2d4>)
 8003e0e:	fba3 2301 	umull	r2, r3, r3, r1
 8003e12:	095b      	lsrs	r3, r3, #5
 8003e14:	2264      	movs	r2, #100	; 0x64
 8003e16:	fb02 f303 	mul.w	r3, r2, r3
 8003e1a:	1acb      	subs	r3, r1, r3
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003e22:	4b36      	ldr	r3, [pc, #216]	; (8003efc <UART_SetConfig+0x2d4>)
 8003e24:	fba3 2302 	umull	r2, r3, r3, r2
 8003e28:	095b      	lsrs	r3, r3, #5
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e30:	441c      	add	r4, r3
 8003e32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e36:	2200      	movs	r2, #0
 8003e38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e3c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003e40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003e44:	4642      	mov	r2, r8
 8003e46:	464b      	mov	r3, r9
 8003e48:	1891      	adds	r1, r2, r2
 8003e4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003e4c:	415b      	adcs	r3, r3
 8003e4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e54:	4641      	mov	r1, r8
 8003e56:	1851      	adds	r1, r2, r1
 8003e58:	6339      	str	r1, [r7, #48]	; 0x30
 8003e5a:	4649      	mov	r1, r9
 8003e5c:	414b      	adcs	r3, r1
 8003e5e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e60:	f04f 0200 	mov.w	r2, #0
 8003e64:	f04f 0300 	mov.w	r3, #0
 8003e68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003e6c:	4659      	mov	r1, fp
 8003e6e:	00cb      	lsls	r3, r1, #3
 8003e70:	4651      	mov	r1, sl
 8003e72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e76:	4651      	mov	r1, sl
 8003e78:	00ca      	lsls	r2, r1, #3
 8003e7a:	4610      	mov	r0, r2
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4603      	mov	r3, r0
 8003e80:	4642      	mov	r2, r8
 8003e82:	189b      	adds	r3, r3, r2
 8003e84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003e88:	464b      	mov	r3, r9
 8003e8a:	460a      	mov	r2, r1
 8003e8c:	eb42 0303 	adc.w	r3, r2, r3
 8003e90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003ea0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ea4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	18db      	adds	r3, r3, r3
 8003eac:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eae:	4613      	mov	r3, r2
 8003eb0:	eb42 0303 	adc.w	r3, r2, r3
 8003eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003eba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003ebe:	f7fc fed3 	bl	8000c68 <__aeabi_uldivmod>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	; (8003efc <UART_SetConfig+0x2d4>)
 8003ec8:	fba3 1302 	umull	r1, r3, r3, r2
 8003ecc:	095b      	lsrs	r3, r3, #5
 8003ece:	2164      	movs	r1, #100	; 0x64
 8003ed0:	fb01 f303 	mul.w	r3, r1, r3
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	3332      	adds	r3, #50	; 0x32
 8003eda:	4a08      	ldr	r2, [pc, #32]	; (8003efc <UART_SetConfig+0x2d4>)
 8003edc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee0:	095b      	lsrs	r3, r3, #5
 8003ee2:	f003 0207 	and.w	r2, r3, #7
 8003ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4422      	add	r2, r4
 8003eee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ef0:	e105      	b.n	80040fe <UART_SetConfig+0x4d6>
 8003ef2:	bf00      	nop
 8003ef4:	40011000 	.word	0x40011000
 8003ef8:	40011400 	.word	0x40011400
 8003efc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f04:	2200      	movs	r2, #0
 8003f06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003f0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003f0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003f12:	4642      	mov	r2, r8
 8003f14:	464b      	mov	r3, r9
 8003f16:	1891      	adds	r1, r2, r2
 8003f18:	6239      	str	r1, [r7, #32]
 8003f1a:	415b      	adcs	r3, r3
 8003f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f22:	4641      	mov	r1, r8
 8003f24:	1854      	adds	r4, r2, r1
 8003f26:	4649      	mov	r1, r9
 8003f28:	eb43 0501 	adc.w	r5, r3, r1
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	00eb      	lsls	r3, r5, #3
 8003f36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f3a:	00e2      	lsls	r2, r4, #3
 8003f3c:	4614      	mov	r4, r2
 8003f3e:	461d      	mov	r5, r3
 8003f40:	4643      	mov	r3, r8
 8003f42:	18e3      	adds	r3, r4, r3
 8003f44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f48:	464b      	mov	r3, r9
 8003f4a:	eb45 0303 	adc.w	r3, r5, r3
 8003f4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003f5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f62:	f04f 0200 	mov.w	r2, #0
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003f6e:	4629      	mov	r1, r5
 8003f70:	008b      	lsls	r3, r1, #2
 8003f72:	4621      	mov	r1, r4
 8003f74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f78:	4621      	mov	r1, r4
 8003f7a:	008a      	lsls	r2, r1, #2
 8003f7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003f80:	f7fc fe72 	bl	8000c68 <__aeabi_uldivmod>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4b60      	ldr	r3, [pc, #384]	; (800410c <UART_SetConfig+0x4e4>)
 8003f8a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f8e:	095b      	lsrs	r3, r3, #5
 8003f90:	011c      	lsls	r4, r3, #4
 8003f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f96:	2200      	movs	r2, #0
 8003f98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003f9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003fa0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003fa4:	4642      	mov	r2, r8
 8003fa6:	464b      	mov	r3, r9
 8003fa8:	1891      	adds	r1, r2, r2
 8003faa:	61b9      	str	r1, [r7, #24]
 8003fac:	415b      	adcs	r3, r3
 8003fae:	61fb      	str	r3, [r7, #28]
 8003fb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fb4:	4641      	mov	r1, r8
 8003fb6:	1851      	adds	r1, r2, r1
 8003fb8:	6139      	str	r1, [r7, #16]
 8003fba:	4649      	mov	r1, r9
 8003fbc:	414b      	adcs	r3, r1
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fcc:	4659      	mov	r1, fp
 8003fce:	00cb      	lsls	r3, r1, #3
 8003fd0:	4651      	mov	r1, sl
 8003fd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fd6:	4651      	mov	r1, sl
 8003fd8:	00ca      	lsls	r2, r1, #3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4603      	mov	r3, r0
 8003fe0:	4642      	mov	r2, r8
 8003fe2:	189b      	adds	r3, r3, r2
 8003fe4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003fe8:	464b      	mov	r3, r9
 8003fea:	460a      	mov	r2, r1
 8003fec:	eb42 0303 	adc.w	r3, r2, r3
 8003ff0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ffe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004000:	f04f 0200 	mov.w	r2, #0
 8004004:	f04f 0300 	mov.w	r3, #0
 8004008:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800400c:	4649      	mov	r1, r9
 800400e:	008b      	lsls	r3, r1, #2
 8004010:	4641      	mov	r1, r8
 8004012:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004016:	4641      	mov	r1, r8
 8004018:	008a      	lsls	r2, r1, #2
 800401a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800401e:	f7fc fe23 	bl	8000c68 <__aeabi_uldivmod>
 8004022:	4602      	mov	r2, r0
 8004024:	460b      	mov	r3, r1
 8004026:	4b39      	ldr	r3, [pc, #228]	; (800410c <UART_SetConfig+0x4e4>)
 8004028:	fba3 1302 	umull	r1, r3, r3, r2
 800402c:	095b      	lsrs	r3, r3, #5
 800402e:	2164      	movs	r1, #100	; 0x64
 8004030:	fb01 f303 	mul.w	r3, r1, r3
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	3332      	adds	r3, #50	; 0x32
 800403a:	4a34      	ldr	r2, [pc, #208]	; (800410c <UART_SetConfig+0x4e4>)
 800403c:	fba2 2303 	umull	r2, r3, r2, r3
 8004040:	095b      	lsrs	r3, r3, #5
 8004042:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004046:	441c      	add	r4, r3
 8004048:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800404c:	2200      	movs	r2, #0
 800404e:	673b      	str	r3, [r7, #112]	; 0x70
 8004050:	677a      	str	r2, [r7, #116]	; 0x74
 8004052:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004056:	4642      	mov	r2, r8
 8004058:	464b      	mov	r3, r9
 800405a:	1891      	adds	r1, r2, r2
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	415b      	adcs	r3, r3
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004066:	4641      	mov	r1, r8
 8004068:	1851      	adds	r1, r2, r1
 800406a:	6039      	str	r1, [r7, #0]
 800406c:	4649      	mov	r1, r9
 800406e:	414b      	adcs	r3, r1
 8004070:	607b      	str	r3, [r7, #4]
 8004072:	f04f 0200 	mov.w	r2, #0
 8004076:	f04f 0300 	mov.w	r3, #0
 800407a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800407e:	4659      	mov	r1, fp
 8004080:	00cb      	lsls	r3, r1, #3
 8004082:	4651      	mov	r1, sl
 8004084:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004088:	4651      	mov	r1, sl
 800408a:	00ca      	lsls	r2, r1, #3
 800408c:	4610      	mov	r0, r2
 800408e:	4619      	mov	r1, r3
 8004090:	4603      	mov	r3, r0
 8004092:	4642      	mov	r2, r8
 8004094:	189b      	adds	r3, r3, r2
 8004096:	66bb      	str	r3, [r7, #104]	; 0x68
 8004098:	464b      	mov	r3, r9
 800409a:	460a      	mov	r2, r1
 800409c:	eb42 0303 	adc.w	r3, r2, r3
 80040a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80040a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	663b      	str	r3, [r7, #96]	; 0x60
 80040ac:	667a      	str	r2, [r7, #100]	; 0x64
 80040ae:	f04f 0200 	mov.w	r2, #0
 80040b2:	f04f 0300 	mov.w	r3, #0
 80040b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80040ba:	4649      	mov	r1, r9
 80040bc:	008b      	lsls	r3, r1, #2
 80040be:	4641      	mov	r1, r8
 80040c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040c4:	4641      	mov	r1, r8
 80040c6:	008a      	lsls	r2, r1, #2
 80040c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80040cc:	f7fc fdcc 	bl	8000c68 <__aeabi_uldivmod>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4b0d      	ldr	r3, [pc, #52]	; (800410c <UART_SetConfig+0x4e4>)
 80040d6:	fba3 1302 	umull	r1, r3, r3, r2
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	2164      	movs	r1, #100	; 0x64
 80040de:	fb01 f303 	mul.w	r3, r1, r3
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	011b      	lsls	r3, r3, #4
 80040e6:	3332      	adds	r3, #50	; 0x32
 80040e8:	4a08      	ldr	r2, [pc, #32]	; (800410c <UART_SetConfig+0x4e4>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	095b      	lsrs	r3, r3, #5
 80040f0:	f003 020f 	and.w	r2, r3, #15
 80040f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4422      	add	r2, r4
 80040fc:	609a      	str	r2, [r3, #8]
}
 80040fe:	bf00      	nop
 8004100:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004104:	46bd      	mov	sp, r7
 8004106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800410a:	bf00      	nop
 800410c:	51eb851f 	.word	0x51eb851f

08004110 <__errno>:
 8004110:	4b01      	ldr	r3, [pc, #4]	; (8004118 <__errno+0x8>)
 8004112:	6818      	ldr	r0, [r3, #0]
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	2000000c 	.word	0x2000000c

0800411c <__libc_init_array>:
 800411c:	b570      	push	{r4, r5, r6, lr}
 800411e:	4d0d      	ldr	r5, [pc, #52]	; (8004154 <__libc_init_array+0x38>)
 8004120:	4c0d      	ldr	r4, [pc, #52]	; (8004158 <__libc_init_array+0x3c>)
 8004122:	1b64      	subs	r4, r4, r5
 8004124:	10a4      	asrs	r4, r4, #2
 8004126:	2600      	movs	r6, #0
 8004128:	42a6      	cmp	r6, r4
 800412a:	d109      	bne.n	8004140 <__libc_init_array+0x24>
 800412c:	4d0b      	ldr	r5, [pc, #44]	; (800415c <__libc_init_array+0x40>)
 800412e:	4c0c      	ldr	r4, [pc, #48]	; (8004160 <__libc_init_array+0x44>)
 8004130:	f002 fd4e 	bl	8006bd0 <_init>
 8004134:	1b64      	subs	r4, r4, r5
 8004136:	10a4      	asrs	r4, r4, #2
 8004138:	2600      	movs	r6, #0
 800413a:	42a6      	cmp	r6, r4
 800413c:	d105      	bne.n	800414a <__libc_init_array+0x2e>
 800413e:	bd70      	pop	{r4, r5, r6, pc}
 8004140:	f855 3b04 	ldr.w	r3, [r5], #4
 8004144:	4798      	blx	r3
 8004146:	3601      	adds	r6, #1
 8004148:	e7ee      	b.n	8004128 <__libc_init_array+0xc>
 800414a:	f855 3b04 	ldr.w	r3, [r5], #4
 800414e:	4798      	blx	r3
 8004150:	3601      	adds	r6, #1
 8004152:	e7f2      	b.n	800413a <__libc_init_array+0x1e>
 8004154:	08006ffc 	.word	0x08006ffc
 8004158:	08006ffc 	.word	0x08006ffc
 800415c:	08006ffc 	.word	0x08006ffc
 8004160:	08007000 	.word	0x08007000

08004164 <memset>:
 8004164:	4402      	add	r2, r0
 8004166:	4603      	mov	r3, r0
 8004168:	4293      	cmp	r3, r2
 800416a:	d100      	bne.n	800416e <memset+0xa>
 800416c:	4770      	bx	lr
 800416e:	f803 1b01 	strb.w	r1, [r3], #1
 8004172:	e7f9      	b.n	8004168 <memset+0x4>

08004174 <__cvt>:
 8004174:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004178:	ec55 4b10 	vmov	r4, r5, d0
 800417c:	2d00      	cmp	r5, #0
 800417e:	460e      	mov	r6, r1
 8004180:	4619      	mov	r1, r3
 8004182:	462b      	mov	r3, r5
 8004184:	bfbb      	ittet	lt
 8004186:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800418a:	461d      	movlt	r5, r3
 800418c:	2300      	movge	r3, #0
 800418e:	232d      	movlt	r3, #45	; 0x2d
 8004190:	700b      	strb	r3, [r1, #0]
 8004192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004194:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004198:	4691      	mov	r9, r2
 800419a:	f023 0820 	bic.w	r8, r3, #32
 800419e:	bfbc      	itt	lt
 80041a0:	4622      	movlt	r2, r4
 80041a2:	4614      	movlt	r4, r2
 80041a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80041a8:	d005      	beq.n	80041b6 <__cvt+0x42>
 80041aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80041ae:	d100      	bne.n	80041b2 <__cvt+0x3e>
 80041b0:	3601      	adds	r6, #1
 80041b2:	2102      	movs	r1, #2
 80041b4:	e000      	b.n	80041b8 <__cvt+0x44>
 80041b6:	2103      	movs	r1, #3
 80041b8:	ab03      	add	r3, sp, #12
 80041ba:	9301      	str	r3, [sp, #4]
 80041bc:	ab02      	add	r3, sp, #8
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	ec45 4b10 	vmov	d0, r4, r5
 80041c4:	4653      	mov	r3, sl
 80041c6:	4632      	mov	r2, r6
 80041c8:	f000 fce2 	bl	8004b90 <_dtoa_r>
 80041cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80041d0:	4607      	mov	r7, r0
 80041d2:	d102      	bne.n	80041da <__cvt+0x66>
 80041d4:	f019 0f01 	tst.w	r9, #1
 80041d8:	d022      	beq.n	8004220 <__cvt+0xac>
 80041da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80041de:	eb07 0906 	add.w	r9, r7, r6
 80041e2:	d110      	bne.n	8004206 <__cvt+0x92>
 80041e4:	783b      	ldrb	r3, [r7, #0]
 80041e6:	2b30      	cmp	r3, #48	; 0x30
 80041e8:	d10a      	bne.n	8004200 <__cvt+0x8c>
 80041ea:	2200      	movs	r2, #0
 80041ec:	2300      	movs	r3, #0
 80041ee:	4620      	mov	r0, r4
 80041f0:	4629      	mov	r1, r5
 80041f2:	f7fc fc79 	bl	8000ae8 <__aeabi_dcmpeq>
 80041f6:	b918      	cbnz	r0, 8004200 <__cvt+0x8c>
 80041f8:	f1c6 0601 	rsb	r6, r6, #1
 80041fc:	f8ca 6000 	str.w	r6, [sl]
 8004200:	f8da 3000 	ldr.w	r3, [sl]
 8004204:	4499      	add	r9, r3
 8004206:	2200      	movs	r2, #0
 8004208:	2300      	movs	r3, #0
 800420a:	4620      	mov	r0, r4
 800420c:	4629      	mov	r1, r5
 800420e:	f7fc fc6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8004212:	b108      	cbz	r0, 8004218 <__cvt+0xa4>
 8004214:	f8cd 900c 	str.w	r9, [sp, #12]
 8004218:	2230      	movs	r2, #48	; 0x30
 800421a:	9b03      	ldr	r3, [sp, #12]
 800421c:	454b      	cmp	r3, r9
 800421e:	d307      	bcc.n	8004230 <__cvt+0xbc>
 8004220:	9b03      	ldr	r3, [sp, #12]
 8004222:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004224:	1bdb      	subs	r3, r3, r7
 8004226:	4638      	mov	r0, r7
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	b004      	add	sp, #16
 800422c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004230:	1c59      	adds	r1, r3, #1
 8004232:	9103      	str	r1, [sp, #12]
 8004234:	701a      	strb	r2, [r3, #0]
 8004236:	e7f0      	b.n	800421a <__cvt+0xa6>

08004238 <__exponent>:
 8004238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800423a:	4603      	mov	r3, r0
 800423c:	2900      	cmp	r1, #0
 800423e:	bfb8      	it	lt
 8004240:	4249      	neglt	r1, r1
 8004242:	f803 2b02 	strb.w	r2, [r3], #2
 8004246:	bfb4      	ite	lt
 8004248:	222d      	movlt	r2, #45	; 0x2d
 800424a:	222b      	movge	r2, #43	; 0x2b
 800424c:	2909      	cmp	r1, #9
 800424e:	7042      	strb	r2, [r0, #1]
 8004250:	dd2a      	ble.n	80042a8 <__exponent+0x70>
 8004252:	f10d 0407 	add.w	r4, sp, #7
 8004256:	46a4      	mov	ip, r4
 8004258:	270a      	movs	r7, #10
 800425a:	46a6      	mov	lr, r4
 800425c:	460a      	mov	r2, r1
 800425e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004262:	fb07 1516 	mls	r5, r7, r6, r1
 8004266:	3530      	adds	r5, #48	; 0x30
 8004268:	2a63      	cmp	r2, #99	; 0x63
 800426a:	f104 34ff 	add.w	r4, r4, #4294967295
 800426e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004272:	4631      	mov	r1, r6
 8004274:	dcf1      	bgt.n	800425a <__exponent+0x22>
 8004276:	3130      	adds	r1, #48	; 0x30
 8004278:	f1ae 0502 	sub.w	r5, lr, #2
 800427c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004280:	1c44      	adds	r4, r0, #1
 8004282:	4629      	mov	r1, r5
 8004284:	4561      	cmp	r1, ip
 8004286:	d30a      	bcc.n	800429e <__exponent+0x66>
 8004288:	f10d 0209 	add.w	r2, sp, #9
 800428c:	eba2 020e 	sub.w	r2, r2, lr
 8004290:	4565      	cmp	r5, ip
 8004292:	bf88      	it	hi
 8004294:	2200      	movhi	r2, #0
 8004296:	4413      	add	r3, r2
 8004298:	1a18      	subs	r0, r3, r0
 800429a:	b003      	add	sp, #12
 800429c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800429e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80042a6:	e7ed      	b.n	8004284 <__exponent+0x4c>
 80042a8:	2330      	movs	r3, #48	; 0x30
 80042aa:	3130      	adds	r1, #48	; 0x30
 80042ac:	7083      	strb	r3, [r0, #2]
 80042ae:	70c1      	strb	r1, [r0, #3]
 80042b0:	1d03      	adds	r3, r0, #4
 80042b2:	e7f1      	b.n	8004298 <__exponent+0x60>

080042b4 <_printf_float>:
 80042b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042b8:	ed2d 8b02 	vpush	{d8}
 80042bc:	b08d      	sub	sp, #52	; 0x34
 80042be:	460c      	mov	r4, r1
 80042c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80042c4:	4616      	mov	r6, r2
 80042c6:	461f      	mov	r7, r3
 80042c8:	4605      	mov	r5, r0
 80042ca:	f001 fb45 	bl	8005958 <_localeconv_r>
 80042ce:	f8d0 a000 	ldr.w	sl, [r0]
 80042d2:	4650      	mov	r0, sl
 80042d4:	f7fb ff8c 	bl	80001f0 <strlen>
 80042d8:	2300      	movs	r3, #0
 80042da:	930a      	str	r3, [sp, #40]	; 0x28
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	9305      	str	r3, [sp, #20]
 80042e0:	f8d8 3000 	ldr.w	r3, [r8]
 80042e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80042e8:	3307      	adds	r3, #7
 80042ea:	f023 0307 	bic.w	r3, r3, #7
 80042ee:	f103 0208 	add.w	r2, r3, #8
 80042f2:	f8c8 2000 	str.w	r2, [r8]
 80042f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80042fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004302:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004306:	9307      	str	r3, [sp, #28]
 8004308:	f8cd 8018 	str.w	r8, [sp, #24]
 800430c:	ee08 0a10 	vmov	s16, r0
 8004310:	4b9f      	ldr	r3, [pc, #636]	; (8004590 <_printf_float+0x2dc>)
 8004312:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004316:	f04f 32ff 	mov.w	r2, #4294967295
 800431a:	f7fc fc17 	bl	8000b4c <__aeabi_dcmpun>
 800431e:	bb88      	cbnz	r0, 8004384 <_printf_float+0xd0>
 8004320:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004324:	4b9a      	ldr	r3, [pc, #616]	; (8004590 <_printf_float+0x2dc>)
 8004326:	f04f 32ff 	mov.w	r2, #4294967295
 800432a:	f7fc fbf1 	bl	8000b10 <__aeabi_dcmple>
 800432e:	bb48      	cbnz	r0, 8004384 <_printf_float+0xd0>
 8004330:	2200      	movs	r2, #0
 8004332:	2300      	movs	r3, #0
 8004334:	4640      	mov	r0, r8
 8004336:	4649      	mov	r1, r9
 8004338:	f7fc fbe0 	bl	8000afc <__aeabi_dcmplt>
 800433c:	b110      	cbz	r0, 8004344 <_printf_float+0x90>
 800433e:	232d      	movs	r3, #45	; 0x2d
 8004340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004344:	4b93      	ldr	r3, [pc, #588]	; (8004594 <_printf_float+0x2e0>)
 8004346:	4894      	ldr	r0, [pc, #592]	; (8004598 <_printf_float+0x2e4>)
 8004348:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800434c:	bf94      	ite	ls
 800434e:	4698      	movls	r8, r3
 8004350:	4680      	movhi	r8, r0
 8004352:	2303      	movs	r3, #3
 8004354:	6123      	str	r3, [r4, #16]
 8004356:	9b05      	ldr	r3, [sp, #20]
 8004358:	f023 0204 	bic.w	r2, r3, #4
 800435c:	6022      	str	r2, [r4, #0]
 800435e:	f04f 0900 	mov.w	r9, #0
 8004362:	9700      	str	r7, [sp, #0]
 8004364:	4633      	mov	r3, r6
 8004366:	aa0b      	add	r2, sp, #44	; 0x2c
 8004368:	4621      	mov	r1, r4
 800436a:	4628      	mov	r0, r5
 800436c:	f000 f9d8 	bl	8004720 <_printf_common>
 8004370:	3001      	adds	r0, #1
 8004372:	f040 8090 	bne.w	8004496 <_printf_float+0x1e2>
 8004376:	f04f 30ff 	mov.w	r0, #4294967295
 800437a:	b00d      	add	sp, #52	; 0x34
 800437c:	ecbd 8b02 	vpop	{d8}
 8004380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004384:	4642      	mov	r2, r8
 8004386:	464b      	mov	r3, r9
 8004388:	4640      	mov	r0, r8
 800438a:	4649      	mov	r1, r9
 800438c:	f7fc fbde 	bl	8000b4c <__aeabi_dcmpun>
 8004390:	b140      	cbz	r0, 80043a4 <_printf_float+0xf0>
 8004392:	464b      	mov	r3, r9
 8004394:	2b00      	cmp	r3, #0
 8004396:	bfbc      	itt	lt
 8004398:	232d      	movlt	r3, #45	; 0x2d
 800439a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800439e:	487f      	ldr	r0, [pc, #508]	; (800459c <_printf_float+0x2e8>)
 80043a0:	4b7f      	ldr	r3, [pc, #508]	; (80045a0 <_printf_float+0x2ec>)
 80043a2:	e7d1      	b.n	8004348 <_printf_float+0x94>
 80043a4:	6863      	ldr	r3, [r4, #4]
 80043a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80043aa:	9206      	str	r2, [sp, #24]
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	d13f      	bne.n	8004430 <_printf_float+0x17c>
 80043b0:	2306      	movs	r3, #6
 80043b2:	6063      	str	r3, [r4, #4]
 80043b4:	9b05      	ldr	r3, [sp, #20]
 80043b6:	6861      	ldr	r1, [r4, #4]
 80043b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80043bc:	2300      	movs	r3, #0
 80043be:	9303      	str	r3, [sp, #12]
 80043c0:	ab0a      	add	r3, sp, #40	; 0x28
 80043c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80043c6:	ab09      	add	r3, sp, #36	; 0x24
 80043c8:	ec49 8b10 	vmov	d0, r8, r9
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	6022      	str	r2, [r4, #0]
 80043d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80043d4:	4628      	mov	r0, r5
 80043d6:	f7ff fecd 	bl	8004174 <__cvt>
 80043da:	9b06      	ldr	r3, [sp, #24]
 80043dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80043de:	2b47      	cmp	r3, #71	; 0x47
 80043e0:	4680      	mov	r8, r0
 80043e2:	d108      	bne.n	80043f6 <_printf_float+0x142>
 80043e4:	1cc8      	adds	r0, r1, #3
 80043e6:	db02      	blt.n	80043ee <_printf_float+0x13a>
 80043e8:	6863      	ldr	r3, [r4, #4]
 80043ea:	4299      	cmp	r1, r3
 80043ec:	dd41      	ble.n	8004472 <_printf_float+0x1be>
 80043ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80043f2:	fa5f fb8b 	uxtb.w	fp, fp
 80043f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80043fa:	d820      	bhi.n	800443e <_printf_float+0x18a>
 80043fc:	3901      	subs	r1, #1
 80043fe:	465a      	mov	r2, fp
 8004400:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004404:	9109      	str	r1, [sp, #36]	; 0x24
 8004406:	f7ff ff17 	bl	8004238 <__exponent>
 800440a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800440c:	1813      	adds	r3, r2, r0
 800440e:	2a01      	cmp	r2, #1
 8004410:	4681      	mov	r9, r0
 8004412:	6123      	str	r3, [r4, #16]
 8004414:	dc02      	bgt.n	800441c <_printf_float+0x168>
 8004416:	6822      	ldr	r2, [r4, #0]
 8004418:	07d2      	lsls	r2, r2, #31
 800441a:	d501      	bpl.n	8004420 <_printf_float+0x16c>
 800441c:	3301      	adds	r3, #1
 800441e:	6123      	str	r3, [r4, #16]
 8004420:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004424:	2b00      	cmp	r3, #0
 8004426:	d09c      	beq.n	8004362 <_printf_float+0xae>
 8004428:	232d      	movs	r3, #45	; 0x2d
 800442a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800442e:	e798      	b.n	8004362 <_printf_float+0xae>
 8004430:	9a06      	ldr	r2, [sp, #24]
 8004432:	2a47      	cmp	r2, #71	; 0x47
 8004434:	d1be      	bne.n	80043b4 <_printf_float+0x100>
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1bc      	bne.n	80043b4 <_printf_float+0x100>
 800443a:	2301      	movs	r3, #1
 800443c:	e7b9      	b.n	80043b2 <_printf_float+0xfe>
 800443e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004442:	d118      	bne.n	8004476 <_printf_float+0x1c2>
 8004444:	2900      	cmp	r1, #0
 8004446:	6863      	ldr	r3, [r4, #4]
 8004448:	dd0b      	ble.n	8004462 <_printf_float+0x1ae>
 800444a:	6121      	str	r1, [r4, #16]
 800444c:	b913      	cbnz	r3, 8004454 <_printf_float+0x1a0>
 800444e:	6822      	ldr	r2, [r4, #0]
 8004450:	07d0      	lsls	r0, r2, #31
 8004452:	d502      	bpl.n	800445a <_printf_float+0x1a6>
 8004454:	3301      	adds	r3, #1
 8004456:	440b      	add	r3, r1
 8004458:	6123      	str	r3, [r4, #16]
 800445a:	65a1      	str	r1, [r4, #88]	; 0x58
 800445c:	f04f 0900 	mov.w	r9, #0
 8004460:	e7de      	b.n	8004420 <_printf_float+0x16c>
 8004462:	b913      	cbnz	r3, 800446a <_printf_float+0x1b6>
 8004464:	6822      	ldr	r2, [r4, #0]
 8004466:	07d2      	lsls	r2, r2, #31
 8004468:	d501      	bpl.n	800446e <_printf_float+0x1ba>
 800446a:	3302      	adds	r3, #2
 800446c:	e7f4      	b.n	8004458 <_printf_float+0x1a4>
 800446e:	2301      	movs	r3, #1
 8004470:	e7f2      	b.n	8004458 <_printf_float+0x1a4>
 8004472:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004478:	4299      	cmp	r1, r3
 800447a:	db05      	blt.n	8004488 <_printf_float+0x1d4>
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	6121      	str	r1, [r4, #16]
 8004480:	07d8      	lsls	r0, r3, #31
 8004482:	d5ea      	bpl.n	800445a <_printf_float+0x1a6>
 8004484:	1c4b      	adds	r3, r1, #1
 8004486:	e7e7      	b.n	8004458 <_printf_float+0x1a4>
 8004488:	2900      	cmp	r1, #0
 800448a:	bfd4      	ite	le
 800448c:	f1c1 0202 	rsble	r2, r1, #2
 8004490:	2201      	movgt	r2, #1
 8004492:	4413      	add	r3, r2
 8004494:	e7e0      	b.n	8004458 <_printf_float+0x1a4>
 8004496:	6823      	ldr	r3, [r4, #0]
 8004498:	055a      	lsls	r2, r3, #21
 800449a:	d407      	bmi.n	80044ac <_printf_float+0x1f8>
 800449c:	6923      	ldr	r3, [r4, #16]
 800449e:	4642      	mov	r2, r8
 80044a0:	4631      	mov	r1, r6
 80044a2:	4628      	mov	r0, r5
 80044a4:	47b8      	blx	r7
 80044a6:	3001      	adds	r0, #1
 80044a8:	d12c      	bne.n	8004504 <_printf_float+0x250>
 80044aa:	e764      	b.n	8004376 <_printf_float+0xc2>
 80044ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80044b0:	f240 80e0 	bls.w	8004674 <_printf_float+0x3c0>
 80044b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80044b8:	2200      	movs	r2, #0
 80044ba:	2300      	movs	r3, #0
 80044bc:	f7fc fb14 	bl	8000ae8 <__aeabi_dcmpeq>
 80044c0:	2800      	cmp	r0, #0
 80044c2:	d034      	beq.n	800452e <_printf_float+0x27a>
 80044c4:	4a37      	ldr	r2, [pc, #220]	; (80045a4 <_printf_float+0x2f0>)
 80044c6:	2301      	movs	r3, #1
 80044c8:	4631      	mov	r1, r6
 80044ca:	4628      	mov	r0, r5
 80044cc:	47b8      	blx	r7
 80044ce:	3001      	adds	r0, #1
 80044d0:	f43f af51 	beq.w	8004376 <_printf_float+0xc2>
 80044d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044d8:	429a      	cmp	r2, r3
 80044da:	db02      	blt.n	80044e2 <_printf_float+0x22e>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	07d8      	lsls	r0, r3, #31
 80044e0:	d510      	bpl.n	8004504 <_printf_float+0x250>
 80044e2:	ee18 3a10 	vmov	r3, s16
 80044e6:	4652      	mov	r2, sl
 80044e8:	4631      	mov	r1, r6
 80044ea:	4628      	mov	r0, r5
 80044ec:	47b8      	blx	r7
 80044ee:	3001      	adds	r0, #1
 80044f0:	f43f af41 	beq.w	8004376 <_printf_float+0xc2>
 80044f4:	f04f 0800 	mov.w	r8, #0
 80044f8:	f104 091a 	add.w	r9, r4, #26
 80044fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044fe:	3b01      	subs	r3, #1
 8004500:	4543      	cmp	r3, r8
 8004502:	dc09      	bgt.n	8004518 <_printf_float+0x264>
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	079b      	lsls	r3, r3, #30
 8004508:	f100 8105 	bmi.w	8004716 <_printf_float+0x462>
 800450c:	68e0      	ldr	r0, [r4, #12]
 800450e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004510:	4298      	cmp	r0, r3
 8004512:	bfb8      	it	lt
 8004514:	4618      	movlt	r0, r3
 8004516:	e730      	b.n	800437a <_printf_float+0xc6>
 8004518:	2301      	movs	r3, #1
 800451a:	464a      	mov	r2, r9
 800451c:	4631      	mov	r1, r6
 800451e:	4628      	mov	r0, r5
 8004520:	47b8      	blx	r7
 8004522:	3001      	adds	r0, #1
 8004524:	f43f af27 	beq.w	8004376 <_printf_float+0xc2>
 8004528:	f108 0801 	add.w	r8, r8, #1
 800452c:	e7e6      	b.n	80044fc <_printf_float+0x248>
 800452e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004530:	2b00      	cmp	r3, #0
 8004532:	dc39      	bgt.n	80045a8 <_printf_float+0x2f4>
 8004534:	4a1b      	ldr	r2, [pc, #108]	; (80045a4 <_printf_float+0x2f0>)
 8004536:	2301      	movs	r3, #1
 8004538:	4631      	mov	r1, r6
 800453a:	4628      	mov	r0, r5
 800453c:	47b8      	blx	r7
 800453e:	3001      	adds	r0, #1
 8004540:	f43f af19 	beq.w	8004376 <_printf_float+0xc2>
 8004544:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004548:	4313      	orrs	r3, r2
 800454a:	d102      	bne.n	8004552 <_printf_float+0x29e>
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	07d9      	lsls	r1, r3, #31
 8004550:	d5d8      	bpl.n	8004504 <_printf_float+0x250>
 8004552:	ee18 3a10 	vmov	r3, s16
 8004556:	4652      	mov	r2, sl
 8004558:	4631      	mov	r1, r6
 800455a:	4628      	mov	r0, r5
 800455c:	47b8      	blx	r7
 800455e:	3001      	adds	r0, #1
 8004560:	f43f af09 	beq.w	8004376 <_printf_float+0xc2>
 8004564:	f04f 0900 	mov.w	r9, #0
 8004568:	f104 0a1a 	add.w	sl, r4, #26
 800456c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800456e:	425b      	negs	r3, r3
 8004570:	454b      	cmp	r3, r9
 8004572:	dc01      	bgt.n	8004578 <_printf_float+0x2c4>
 8004574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004576:	e792      	b.n	800449e <_printf_float+0x1ea>
 8004578:	2301      	movs	r3, #1
 800457a:	4652      	mov	r2, sl
 800457c:	4631      	mov	r1, r6
 800457e:	4628      	mov	r0, r5
 8004580:	47b8      	blx	r7
 8004582:	3001      	adds	r0, #1
 8004584:	f43f aef7 	beq.w	8004376 <_printf_float+0xc2>
 8004588:	f109 0901 	add.w	r9, r9, #1
 800458c:	e7ee      	b.n	800456c <_printf_float+0x2b8>
 800458e:	bf00      	nop
 8004590:	7fefffff 	.word	0x7fefffff
 8004594:	08006c20 	.word	0x08006c20
 8004598:	08006c24 	.word	0x08006c24
 800459c:	08006c2c 	.word	0x08006c2c
 80045a0:	08006c28 	.word	0x08006c28
 80045a4:	08006c30 	.word	0x08006c30
 80045a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045ac:	429a      	cmp	r2, r3
 80045ae:	bfa8      	it	ge
 80045b0:	461a      	movge	r2, r3
 80045b2:	2a00      	cmp	r2, #0
 80045b4:	4691      	mov	r9, r2
 80045b6:	dc37      	bgt.n	8004628 <_printf_float+0x374>
 80045b8:	f04f 0b00 	mov.w	fp, #0
 80045bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045c0:	f104 021a 	add.w	r2, r4, #26
 80045c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045c6:	9305      	str	r3, [sp, #20]
 80045c8:	eba3 0309 	sub.w	r3, r3, r9
 80045cc:	455b      	cmp	r3, fp
 80045ce:	dc33      	bgt.n	8004638 <_printf_float+0x384>
 80045d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045d4:	429a      	cmp	r2, r3
 80045d6:	db3b      	blt.n	8004650 <_printf_float+0x39c>
 80045d8:	6823      	ldr	r3, [r4, #0]
 80045da:	07da      	lsls	r2, r3, #31
 80045dc:	d438      	bmi.n	8004650 <_printf_float+0x39c>
 80045de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045e0:	9a05      	ldr	r2, [sp, #20]
 80045e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80045e4:	1a9a      	subs	r2, r3, r2
 80045e6:	eba3 0901 	sub.w	r9, r3, r1
 80045ea:	4591      	cmp	r9, r2
 80045ec:	bfa8      	it	ge
 80045ee:	4691      	movge	r9, r2
 80045f0:	f1b9 0f00 	cmp.w	r9, #0
 80045f4:	dc35      	bgt.n	8004662 <_printf_float+0x3ae>
 80045f6:	f04f 0800 	mov.w	r8, #0
 80045fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045fe:	f104 0a1a 	add.w	sl, r4, #26
 8004602:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004606:	1a9b      	subs	r3, r3, r2
 8004608:	eba3 0309 	sub.w	r3, r3, r9
 800460c:	4543      	cmp	r3, r8
 800460e:	f77f af79 	ble.w	8004504 <_printf_float+0x250>
 8004612:	2301      	movs	r3, #1
 8004614:	4652      	mov	r2, sl
 8004616:	4631      	mov	r1, r6
 8004618:	4628      	mov	r0, r5
 800461a:	47b8      	blx	r7
 800461c:	3001      	adds	r0, #1
 800461e:	f43f aeaa 	beq.w	8004376 <_printf_float+0xc2>
 8004622:	f108 0801 	add.w	r8, r8, #1
 8004626:	e7ec      	b.n	8004602 <_printf_float+0x34e>
 8004628:	4613      	mov	r3, r2
 800462a:	4631      	mov	r1, r6
 800462c:	4642      	mov	r2, r8
 800462e:	4628      	mov	r0, r5
 8004630:	47b8      	blx	r7
 8004632:	3001      	adds	r0, #1
 8004634:	d1c0      	bne.n	80045b8 <_printf_float+0x304>
 8004636:	e69e      	b.n	8004376 <_printf_float+0xc2>
 8004638:	2301      	movs	r3, #1
 800463a:	4631      	mov	r1, r6
 800463c:	4628      	mov	r0, r5
 800463e:	9205      	str	r2, [sp, #20]
 8004640:	47b8      	blx	r7
 8004642:	3001      	adds	r0, #1
 8004644:	f43f ae97 	beq.w	8004376 <_printf_float+0xc2>
 8004648:	9a05      	ldr	r2, [sp, #20]
 800464a:	f10b 0b01 	add.w	fp, fp, #1
 800464e:	e7b9      	b.n	80045c4 <_printf_float+0x310>
 8004650:	ee18 3a10 	vmov	r3, s16
 8004654:	4652      	mov	r2, sl
 8004656:	4631      	mov	r1, r6
 8004658:	4628      	mov	r0, r5
 800465a:	47b8      	blx	r7
 800465c:	3001      	adds	r0, #1
 800465e:	d1be      	bne.n	80045de <_printf_float+0x32a>
 8004660:	e689      	b.n	8004376 <_printf_float+0xc2>
 8004662:	9a05      	ldr	r2, [sp, #20]
 8004664:	464b      	mov	r3, r9
 8004666:	4442      	add	r2, r8
 8004668:	4631      	mov	r1, r6
 800466a:	4628      	mov	r0, r5
 800466c:	47b8      	blx	r7
 800466e:	3001      	adds	r0, #1
 8004670:	d1c1      	bne.n	80045f6 <_printf_float+0x342>
 8004672:	e680      	b.n	8004376 <_printf_float+0xc2>
 8004674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004676:	2a01      	cmp	r2, #1
 8004678:	dc01      	bgt.n	800467e <_printf_float+0x3ca>
 800467a:	07db      	lsls	r3, r3, #31
 800467c:	d538      	bpl.n	80046f0 <_printf_float+0x43c>
 800467e:	2301      	movs	r3, #1
 8004680:	4642      	mov	r2, r8
 8004682:	4631      	mov	r1, r6
 8004684:	4628      	mov	r0, r5
 8004686:	47b8      	blx	r7
 8004688:	3001      	adds	r0, #1
 800468a:	f43f ae74 	beq.w	8004376 <_printf_float+0xc2>
 800468e:	ee18 3a10 	vmov	r3, s16
 8004692:	4652      	mov	r2, sl
 8004694:	4631      	mov	r1, r6
 8004696:	4628      	mov	r0, r5
 8004698:	47b8      	blx	r7
 800469a:	3001      	adds	r0, #1
 800469c:	f43f ae6b 	beq.w	8004376 <_printf_float+0xc2>
 80046a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046a4:	2200      	movs	r2, #0
 80046a6:	2300      	movs	r3, #0
 80046a8:	f7fc fa1e 	bl	8000ae8 <__aeabi_dcmpeq>
 80046ac:	b9d8      	cbnz	r0, 80046e6 <_printf_float+0x432>
 80046ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046b0:	f108 0201 	add.w	r2, r8, #1
 80046b4:	3b01      	subs	r3, #1
 80046b6:	4631      	mov	r1, r6
 80046b8:	4628      	mov	r0, r5
 80046ba:	47b8      	blx	r7
 80046bc:	3001      	adds	r0, #1
 80046be:	d10e      	bne.n	80046de <_printf_float+0x42a>
 80046c0:	e659      	b.n	8004376 <_printf_float+0xc2>
 80046c2:	2301      	movs	r3, #1
 80046c4:	4652      	mov	r2, sl
 80046c6:	4631      	mov	r1, r6
 80046c8:	4628      	mov	r0, r5
 80046ca:	47b8      	blx	r7
 80046cc:	3001      	adds	r0, #1
 80046ce:	f43f ae52 	beq.w	8004376 <_printf_float+0xc2>
 80046d2:	f108 0801 	add.w	r8, r8, #1
 80046d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046d8:	3b01      	subs	r3, #1
 80046da:	4543      	cmp	r3, r8
 80046dc:	dcf1      	bgt.n	80046c2 <_printf_float+0x40e>
 80046de:	464b      	mov	r3, r9
 80046e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80046e4:	e6dc      	b.n	80044a0 <_printf_float+0x1ec>
 80046e6:	f04f 0800 	mov.w	r8, #0
 80046ea:	f104 0a1a 	add.w	sl, r4, #26
 80046ee:	e7f2      	b.n	80046d6 <_printf_float+0x422>
 80046f0:	2301      	movs	r3, #1
 80046f2:	4642      	mov	r2, r8
 80046f4:	e7df      	b.n	80046b6 <_printf_float+0x402>
 80046f6:	2301      	movs	r3, #1
 80046f8:	464a      	mov	r2, r9
 80046fa:	4631      	mov	r1, r6
 80046fc:	4628      	mov	r0, r5
 80046fe:	47b8      	blx	r7
 8004700:	3001      	adds	r0, #1
 8004702:	f43f ae38 	beq.w	8004376 <_printf_float+0xc2>
 8004706:	f108 0801 	add.w	r8, r8, #1
 800470a:	68e3      	ldr	r3, [r4, #12]
 800470c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800470e:	1a5b      	subs	r3, r3, r1
 8004710:	4543      	cmp	r3, r8
 8004712:	dcf0      	bgt.n	80046f6 <_printf_float+0x442>
 8004714:	e6fa      	b.n	800450c <_printf_float+0x258>
 8004716:	f04f 0800 	mov.w	r8, #0
 800471a:	f104 0919 	add.w	r9, r4, #25
 800471e:	e7f4      	b.n	800470a <_printf_float+0x456>

08004720 <_printf_common>:
 8004720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004724:	4616      	mov	r6, r2
 8004726:	4699      	mov	r9, r3
 8004728:	688a      	ldr	r2, [r1, #8]
 800472a:	690b      	ldr	r3, [r1, #16]
 800472c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004730:	4293      	cmp	r3, r2
 8004732:	bfb8      	it	lt
 8004734:	4613      	movlt	r3, r2
 8004736:	6033      	str	r3, [r6, #0]
 8004738:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800473c:	4607      	mov	r7, r0
 800473e:	460c      	mov	r4, r1
 8004740:	b10a      	cbz	r2, 8004746 <_printf_common+0x26>
 8004742:	3301      	adds	r3, #1
 8004744:	6033      	str	r3, [r6, #0]
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	0699      	lsls	r1, r3, #26
 800474a:	bf42      	ittt	mi
 800474c:	6833      	ldrmi	r3, [r6, #0]
 800474e:	3302      	addmi	r3, #2
 8004750:	6033      	strmi	r3, [r6, #0]
 8004752:	6825      	ldr	r5, [r4, #0]
 8004754:	f015 0506 	ands.w	r5, r5, #6
 8004758:	d106      	bne.n	8004768 <_printf_common+0x48>
 800475a:	f104 0a19 	add.w	sl, r4, #25
 800475e:	68e3      	ldr	r3, [r4, #12]
 8004760:	6832      	ldr	r2, [r6, #0]
 8004762:	1a9b      	subs	r3, r3, r2
 8004764:	42ab      	cmp	r3, r5
 8004766:	dc26      	bgt.n	80047b6 <_printf_common+0x96>
 8004768:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800476c:	1e13      	subs	r3, r2, #0
 800476e:	6822      	ldr	r2, [r4, #0]
 8004770:	bf18      	it	ne
 8004772:	2301      	movne	r3, #1
 8004774:	0692      	lsls	r2, r2, #26
 8004776:	d42b      	bmi.n	80047d0 <_printf_common+0xb0>
 8004778:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800477c:	4649      	mov	r1, r9
 800477e:	4638      	mov	r0, r7
 8004780:	47c0      	blx	r8
 8004782:	3001      	adds	r0, #1
 8004784:	d01e      	beq.n	80047c4 <_printf_common+0xa4>
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	68e5      	ldr	r5, [r4, #12]
 800478a:	6832      	ldr	r2, [r6, #0]
 800478c:	f003 0306 	and.w	r3, r3, #6
 8004790:	2b04      	cmp	r3, #4
 8004792:	bf08      	it	eq
 8004794:	1aad      	subeq	r5, r5, r2
 8004796:	68a3      	ldr	r3, [r4, #8]
 8004798:	6922      	ldr	r2, [r4, #16]
 800479a:	bf0c      	ite	eq
 800479c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047a0:	2500      	movne	r5, #0
 80047a2:	4293      	cmp	r3, r2
 80047a4:	bfc4      	itt	gt
 80047a6:	1a9b      	subgt	r3, r3, r2
 80047a8:	18ed      	addgt	r5, r5, r3
 80047aa:	2600      	movs	r6, #0
 80047ac:	341a      	adds	r4, #26
 80047ae:	42b5      	cmp	r5, r6
 80047b0:	d11a      	bne.n	80047e8 <_printf_common+0xc8>
 80047b2:	2000      	movs	r0, #0
 80047b4:	e008      	b.n	80047c8 <_printf_common+0xa8>
 80047b6:	2301      	movs	r3, #1
 80047b8:	4652      	mov	r2, sl
 80047ba:	4649      	mov	r1, r9
 80047bc:	4638      	mov	r0, r7
 80047be:	47c0      	blx	r8
 80047c0:	3001      	adds	r0, #1
 80047c2:	d103      	bne.n	80047cc <_printf_common+0xac>
 80047c4:	f04f 30ff 	mov.w	r0, #4294967295
 80047c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047cc:	3501      	adds	r5, #1
 80047ce:	e7c6      	b.n	800475e <_printf_common+0x3e>
 80047d0:	18e1      	adds	r1, r4, r3
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	2030      	movs	r0, #48	; 0x30
 80047d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047da:	4422      	add	r2, r4
 80047dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047e4:	3302      	adds	r3, #2
 80047e6:	e7c7      	b.n	8004778 <_printf_common+0x58>
 80047e8:	2301      	movs	r3, #1
 80047ea:	4622      	mov	r2, r4
 80047ec:	4649      	mov	r1, r9
 80047ee:	4638      	mov	r0, r7
 80047f0:	47c0      	blx	r8
 80047f2:	3001      	adds	r0, #1
 80047f4:	d0e6      	beq.n	80047c4 <_printf_common+0xa4>
 80047f6:	3601      	adds	r6, #1
 80047f8:	e7d9      	b.n	80047ae <_printf_common+0x8e>
	...

080047fc <_printf_i>:
 80047fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004800:	7e0f      	ldrb	r7, [r1, #24]
 8004802:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004804:	2f78      	cmp	r7, #120	; 0x78
 8004806:	4691      	mov	r9, r2
 8004808:	4680      	mov	r8, r0
 800480a:	460c      	mov	r4, r1
 800480c:	469a      	mov	sl, r3
 800480e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004812:	d807      	bhi.n	8004824 <_printf_i+0x28>
 8004814:	2f62      	cmp	r7, #98	; 0x62
 8004816:	d80a      	bhi.n	800482e <_printf_i+0x32>
 8004818:	2f00      	cmp	r7, #0
 800481a:	f000 80d8 	beq.w	80049ce <_printf_i+0x1d2>
 800481e:	2f58      	cmp	r7, #88	; 0x58
 8004820:	f000 80a3 	beq.w	800496a <_printf_i+0x16e>
 8004824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004828:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800482c:	e03a      	b.n	80048a4 <_printf_i+0xa8>
 800482e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004832:	2b15      	cmp	r3, #21
 8004834:	d8f6      	bhi.n	8004824 <_printf_i+0x28>
 8004836:	a101      	add	r1, pc, #4	; (adr r1, 800483c <_printf_i+0x40>)
 8004838:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800483c:	08004895 	.word	0x08004895
 8004840:	080048a9 	.word	0x080048a9
 8004844:	08004825 	.word	0x08004825
 8004848:	08004825 	.word	0x08004825
 800484c:	08004825 	.word	0x08004825
 8004850:	08004825 	.word	0x08004825
 8004854:	080048a9 	.word	0x080048a9
 8004858:	08004825 	.word	0x08004825
 800485c:	08004825 	.word	0x08004825
 8004860:	08004825 	.word	0x08004825
 8004864:	08004825 	.word	0x08004825
 8004868:	080049b5 	.word	0x080049b5
 800486c:	080048d9 	.word	0x080048d9
 8004870:	08004997 	.word	0x08004997
 8004874:	08004825 	.word	0x08004825
 8004878:	08004825 	.word	0x08004825
 800487c:	080049d7 	.word	0x080049d7
 8004880:	08004825 	.word	0x08004825
 8004884:	080048d9 	.word	0x080048d9
 8004888:	08004825 	.word	0x08004825
 800488c:	08004825 	.word	0x08004825
 8004890:	0800499f 	.word	0x0800499f
 8004894:	682b      	ldr	r3, [r5, #0]
 8004896:	1d1a      	adds	r2, r3, #4
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	602a      	str	r2, [r5, #0]
 800489c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048a4:	2301      	movs	r3, #1
 80048a6:	e0a3      	b.n	80049f0 <_printf_i+0x1f4>
 80048a8:	6820      	ldr	r0, [r4, #0]
 80048aa:	6829      	ldr	r1, [r5, #0]
 80048ac:	0606      	lsls	r6, r0, #24
 80048ae:	f101 0304 	add.w	r3, r1, #4
 80048b2:	d50a      	bpl.n	80048ca <_printf_i+0xce>
 80048b4:	680e      	ldr	r6, [r1, #0]
 80048b6:	602b      	str	r3, [r5, #0]
 80048b8:	2e00      	cmp	r6, #0
 80048ba:	da03      	bge.n	80048c4 <_printf_i+0xc8>
 80048bc:	232d      	movs	r3, #45	; 0x2d
 80048be:	4276      	negs	r6, r6
 80048c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048c4:	485e      	ldr	r0, [pc, #376]	; (8004a40 <_printf_i+0x244>)
 80048c6:	230a      	movs	r3, #10
 80048c8:	e019      	b.n	80048fe <_printf_i+0x102>
 80048ca:	680e      	ldr	r6, [r1, #0]
 80048cc:	602b      	str	r3, [r5, #0]
 80048ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80048d2:	bf18      	it	ne
 80048d4:	b236      	sxthne	r6, r6
 80048d6:	e7ef      	b.n	80048b8 <_printf_i+0xbc>
 80048d8:	682b      	ldr	r3, [r5, #0]
 80048da:	6820      	ldr	r0, [r4, #0]
 80048dc:	1d19      	adds	r1, r3, #4
 80048de:	6029      	str	r1, [r5, #0]
 80048e0:	0601      	lsls	r1, r0, #24
 80048e2:	d501      	bpl.n	80048e8 <_printf_i+0xec>
 80048e4:	681e      	ldr	r6, [r3, #0]
 80048e6:	e002      	b.n	80048ee <_printf_i+0xf2>
 80048e8:	0646      	lsls	r6, r0, #25
 80048ea:	d5fb      	bpl.n	80048e4 <_printf_i+0xe8>
 80048ec:	881e      	ldrh	r6, [r3, #0]
 80048ee:	4854      	ldr	r0, [pc, #336]	; (8004a40 <_printf_i+0x244>)
 80048f0:	2f6f      	cmp	r7, #111	; 0x6f
 80048f2:	bf0c      	ite	eq
 80048f4:	2308      	moveq	r3, #8
 80048f6:	230a      	movne	r3, #10
 80048f8:	2100      	movs	r1, #0
 80048fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048fe:	6865      	ldr	r5, [r4, #4]
 8004900:	60a5      	str	r5, [r4, #8]
 8004902:	2d00      	cmp	r5, #0
 8004904:	bfa2      	ittt	ge
 8004906:	6821      	ldrge	r1, [r4, #0]
 8004908:	f021 0104 	bicge.w	r1, r1, #4
 800490c:	6021      	strge	r1, [r4, #0]
 800490e:	b90e      	cbnz	r6, 8004914 <_printf_i+0x118>
 8004910:	2d00      	cmp	r5, #0
 8004912:	d04d      	beq.n	80049b0 <_printf_i+0x1b4>
 8004914:	4615      	mov	r5, r2
 8004916:	fbb6 f1f3 	udiv	r1, r6, r3
 800491a:	fb03 6711 	mls	r7, r3, r1, r6
 800491e:	5dc7      	ldrb	r7, [r0, r7]
 8004920:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004924:	4637      	mov	r7, r6
 8004926:	42bb      	cmp	r3, r7
 8004928:	460e      	mov	r6, r1
 800492a:	d9f4      	bls.n	8004916 <_printf_i+0x11a>
 800492c:	2b08      	cmp	r3, #8
 800492e:	d10b      	bne.n	8004948 <_printf_i+0x14c>
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	07de      	lsls	r6, r3, #31
 8004934:	d508      	bpl.n	8004948 <_printf_i+0x14c>
 8004936:	6923      	ldr	r3, [r4, #16]
 8004938:	6861      	ldr	r1, [r4, #4]
 800493a:	4299      	cmp	r1, r3
 800493c:	bfde      	ittt	le
 800493e:	2330      	movle	r3, #48	; 0x30
 8004940:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004944:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004948:	1b52      	subs	r2, r2, r5
 800494a:	6122      	str	r2, [r4, #16]
 800494c:	f8cd a000 	str.w	sl, [sp]
 8004950:	464b      	mov	r3, r9
 8004952:	aa03      	add	r2, sp, #12
 8004954:	4621      	mov	r1, r4
 8004956:	4640      	mov	r0, r8
 8004958:	f7ff fee2 	bl	8004720 <_printf_common>
 800495c:	3001      	adds	r0, #1
 800495e:	d14c      	bne.n	80049fa <_printf_i+0x1fe>
 8004960:	f04f 30ff 	mov.w	r0, #4294967295
 8004964:	b004      	add	sp, #16
 8004966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800496a:	4835      	ldr	r0, [pc, #212]	; (8004a40 <_printf_i+0x244>)
 800496c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004970:	6829      	ldr	r1, [r5, #0]
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	f851 6b04 	ldr.w	r6, [r1], #4
 8004978:	6029      	str	r1, [r5, #0]
 800497a:	061d      	lsls	r5, r3, #24
 800497c:	d514      	bpl.n	80049a8 <_printf_i+0x1ac>
 800497e:	07df      	lsls	r7, r3, #31
 8004980:	bf44      	itt	mi
 8004982:	f043 0320 	orrmi.w	r3, r3, #32
 8004986:	6023      	strmi	r3, [r4, #0]
 8004988:	b91e      	cbnz	r6, 8004992 <_printf_i+0x196>
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	f023 0320 	bic.w	r3, r3, #32
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	2310      	movs	r3, #16
 8004994:	e7b0      	b.n	80048f8 <_printf_i+0xfc>
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	f043 0320 	orr.w	r3, r3, #32
 800499c:	6023      	str	r3, [r4, #0]
 800499e:	2378      	movs	r3, #120	; 0x78
 80049a0:	4828      	ldr	r0, [pc, #160]	; (8004a44 <_printf_i+0x248>)
 80049a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049a6:	e7e3      	b.n	8004970 <_printf_i+0x174>
 80049a8:	0659      	lsls	r1, r3, #25
 80049aa:	bf48      	it	mi
 80049ac:	b2b6      	uxthmi	r6, r6
 80049ae:	e7e6      	b.n	800497e <_printf_i+0x182>
 80049b0:	4615      	mov	r5, r2
 80049b2:	e7bb      	b.n	800492c <_printf_i+0x130>
 80049b4:	682b      	ldr	r3, [r5, #0]
 80049b6:	6826      	ldr	r6, [r4, #0]
 80049b8:	6961      	ldr	r1, [r4, #20]
 80049ba:	1d18      	adds	r0, r3, #4
 80049bc:	6028      	str	r0, [r5, #0]
 80049be:	0635      	lsls	r5, r6, #24
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	d501      	bpl.n	80049c8 <_printf_i+0x1cc>
 80049c4:	6019      	str	r1, [r3, #0]
 80049c6:	e002      	b.n	80049ce <_printf_i+0x1d2>
 80049c8:	0670      	lsls	r0, r6, #25
 80049ca:	d5fb      	bpl.n	80049c4 <_printf_i+0x1c8>
 80049cc:	8019      	strh	r1, [r3, #0]
 80049ce:	2300      	movs	r3, #0
 80049d0:	6123      	str	r3, [r4, #16]
 80049d2:	4615      	mov	r5, r2
 80049d4:	e7ba      	b.n	800494c <_printf_i+0x150>
 80049d6:	682b      	ldr	r3, [r5, #0]
 80049d8:	1d1a      	adds	r2, r3, #4
 80049da:	602a      	str	r2, [r5, #0]
 80049dc:	681d      	ldr	r5, [r3, #0]
 80049de:	6862      	ldr	r2, [r4, #4]
 80049e0:	2100      	movs	r1, #0
 80049e2:	4628      	mov	r0, r5
 80049e4:	f7fb fc0c 	bl	8000200 <memchr>
 80049e8:	b108      	cbz	r0, 80049ee <_printf_i+0x1f2>
 80049ea:	1b40      	subs	r0, r0, r5
 80049ec:	6060      	str	r0, [r4, #4]
 80049ee:	6863      	ldr	r3, [r4, #4]
 80049f0:	6123      	str	r3, [r4, #16]
 80049f2:	2300      	movs	r3, #0
 80049f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049f8:	e7a8      	b.n	800494c <_printf_i+0x150>
 80049fa:	6923      	ldr	r3, [r4, #16]
 80049fc:	462a      	mov	r2, r5
 80049fe:	4649      	mov	r1, r9
 8004a00:	4640      	mov	r0, r8
 8004a02:	47d0      	blx	sl
 8004a04:	3001      	adds	r0, #1
 8004a06:	d0ab      	beq.n	8004960 <_printf_i+0x164>
 8004a08:	6823      	ldr	r3, [r4, #0]
 8004a0a:	079b      	lsls	r3, r3, #30
 8004a0c:	d413      	bmi.n	8004a36 <_printf_i+0x23a>
 8004a0e:	68e0      	ldr	r0, [r4, #12]
 8004a10:	9b03      	ldr	r3, [sp, #12]
 8004a12:	4298      	cmp	r0, r3
 8004a14:	bfb8      	it	lt
 8004a16:	4618      	movlt	r0, r3
 8004a18:	e7a4      	b.n	8004964 <_printf_i+0x168>
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	4632      	mov	r2, r6
 8004a1e:	4649      	mov	r1, r9
 8004a20:	4640      	mov	r0, r8
 8004a22:	47d0      	blx	sl
 8004a24:	3001      	adds	r0, #1
 8004a26:	d09b      	beq.n	8004960 <_printf_i+0x164>
 8004a28:	3501      	adds	r5, #1
 8004a2a:	68e3      	ldr	r3, [r4, #12]
 8004a2c:	9903      	ldr	r1, [sp, #12]
 8004a2e:	1a5b      	subs	r3, r3, r1
 8004a30:	42ab      	cmp	r3, r5
 8004a32:	dcf2      	bgt.n	8004a1a <_printf_i+0x21e>
 8004a34:	e7eb      	b.n	8004a0e <_printf_i+0x212>
 8004a36:	2500      	movs	r5, #0
 8004a38:	f104 0619 	add.w	r6, r4, #25
 8004a3c:	e7f5      	b.n	8004a2a <_printf_i+0x22e>
 8004a3e:	bf00      	nop
 8004a40:	08006c32 	.word	0x08006c32
 8004a44:	08006c43 	.word	0x08006c43

08004a48 <iprintf>:
 8004a48:	b40f      	push	{r0, r1, r2, r3}
 8004a4a:	4b0a      	ldr	r3, [pc, #40]	; (8004a74 <iprintf+0x2c>)
 8004a4c:	b513      	push	{r0, r1, r4, lr}
 8004a4e:	681c      	ldr	r4, [r3, #0]
 8004a50:	b124      	cbz	r4, 8004a5c <iprintf+0x14>
 8004a52:	69a3      	ldr	r3, [r4, #24]
 8004a54:	b913      	cbnz	r3, 8004a5c <iprintf+0x14>
 8004a56:	4620      	mov	r0, r4
 8004a58:	f000 fee0 	bl	800581c <__sinit>
 8004a5c:	ab05      	add	r3, sp, #20
 8004a5e:	9a04      	ldr	r2, [sp, #16]
 8004a60:	68a1      	ldr	r1, [r4, #8]
 8004a62:	9301      	str	r3, [sp, #4]
 8004a64:	4620      	mov	r0, r4
 8004a66:	f001 fc39 	bl	80062dc <_vfiprintf_r>
 8004a6a:	b002      	add	sp, #8
 8004a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a70:	b004      	add	sp, #16
 8004a72:	4770      	bx	lr
 8004a74:	2000000c 	.word	0x2000000c

08004a78 <quorem>:
 8004a78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a7c:	6903      	ldr	r3, [r0, #16]
 8004a7e:	690c      	ldr	r4, [r1, #16]
 8004a80:	42a3      	cmp	r3, r4
 8004a82:	4607      	mov	r7, r0
 8004a84:	f2c0 8081 	blt.w	8004b8a <quorem+0x112>
 8004a88:	3c01      	subs	r4, #1
 8004a8a:	f101 0814 	add.w	r8, r1, #20
 8004a8e:	f100 0514 	add.w	r5, r0, #20
 8004a92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a96:	9301      	str	r3, [sp, #4]
 8004a98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004aa8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004aac:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ab0:	d331      	bcc.n	8004b16 <quorem+0x9e>
 8004ab2:	f04f 0e00 	mov.w	lr, #0
 8004ab6:	4640      	mov	r0, r8
 8004ab8:	46ac      	mov	ip, r5
 8004aba:	46f2      	mov	sl, lr
 8004abc:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ac0:	b293      	uxth	r3, r2
 8004ac2:	fb06 e303 	mla	r3, r6, r3, lr
 8004ac6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	ebaa 0303 	sub.w	r3, sl, r3
 8004ad0:	f8dc a000 	ldr.w	sl, [ip]
 8004ad4:	0c12      	lsrs	r2, r2, #16
 8004ad6:	fa13 f38a 	uxtah	r3, r3, sl
 8004ada:	fb06 e202 	mla	r2, r6, r2, lr
 8004ade:	9300      	str	r3, [sp, #0]
 8004ae0:	9b00      	ldr	r3, [sp, #0]
 8004ae2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004ae6:	b292      	uxth	r2, r2
 8004ae8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004aec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004af0:	f8bd 3000 	ldrh.w	r3, [sp]
 8004af4:	4581      	cmp	r9, r0
 8004af6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004afa:	f84c 3b04 	str.w	r3, [ip], #4
 8004afe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004b02:	d2db      	bcs.n	8004abc <quorem+0x44>
 8004b04:	f855 300b 	ldr.w	r3, [r5, fp]
 8004b08:	b92b      	cbnz	r3, 8004b16 <quorem+0x9e>
 8004b0a:	9b01      	ldr	r3, [sp, #4]
 8004b0c:	3b04      	subs	r3, #4
 8004b0e:	429d      	cmp	r5, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	d32e      	bcc.n	8004b72 <quorem+0xfa>
 8004b14:	613c      	str	r4, [r7, #16]
 8004b16:	4638      	mov	r0, r7
 8004b18:	f001 f9be 	bl	8005e98 <__mcmp>
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	db24      	blt.n	8004b6a <quorem+0xf2>
 8004b20:	3601      	adds	r6, #1
 8004b22:	4628      	mov	r0, r5
 8004b24:	f04f 0c00 	mov.w	ip, #0
 8004b28:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b2c:	f8d0 e000 	ldr.w	lr, [r0]
 8004b30:	b293      	uxth	r3, r2
 8004b32:	ebac 0303 	sub.w	r3, ip, r3
 8004b36:	0c12      	lsrs	r2, r2, #16
 8004b38:	fa13 f38e 	uxtah	r3, r3, lr
 8004b3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004b40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b4a:	45c1      	cmp	r9, r8
 8004b4c:	f840 3b04 	str.w	r3, [r0], #4
 8004b50:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004b54:	d2e8      	bcs.n	8004b28 <quorem+0xb0>
 8004b56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b5e:	b922      	cbnz	r2, 8004b6a <quorem+0xf2>
 8004b60:	3b04      	subs	r3, #4
 8004b62:	429d      	cmp	r5, r3
 8004b64:	461a      	mov	r2, r3
 8004b66:	d30a      	bcc.n	8004b7e <quorem+0x106>
 8004b68:	613c      	str	r4, [r7, #16]
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	b003      	add	sp, #12
 8004b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b72:	6812      	ldr	r2, [r2, #0]
 8004b74:	3b04      	subs	r3, #4
 8004b76:	2a00      	cmp	r2, #0
 8004b78:	d1cc      	bne.n	8004b14 <quorem+0x9c>
 8004b7a:	3c01      	subs	r4, #1
 8004b7c:	e7c7      	b.n	8004b0e <quorem+0x96>
 8004b7e:	6812      	ldr	r2, [r2, #0]
 8004b80:	3b04      	subs	r3, #4
 8004b82:	2a00      	cmp	r2, #0
 8004b84:	d1f0      	bne.n	8004b68 <quorem+0xf0>
 8004b86:	3c01      	subs	r4, #1
 8004b88:	e7eb      	b.n	8004b62 <quorem+0xea>
 8004b8a:	2000      	movs	r0, #0
 8004b8c:	e7ee      	b.n	8004b6c <quorem+0xf4>
	...

08004b90 <_dtoa_r>:
 8004b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	ed2d 8b04 	vpush	{d8-d9}
 8004b98:	ec57 6b10 	vmov	r6, r7, d0
 8004b9c:	b093      	sub	sp, #76	; 0x4c
 8004b9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004ba0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004ba4:	9106      	str	r1, [sp, #24]
 8004ba6:	ee10 aa10 	vmov	sl, s0
 8004baa:	4604      	mov	r4, r0
 8004bac:	9209      	str	r2, [sp, #36]	; 0x24
 8004bae:	930c      	str	r3, [sp, #48]	; 0x30
 8004bb0:	46bb      	mov	fp, r7
 8004bb2:	b975      	cbnz	r5, 8004bd2 <_dtoa_r+0x42>
 8004bb4:	2010      	movs	r0, #16
 8004bb6:	f000 fed7 	bl	8005968 <malloc>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	6260      	str	r0, [r4, #36]	; 0x24
 8004bbe:	b920      	cbnz	r0, 8004bca <_dtoa_r+0x3a>
 8004bc0:	4ba7      	ldr	r3, [pc, #668]	; (8004e60 <_dtoa_r+0x2d0>)
 8004bc2:	21ea      	movs	r1, #234	; 0xea
 8004bc4:	48a7      	ldr	r0, [pc, #668]	; (8004e64 <_dtoa_r+0x2d4>)
 8004bc6:	f001 fddf 	bl	8006788 <__assert_func>
 8004bca:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004bce:	6005      	str	r5, [r0, #0]
 8004bd0:	60c5      	str	r5, [r0, #12]
 8004bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bd4:	6819      	ldr	r1, [r3, #0]
 8004bd6:	b151      	cbz	r1, 8004bee <_dtoa_r+0x5e>
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	604a      	str	r2, [r1, #4]
 8004bdc:	2301      	movs	r3, #1
 8004bde:	4093      	lsls	r3, r2
 8004be0:	608b      	str	r3, [r1, #8]
 8004be2:	4620      	mov	r0, r4
 8004be4:	f000 ff16 	bl	8005a14 <_Bfree>
 8004be8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bea:	2200      	movs	r2, #0
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	1e3b      	subs	r3, r7, #0
 8004bf0:	bfaa      	itet	ge
 8004bf2:	2300      	movge	r3, #0
 8004bf4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004bf8:	f8c8 3000 	strge.w	r3, [r8]
 8004bfc:	4b9a      	ldr	r3, [pc, #616]	; (8004e68 <_dtoa_r+0x2d8>)
 8004bfe:	bfbc      	itt	lt
 8004c00:	2201      	movlt	r2, #1
 8004c02:	f8c8 2000 	strlt.w	r2, [r8]
 8004c06:	ea33 030b 	bics.w	r3, r3, fp
 8004c0a:	d11b      	bne.n	8004c44 <_dtoa_r+0xb4>
 8004c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c12:	6013      	str	r3, [r2, #0]
 8004c14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c18:	4333      	orrs	r3, r6
 8004c1a:	f000 8592 	beq.w	8005742 <_dtoa_r+0xbb2>
 8004c1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c20:	b963      	cbnz	r3, 8004c3c <_dtoa_r+0xac>
 8004c22:	4b92      	ldr	r3, [pc, #584]	; (8004e6c <_dtoa_r+0x2dc>)
 8004c24:	e022      	b.n	8004c6c <_dtoa_r+0xdc>
 8004c26:	4b92      	ldr	r3, [pc, #584]	; (8004e70 <_dtoa_r+0x2e0>)
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	3308      	adds	r3, #8
 8004c2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c2e:	6013      	str	r3, [r2, #0]
 8004c30:	9801      	ldr	r0, [sp, #4]
 8004c32:	b013      	add	sp, #76	; 0x4c
 8004c34:	ecbd 8b04 	vpop	{d8-d9}
 8004c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c3c:	4b8b      	ldr	r3, [pc, #556]	; (8004e6c <_dtoa_r+0x2dc>)
 8004c3e:	9301      	str	r3, [sp, #4]
 8004c40:	3303      	adds	r3, #3
 8004c42:	e7f3      	b.n	8004c2c <_dtoa_r+0x9c>
 8004c44:	2200      	movs	r2, #0
 8004c46:	2300      	movs	r3, #0
 8004c48:	4650      	mov	r0, sl
 8004c4a:	4659      	mov	r1, fp
 8004c4c:	f7fb ff4c 	bl	8000ae8 <__aeabi_dcmpeq>
 8004c50:	ec4b ab19 	vmov	d9, sl, fp
 8004c54:	4680      	mov	r8, r0
 8004c56:	b158      	cbz	r0, 8004c70 <_dtoa_r+0xe0>
 8004c58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	6013      	str	r3, [r2, #0]
 8004c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f000 856b 	beq.w	800573c <_dtoa_r+0xbac>
 8004c66:	4883      	ldr	r0, [pc, #524]	; (8004e74 <_dtoa_r+0x2e4>)
 8004c68:	6018      	str	r0, [r3, #0]
 8004c6a:	1e43      	subs	r3, r0, #1
 8004c6c:	9301      	str	r3, [sp, #4]
 8004c6e:	e7df      	b.n	8004c30 <_dtoa_r+0xa0>
 8004c70:	ec4b ab10 	vmov	d0, sl, fp
 8004c74:	aa10      	add	r2, sp, #64	; 0x40
 8004c76:	a911      	add	r1, sp, #68	; 0x44
 8004c78:	4620      	mov	r0, r4
 8004c7a:	f001 f9b3 	bl	8005fe4 <__d2b>
 8004c7e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004c82:	ee08 0a10 	vmov	s16, r0
 8004c86:	2d00      	cmp	r5, #0
 8004c88:	f000 8084 	beq.w	8004d94 <_dtoa_r+0x204>
 8004c8c:	ee19 3a90 	vmov	r3, s19
 8004c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c94:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004c98:	4656      	mov	r6, sl
 8004c9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004c9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004ca2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004ca6:	4b74      	ldr	r3, [pc, #464]	; (8004e78 <_dtoa_r+0x2e8>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	4630      	mov	r0, r6
 8004cac:	4639      	mov	r1, r7
 8004cae:	f7fb fafb 	bl	80002a8 <__aeabi_dsub>
 8004cb2:	a365      	add	r3, pc, #404	; (adr r3, 8004e48 <_dtoa_r+0x2b8>)
 8004cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb8:	f7fb fcae 	bl	8000618 <__aeabi_dmul>
 8004cbc:	a364      	add	r3, pc, #400	; (adr r3, 8004e50 <_dtoa_r+0x2c0>)
 8004cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc2:	f7fb faf3 	bl	80002ac <__adddf3>
 8004cc6:	4606      	mov	r6, r0
 8004cc8:	4628      	mov	r0, r5
 8004cca:	460f      	mov	r7, r1
 8004ccc:	f7fb fc3a 	bl	8000544 <__aeabi_i2d>
 8004cd0:	a361      	add	r3, pc, #388	; (adr r3, 8004e58 <_dtoa_r+0x2c8>)
 8004cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd6:	f7fb fc9f 	bl	8000618 <__aeabi_dmul>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	460b      	mov	r3, r1
 8004cde:	4630      	mov	r0, r6
 8004ce0:	4639      	mov	r1, r7
 8004ce2:	f7fb fae3 	bl	80002ac <__adddf3>
 8004ce6:	4606      	mov	r6, r0
 8004ce8:	460f      	mov	r7, r1
 8004cea:	f7fb ff45 	bl	8000b78 <__aeabi_d2iz>
 8004cee:	2200      	movs	r2, #0
 8004cf0:	9000      	str	r0, [sp, #0]
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	4639      	mov	r1, r7
 8004cf8:	f7fb ff00 	bl	8000afc <__aeabi_dcmplt>
 8004cfc:	b150      	cbz	r0, 8004d14 <_dtoa_r+0x184>
 8004cfe:	9800      	ldr	r0, [sp, #0]
 8004d00:	f7fb fc20 	bl	8000544 <__aeabi_i2d>
 8004d04:	4632      	mov	r2, r6
 8004d06:	463b      	mov	r3, r7
 8004d08:	f7fb feee 	bl	8000ae8 <__aeabi_dcmpeq>
 8004d0c:	b910      	cbnz	r0, 8004d14 <_dtoa_r+0x184>
 8004d0e:	9b00      	ldr	r3, [sp, #0]
 8004d10:	3b01      	subs	r3, #1
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	9b00      	ldr	r3, [sp, #0]
 8004d16:	2b16      	cmp	r3, #22
 8004d18:	d85a      	bhi.n	8004dd0 <_dtoa_r+0x240>
 8004d1a:	9a00      	ldr	r2, [sp, #0]
 8004d1c:	4b57      	ldr	r3, [pc, #348]	; (8004e7c <_dtoa_r+0x2ec>)
 8004d1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d26:	ec51 0b19 	vmov	r0, r1, d9
 8004d2a:	f7fb fee7 	bl	8000afc <__aeabi_dcmplt>
 8004d2e:	2800      	cmp	r0, #0
 8004d30:	d050      	beq.n	8004dd4 <_dtoa_r+0x244>
 8004d32:	9b00      	ldr	r3, [sp, #0]
 8004d34:	3b01      	subs	r3, #1
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	2300      	movs	r3, #0
 8004d3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d3e:	1b5d      	subs	r5, r3, r5
 8004d40:	1e6b      	subs	r3, r5, #1
 8004d42:	9305      	str	r3, [sp, #20]
 8004d44:	bf45      	ittet	mi
 8004d46:	f1c5 0301 	rsbmi	r3, r5, #1
 8004d4a:	9304      	strmi	r3, [sp, #16]
 8004d4c:	2300      	movpl	r3, #0
 8004d4e:	2300      	movmi	r3, #0
 8004d50:	bf4c      	ite	mi
 8004d52:	9305      	strmi	r3, [sp, #20]
 8004d54:	9304      	strpl	r3, [sp, #16]
 8004d56:	9b00      	ldr	r3, [sp, #0]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	db3d      	blt.n	8004dd8 <_dtoa_r+0x248>
 8004d5c:	9b05      	ldr	r3, [sp, #20]
 8004d5e:	9a00      	ldr	r2, [sp, #0]
 8004d60:	920a      	str	r2, [sp, #40]	; 0x28
 8004d62:	4413      	add	r3, r2
 8004d64:	9305      	str	r3, [sp, #20]
 8004d66:	2300      	movs	r3, #0
 8004d68:	9307      	str	r3, [sp, #28]
 8004d6a:	9b06      	ldr	r3, [sp, #24]
 8004d6c:	2b09      	cmp	r3, #9
 8004d6e:	f200 8089 	bhi.w	8004e84 <_dtoa_r+0x2f4>
 8004d72:	2b05      	cmp	r3, #5
 8004d74:	bfc4      	itt	gt
 8004d76:	3b04      	subgt	r3, #4
 8004d78:	9306      	strgt	r3, [sp, #24]
 8004d7a:	9b06      	ldr	r3, [sp, #24]
 8004d7c:	f1a3 0302 	sub.w	r3, r3, #2
 8004d80:	bfcc      	ite	gt
 8004d82:	2500      	movgt	r5, #0
 8004d84:	2501      	movle	r5, #1
 8004d86:	2b03      	cmp	r3, #3
 8004d88:	f200 8087 	bhi.w	8004e9a <_dtoa_r+0x30a>
 8004d8c:	e8df f003 	tbb	[pc, r3]
 8004d90:	59383a2d 	.word	0x59383a2d
 8004d94:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004d98:	441d      	add	r5, r3
 8004d9a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004d9e:	2b20      	cmp	r3, #32
 8004da0:	bfc1      	itttt	gt
 8004da2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004da6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004daa:	fa0b f303 	lslgt.w	r3, fp, r3
 8004dae:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004db2:	bfda      	itte	le
 8004db4:	f1c3 0320 	rsble	r3, r3, #32
 8004db8:	fa06 f003 	lslle.w	r0, r6, r3
 8004dbc:	4318      	orrgt	r0, r3
 8004dbe:	f7fb fbb1 	bl	8000524 <__aeabi_ui2d>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004dca:	3d01      	subs	r5, #1
 8004dcc:	930e      	str	r3, [sp, #56]	; 0x38
 8004dce:	e76a      	b.n	8004ca6 <_dtoa_r+0x116>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e7b2      	b.n	8004d3a <_dtoa_r+0x1aa>
 8004dd4:	900b      	str	r0, [sp, #44]	; 0x2c
 8004dd6:	e7b1      	b.n	8004d3c <_dtoa_r+0x1ac>
 8004dd8:	9b04      	ldr	r3, [sp, #16]
 8004dda:	9a00      	ldr	r2, [sp, #0]
 8004ddc:	1a9b      	subs	r3, r3, r2
 8004dde:	9304      	str	r3, [sp, #16]
 8004de0:	4253      	negs	r3, r2
 8004de2:	9307      	str	r3, [sp, #28]
 8004de4:	2300      	movs	r3, #0
 8004de6:	930a      	str	r3, [sp, #40]	; 0x28
 8004de8:	e7bf      	b.n	8004d6a <_dtoa_r+0x1da>
 8004dea:	2300      	movs	r3, #0
 8004dec:	9308      	str	r3, [sp, #32]
 8004dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	dc55      	bgt.n	8004ea0 <_dtoa_r+0x310>
 8004df4:	2301      	movs	r3, #1
 8004df6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8004dfe:	e00c      	b.n	8004e1a <_dtoa_r+0x28a>
 8004e00:	2301      	movs	r3, #1
 8004e02:	e7f3      	b.n	8004dec <_dtoa_r+0x25c>
 8004e04:	2300      	movs	r3, #0
 8004e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e08:	9308      	str	r3, [sp, #32]
 8004e0a:	9b00      	ldr	r3, [sp, #0]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	9302      	str	r3, [sp, #8]
 8004e10:	3301      	adds	r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	9303      	str	r3, [sp, #12]
 8004e16:	bfb8      	it	lt
 8004e18:	2301      	movlt	r3, #1
 8004e1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	6042      	str	r2, [r0, #4]
 8004e20:	2204      	movs	r2, #4
 8004e22:	f102 0614 	add.w	r6, r2, #20
 8004e26:	429e      	cmp	r6, r3
 8004e28:	6841      	ldr	r1, [r0, #4]
 8004e2a:	d93d      	bls.n	8004ea8 <_dtoa_r+0x318>
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	f000 fdb1 	bl	8005994 <_Balloc>
 8004e32:	9001      	str	r0, [sp, #4]
 8004e34:	2800      	cmp	r0, #0
 8004e36:	d13b      	bne.n	8004eb0 <_dtoa_r+0x320>
 8004e38:	4b11      	ldr	r3, [pc, #68]	; (8004e80 <_dtoa_r+0x2f0>)
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004e40:	e6c0      	b.n	8004bc4 <_dtoa_r+0x34>
 8004e42:	2301      	movs	r3, #1
 8004e44:	e7df      	b.n	8004e06 <_dtoa_r+0x276>
 8004e46:	bf00      	nop
 8004e48:	636f4361 	.word	0x636f4361
 8004e4c:	3fd287a7 	.word	0x3fd287a7
 8004e50:	8b60c8b3 	.word	0x8b60c8b3
 8004e54:	3fc68a28 	.word	0x3fc68a28
 8004e58:	509f79fb 	.word	0x509f79fb
 8004e5c:	3fd34413 	.word	0x3fd34413
 8004e60:	08006c61 	.word	0x08006c61
 8004e64:	08006c78 	.word	0x08006c78
 8004e68:	7ff00000 	.word	0x7ff00000
 8004e6c:	08006c5d 	.word	0x08006c5d
 8004e70:	08006c54 	.word	0x08006c54
 8004e74:	08006c31 	.word	0x08006c31
 8004e78:	3ff80000 	.word	0x3ff80000
 8004e7c:	08006dc8 	.word	0x08006dc8
 8004e80:	08006cd3 	.word	0x08006cd3
 8004e84:	2501      	movs	r5, #1
 8004e86:	2300      	movs	r3, #0
 8004e88:	9306      	str	r3, [sp, #24]
 8004e8a:	9508      	str	r5, [sp, #32]
 8004e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e90:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e94:	2200      	movs	r2, #0
 8004e96:	2312      	movs	r3, #18
 8004e98:	e7b0      	b.n	8004dfc <_dtoa_r+0x26c>
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	9308      	str	r3, [sp, #32]
 8004e9e:	e7f5      	b.n	8004e8c <_dtoa_r+0x2fc>
 8004ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004ea6:	e7b8      	b.n	8004e1a <_dtoa_r+0x28a>
 8004ea8:	3101      	adds	r1, #1
 8004eaa:	6041      	str	r1, [r0, #4]
 8004eac:	0052      	lsls	r2, r2, #1
 8004eae:	e7b8      	b.n	8004e22 <_dtoa_r+0x292>
 8004eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004eb2:	9a01      	ldr	r2, [sp, #4]
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	9b03      	ldr	r3, [sp, #12]
 8004eb8:	2b0e      	cmp	r3, #14
 8004eba:	f200 809d 	bhi.w	8004ff8 <_dtoa_r+0x468>
 8004ebe:	2d00      	cmp	r5, #0
 8004ec0:	f000 809a 	beq.w	8004ff8 <_dtoa_r+0x468>
 8004ec4:	9b00      	ldr	r3, [sp, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	dd32      	ble.n	8004f30 <_dtoa_r+0x3a0>
 8004eca:	4ab7      	ldr	r2, [pc, #732]	; (80051a8 <_dtoa_r+0x618>)
 8004ecc:	f003 030f 	and.w	r3, r3, #15
 8004ed0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004ed4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ed8:	9b00      	ldr	r3, [sp, #0]
 8004eda:	05d8      	lsls	r0, r3, #23
 8004edc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004ee0:	d516      	bpl.n	8004f10 <_dtoa_r+0x380>
 8004ee2:	4bb2      	ldr	r3, [pc, #712]	; (80051ac <_dtoa_r+0x61c>)
 8004ee4:	ec51 0b19 	vmov	r0, r1, d9
 8004ee8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004eec:	f7fb fcbe 	bl	800086c <__aeabi_ddiv>
 8004ef0:	f007 070f 	and.w	r7, r7, #15
 8004ef4:	4682      	mov	sl, r0
 8004ef6:	468b      	mov	fp, r1
 8004ef8:	2503      	movs	r5, #3
 8004efa:	4eac      	ldr	r6, [pc, #688]	; (80051ac <_dtoa_r+0x61c>)
 8004efc:	b957      	cbnz	r7, 8004f14 <_dtoa_r+0x384>
 8004efe:	4642      	mov	r2, r8
 8004f00:	464b      	mov	r3, r9
 8004f02:	4650      	mov	r0, sl
 8004f04:	4659      	mov	r1, fp
 8004f06:	f7fb fcb1 	bl	800086c <__aeabi_ddiv>
 8004f0a:	4682      	mov	sl, r0
 8004f0c:	468b      	mov	fp, r1
 8004f0e:	e028      	b.n	8004f62 <_dtoa_r+0x3d2>
 8004f10:	2502      	movs	r5, #2
 8004f12:	e7f2      	b.n	8004efa <_dtoa_r+0x36a>
 8004f14:	07f9      	lsls	r1, r7, #31
 8004f16:	d508      	bpl.n	8004f2a <_dtoa_r+0x39a>
 8004f18:	4640      	mov	r0, r8
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f20:	f7fb fb7a 	bl	8000618 <__aeabi_dmul>
 8004f24:	3501      	adds	r5, #1
 8004f26:	4680      	mov	r8, r0
 8004f28:	4689      	mov	r9, r1
 8004f2a:	107f      	asrs	r7, r7, #1
 8004f2c:	3608      	adds	r6, #8
 8004f2e:	e7e5      	b.n	8004efc <_dtoa_r+0x36c>
 8004f30:	f000 809b 	beq.w	800506a <_dtoa_r+0x4da>
 8004f34:	9b00      	ldr	r3, [sp, #0]
 8004f36:	4f9d      	ldr	r7, [pc, #628]	; (80051ac <_dtoa_r+0x61c>)
 8004f38:	425e      	negs	r6, r3
 8004f3a:	4b9b      	ldr	r3, [pc, #620]	; (80051a8 <_dtoa_r+0x618>)
 8004f3c:	f006 020f 	and.w	r2, r6, #15
 8004f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f48:	ec51 0b19 	vmov	r0, r1, d9
 8004f4c:	f7fb fb64 	bl	8000618 <__aeabi_dmul>
 8004f50:	1136      	asrs	r6, r6, #4
 8004f52:	4682      	mov	sl, r0
 8004f54:	468b      	mov	fp, r1
 8004f56:	2300      	movs	r3, #0
 8004f58:	2502      	movs	r5, #2
 8004f5a:	2e00      	cmp	r6, #0
 8004f5c:	d17a      	bne.n	8005054 <_dtoa_r+0x4c4>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1d3      	bne.n	8004f0a <_dtoa_r+0x37a>
 8004f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 8082 	beq.w	800506e <_dtoa_r+0x4de>
 8004f6a:	4b91      	ldr	r3, [pc, #580]	; (80051b0 <_dtoa_r+0x620>)
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	4650      	mov	r0, sl
 8004f70:	4659      	mov	r1, fp
 8004f72:	f7fb fdc3 	bl	8000afc <__aeabi_dcmplt>
 8004f76:	2800      	cmp	r0, #0
 8004f78:	d079      	beq.n	800506e <_dtoa_r+0x4de>
 8004f7a:	9b03      	ldr	r3, [sp, #12]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d076      	beq.n	800506e <_dtoa_r+0x4de>
 8004f80:	9b02      	ldr	r3, [sp, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	dd36      	ble.n	8004ff4 <_dtoa_r+0x464>
 8004f86:	9b00      	ldr	r3, [sp, #0]
 8004f88:	4650      	mov	r0, sl
 8004f8a:	4659      	mov	r1, fp
 8004f8c:	1e5f      	subs	r7, r3, #1
 8004f8e:	2200      	movs	r2, #0
 8004f90:	4b88      	ldr	r3, [pc, #544]	; (80051b4 <_dtoa_r+0x624>)
 8004f92:	f7fb fb41 	bl	8000618 <__aeabi_dmul>
 8004f96:	9e02      	ldr	r6, [sp, #8]
 8004f98:	4682      	mov	sl, r0
 8004f9a:	468b      	mov	fp, r1
 8004f9c:	3501      	adds	r5, #1
 8004f9e:	4628      	mov	r0, r5
 8004fa0:	f7fb fad0 	bl	8000544 <__aeabi_i2d>
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	465b      	mov	r3, fp
 8004fa8:	f7fb fb36 	bl	8000618 <__aeabi_dmul>
 8004fac:	4b82      	ldr	r3, [pc, #520]	; (80051b8 <_dtoa_r+0x628>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f7fb f97c 	bl	80002ac <__adddf3>
 8004fb4:	46d0      	mov	r8, sl
 8004fb6:	46d9      	mov	r9, fp
 8004fb8:	4682      	mov	sl, r0
 8004fba:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004fbe:	2e00      	cmp	r6, #0
 8004fc0:	d158      	bne.n	8005074 <_dtoa_r+0x4e4>
 8004fc2:	4b7e      	ldr	r3, [pc, #504]	; (80051bc <_dtoa_r+0x62c>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	4640      	mov	r0, r8
 8004fc8:	4649      	mov	r1, r9
 8004fca:	f7fb f96d 	bl	80002a8 <__aeabi_dsub>
 8004fce:	4652      	mov	r2, sl
 8004fd0:	465b      	mov	r3, fp
 8004fd2:	4680      	mov	r8, r0
 8004fd4:	4689      	mov	r9, r1
 8004fd6:	f7fb fdaf 	bl	8000b38 <__aeabi_dcmpgt>
 8004fda:	2800      	cmp	r0, #0
 8004fdc:	f040 8295 	bne.w	800550a <_dtoa_r+0x97a>
 8004fe0:	4652      	mov	r2, sl
 8004fe2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004fe6:	4640      	mov	r0, r8
 8004fe8:	4649      	mov	r1, r9
 8004fea:	f7fb fd87 	bl	8000afc <__aeabi_dcmplt>
 8004fee:	2800      	cmp	r0, #0
 8004ff0:	f040 8289 	bne.w	8005506 <_dtoa_r+0x976>
 8004ff4:	ec5b ab19 	vmov	sl, fp, d9
 8004ff8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f2c0 8148 	blt.w	8005290 <_dtoa_r+0x700>
 8005000:	9a00      	ldr	r2, [sp, #0]
 8005002:	2a0e      	cmp	r2, #14
 8005004:	f300 8144 	bgt.w	8005290 <_dtoa_r+0x700>
 8005008:	4b67      	ldr	r3, [pc, #412]	; (80051a8 <_dtoa_r+0x618>)
 800500a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800500e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005014:	2b00      	cmp	r3, #0
 8005016:	f280 80d5 	bge.w	80051c4 <_dtoa_r+0x634>
 800501a:	9b03      	ldr	r3, [sp, #12]
 800501c:	2b00      	cmp	r3, #0
 800501e:	f300 80d1 	bgt.w	80051c4 <_dtoa_r+0x634>
 8005022:	f040 826f 	bne.w	8005504 <_dtoa_r+0x974>
 8005026:	4b65      	ldr	r3, [pc, #404]	; (80051bc <_dtoa_r+0x62c>)
 8005028:	2200      	movs	r2, #0
 800502a:	4640      	mov	r0, r8
 800502c:	4649      	mov	r1, r9
 800502e:	f7fb faf3 	bl	8000618 <__aeabi_dmul>
 8005032:	4652      	mov	r2, sl
 8005034:	465b      	mov	r3, fp
 8005036:	f7fb fd75 	bl	8000b24 <__aeabi_dcmpge>
 800503a:	9e03      	ldr	r6, [sp, #12]
 800503c:	4637      	mov	r7, r6
 800503e:	2800      	cmp	r0, #0
 8005040:	f040 8245 	bne.w	80054ce <_dtoa_r+0x93e>
 8005044:	9d01      	ldr	r5, [sp, #4]
 8005046:	2331      	movs	r3, #49	; 0x31
 8005048:	f805 3b01 	strb.w	r3, [r5], #1
 800504c:	9b00      	ldr	r3, [sp, #0]
 800504e:	3301      	adds	r3, #1
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	e240      	b.n	80054d6 <_dtoa_r+0x946>
 8005054:	07f2      	lsls	r2, r6, #31
 8005056:	d505      	bpl.n	8005064 <_dtoa_r+0x4d4>
 8005058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800505c:	f7fb fadc 	bl	8000618 <__aeabi_dmul>
 8005060:	3501      	adds	r5, #1
 8005062:	2301      	movs	r3, #1
 8005064:	1076      	asrs	r6, r6, #1
 8005066:	3708      	adds	r7, #8
 8005068:	e777      	b.n	8004f5a <_dtoa_r+0x3ca>
 800506a:	2502      	movs	r5, #2
 800506c:	e779      	b.n	8004f62 <_dtoa_r+0x3d2>
 800506e:	9f00      	ldr	r7, [sp, #0]
 8005070:	9e03      	ldr	r6, [sp, #12]
 8005072:	e794      	b.n	8004f9e <_dtoa_r+0x40e>
 8005074:	9901      	ldr	r1, [sp, #4]
 8005076:	4b4c      	ldr	r3, [pc, #304]	; (80051a8 <_dtoa_r+0x618>)
 8005078:	4431      	add	r1, r6
 800507a:	910d      	str	r1, [sp, #52]	; 0x34
 800507c:	9908      	ldr	r1, [sp, #32]
 800507e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005082:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005086:	2900      	cmp	r1, #0
 8005088:	d043      	beq.n	8005112 <_dtoa_r+0x582>
 800508a:	494d      	ldr	r1, [pc, #308]	; (80051c0 <_dtoa_r+0x630>)
 800508c:	2000      	movs	r0, #0
 800508e:	f7fb fbed 	bl	800086c <__aeabi_ddiv>
 8005092:	4652      	mov	r2, sl
 8005094:	465b      	mov	r3, fp
 8005096:	f7fb f907 	bl	80002a8 <__aeabi_dsub>
 800509a:	9d01      	ldr	r5, [sp, #4]
 800509c:	4682      	mov	sl, r0
 800509e:	468b      	mov	fp, r1
 80050a0:	4649      	mov	r1, r9
 80050a2:	4640      	mov	r0, r8
 80050a4:	f7fb fd68 	bl	8000b78 <__aeabi_d2iz>
 80050a8:	4606      	mov	r6, r0
 80050aa:	f7fb fa4b 	bl	8000544 <__aeabi_i2d>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4640      	mov	r0, r8
 80050b4:	4649      	mov	r1, r9
 80050b6:	f7fb f8f7 	bl	80002a8 <__aeabi_dsub>
 80050ba:	3630      	adds	r6, #48	; 0x30
 80050bc:	f805 6b01 	strb.w	r6, [r5], #1
 80050c0:	4652      	mov	r2, sl
 80050c2:	465b      	mov	r3, fp
 80050c4:	4680      	mov	r8, r0
 80050c6:	4689      	mov	r9, r1
 80050c8:	f7fb fd18 	bl	8000afc <__aeabi_dcmplt>
 80050cc:	2800      	cmp	r0, #0
 80050ce:	d163      	bne.n	8005198 <_dtoa_r+0x608>
 80050d0:	4642      	mov	r2, r8
 80050d2:	464b      	mov	r3, r9
 80050d4:	4936      	ldr	r1, [pc, #216]	; (80051b0 <_dtoa_r+0x620>)
 80050d6:	2000      	movs	r0, #0
 80050d8:	f7fb f8e6 	bl	80002a8 <__aeabi_dsub>
 80050dc:	4652      	mov	r2, sl
 80050de:	465b      	mov	r3, fp
 80050e0:	f7fb fd0c 	bl	8000afc <__aeabi_dcmplt>
 80050e4:	2800      	cmp	r0, #0
 80050e6:	f040 80b5 	bne.w	8005254 <_dtoa_r+0x6c4>
 80050ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050ec:	429d      	cmp	r5, r3
 80050ee:	d081      	beq.n	8004ff4 <_dtoa_r+0x464>
 80050f0:	4b30      	ldr	r3, [pc, #192]	; (80051b4 <_dtoa_r+0x624>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	4650      	mov	r0, sl
 80050f6:	4659      	mov	r1, fp
 80050f8:	f7fb fa8e 	bl	8000618 <__aeabi_dmul>
 80050fc:	4b2d      	ldr	r3, [pc, #180]	; (80051b4 <_dtoa_r+0x624>)
 80050fe:	4682      	mov	sl, r0
 8005100:	468b      	mov	fp, r1
 8005102:	4640      	mov	r0, r8
 8005104:	4649      	mov	r1, r9
 8005106:	2200      	movs	r2, #0
 8005108:	f7fb fa86 	bl	8000618 <__aeabi_dmul>
 800510c:	4680      	mov	r8, r0
 800510e:	4689      	mov	r9, r1
 8005110:	e7c6      	b.n	80050a0 <_dtoa_r+0x510>
 8005112:	4650      	mov	r0, sl
 8005114:	4659      	mov	r1, fp
 8005116:	f7fb fa7f 	bl	8000618 <__aeabi_dmul>
 800511a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800511c:	9d01      	ldr	r5, [sp, #4]
 800511e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005120:	4682      	mov	sl, r0
 8005122:	468b      	mov	fp, r1
 8005124:	4649      	mov	r1, r9
 8005126:	4640      	mov	r0, r8
 8005128:	f7fb fd26 	bl	8000b78 <__aeabi_d2iz>
 800512c:	4606      	mov	r6, r0
 800512e:	f7fb fa09 	bl	8000544 <__aeabi_i2d>
 8005132:	3630      	adds	r6, #48	; 0x30
 8005134:	4602      	mov	r2, r0
 8005136:	460b      	mov	r3, r1
 8005138:	4640      	mov	r0, r8
 800513a:	4649      	mov	r1, r9
 800513c:	f7fb f8b4 	bl	80002a8 <__aeabi_dsub>
 8005140:	f805 6b01 	strb.w	r6, [r5], #1
 8005144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005146:	429d      	cmp	r5, r3
 8005148:	4680      	mov	r8, r0
 800514a:	4689      	mov	r9, r1
 800514c:	f04f 0200 	mov.w	r2, #0
 8005150:	d124      	bne.n	800519c <_dtoa_r+0x60c>
 8005152:	4b1b      	ldr	r3, [pc, #108]	; (80051c0 <_dtoa_r+0x630>)
 8005154:	4650      	mov	r0, sl
 8005156:	4659      	mov	r1, fp
 8005158:	f7fb f8a8 	bl	80002ac <__adddf3>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4640      	mov	r0, r8
 8005162:	4649      	mov	r1, r9
 8005164:	f7fb fce8 	bl	8000b38 <__aeabi_dcmpgt>
 8005168:	2800      	cmp	r0, #0
 800516a:	d173      	bne.n	8005254 <_dtoa_r+0x6c4>
 800516c:	4652      	mov	r2, sl
 800516e:	465b      	mov	r3, fp
 8005170:	4913      	ldr	r1, [pc, #76]	; (80051c0 <_dtoa_r+0x630>)
 8005172:	2000      	movs	r0, #0
 8005174:	f7fb f898 	bl	80002a8 <__aeabi_dsub>
 8005178:	4602      	mov	r2, r0
 800517a:	460b      	mov	r3, r1
 800517c:	4640      	mov	r0, r8
 800517e:	4649      	mov	r1, r9
 8005180:	f7fb fcbc 	bl	8000afc <__aeabi_dcmplt>
 8005184:	2800      	cmp	r0, #0
 8005186:	f43f af35 	beq.w	8004ff4 <_dtoa_r+0x464>
 800518a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800518c:	1e6b      	subs	r3, r5, #1
 800518e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005190:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005194:	2b30      	cmp	r3, #48	; 0x30
 8005196:	d0f8      	beq.n	800518a <_dtoa_r+0x5fa>
 8005198:	9700      	str	r7, [sp, #0]
 800519a:	e049      	b.n	8005230 <_dtoa_r+0x6a0>
 800519c:	4b05      	ldr	r3, [pc, #20]	; (80051b4 <_dtoa_r+0x624>)
 800519e:	f7fb fa3b 	bl	8000618 <__aeabi_dmul>
 80051a2:	4680      	mov	r8, r0
 80051a4:	4689      	mov	r9, r1
 80051a6:	e7bd      	b.n	8005124 <_dtoa_r+0x594>
 80051a8:	08006dc8 	.word	0x08006dc8
 80051ac:	08006da0 	.word	0x08006da0
 80051b0:	3ff00000 	.word	0x3ff00000
 80051b4:	40240000 	.word	0x40240000
 80051b8:	401c0000 	.word	0x401c0000
 80051bc:	40140000 	.word	0x40140000
 80051c0:	3fe00000 	.word	0x3fe00000
 80051c4:	9d01      	ldr	r5, [sp, #4]
 80051c6:	4656      	mov	r6, sl
 80051c8:	465f      	mov	r7, fp
 80051ca:	4642      	mov	r2, r8
 80051cc:	464b      	mov	r3, r9
 80051ce:	4630      	mov	r0, r6
 80051d0:	4639      	mov	r1, r7
 80051d2:	f7fb fb4b 	bl	800086c <__aeabi_ddiv>
 80051d6:	f7fb fccf 	bl	8000b78 <__aeabi_d2iz>
 80051da:	4682      	mov	sl, r0
 80051dc:	f7fb f9b2 	bl	8000544 <__aeabi_i2d>
 80051e0:	4642      	mov	r2, r8
 80051e2:	464b      	mov	r3, r9
 80051e4:	f7fb fa18 	bl	8000618 <__aeabi_dmul>
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	4630      	mov	r0, r6
 80051ee:	4639      	mov	r1, r7
 80051f0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80051f4:	f7fb f858 	bl	80002a8 <__aeabi_dsub>
 80051f8:	f805 6b01 	strb.w	r6, [r5], #1
 80051fc:	9e01      	ldr	r6, [sp, #4]
 80051fe:	9f03      	ldr	r7, [sp, #12]
 8005200:	1bae      	subs	r6, r5, r6
 8005202:	42b7      	cmp	r7, r6
 8005204:	4602      	mov	r2, r0
 8005206:	460b      	mov	r3, r1
 8005208:	d135      	bne.n	8005276 <_dtoa_r+0x6e6>
 800520a:	f7fb f84f 	bl	80002ac <__adddf3>
 800520e:	4642      	mov	r2, r8
 8005210:	464b      	mov	r3, r9
 8005212:	4606      	mov	r6, r0
 8005214:	460f      	mov	r7, r1
 8005216:	f7fb fc8f 	bl	8000b38 <__aeabi_dcmpgt>
 800521a:	b9d0      	cbnz	r0, 8005252 <_dtoa_r+0x6c2>
 800521c:	4642      	mov	r2, r8
 800521e:	464b      	mov	r3, r9
 8005220:	4630      	mov	r0, r6
 8005222:	4639      	mov	r1, r7
 8005224:	f7fb fc60 	bl	8000ae8 <__aeabi_dcmpeq>
 8005228:	b110      	cbz	r0, 8005230 <_dtoa_r+0x6a0>
 800522a:	f01a 0f01 	tst.w	sl, #1
 800522e:	d110      	bne.n	8005252 <_dtoa_r+0x6c2>
 8005230:	4620      	mov	r0, r4
 8005232:	ee18 1a10 	vmov	r1, s16
 8005236:	f000 fbed 	bl	8005a14 <_Bfree>
 800523a:	2300      	movs	r3, #0
 800523c:	9800      	ldr	r0, [sp, #0]
 800523e:	702b      	strb	r3, [r5, #0]
 8005240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005242:	3001      	adds	r0, #1
 8005244:	6018      	str	r0, [r3, #0]
 8005246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005248:	2b00      	cmp	r3, #0
 800524a:	f43f acf1 	beq.w	8004c30 <_dtoa_r+0xa0>
 800524e:	601d      	str	r5, [r3, #0]
 8005250:	e4ee      	b.n	8004c30 <_dtoa_r+0xa0>
 8005252:	9f00      	ldr	r7, [sp, #0]
 8005254:	462b      	mov	r3, r5
 8005256:	461d      	mov	r5, r3
 8005258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800525c:	2a39      	cmp	r2, #57	; 0x39
 800525e:	d106      	bne.n	800526e <_dtoa_r+0x6de>
 8005260:	9a01      	ldr	r2, [sp, #4]
 8005262:	429a      	cmp	r2, r3
 8005264:	d1f7      	bne.n	8005256 <_dtoa_r+0x6c6>
 8005266:	9901      	ldr	r1, [sp, #4]
 8005268:	2230      	movs	r2, #48	; 0x30
 800526a:	3701      	adds	r7, #1
 800526c:	700a      	strb	r2, [r1, #0]
 800526e:	781a      	ldrb	r2, [r3, #0]
 8005270:	3201      	adds	r2, #1
 8005272:	701a      	strb	r2, [r3, #0]
 8005274:	e790      	b.n	8005198 <_dtoa_r+0x608>
 8005276:	4ba6      	ldr	r3, [pc, #664]	; (8005510 <_dtoa_r+0x980>)
 8005278:	2200      	movs	r2, #0
 800527a:	f7fb f9cd 	bl	8000618 <__aeabi_dmul>
 800527e:	2200      	movs	r2, #0
 8005280:	2300      	movs	r3, #0
 8005282:	4606      	mov	r6, r0
 8005284:	460f      	mov	r7, r1
 8005286:	f7fb fc2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800528a:	2800      	cmp	r0, #0
 800528c:	d09d      	beq.n	80051ca <_dtoa_r+0x63a>
 800528e:	e7cf      	b.n	8005230 <_dtoa_r+0x6a0>
 8005290:	9a08      	ldr	r2, [sp, #32]
 8005292:	2a00      	cmp	r2, #0
 8005294:	f000 80d7 	beq.w	8005446 <_dtoa_r+0x8b6>
 8005298:	9a06      	ldr	r2, [sp, #24]
 800529a:	2a01      	cmp	r2, #1
 800529c:	f300 80ba 	bgt.w	8005414 <_dtoa_r+0x884>
 80052a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052a2:	2a00      	cmp	r2, #0
 80052a4:	f000 80b2 	beq.w	800540c <_dtoa_r+0x87c>
 80052a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80052ac:	9e07      	ldr	r6, [sp, #28]
 80052ae:	9d04      	ldr	r5, [sp, #16]
 80052b0:	9a04      	ldr	r2, [sp, #16]
 80052b2:	441a      	add	r2, r3
 80052b4:	9204      	str	r2, [sp, #16]
 80052b6:	9a05      	ldr	r2, [sp, #20]
 80052b8:	2101      	movs	r1, #1
 80052ba:	441a      	add	r2, r3
 80052bc:	4620      	mov	r0, r4
 80052be:	9205      	str	r2, [sp, #20]
 80052c0:	f000 fc60 	bl	8005b84 <__i2b>
 80052c4:	4607      	mov	r7, r0
 80052c6:	2d00      	cmp	r5, #0
 80052c8:	dd0c      	ble.n	80052e4 <_dtoa_r+0x754>
 80052ca:	9b05      	ldr	r3, [sp, #20]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	dd09      	ble.n	80052e4 <_dtoa_r+0x754>
 80052d0:	42ab      	cmp	r3, r5
 80052d2:	9a04      	ldr	r2, [sp, #16]
 80052d4:	bfa8      	it	ge
 80052d6:	462b      	movge	r3, r5
 80052d8:	1ad2      	subs	r2, r2, r3
 80052da:	9204      	str	r2, [sp, #16]
 80052dc:	9a05      	ldr	r2, [sp, #20]
 80052de:	1aed      	subs	r5, r5, r3
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	9305      	str	r3, [sp, #20]
 80052e4:	9b07      	ldr	r3, [sp, #28]
 80052e6:	b31b      	cbz	r3, 8005330 <_dtoa_r+0x7a0>
 80052e8:	9b08      	ldr	r3, [sp, #32]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f000 80af 	beq.w	800544e <_dtoa_r+0x8be>
 80052f0:	2e00      	cmp	r6, #0
 80052f2:	dd13      	ble.n	800531c <_dtoa_r+0x78c>
 80052f4:	4639      	mov	r1, r7
 80052f6:	4632      	mov	r2, r6
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 fd03 	bl	8005d04 <__pow5mult>
 80052fe:	ee18 2a10 	vmov	r2, s16
 8005302:	4601      	mov	r1, r0
 8005304:	4607      	mov	r7, r0
 8005306:	4620      	mov	r0, r4
 8005308:	f000 fc52 	bl	8005bb0 <__multiply>
 800530c:	ee18 1a10 	vmov	r1, s16
 8005310:	4680      	mov	r8, r0
 8005312:	4620      	mov	r0, r4
 8005314:	f000 fb7e 	bl	8005a14 <_Bfree>
 8005318:	ee08 8a10 	vmov	s16, r8
 800531c:	9b07      	ldr	r3, [sp, #28]
 800531e:	1b9a      	subs	r2, r3, r6
 8005320:	d006      	beq.n	8005330 <_dtoa_r+0x7a0>
 8005322:	ee18 1a10 	vmov	r1, s16
 8005326:	4620      	mov	r0, r4
 8005328:	f000 fcec 	bl	8005d04 <__pow5mult>
 800532c:	ee08 0a10 	vmov	s16, r0
 8005330:	2101      	movs	r1, #1
 8005332:	4620      	mov	r0, r4
 8005334:	f000 fc26 	bl	8005b84 <__i2b>
 8005338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800533a:	2b00      	cmp	r3, #0
 800533c:	4606      	mov	r6, r0
 800533e:	f340 8088 	ble.w	8005452 <_dtoa_r+0x8c2>
 8005342:	461a      	mov	r2, r3
 8005344:	4601      	mov	r1, r0
 8005346:	4620      	mov	r0, r4
 8005348:	f000 fcdc 	bl	8005d04 <__pow5mult>
 800534c:	9b06      	ldr	r3, [sp, #24]
 800534e:	2b01      	cmp	r3, #1
 8005350:	4606      	mov	r6, r0
 8005352:	f340 8081 	ble.w	8005458 <_dtoa_r+0x8c8>
 8005356:	f04f 0800 	mov.w	r8, #0
 800535a:	6933      	ldr	r3, [r6, #16]
 800535c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005360:	6918      	ldr	r0, [r3, #16]
 8005362:	f000 fbbf 	bl	8005ae4 <__hi0bits>
 8005366:	f1c0 0020 	rsb	r0, r0, #32
 800536a:	9b05      	ldr	r3, [sp, #20]
 800536c:	4418      	add	r0, r3
 800536e:	f010 001f 	ands.w	r0, r0, #31
 8005372:	f000 8092 	beq.w	800549a <_dtoa_r+0x90a>
 8005376:	f1c0 0320 	rsb	r3, r0, #32
 800537a:	2b04      	cmp	r3, #4
 800537c:	f340 808a 	ble.w	8005494 <_dtoa_r+0x904>
 8005380:	f1c0 001c 	rsb	r0, r0, #28
 8005384:	9b04      	ldr	r3, [sp, #16]
 8005386:	4403      	add	r3, r0
 8005388:	9304      	str	r3, [sp, #16]
 800538a:	9b05      	ldr	r3, [sp, #20]
 800538c:	4403      	add	r3, r0
 800538e:	4405      	add	r5, r0
 8005390:	9305      	str	r3, [sp, #20]
 8005392:	9b04      	ldr	r3, [sp, #16]
 8005394:	2b00      	cmp	r3, #0
 8005396:	dd07      	ble.n	80053a8 <_dtoa_r+0x818>
 8005398:	ee18 1a10 	vmov	r1, s16
 800539c:	461a      	mov	r2, r3
 800539e:	4620      	mov	r0, r4
 80053a0:	f000 fd0a 	bl	8005db8 <__lshift>
 80053a4:	ee08 0a10 	vmov	s16, r0
 80053a8:	9b05      	ldr	r3, [sp, #20]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	dd05      	ble.n	80053ba <_dtoa_r+0x82a>
 80053ae:	4631      	mov	r1, r6
 80053b0:	461a      	mov	r2, r3
 80053b2:	4620      	mov	r0, r4
 80053b4:	f000 fd00 	bl	8005db8 <__lshift>
 80053b8:	4606      	mov	r6, r0
 80053ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d06e      	beq.n	800549e <_dtoa_r+0x90e>
 80053c0:	ee18 0a10 	vmov	r0, s16
 80053c4:	4631      	mov	r1, r6
 80053c6:	f000 fd67 	bl	8005e98 <__mcmp>
 80053ca:	2800      	cmp	r0, #0
 80053cc:	da67      	bge.n	800549e <_dtoa_r+0x90e>
 80053ce:	9b00      	ldr	r3, [sp, #0]
 80053d0:	3b01      	subs	r3, #1
 80053d2:	ee18 1a10 	vmov	r1, s16
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	220a      	movs	r2, #10
 80053da:	2300      	movs	r3, #0
 80053dc:	4620      	mov	r0, r4
 80053de:	f000 fb3b 	bl	8005a58 <__multadd>
 80053e2:	9b08      	ldr	r3, [sp, #32]
 80053e4:	ee08 0a10 	vmov	s16, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 81b1 	beq.w	8005750 <_dtoa_r+0xbc0>
 80053ee:	2300      	movs	r3, #0
 80053f0:	4639      	mov	r1, r7
 80053f2:	220a      	movs	r2, #10
 80053f4:	4620      	mov	r0, r4
 80053f6:	f000 fb2f 	bl	8005a58 <__multadd>
 80053fa:	9b02      	ldr	r3, [sp, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	4607      	mov	r7, r0
 8005400:	f300 808e 	bgt.w	8005520 <_dtoa_r+0x990>
 8005404:	9b06      	ldr	r3, [sp, #24]
 8005406:	2b02      	cmp	r3, #2
 8005408:	dc51      	bgt.n	80054ae <_dtoa_r+0x91e>
 800540a:	e089      	b.n	8005520 <_dtoa_r+0x990>
 800540c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800540e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005412:	e74b      	b.n	80052ac <_dtoa_r+0x71c>
 8005414:	9b03      	ldr	r3, [sp, #12]
 8005416:	1e5e      	subs	r6, r3, #1
 8005418:	9b07      	ldr	r3, [sp, #28]
 800541a:	42b3      	cmp	r3, r6
 800541c:	bfbf      	itttt	lt
 800541e:	9b07      	ldrlt	r3, [sp, #28]
 8005420:	9607      	strlt	r6, [sp, #28]
 8005422:	1af2      	sublt	r2, r6, r3
 8005424:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005426:	bfb6      	itet	lt
 8005428:	189b      	addlt	r3, r3, r2
 800542a:	1b9e      	subge	r6, r3, r6
 800542c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800542e:	9b03      	ldr	r3, [sp, #12]
 8005430:	bfb8      	it	lt
 8005432:	2600      	movlt	r6, #0
 8005434:	2b00      	cmp	r3, #0
 8005436:	bfb7      	itett	lt
 8005438:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800543c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005440:	1a9d      	sublt	r5, r3, r2
 8005442:	2300      	movlt	r3, #0
 8005444:	e734      	b.n	80052b0 <_dtoa_r+0x720>
 8005446:	9e07      	ldr	r6, [sp, #28]
 8005448:	9d04      	ldr	r5, [sp, #16]
 800544a:	9f08      	ldr	r7, [sp, #32]
 800544c:	e73b      	b.n	80052c6 <_dtoa_r+0x736>
 800544e:	9a07      	ldr	r2, [sp, #28]
 8005450:	e767      	b.n	8005322 <_dtoa_r+0x792>
 8005452:	9b06      	ldr	r3, [sp, #24]
 8005454:	2b01      	cmp	r3, #1
 8005456:	dc18      	bgt.n	800548a <_dtoa_r+0x8fa>
 8005458:	f1ba 0f00 	cmp.w	sl, #0
 800545c:	d115      	bne.n	800548a <_dtoa_r+0x8fa>
 800545e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005462:	b993      	cbnz	r3, 800548a <_dtoa_r+0x8fa>
 8005464:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005468:	0d1b      	lsrs	r3, r3, #20
 800546a:	051b      	lsls	r3, r3, #20
 800546c:	b183      	cbz	r3, 8005490 <_dtoa_r+0x900>
 800546e:	9b04      	ldr	r3, [sp, #16]
 8005470:	3301      	adds	r3, #1
 8005472:	9304      	str	r3, [sp, #16]
 8005474:	9b05      	ldr	r3, [sp, #20]
 8005476:	3301      	adds	r3, #1
 8005478:	9305      	str	r3, [sp, #20]
 800547a:	f04f 0801 	mov.w	r8, #1
 800547e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005480:	2b00      	cmp	r3, #0
 8005482:	f47f af6a 	bne.w	800535a <_dtoa_r+0x7ca>
 8005486:	2001      	movs	r0, #1
 8005488:	e76f      	b.n	800536a <_dtoa_r+0x7da>
 800548a:	f04f 0800 	mov.w	r8, #0
 800548e:	e7f6      	b.n	800547e <_dtoa_r+0x8ee>
 8005490:	4698      	mov	r8, r3
 8005492:	e7f4      	b.n	800547e <_dtoa_r+0x8ee>
 8005494:	f43f af7d 	beq.w	8005392 <_dtoa_r+0x802>
 8005498:	4618      	mov	r0, r3
 800549a:	301c      	adds	r0, #28
 800549c:	e772      	b.n	8005384 <_dtoa_r+0x7f4>
 800549e:	9b03      	ldr	r3, [sp, #12]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	dc37      	bgt.n	8005514 <_dtoa_r+0x984>
 80054a4:	9b06      	ldr	r3, [sp, #24]
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	dd34      	ble.n	8005514 <_dtoa_r+0x984>
 80054aa:	9b03      	ldr	r3, [sp, #12]
 80054ac:	9302      	str	r3, [sp, #8]
 80054ae:	9b02      	ldr	r3, [sp, #8]
 80054b0:	b96b      	cbnz	r3, 80054ce <_dtoa_r+0x93e>
 80054b2:	4631      	mov	r1, r6
 80054b4:	2205      	movs	r2, #5
 80054b6:	4620      	mov	r0, r4
 80054b8:	f000 face 	bl	8005a58 <__multadd>
 80054bc:	4601      	mov	r1, r0
 80054be:	4606      	mov	r6, r0
 80054c0:	ee18 0a10 	vmov	r0, s16
 80054c4:	f000 fce8 	bl	8005e98 <__mcmp>
 80054c8:	2800      	cmp	r0, #0
 80054ca:	f73f adbb 	bgt.w	8005044 <_dtoa_r+0x4b4>
 80054ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054d0:	9d01      	ldr	r5, [sp, #4]
 80054d2:	43db      	mvns	r3, r3
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	f04f 0800 	mov.w	r8, #0
 80054da:	4631      	mov	r1, r6
 80054dc:	4620      	mov	r0, r4
 80054de:	f000 fa99 	bl	8005a14 <_Bfree>
 80054e2:	2f00      	cmp	r7, #0
 80054e4:	f43f aea4 	beq.w	8005230 <_dtoa_r+0x6a0>
 80054e8:	f1b8 0f00 	cmp.w	r8, #0
 80054ec:	d005      	beq.n	80054fa <_dtoa_r+0x96a>
 80054ee:	45b8      	cmp	r8, r7
 80054f0:	d003      	beq.n	80054fa <_dtoa_r+0x96a>
 80054f2:	4641      	mov	r1, r8
 80054f4:	4620      	mov	r0, r4
 80054f6:	f000 fa8d 	bl	8005a14 <_Bfree>
 80054fa:	4639      	mov	r1, r7
 80054fc:	4620      	mov	r0, r4
 80054fe:	f000 fa89 	bl	8005a14 <_Bfree>
 8005502:	e695      	b.n	8005230 <_dtoa_r+0x6a0>
 8005504:	2600      	movs	r6, #0
 8005506:	4637      	mov	r7, r6
 8005508:	e7e1      	b.n	80054ce <_dtoa_r+0x93e>
 800550a:	9700      	str	r7, [sp, #0]
 800550c:	4637      	mov	r7, r6
 800550e:	e599      	b.n	8005044 <_dtoa_r+0x4b4>
 8005510:	40240000 	.word	0x40240000
 8005514:	9b08      	ldr	r3, [sp, #32]
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 80ca 	beq.w	80056b0 <_dtoa_r+0xb20>
 800551c:	9b03      	ldr	r3, [sp, #12]
 800551e:	9302      	str	r3, [sp, #8]
 8005520:	2d00      	cmp	r5, #0
 8005522:	dd05      	ble.n	8005530 <_dtoa_r+0x9a0>
 8005524:	4639      	mov	r1, r7
 8005526:	462a      	mov	r2, r5
 8005528:	4620      	mov	r0, r4
 800552a:	f000 fc45 	bl	8005db8 <__lshift>
 800552e:	4607      	mov	r7, r0
 8005530:	f1b8 0f00 	cmp.w	r8, #0
 8005534:	d05b      	beq.n	80055ee <_dtoa_r+0xa5e>
 8005536:	6879      	ldr	r1, [r7, #4]
 8005538:	4620      	mov	r0, r4
 800553a:	f000 fa2b 	bl	8005994 <_Balloc>
 800553e:	4605      	mov	r5, r0
 8005540:	b928      	cbnz	r0, 800554e <_dtoa_r+0x9be>
 8005542:	4b87      	ldr	r3, [pc, #540]	; (8005760 <_dtoa_r+0xbd0>)
 8005544:	4602      	mov	r2, r0
 8005546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800554a:	f7ff bb3b 	b.w	8004bc4 <_dtoa_r+0x34>
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	3202      	adds	r2, #2
 8005552:	0092      	lsls	r2, r2, #2
 8005554:	f107 010c 	add.w	r1, r7, #12
 8005558:	300c      	adds	r0, #12
 800555a:	f000 fa0d 	bl	8005978 <memcpy>
 800555e:	2201      	movs	r2, #1
 8005560:	4629      	mov	r1, r5
 8005562:	4620      	mov	r0, r4
 8005564:	f000 fc28 	bl	8005db8 <__lshift>
 8005568:	9b01      	ldr	r3, [sp, #4]
 800556a:	f103 0901 	add.w	r9, r3, #1
 800556e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005572:	4413      	add	r3, r2
 8005574:	9305      	str	r3, [sp, #20]
 8005576:	f00a 0301 	and.w	r3, sl, #1
 800557a:	46b8      	mov	r8, r7
 800557c:	9304      	str	r3, [sp, #16]
 800557e:	4607      	mov	r7, r0
 8005580:	4631      	mov	r1, r6
 8005582:	ee18 0a10 	vmov	r0, s16
 8005586:	f7ff fa77 	bl	8004a78 <quorem>
 800558a:	4641      	mov	r1, r8
 800558c:	9002      	str	r0, [sp, #8]
 800558e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005592:	ee18 0a10 	vmov	r0, s16
 8005596:	f000 fc7f 	bl	8005e98 <__mcmp>
 800559a:	463a      	mov	r2, r7
 800559c:	9003      	str	r0, [sp, #12]
 800559e:	4631      	mov	r1, r6
 80055a0:	4620      	mov	r0, r4
 80055a2:	f000 fc95 	bl	8005ed0 <__mdiff>
 80055a6:	68c2      	ldr	r2, [r0, #12]
 80055a8:	f109 3bff 	add.w	fp, r9, #4294967295
 80055ac:	4605      	mov	r5, r0
 80055ae:	bb02      	cbnz	r2, 80055f2 <_dtoa_r+0xa62>
 80055b0:	4601      	mov	r1, r0
 80055b2:	ee18 0a10 	vmov	r0, s16
 80055b6:	f000 fc6f 	bl	8005e98 <__mcmp>
 80055ba:	4602      	mov	r2, r0
 80055bc:	4629      	mov	r1, r5
 80055be:	4620      	mov	r0, r4
 80055c0:	9207      	str	r2, [sp, #28]
 80055c2:	f000 fa27 	bl	8005a14 <_Bfree>
 80055c6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80055ca:	ea43 0102 	orr.w	r1, r3, r2
 80055ce:	9b04      	ldr	r3, [sp, #16]
 80055d0:	430b      	orrs	r3, r1
 80055d2:	464d      	mov	r5, r9
 80055d4:	d10f      	bne.n	80055f6 <_dtoa_r+0xa66>
 80055d6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80055da:	d02a      	beq.n	8005632 <_dtoa_r+0xaa2>
 80055dc:	9b03      	ldr	r3, [sp, #12]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	dd02      	ble.n	80055e8 <_dtoa_r+0xa58>
 80055e2:	9b02      	ldr	r3, [sp, #8]
 80055e4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80055e8:	f88b a000 	strb.w	sl, [fp]
 80055ec:	e775      	b.n	80054da <_dtoa_r+0x94a>
 80055ee:	4638      	mov	r0, r7
 80055f0:	e7ba      	b.n	8005568 <_dtoa_r+0x9d8>
 80055f2:	2201      	movs	r2, #1
 80055f4:	e7e2      	b.n	80055bc <_dtoa_r+0xa2c>
 80055f6:	9b03      	ldr	r3, [sp, #12]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	db04      	blt.n	8005606 <_dtoa_r+0xa76>
 80055fc:	9906      	ldr	r1, [sp, #24]
 80055fe:	430b      	orrs	r3, r1
 8005600:	9904      	ldr	r1, [sp, #16]
 8005602:	430b      	orrs	r3, r1
 8005604:	d122      	bne.n	800564c <_dtoa_r+0xabc>
 8005606:	2a00      	cmp	r2, #0
 8005608:	ddee      	ble.n	80055e8 <_dtoa_r+0xa58>
 800560a:	ee18 1a10 	vmov	r1, s16
 800560e:	2201      	movs	r2, #1
 8005610:	4620      	mov	r0, r4
 8005612:	f000 fbd1 	bl	8005db8 <__lshift>
 8005616:	4631      	mov	r1, r6
 8005618:	ee08 0a10 	vmov	s16, r0
 800561c:	f000 fc3c 	bl	8005e98 <__mcmp>
 8005620:	2800      	cmp	r0, #0
 8005622:	dc03      	bgt.n	800562c <_dtoa_r+0xa9c>
 8005624:	d1e0      	bne.n	80055e8 <_dtoa_r+0xa58>
 8005626:	f01a 0f01 	tst.w	sl, #1
 800562a:	d0dd      	beq.n	80055e8 <_dtoa_r+0xa58>
 800562c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005630:	d1d7      	bne.n	80055e2 <_dtoa_r+0xa52>
 8005632:	2339      	movs	r3, #57	; 0x39
 8005634:	f88b 3000 	strb.w	r3, [fp]
 8005638:	462b      	mov	r3, r5
 800563a:	461d      	mov	r5, r3
 800563c:	3b01      	subs	r3, #1
 800563e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005642:	2a39      	cmp	r2, #57	; 0x39
 8005644:	d071      	beq.n	800572a <_dtoa_r+0xb9a>
 8005646:	3201      	adds	r2, #1
 8005648:	701a      	strb	r2, [r3, #0]
 800564a:	e746      	b.n	80054da <_dtoa_r+0x94a>
 800564c:	2a00      	cmp	r2, #0
 800564e:	dd07      	ble.n	8005660 <_dtoa_r+0xad0>
 8005650:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005654:	d0ed      	beq.n	8005632 <_dtoa_r+0xaa2>
 8005656:	f10a 0301 	add.w	r3, sl, #1
 800565a:	f88b 3000 	strb.w	r3, [fp]
 800565e:	e73c      	b.n	80054da <_dtoa_r+0x94a>
 8005660:	9b05      	ldr	r3, [sp, #20]
 8005662:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005666:	4599      	cmp	r9, r3
 8005668:	d047      	beq.n	80056fa <_dtoa_r+0xb6a>
 800566a:	ee18 1a10 	vmov	r1, s16
 800566e:	2300      	movs	r3, #0
 8005670:	220a      	movs	r2, #10
 8005672:	4620      	mov	r0, r4
 8005674:	f000 f9f0 	bl	8005a58 <__multadd>
 8005678:	45b8      	cmp	r8, r7
 800567a:	ee08 0a10 	vmov	s16, r0
 800567e:	f04f 0300 	mov.w	r3, #0
 8005682:	f04f 020a 	mov.w	r2, #10
 8005686:	4641      	mov	r1, r8
 8005688:	4620      	mov	r0, r4
 800568a:	d106      	bne.n	800569a <_dtoa_r+0xb0a>
 800568c:	f000 f9e4 	bl	8005a58 <__multadd>
 8005690:	4680      	mov	r8, r0
 8005692:	4607      	mov	r7, r0
 8005694:	f109 0901 	add.w	r9, r9, #1
 8005698:	e772      	b.n	8005580 <_dtoa_r+0x9f0>
 800569a:	f000 f9dd 	bl	8005a58 <__multadd>
 800569e:	4639      	mov	r1, r7
 80056a0:	4680      	mov	r8, r0
 80056a2:	2300      	movs	r3, #0
 80056a4:	220a      	movs	r2, #10
 80056a6:	4620      	mov	r0, r4
 80056a8:	f000 f9d6 	bl	8005a58 <__multadd>
 80056ac:	4607      	mov	r7, r0
 80056ae:	e7f1      	b.n	8005694 <_dtoa_r+0xb04>
 80056b0:	9b03      	ldr	r3, [sp, #12]
 80056b2:	9302      	str	r3, [sp, #8]
 80056b4:	9d01      	ldr	r5, [sp, #4]
 80056b6:	ee18 0a10 	vmov	r0, s16
 80056ba:	4631      	mov	r1, r6
 80056bc:	f7ff f9dc 	bl	8004a78 <quorem>
 80056c0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80056c4:	9b01      	ldr	r3, [sp, #4]
 80056c6:	f805 ab01 	strb.w	sl, [r5], #1
 80056ca:	1aea      	subs	r2, r5, r3
 80056cc:	9b02      	ldr	r3, [sp, #8]
 80056ce:	4293      	cmp	r3, r2
 80056d0:	dd09      	ble.n	80056e6 <_dtoa_r+0xb56>
 80056d2:	ee18 1a10 	vmov	r1, s16
 80056d6:	2300      	movs	r3, #0
 80056d8:	220a      	movs	r2, #10
 80056da:	4620      	mov	r0, r4
 80056dc:	f000 f9bc 	bl	8005a58 <__multadd>
 80056e0:	ee08 0a10 	vmov	s16, r0
 80056e4:	e7e7      	b.n	80056b6 <_dtoa_r+0xb26>
 80056e6:	9b02      	ldr	r3, [sp, #8]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	bfc8      	it	gt
 80056ec:	461d      	movgt	r5, r3
 80056ee:	9b01      	ldr	r3, [sp, #4]
 80056f0:	bfd8      	it	le
 80056f2:	2501      	movle	r5, #1
 80056f4:	441d      	add	r5, r3
 80056f6:	f04f 0800 	mov.w	r8, #0
 80056fa:	ee18 1a10 	vmov	r1, s16
 80056fe:	2201      	movs	r2, #1
 8005700:	4620      	mov	r0, r4
 8005702:	f000 fb59 	bl	8005db8 <__lshift>
 8005706:	4631      	mov	r1, r6
 8005708:	ee08 0a10 	vmov	s16, r0
 800570c:	f000 fbc4 	bl	8005e98 <__mcmp>
 8005710:	2800      	cmp	r0, #0
 8005712:	dc91      	bgt.n	8005638 <_dtoa_r+0xaa8>
 8005714:	d102      	bne.n	800571c <_dtoa_r+0xb8c>
 8005716:	f01a 0f01 	tst.w	sl, #1
 800571a:	d18d      	bne.n	8005638 <_dtoa_r+0xaa8>
 800571c:	462b      	mov	r3, r5
 800571e:	461d      	mov	r5, r3
 8005720:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005724:	2a30      	cmp	r2, #48	; 0x30
 8005726:	d0fa      	beq.n	800571e <_dtoa_r+0xb8e>
 8005728:	e6d7      	b.n	80054da <_dtoa_r+0x94a>
 800572a:	9a01      	ldr	r2, [sp, #4]
 800572c:	429a      	cmp	r2, r3
 800572e:	d184      	bne.n	800563a <_dtoa_r+0xaaa>
 8005730:	9b00      	ldr	r3, [sp, #0]
 8005732:	3301      	adds	r3, #1
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	2331      	movs	r3, #49	; 0x31
 8005738:	7013      	strb	r3, [r2, #0]
 800573a:	e6ce      	b.n	80054da <_dtoa_r+0x94a>
 800573c:	4b09      	ldr	r3, [pc, #36]	; (8005764 <_dtoa_r+0xbd4>)
 800573e:	f7ff ba95 	b.w	8004c6c <_dtoa_r+0xdc>
 8005742:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005744:	2b00      	cmp	r3, #0
 8005746:	f47f aa6e 	bne.w	8004c26 <_dtoa_r+0x96>
 800574a:	4b07      	ldr	r3, [pc, #28]	; (8005768 <_dtoa_r+0xbd8>)
 800574c:	f7ff ba8e 	b.w	8004c6c <_dtoa_r+0xdc>
 8005750:	9b02      	ldr	r3, [sp, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	dcae      	bgt.n	80056b4 <_dtoa_r+0xb24>
 8005756:	9b06      	ldr	r3, [sp, #24]
 8005758:	2b02      	cmp	r3, #2
 800575a:	f73f aea8 	bgt.w	80054ae <_dtoa_r+0x91e>
 800575e:	e7a9      	b.n	80056b4 <_dtoa_r+0xb24>
 8005760:	08006cd3 	.word	0x08006cd3
 8005764:	08006c30 	.word	0x08006c30
 8005768:	08006c54 	.word	0x08006c54

0800576c <std>:
 800576c:	2300      	movs	r3, #0
 800576e:	b510      	push	{r4, lr}
 8005770:	4604      	mov	r4, r0
 8005772:	e9c0 3300 	strd	r3, r3, [r0]
 8005776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800577a:	6083      	str	r3, [r0, #8]
 800577c:	8181      	strh	r1, [r0, #12]
 800577e:	6643      	str	r3, [r0, #100]	; 0x64
 8005780:	81c2      	strh	r2, [r0, #14]
 8005782:	6183      	str	r3, [r0, #24]
 8005784:	4619      	mov	r1, r3
 8005786:	2208      	movs	r2, #8
 8005788:	305c      	adds	r0, #92	; 0x5c
 800578a:	f7fe fceb 	bl	8004164 <memset>
 800578e:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <std+0x38>)
 8005790:	6263      	str	r3, [r4, #36]	; 0x24
 8005792:	4b05      	ldr	r3, [pc, #20]	; (80057a8 <std+0x3c>)
 8005794:	62a3      	str	r3, [r4, #40]	; 0x28
 8005796:	4b05      	ldr	r3, [pc, #20]	; (80057ac <std+0x40>)
 8005798:	62e3      	str	r3, [r4, #44]	; 0x2c
 800579a:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <std+0x44>)
 800579c:	6224      	str	r4, [r4, #32]
 800579e:	6323      	str	r3, [r4, #48]	; 0x30
 80057a0:	bd10      	pop	{r4, pc}
 80057a2:	bf00      	nop
 80057a4:	0800655d 	.word	0x0800655d
 80057a8:	0800657f 	.word	0x0800657f
 80057ac:	080065b7 	.word	0x080065b7
 80057b0:	080065db 	.word	0x080065db

080057b4 <_cleanup_r>:
 80057b4:	4901      	ldr	r1, [pc, #4]	; (80057bc <_cleanup_r+0x8>)
 80057b6:	f000 b8af 	b.w	8005918 <_fwalk_reent>
 80057ba:	bf00      	nop
 80057bc:	080068f1 	.word	0x080068f1

080057c0 <__sfmoreglue>:
 80057c0:	b570      	push	{r4, r5, r6, lr}
 80057c2:	2268      	movs	r2, #104	; 0x68
 80057c4:	1e4d      	subs	r5, r1, #1
 80057c6:	4355      	muls	r5, r2
 80057c8:	460e      	mov	r6, r1
 80057ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057ce:	f000 fce7 	bl	80061a0 <_malloc_r>
 80057d2:	4604      	mov	r4, r0
 80057d4:	b140      	cbz	r0, 80057e8 <__sfmoreglue+0x28>
 80057d6:	2100      	movs	r1, #0
 80057d8:	e9c0 1600 	strd	r1, r6, [r0]
 80057dc:	300c      	adds	r0, #12
 80057de:	60a0      	str	r0, [r4, #8]
 80057e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80057e4:	f7fe fcbe 	bl	8004164 <memset>
 80057e8:	4620      	mov	r0, r4
 80057ea:	bd70      	pop	{r4, r5, r6, pc}

080057ec <__sfp_lock_acquire>:
 80057ec:	4801      	ldr	r0, [pc, #4]	; (80057f4 <__sfp_lock_acquire+0x8>)
 80057ee:	f000 b8b8 	b.w	8005962 <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	20000291 	.word	0x20000291

080057f8 <__sfp_lock_release>:
 80057f8:	4801      	ldr	r0, [pc, #4]	; (8005800 <__sfp_lock_release+0x8>)
 80057fa:	f000 b8b3 	b.w	8005964 <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	20000291 	.word	0x20000291

08005804 <__sinit_lock_acquire>:
 8005804:	4801      	ldr	r0, [pc, #4]	; (800580c <__sinit_lock_acquire+0x8>)
 8005806:	f000 b8ac 	b.w	8005962 <__retarget_lock_acquire_recursive>
 800580a:	bf00      	nop
 800580c:	20000292 	.word	0x20000292

08005810 <__sinit_lock_release>:
 8005810:	4801      	ldr	r0, [pc, #4]	; (8005818 <__sinit_lock_release+0x8>)
 8005812:	f000 b8a7 	b.w	8005964 <__retarget_lock_release_recursive>
 8005816:	bf00      	nop
 8005818:	20000292 	.word	0x20000292

0800581c <__sinit>:
 800581c:	b510      	push	{r4, lr}
 800581e:	4604      	mov	r4, r0
 8005820:	f7ff fff0 	bl	8005804 <__sinit_lock_acquire>
 8005824:	69a3      	ldr	r3, [r4, #24]
 8005826:	b11b      	cbz	r3, 8005830 <__sinit+0x14>
 8005828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800582c:	f7ff bff0 	b.w	8005810 <__sinit_lock_release>
 8005830:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005834:	6523      	str	r3, [r4, #80]	; 0x50
 8005836:	4b13      	ldr	r3, [pc, #76]	; (8005884 <__sinit+0x68>)
 8005838:	4a13      	ldr	r2, [pc, #76]	; (8005888 <__sinit+0x6c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	62a2      	str	r2, [r4, #40]	; 0x28
 800583e:	42a3      	cmp	r3, r4
 8005840:	bf04      	itt	eq
 8005842:	2301      	moveq	r3, #1
 8005844:	61a3      	streq	r3, [r4, #24]
 8005846:	4620      	mov	r0, r4
 8005848:	f000 f820 	bl	800588c <__sfp>
 800584c:	6060      	str	r0, [r4, #4]
 800584e:	4620      	mov	r0, r4
 8005850:	f000 f81c 	bl	800588c <__sfp>
 8005854:	60a0      	str	r0, [r4, #8]
 8005856:	4620      	mov	r0, r4
 8005858:	f000 f818 	bl	800588c <__sfp>
 800585c:	2200      	movs	r2, #0
 800585e:	60e0      	str	r0, [r4, #12]
 8005860:	2104      	movs	r1, #4
 8005862:	6860      	ldr	r0, [r4, #4]
 8005864:	f7ff ff82 	bl	800576c <std>
 8005868:	68a0      	ldr	r0, [r4, #8]
 800586a:	2201      	movs	r2, #1
 800586c:	2109      	movs	r1, #9
 800586e:	f7ff ff7d 	bl	800576c <std>
 8005872:	68e0      	ldr	r0, [r4, #12]
 8005874:	2202      	movs	r2, #2
 8005876:	2112      	movs	r1, #18
 8005878:	f7ff ff78 	bl	800576c <std>
 800587c:	2301      	movs	r3, #1
 800587e:	61a3      	str	r3, [r4, #24]
 8005880:	e7d2      	b.n	8005828 <__sinit+0xc>
 8005882:	bf00      	nop
 8005884:	08006c1c 	.word	0x08006c1c
 8005888:	080057b5 	.word	0x080057b5

0800588c <__sfp>:
 800588c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800588e:	4607      	mov	r7, r0
 8005890:	f7ff ffac 	bl	80057ec <__sfp_lock_acquire>
 8005894:	4b1e      	ldr	r3, [pc, #120]	; (8005910 <__sfp+0x84>)
 8005896:	681e      	ldr	r6, [r3, #0]
 8005898:	69b3      	ldr	r3, [r6, #24]
 800589a:	b913      	cbnz	r3, 80058a2 <__sfp+0x16>
 800589c:	4630      	mov	r0, r6
 800589e:	f7ff ffbd 	bl	800581c <__sinit>
 80058a2:	3648      	adds	r6, #72	; 0x48
 80058a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80058a8:	3b01      	subs	r3, #1
 80058aa:	d503      	bpl.n	80058b4 <__sfp+0x28>
 80058ac:	6833      	ldr	r3, [r6, #0]
 80058ae:	b30b      	cbz	r3, 80058f4 <__sfp+0x68>
 80058b0:	6836      	ldr	r6, [r6, #0]
 80058b2:	e7f7      	b.n	80058a4 <__sfp+0x18>
 80058b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058b8:	b9d5      	cbnz	r5, 80058f0 <__sfp+0x64>
 80058ba:	4b16      	ldr	r3, [pc, #88]	; (8005914 <__sfp+0x88>)
 80058bc:	60e3      	str	r3, [r4, #12]
 80058be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80058c2:	6665      	str	r5, [r4, #100]	; 0x64
 80058c4:	f000 f84c 	bl	8005960 <__retarget_lock_init_recursive>
 80058c8:	f7ff ff96 	bl	80057f8 <__sfp_lock_release>
 80058cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80058d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80058d4:	6025      	str	r5, [r4, #0]
 80058d6:	61a5      	str	r5, [r4, #24]
 80058d8:	2208      	movs	r2, #8
 80058da:	4629      	mov	r1, r5
 80058dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80058e0:	f7fe fc40 	bl	8004164 <memset>
 80058e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80058e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80058ec:	4620      	mov	r0, r4
 80058ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058f0:	3468      	adds	r4, #104	; 0x68
 80058f2:	e7d9      	b.n	80058a8 <__sfp+0x1c>
 80058f4:	2104      	movs	r1, #4
 80058f6:	4638      	mov	r0, r7
 80058f8:	f7ff ff62 	bl	80057c0 <__sfmoreglue>
 80058fc:	4604      	mov	r4, r0
 80058fe:	6030      	str	r0, [r6, #0]
 8005900:	2800      	cmp	r0, #0
 8005902:	d1d5      	bne.n	80058b0 <__sfp+0x24>
 8005904:	f7ff ff78 	bl	80057f8 <__sfp_lock_release>
 8005908:	230c      	movs	r3, #12
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	e7ee      	b.n	80058ec <__sfp+0x60>
 800590e:	bf00      	nop
 8005910:	08006c1c 	.word	0x08006c1c
 8005914:	ffff0001 	.word	0xffff0001

08005918 <_fwalk_reent>:
 8005918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800591c:	4606      	mov	r6, r0
 800591e:	4688      	mov	r8, r1
 8005920:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005924:	2700      	movs	r7, #0
 8005926:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800592a:	f1b9 0901 	subs.w	r9, r9, #1
 800592e:	d505      	bpl.n	800593c <_fwalk_reent+0x24>
 8005930:	6824      	ldr	r4, [r4, #0]
 8005932:	2c00      	cmp	r4, #0
 8005934:	d1f7      	bne.n	8005926 <_fwalk_reent+0xe>
 8005936:	4638      	mov	r0, r7
 8005938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800593c:	89ab      	ldrh	r3, [r5, #12]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d907      	bls.n	8005952 <_fwalk_reent+0x3a>
 8005942:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005946:	3301      	adds	r3, #1
 8005948:	d003      	beq.n	8005952 <_fwalk_reent+0x3a>
 800594a:	4629      	mov	r1, r5
 800594c:	4630      	mov	r0, r6
 800594e:	47c0      	blx	r8
 8005950:	4307      	orrs	r7, r0
 8005952:	3568      	adds	r5, #104	; 0x68
 8005954:	e7e9      	b.n	800592a <_fwalk_reent+0x12>
	...

08005958 <_localeconv_r>:
 8005958:	4800      	ldr	r0, [pc, #0]	; (800595c <_localeconv_r+0x4>)
 800595a:	4770      	bx	lr
 800595c:	20000160 	.word	0x20000160

08005960 <__retarget_lock_init_recursive>:
 8005960:	4770      	bx	lr

08005962 <__retarget_lock_acquire_recursive>:
 8005962:	4770      	bx	lr

08005964 <__retarget_lock_release_recursive>:
 8005964:	4770      	bx	lr
	...

08005968 <malloc>:
 8005968:	4b02      	ldr	r3, [pc, #8]	; (8005974 <malloc+0xc>)
 800596a:	4601      	mov	r1, r0
 800596c:	6818      	ldr	r0, [r3, #0]
 800596e:	f000 bc17 	b.w	80061a0 <_malloc_r>
 8005972:	bf00      	nop
 8005974:	2000000c 	.word	0x2000000c

08005978 <memcpy>:
 8005978:	440a      	add	r2, r1
 800597a:	4291      	cmp	r1, r2
 800597c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005980:	d100      	bne.n	8005984 <memcpy+0xc>
 8005982:	4770      	bx	lr
 8005984:	b510      	push	{r4, lr}
 8005986:	f811 4b01 	ldrb.w	r4, [r1], #1
 800598a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800598e:	4291      	cmp	r1, r2
 8005990:	d1f9      	bne.n	8005986 <memcpy+0xe>
 8005992:	bd10      	pop	{r4, pc}

08005994 <_Balloc>:
 8005994:	b570      	push	{r4, r5, r6, lr}
 8005996:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005998:	4604      	mov	r4, r0
 800599a:	460d      	mov	r5, r1
 800599c:	b976      	cbnz	r6, 80059bc <_Balloc+0x28>
 800599e:	2010      	movs	r0, #16
 80059a0:	f7ff ffe2 	bl	8005968 <malloc>
 80059a4:	4602      	mov	r2, r0
 80059a6:	6260      	str	r0, [r4, #36]	; 0x24
 80059a8:	b920      	cbnz	r0, 80059b4 <_Balloc+0x20>
 80059aa:	4b18      	ldr	r3, [pc, #96]	; (8005a0c <_Balloc+0x78>)
 80059ac:	4818      	ldr	r0, [pc, #96]	; (8005a10 <_Balloc+0x7c>)
 80059ae:	2166      	movs	r1, #102	; 0x66
 80059b0:	f000 feea 	bl	8006788 <__assert_func>
 80059b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059b8:	6006      	str	r6, [r0, #0]
 80059ba:	60c6      	str	r6, [r0, #12]
 80059bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80059be:	68f3      	ldr	r3, [r6, #12]
 80059c0:	b183      	cbz	r3, 80059e4 <_Balloc+0x50>
 80059c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80059ca:	b9b8      	cbnz	r0, 80059fc <_Balloc+0x68>
 80059cc:	2101      	movs	r1, #1
 80059ce:	fa01 f605 	lsl.w	r6, r1, r5
 80059d2:	1d72      	adds	r2, r6, #5
 80059d4:	0092      	lsls	r2, r2, #2
 80059d6:	4620      	mov	r0, r4
 80059d8:	f000 fb60 	bl	800609c <_calloc_r>
 80059dc:	b160      	cbz	r0, 80059f8 <_Balloc+0x64>
 80059de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80059e2:	e00e      	b.n	8005a02 <_Balloc+0x6e>
 80059e4:	2221      	movs	r2, #33	; 0x21
 80059e6:	2104      	movs	r1, #4
 80059e8:	4620      	mov	r0, r4
 80059ea:	f000 fb57 	bl	800609c <_calloc_r>
 80059ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059f0:	60f0      	str	r0, [r6, #12]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1e4      	bne.n	80059c2 <_Balloc+0x2e>
 80059f8:	2000      	movs	r0, #0
 80059fa:	bd70      	pop	{r4, r5, r6, pc}
 80059fc:	6802      	ldr	r2, [r0, #0]
 80059fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005a02:	2300      	movs	r3, #0
 8005a04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005a08:	e7f7      	b.n	80059fa <_Balloc+0x66>
 8005a0a:	bf00      	nop
 8005a0c:	08006c61 	.word	0x08006c61
 8005a10:	08006d44 	.word	0x08006d44

08005a14 <_Bfree>:
 8005a14:	b570      	push	{r4, r5, r6, lr}
 8005a16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a18:	4605      	mov	r5, r0
 8005a1a:	460c      	mov	r4, r1
 8005a1c:	b976      	cbnz	r6, 8005a3c <_Bfree+0x28>
 8005a1e:	2010      	movs	r0, #16
 8005a20:	f7ff ffa2 	bl	8005968 <malloc>
 8005a24:	4602      	mov	r2, r0
 8005a26:	6268      	str	r0, [r5, #36]	; 0x24
 8005a28:	b920      	cbnz	r0, 8005a34 <_Bfree+0x20>
 8005a2a:	4b09      	ldr	r3, [pc, #36]	; (8005a50 <_Bfree+0x3c>)
 8005a2c:	4809      	ldr	r0, [pc, #36]	; (8005a54 <_Bfree+0x40>)
 8005a2e:	218a      	movs	r1, #138	; 0x8a
 8005a30:	f000 feaa 	bl	8006788 <__assert_func>
 8005a34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a38:	6006      	str	r6, [r0, #0]
 8005a3a:	60c6      	str	r6, [r0, #12]
 8005a3c:	b13c      	cbz	r4, 8005a4e <_Bfree+0x3a>
 8005a3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a40:	6862      	ldr	r2, [r4, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a48:	6021      	str	r1, [r4, #0]
 8005a4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a4e:	bd70      	pop	{r4, r5, r6, pc}
 8005a50:	08006c61 	.word	0x08006c61
 8005a54:	08006d44 	.word	0x08006d44

08005a58 <__multadd>:
 8005a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5c:	690d      	ldr	r5, [r1, #16]
 8005a5e:	4607      	mov	r7, r0
 8005a60:	460c      	mov	r4, r1
 8005a62:	461e      	mov	r6, r3
 8005a64:	f101 0c14 	add.w	ip, r1, #20
 8005a68:	2000      	movs	r0, #0
 8005a6a:	f8dc 3000 	ldr.w	r3, [ip]
 8005a6e:	b299      	uxth	r1, r3
 8005a70:	fb02 6101 	mla	r1, r2, r1, r6
 8005a74:	0c1e      	lsrs	r6, r3, #16
 8005a76:	0c0b      	lsrs	r3, r1, #16
 8005a78:	fb02 3306 	mla	r3, r2, r6, r3
 8005a7c:	b289      	uxth	r1, r1
 8005a7e:	3001      	adds	r0, #1
 8005a80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a84:	4285      	cmp	r5, r0
 8005a86:	f84c 1b04 	str.w	r1, [ip], #4
 8005a8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a8e:	dcec      	bgt.n	8005a6a <__multadd+0x12>
 8005a90:	b30e      	cbz	r6, 8005ad6 <__multadd+0x7e>
 8005a92:	68a3      	ldr	r3, [r4, #8]
 8005a94:	42ab      	cmp	r3, r5
 8005a96:	dc19      	bgt.n	8005acc <__multadd+0x74>
 8005a98:	6861      	ldr	r1, [r4, #4]
 8005a9a:	4638      	mov	r0, r7
 8005a9c:	3101      	adds	r1, #1
 8005a9e:	f7ff ff79 	bl	8005994 <_Balloc>
 8005aa2:	4680      	mov	r8, r0
 8005aa4:	b928      	cbnz	r0, 8005ab2 <__multadd+0x5a>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	4b0c      	ldr	r3, [pc, #48]	; (8005adc <__multadd+0x84>)
 8005aaa:	480d      	ldr	r0, [pc, #52]	; (8005ae0 <__multadd+0x88>)
 8005aac:	21b5      	movs	r1, #181	; 0xb5
 8005aae:	f000 fe6b 	bl	8006788 <__assert_func>
 8005ab2:	6922      	ldr	r2, [r4, #16]
 8005ab4:	3202      	adds	r2, #2
 8005ab6:	f104 010c 	add.w	r1, r4, #12
 8005aba:	0092      	lsls	r2, r2, #2
 8005abc:	300c      	adds	r0, #12
 8005abe:	f7ff ff5b 	bl	8005978 <memcpy>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4638      	mov	r0, r7
 8005ac6:	f7ff ffa5 	bl	8005a14 <_Bfree>
 8005aca:	4644      	mov	r4, r8
 8005acc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ad0:	3501      	adds	r5, #1
 8005ad2:	615e      	str	r6, [r3, #20]
 8005ad4:	6125      	str	r5, [r4, #16]
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005adc:	08006cd3 	.word	0x08006cd3
 8005ae0:	08006d44 	.word	0x08006d44

08005ae4 <__hi0bits>:
 8005ae4:	0c03      	lsrs	r3, r0, #16
 8005ae6:	041b      	lsls	r3, r3, #16
 8005ae8:	b9d3      	cbnz	r3, 8005b20 <__hi0bits+0x3c>
 8005aea:	0400      	lsls	r0, r0, #16
 8005aec:	2310      	movs	r3, #16
 8005aee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005af2:	bf04      	itt	eq
 8005af4:	0200      	lsleq	r0, r0, #8
 8005af6:	3308      	addeq	r3, #8
 8005af8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005afc:	bf04      	itt	eq
 8005afe:	0100      	lsleq	r0, r0, #4
 8005b00:	3304      	addeq	r3, #4
 8005b02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005b06:	bf04      	itt	eq
 8005b08:	0080      	lsleq	r0, r0, #2
 8005b0a:	3302      	addeq	r3, #2
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	db05      	blt.n	8005b1c <__hi0bits+0x38>
 8005b10:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005b14:	f103 0301 	add.w	r3, r3, #1
 8005b18:	bf08      	it	eq
 8005b1a:	2320      	moveq	r3, #32
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	4770      	bx	lr
 8005b20:	2300      	movs	r3, #0
 8005b22:	e7e4      	b.n	8005aee <__hi0bits+0xa>

08005b24 <__lo0bits>:
 8005b24:	6803      	ldr	r3, [r0, #0]
 8005b26:	f013 0207 	ands.w	r2, r3, #7
 8005b2a:	4601      	mov	r1, r0
 8005b2c:	d00b      	beq.n	8005b46 <__lo0bits+0x22>
 8005b2e:	07da      	lsls	r2, r3, #31
 8005b30:	d423      	bmi.n	8005b7a <__lo0bits+0x56>
 8005b32:	0798      	lsls	r0, r3, #30
 8005b34:	bf49      	itett	mi
 8005b36:	085b      	lsrmi	r3, r3, #1
 8005b38:	089b      	lsrpl	r3, r3, #2
 8005b3a:	2001      	movmi	r0, #1
 8005b3c:	600b      	strmi	r3, [r1, #0]
 8005b3e:	bf5c      	itt	pl
 8005b40:	600b      	strpl	r3, [r1, #0]
 8005b42:	2002      	movpl	r0, #2
 8005b44:	4770      	bx	lr
 8005b46:	b298      	uxth	r0, r3
 8005b48:	b9a8      	cbnz	r0, 8005b76 <__lo0bits+0x52>
 8005b4a:	0c1b      	lsrs	r3, r3, #16
 8005b4c:	2010      	movs	r0, #16
 8005b4e:	b2da      	uxtb	r2, r3
 8005b50:	b90a      	cbnz	r2, 8005b56 <__lo0bits+0x32>
 8005b52:	3008      	adds	r0, #8
 8005b54:	0a1b      	lsrs	r3, r3, #8
 8005b56:	071a      	lsls	r2, r3, #28
 8005b58:	bf04      	itt	eq
 8005b5a:	091b      	lsreq	r3, r3, #4
 8005b5c:	3004      	addeq	r0, #4
 8005b5e:	079a      	lsls	r2, r3, #30
 8005b60:	bf04      	itt	eq
 8005b62:	089b      	lsreq	r3, r3, #2
 8005b64:	3002      	addeq	r0, #2
 8005b66:	07da      	lsls	r2, r3, #31
 8005b68:	d403      	bmi.n	8005b72 <__lo0bits+0x4e>
 8005b6a:	085b      	lsrs	r3, r3, #1
 8005b6c:	f100 0001 	add.w	r0, r0, #1
 8005b70:	d005      	beq.n	8005b7e <__lo0bits+0x5a>
 8005b72:	600b      	str	r3, [r1, #0]
 8005b74:	4770      	bx	lr
 8005b76:	4610      	mov	r0, r2
 8005b78:	e7e9      	b.n	8005b4e <__lo0bits+0x2a>
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	4770      	bx	lr
 8005b7e:	2020      	movs	r0, #32
 8005b80:	4770      	bx	lr
	...

08005b84 <__i2b>:
 8005b84:	b510      	push	{r4, lr}
 8005b86:	460c      	mov	r4, r1
 8005b88:	2101      	movs	r1, #1
 8005b8a:	f7ff ff03 	bl	8005994 <_Balloc>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	b928      	cbnz	r0, 8005b9e <__i2b+0x1a>
 8005b92:	4b05      	ldr	r3, [pc, #20]	; (8005ba8 <__i2b+0x24>)
 8005b94:	4805      	ldr	r0, [pc, #20]	; (8005bac <__i2b+0x28>)
 8005b96:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005b9a:	f000 fdf5 	bl	8006788 <__assert_func>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	6144      	str	r4, [r0, #20]
 8005ba2:	6103      	str	r3, [r0, #16]
 8005ba4:	bd10      	pop	{r4, pc}
 8005ba6:	bf00      	nop
 8005ba8:	08006cd3 	.word	0x08006cd3
 8005bac:	08006d44 	.word	0x08006d44

08005bb0 <__multiply>:
 8005bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bb4:	4691      	mov	r9, r2
 8005bb6:	690a      	ldr	r2, [r1, #16]
 8005bb8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	bfb8      	it	lt
 8005bc0:	460b      	movlt	r3, r1
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	bfbc      	itt	lt
 8005bc6:	464c      	movlt	r4, r9
 8005bc8:	4699      	movlt	r9, r3
 8005bca:	6927      	ldr	r7, [r4, #16]
 8005bcc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005bd0:	68a3      	ldr	r3, [r4, #8]
 8005bd2:	6861      	ldr	r1, [r4, #4]
 8005bd4:	eb07 060a 	add.w	r6, r7, sl
 8005bd8:	42b3      	cmp	r3, r6
 8005bda:	b085      	sub	sp, #20
 8005bdc:	bfb8      	it	lt
 8005bde:	3101      	addlt	r1, #1
 8005be0:	f7ff fed8 	bl	8005994 <_Balloc>
 8005be4:	b930      	cbnz	r0, 8005bf4 <__multiply+0x44>
 8005be6:	4602      	mov	r2, r0
 8005be8:	4b44      	ldr	r3, [pc, #272]	; (8005cfc <__multiply+0x14c>)
 8005bea:	4845      	ldr	r0, [pc, #276]	; (8005d00 <__multiply+0x150>)
 8005bec:	f240 115d 	movw	r1, #349	; 0x15d
 8005bf0:	f000 fdca 	bl	8006788 <__assert_func>
 8005bf4:	f100 0514 	add.w	r5, r0, #20
 8005bf8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bfc:	462b      	mov	r3, r5
 8005bfe:	2200      	movs	r2, #0
 8005c00:	4543      	cmp	r3, r8
 8005c02:	d321      	bcc.n	8005c48 <__multiply+0x98>
 8005c04:	f104 0314 	add.w	r3, r4, #20
 8005c08:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005c0c:	f109 0314 	add.w	r3, r9, #20
 8005c10:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005c14:	9202      	str	r2, [sp, #8]
 8005c16:	1b3a      	subs	r2, r7, r4
 8005c18:	3a15      	subs	r2, #21
 8005c1a:	f022 0203 	bic.w	r2, r2, #3
 8005c1e:	3204      	adds	r2, #4
 8005c20:	f104 0115 	add.w	r1, r4, #21
 8005c24:	428f      	cmp	r7, r1
 8005c26:	bf38      	it	cc
 8005c28:	2204      	movcc	r2, #4
 8005c2a:	9201      	str	r2, [sp, #4]
 8005c2c:	9a02      	ldr	r2, [sp, #8]
 8005c2e:	9303      	str	r3, [sp, #12]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d80c      	bhi.n	8005c4e <__multiply+0x9e>
 8005c34:	2e00      	cmp	r6, #0
 8005c36:	dd03      	ble.n	8005c40 <__multiply+0x90>
 8005c38:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d05a      	beq.n	8005cf6 <__multiply+0x146>
 8005c40:	6106      	str	r6, [r0, #16]
 8005c42:	b005      	add	sp, #20
 8005c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c48:	f843 2b04 	str.w	r2, [r3], #4
 8005c4c:	e7d8      	b.n	8005c00 <__multiply+0x50>
 8005c4e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005c52:	f1ba 0f00 	cmp.w	sl, #0
 8005c56:	d024      	beq.n	8005ca2 <__multiply+0xf2>
 8005c58:	f104 0e14 	add.w	lr, r4, #20
 8005c5c:	46a9      	mov	r9, r5
 8005c5e:	f04f 0c00 	mov.w	ip, #0
 8005c62:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005c66:	f8d9 1000 	ldr.w	r1, [r9]
 8005c6a:	fa1f fb82 	uxth.w	fp, r2
 8005c6e:	b289      	uxth	r1, r1
 8005c70:	fb0a 110b 	mla	r1, sl, fp, r1
 8005c74:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005c78:	f8d9 2000 	ldr.w	r2, [r9]
 8005c7c:	4461      	add	r1, ip
 8005c7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c82:	fb0a c20b 	mla	r2, sl, fp, ip
 8005c86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c8a:	b289      	uxth	r1, r1
 8005c8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c90:	4577      	cmp	r7, lr
 8005c92:	f849 1b04 	str.w	r1, [r9], #4
 8005c96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c9a:	d8e2      	bhi.n	8005c62 <__multiply+0xb2>
 8005c9c:	9a01      	ldr	r2, [sp, #4]
 8005c9e:	f845 c002 	str.w	ip, [r5, r2]
 8005ca2:	9a03      	ldr	r2, [sp, #12]
 8005ca4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005ca8:	3304      	adds	r3, #4
 8005caa:	f1b9 0f00 	cmp.w	r9, #0
 8005cae:	d020      	beq.n	8005cf2 <__multiply+0x142>
 8005cb0:	6829      	ldr	r1, [r5, #0]
 8005cb2:	f104 0c14 	add.w	ip, r4, #20
 8005cb6:	46ae      	mov	lr, r5
 8005cb8:	f04f 0a00 	mov.w	sl, #0
 8005cbc:	f8bc b000 	ldrh.w	fp, [ip]
 8005cc0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005cc4:	fb09 220b 	mla	r2, r9, fp, r2
 8005cc8:	4492      	add	sl, r2
 8005cca:	b289      	uxth	r1, r1
 8005ccc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005cd0:	f84e 1b04 	str.w	r1, [lr], #4
 8005cd4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005cd8:	f8be 1000 	ldrh.w	r1, [lr]
 8005cdc:	0c12      	lsrs	r2, r2, #16
 8005cde:	fb09 1102 	mla	r1, r9, r2, r1
 8005ce2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005ce6:	4567      	cmp	r7, ip
 8005ce8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005cec:	d8e6      	bhi.n	8005cbc <__multiply+0x10c>
 8005cee:	9a01      	ldr	r2, [sp, #4]
 8005cf0:	50a9      	str	r1, [r5, r2]
 8005cf2:	3504      	adds	r5, #4
 8005cf4:	e79a      	b.n	8005c2c <__multiply+0x7c>
 8005cf6:	3e01      	subs	r6, #1
 8005cf8:	e79c      	b.n	8005c34 <__multiply+0x84>
 8005cfa:	bf00      	nop
 8005cfc:	08006cd3 	.word	0x08006cd3
 8005d00:	08006d44 	.word	0x08006d44

08005d04 <__pow5mult>:
 8005d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d08:	4615      	mov	r5, r2
 8005d0a:	f012 0203 	ands.w	r2, r2, #3
 8005d0e:	4606      	mov	r6, r0
 8005d10:	460f      	mov	r7, r1
 8005d12:	d007      	beq.n	8005d24 <__pow5mult+0x20>
 8005d14:	4c25      	ldr	r4, [pc, #148]	; (8005dac <__pow5mult+0xa8>)
 8005d16:	3a01      	subs	r2, #1
 8005d18:	2300      	movs	r3, #0
 8005d1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005d1e:	f7ff fe9b 	bl	8005a58 <__multadd>
 8005d22:	4607      	mov	r7, r0
 8005d24:	10ad      	asrs	r5, r5, #2
 8005d26:	d03d      	beq.n	8005da4 <__pow5mult+0xa0>
 8005d28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005d2a:	b97c      	cbnz	r4, 8005d4c <__pow5mult+0x48>
 8005d2c:	2010      	movs	r0, #16
 8005d2e:	f7ff fe1b 	bl	8005968 <malloc>
 8005d32:	4602      	mov	r2, r0
 8005d34:	6270      	str	r0, [r6, #36]	; 0x24
 8005d36:	b928      	cbnz	r0, 8005d44 <__pow5mult+0x40>
 8005d38:	4b1d      	ldr	r3, [pc, #116]	; (8005db0 <__pow5mult+0xac>)
 8005d3a:	481e      	ldr	r0, [pc, #120]	; (8005db4 <__pow5mult+0xb0>)
 8005d3c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005d40:	f000 fd22 	bl	8006788 <__assert_func>
 8005d44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d48:	6004      	str	r4, [r0, #0]
 8005d4a:	60c4      	str	r4, [r0, #12]
 8005d4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d54:	b94c      	cbnz	r4, 8005d6a <__pow5mult+0x66>
 8005d56:	f240 2171 	movw	r1, #625	; 0x271
 8005d5a:	4630      	mov	r0, r6
 8005d5c:	f7ff ff12 	bl	8005b84 <__i2b>
 8005d60:	2300      	movs	r3, #0
 8005d62:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d66:	4604      	mov	r4, r0
 8005d68:	6003      	str	r3, [r0, #0]
 8005d6a:	f04f 0900 	mov.w	r9, #0
 8005d6e:	07eb      	lsls	r3, r5, #31
 8005d70:	d50a      	bpl.n	8005d88 <__pow5mult+0x84>
 8005d72:	4639      	mov	r1, r7
 8005d74:	4622      	mov	r2, r4
 8005d76:	4630      	mov	r0, r6
 8005d78:	f7ff ff1a 	bl	8005bb0 <__multiply>
 8005d7c:	4639      	mov	r1, r7
 8005d7e:	4680      	mov	r8, r0
 8005d80:	4630      	mov	r0, r6
 8005d82:	f7ff fe47 	bl	8005a14 <_Bfree>
 8005d86:	4647      	mov	r7, r8
 8005d88:	106d      	asrs	r5, r5, #1
 8005d8a:	d00b      	beq.n	8005da4 <__pow5mult+0xa0>
 8005d8c:	6820      	ldr	r0, [r4, #0]
 8005d8e:	b938      	cbnz	r0, 8005da0 <__pow5mult+0x9c>
 8005d90:	4622      	mov	r2, r4
 8005d92:	4621      	mov	r1, r4
 8005d94:	4630      	mov	r0, r6
 8005d96:	f7ff ff0b 	bl	8005bb0 <__multiply>
 8005d9a:	6020      	str	r0, [r4, #0]
 8005d9c:	f8c0 9000 	str.w	r9, [r0]
 8005da0:	4604      	mov	r4, r0
 8005da2:	e7e4      	b.n	8005d6e <__pow5mult+0x6a>
 8005da4:	4638      	mov	r0, r7
 8005da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005daa:	bf00      	nop
 8005dac:	08006e90 	.word	0x08006e90
 8005db0:	08006c61 	.word	0x08006c61
 8005db4:	08006d44 	.word	0x08006d44

08005db8 <__lshift>:
 8005db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dbc:	460c      	mov	r4, r1
 8005dbe:	6849      	ldr	r1, [r1, #4]
 8005dc0:	6923      	ldr	r3, [r4, #16]
 8005dc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005dc6:	68a3      	ldr	r3, [r4, #8]
 8005dc8:	4607      	mov	r7, r0
 8005dca:	4691      	mov	r9, r2
 8005dcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005dd0:	f108 0601 	add.w	r6, r8, #1
 8005dd4:	42b3      	cmp	r3, r6
 8005dd6:	db0b      	blt.n	8005df0 <__lshift+0x38>
 8005dd8:	4638      	mov	r0, r7
 8005dda:	f7ff fddb 	bl	8005994 <_Balloc>
 8005dde:	4605      	mov	r5, r0
 8005de0:	b948      	cbnz	r0, 8005df6 <__lshift+0x3e>
 8005de2:	4602      	mov	r2, r0
 8005de4:	4b2a      	ldr	r3, [pc, #168]	; (8005e90 <__lshift+0xd8>)
 8005de6:	482b      	ldr	r0, [pc, #172]	; (8005e94 <__lshift+0xdc>)
 8005de8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005dec:	f000 fccc 	bl	8006788 <__assert_func>
 8005df0:	3101      	adds	r1, #1
 8005df2:	005b      	lsls	r3, r3, #1
 8005df4:	e7ee      	b.n	8005dd4 <__lshift+0x1c>
 8005df6:	2300      	movs	r3, #0
 8005df8:	f100 0114 	add.w	r1, r0, #20
 8005dfc:	f100 0210 	add.w	r2, r0, #16
 8005e00:	4618      	mov	r0, r3
 8005e02:	4553      	cmp	r3, sl
 8005e04:	db37      	blt.n	8005e76 <__lshift+0xbe>
 8005e06:	6920      	ldr	r0, [r4, #16]
 8005e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e0c:	f104 0314 	add.w	r3, r4, #20
 8005e10:	f019 091f 	ands.w	r9, r9, #31
 8005e14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005e1c:	d02f      	beq.n	8005e7e <__lshift+0xc6>
 8005e1e:	f1c9 0e20 	rsb	lr, r9, #32
 8005e22:	468a      	mov	sl, r1
 8005e24:	f04f 0c00 	mov.w	ip, #0
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	fa02 f209 	lsl.w	r2, r2, r9
 8005e2e:	ea42 020c 	orr.w	r2, r2, ip
 8005e32:	f84a 2b04 	str.w	r2, [sl], #4
 8005e36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e3a:	4298      	cmp	r0, r3
 8005e3c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005e40:	d8f2      	bhi.n	8005e28 <__lshift+0x70>
 8005e42:	1b03      	subs	r3, r0, r4
 8005e44:	3b15      	subs	r3, #21
 8005e46:	f023 0303 	bic.w	r3, r3, #3
 8005e4a:	3304      	adds	r3, #4
 8005e4c:	f104 0215 	add.w	r2, r4, #21
 8005e50:	4290      	cmp	r0, r2
 8005e52:	bf38      	it	cc
 8005e54:	2304      	movcc	r3, #4
 8005e56:	f841 c003 	str.w	ip, [r1, r3]
 8005e5a:	f1bc 0f00 	cmp.w	ip, #0
 8005e5e:	d001      	beq.n	8005e64 <__lshift+0xac>
 8005e60:	f108 0602 	add.w	r6, r8, #2
 8005e64:	3e01      	subs	r6, #1
 8005e66:	4638      	mov	r0, r7
 8005e68:	612e      	str	r6, [r5, #16]
 8005e6a:	4621      	mov	r1, r4
 8005e6c:	f7ff fdd2 	bl	8005a14 <_Bfree>
 8005e70:	4628      	mov	r0, r5
 8005e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e76:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	e7c1      	b.n	8005e02 <__lshift+0x4a>
 8005e7e:	3904      	subs	r1, #4
 8005e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e84:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e88:	4298      	cmp	r0, r3
 8005e8a:	d8f9      	bhi.n	8005e80 <__lshift+0xc8>
 8005e8c:	e7ea      	b.n	8005e64 <__lshift+0xac>
 8005e8e:	bf00      	nop
 8005e90:	08006cd3 	.word	0x08006cd3
 8005e94:	08006d44 	.word	0x08006d44

08005e98 <__mcmp>:
 8005e98:	b530      	push	{r4, r5, lr}
 8005e9a:	6902      	ldr	r2, [r0, #16]
 8005e9c:	690c      	ldr	r4, [r1, #16]
 8005e9e:	1b12      	subs	r2, r2, r4
 8005ea0:	d10e      	bne.n	8005ec0 <__mcmp+0x28>
 8005ea2:	f100 0314 	add.w	r3, r0, #20
 8005ea6:	3114      	adds	r1, #20
 8005ea8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005eac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005eb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005eb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005eb8:	42a5      	cmp	r5, r4
 8005eba:	d003      	beq.n	8005ec4 <__mcmp+0x2c>
 8005ebc:	d305      	bcc.n	8005eca <__mcmp+0x32>
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	4610      	mov	r0, r2
 8005ec2:	bd30      	pop	{r4, r5, pc}
 8005ec4:	4283      	cmp	r3, r0
 8005ec6:	d3f3      	bcc.n	8005eb0 <__mcmp+0x18>
 8005ec8:	e7fa      	b.n	8005ec0 <__mcmp+0x28>
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	e7f7      	b.n	8005ec0 <__mcmp+0x28>

08005ed0 <__mdiff>:
 8005ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	4606      	mov	r6, r0
 8005ed8:	4611      	mov	r1, r2
 8005eda:	4620      	mov	r0, r4
 8005edc:	4690      	mov	r8, r2
 8005ede:	f7ff ffdb 	bl	8005e98 <__mcmp>
 8005ee2:	1e05      	subs	r5, r0, #0
 8005ee4:	d110      	bne.n	8005f08 <__mdiff+0x38>
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	4630      	mov	r0, r6
 8005eea:	f7ff fd53 	bl	8005994 <_Balloc>
 8005eee:	b930      	cbnz	r0, 8005efe <__mdiff+0x2e>
 8005ef0:	4b3a      	ldr	r3, [pc, #232]	; (8005fdc <__mdiff+0x10c>)
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	f240 2132 	movw	r1, #562	; 0x232
 8005ef8:	4839      	ldr	r0, [pc, #228]	; (8005fe0 <__mdiff+0x110>)
 8005efa:	f000 fc45 	bl	8006788 <__assert_func>
 8005efe:	2301      	movs	r3, #1
 8005f00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005f04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f08:	bfa4      	itt	ge
 8005f0a:	4643      	movge	r3, r8
 8005f0c:	46a0      	movge	r8, r4
 8005f0e:	4630      	mov	r0, r6
 8005f10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005f14:	bfa6      	itte	ge
 8005f16:	461c      	movge	r4, r3
 8005f18:	2500      	movge	r5, #0
 8005f1a:	2501      	movlt	r5, #1
 8005f1c:	f7ff fd3a 	bl	8005994 <_Balloc>
 8005f20:	b920      	cbnz	r0, 8005f2c <__mdiff+0x5c>
 8005f22:	4b2e      	ldr	r3, [pc, #184]	; (8005fdc <__mdiff+0x10c>)
 8005f24:	4602      	mov	r2, r0
 8005f26:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005f2a:	e7e5      	b.n	8005ef8 <__mdiff+0x28>
 8005f2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005f30:	6926      	ldr	r6, [r4, #16]
 8005f32:	60c5      	str	r5, [r0, #12]
 8005f34:	f104 0914 	add.w	r9, r4, #20
 8005f38:	f108 0514 	add.w	r5, r8, #20
 8005f3c:	f100 0e14 	add.w	lr, r0, #20
 8005f40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005f44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005f48:	f108 0210 	add.w	r2, r8, #16
 8005f4c:	46f2      	mov	sl, lr
 8005f4e:	2100      	movs	r1, #0
 8005f50:	f859 3b04 	ldr.w	r3, [r9], #4
 8005f54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005f58:	fa1f f883 	uxth.w	r8, r3
 8005f5c:	fa11 f18b 	uxtah	r1, r1, fp
 8005f60:	0c1b      	lsrs	r3, r3, #16
 8005f62:	eba1 0808 	sub.w	r8, r1, r8
 8005f66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005f6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005f6e:	fa1f f888 	uxth.w	r8, r8
 8005f72:	1419      	asrs	r1, r3, #16
 8005f74:	454e      	cmp	r6, r9
 8005f76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005f7a:	f84a 3b04 	str.w	r3, [sl], #4
 8005f7e:	d8e7      	bhi.n	8005f50 <__mdiff+0x80>
 8005f80:	1b33      	subs	r3, r6, r4
 8005f82:	3b15      	subs	r3, #21
 8005f84:	f023 0303 	bic.w	r3, r3, #3
 8005f88:	3304      	adds	r3, #4
 8005f8a:	3415      	adds	r4, #21
 8005f8c:	42a6      	cmp	r6, r4
 8005f8e:	bf38      	it	cc
 8005f90:	2304      	movcc	r3, #4
 8005f92:	441d      	add	r5, r3
 8005f94:	4473      	add	r3, lr
 8005f96:	469e      	mov	lr, r3
 8005f98:	462e      	mov	r6, r5
 8005f9a:	4566      	cmp	r6, ip
 8005f9c:	d30e      	bcc.n	8005fbc <__mdiff+0xec>
 8005f9e:	f10c 0203 	add.w	r2, ip, #3
 8005fa2:	1b52      	subs	r2, r2, r5
 8005fa4:	f022 0203 	bic.w	r2, r2, #3
 8005fa8:	3d03      	subs	r5, #3
 8005faa:	45ac      	cmp	ip, r5
 8005fac:	bf38      	it	cc
 8005fae:	2200      	movcc	r2, #0
 8005fb0:	441a      	add	r2, r3
 8005fb2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005fb6:	b17b      	cbz	r3, 8005fd8 <__mdiff+0x108>
 8005fb8:	6107      	str	r7, [r0, #16]
 8005fba:	e7a3      	b.n	8005f04 <__mdiff+0x34>
 8005fbc:	f856 8b04 	ldr.w	r8, [r6], #4
 8005fc0:	fa11 f288 	uxtah	r2, r1, r8
 8005fc4:	1414      	asrs	r4, r2, #16
 8005fc6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005fca:	b292      	uxth	r2, r2
 8005fcc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005fd0:	f84e 2b04 	str.w	r2, [lr], #4
 8005fd4:	1421      	asrs	r1, r4, #16
 8005fd6:	e7e0      	b.n	8005f9a <__mdiff+0xca>
 8005fd8:	3f01      	subs	r7, #1
 8005fda:	e7ea      	b.n	8005fb2 <__mdiff+0xe2>
 8005fdc:	08006cd3 	.word	0x08006cd3
 8005fe0:	08006d44 	.word	0x08006d44

08005fe4 <__d2b>:
 8005fe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005fe8:	4689      	mov	r9, r1
 8005fea:	2101      	movs	r1, #1
 8005fec:	ec57 6b10 	vmov	r6, r7, d0
 8005ff0:	4690      	mov	r8, r2
 8005ff2:	f7ff fccf 	bl	8005994 <_Balloc>
 8005ff6:	4604      	mov	r4, r0
 8005ff8:	b930      	cbnz	r0, 8006008 <__d2b+0x24>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	4b25      	ldr	r3, [pc, #148]	; (8006094 <__d2b+0xb0>)
 8005ffe:	4826      	ldr	r0, [pc, #152]	; (8006098 <__d2b+0xb4>)
 8006000:	f240 310a 	movw	r1, #778	; 0x30a
 8006004:	f000 fbc0 	bl	8006788 <__assert_func>
 8006008:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800600c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006010:	bb35      	cbnz	r5, 8006060 <__d2b+0x7c>
 8006012:	2e00      	cmp	r6, #0
 8006014:	9301      	str	r3, [sp, #4]
 8006016:	d028      	beq.n	800606a <__d2b+0x86>
 8006018:	4668      	mov	r0, sp
 800601a:	9600      	str	r6, [sp, #0]
 800601c:	f7ff fd82 	bl	8005b24 <__lo0bits>
 8006020:	9900      	ldr	r1, [sp, #0]
 8006022:	b300      	cbz	r0, 8006066 <__d2b+0x82>
 8006024:	9a01      	ldr	r2, [sp, #4]
 8006026:	f1c0 0320 	rsb	r3, r0, #32
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	430b      	orrs	r3, r1
 8006030:	40c2      	lsrs	r2, r0
 8006032:	6163      	str	r3, [r4, #20]
 8006034:	9201      	str	r2, [sp, #4]
 8006036:	9b01      	ldr	r3, [sp, #4]
 8006038:	61a3      	str	r3, [r4, #24]
 800603a:	2b00      	cmp	r3, #0
 800603c:	bf14      	ite	ne
 800603e:	2202      	movne	r2, #2
 8006040:	2201      	moveq	r2, #1
 8006042:	6122      	str	r2, [r4, #16]
 8006044:	b1d5      	cbz	r5, 800607c <__d2b+0x98>
 8006046:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800604a:	4405      	add	r5, r0
 800604c:	f8c9 5000 	str.w	r5, [r9]
 8006050:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006054:	f8c8 0000 	str.w	r0, [r8]
 8006058:	4620      	mov	r0, r4
 800605a:	b003      	add	sp, #12
 800605c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006060:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006064:	e7d5      	b.n	8006012 <__d2b+0x2e>
 8006066:	6161      	str	r1, [r4, #20]
 8006068:	e7e5      	b.n	8006036 <__d2b+0x52>
 800606a:	a801      	add	r0, sp, #4
 800606c:	f7ff fd5a 	bl	8005b24 <__lo0bits>
 8006070:	9b01      	ldr	r3, [sp, #4]
 8006072:	6163      	str	r3, [r4, #20]
 8006074:	2201      	movs	r2, #1
 8006076:	6122      	str	r2, [r4, #16]
 8006078:	3020      	adds	r0, #32
 800607a:	e7e3      	b.n	8006044 <__d2b+0x60>
 800607c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006080:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006084:	f8c9 0000 	str.w	r0, [r9]
 8006088:	6918      	ldr	r0, [r3, #16]
 800608a:	f7ff fd2b 	bl	8005ae4 <__hi0bits>
 800608e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006092:	e7df      	b.n	8006054 <__d2b+0x70>
 8006094:	08006cd3 	.word	0x08006cd3
 8006098:	08006d44 	.word	0x08006d44

0800609c <_calloc_r>:
 800609c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800609e:	fba1 2402 	umull	r2, r4, r1, r2
 80060a2:	b94c      	cbnz	r4, 80060b8 <_calloc_r+0x1c>
 80060a4:	4611      	mov	r1, r2
 80060a6:	9201      	str	r2, [sp, #4]
 80060a8:	f000 f87a 	bl	80061a0 <_malloc_r>
 80060ac:	9a01      	ldr	r2, [sp, #4]
 80060ae:	4605      	mov	r5, r0
 80060b0:	b930      	cbnz	r0, 80060c0 <_calloc_r+0x24>
 80060b2:	4628      	mov	r0, r5
 80060b4:	b003      	add	sp, #12
 80060b6:	bd30      	pop	{r4, r5, pc}
 80060b8:	220c      	movs	r2, #12
 80060ba:	6002      	str	r2, [r0, #0]
 80060bc:	2500      	movs	r5, #0
 80060be:	e7f8      	b.n	80060b2 <_calloc_r+0x16>
 80060c0:	4621      	mov	r1, r4
 80060c2:	f7fe f84f 	bl	8004164 <memset>
 80060c6:	e7f4      	b.n	80060b2 <_calloc_r+0x16>

080060c8 <_free_r>:
 80060c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060ca:	2900      	cmp	r1, #0
 80060cc:	d044      	beq.n	8006158 <_free_r+0x90>
 80060ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060d2:	9001      	str	r0, [sp, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f1a1 0404 	sub.w	r4, r1, #4
 80060da:	bfb8      	it	lt
 80060dc:	18e4      	addlt	r4, r4, r3
 80060de:	f000 fcdf 	bl	8006aa0 <__malloc_lock>
 80060e2:	4a1e      	ldr	r2, [pc, #120]	; (800615c <_free_r+0x94>)
 80060e4:	9801      	ldr	r0, [sp, #4]
 80060e6:	6813      	ldr	r3, [r2, #0]
 80060e8:	b933      	cbnz	r3, 80060f8 <_free_r+0x30>
 80060ea:	6063      	str	r3, [r4, #4]
 80060ec:	6014      	str	r4, [r2, #0]
 80060ee:	b003      	add	sp, #12
 80060f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060f4:	f000 bcda 	b.w	8006aac <__malloc_unlock>
 80060f8:	42a3      	cmp	r3, r4
 80060fa:	d908      	bls.n	800610e <_free_r+0x46>
 80060fc:	6825      	ldr	r5, [r4, #0]
 80060fe:	1961      	adds	r1, r4, r5
 8006100:	428b      	cmp	r3, r1
 8006102:	bf01      	itttt	eq
 8006104:	6819      	ldreq	r1, [r3, #0]
 8006106:	685b      	ldreq	r3, [r3, #4]
 8006108:	1949      	addeq	r1, r1, r5
 800610a:	6021      	streq	r1, [r4, #0]
 800610c:	e7ed      	b.n	80060ea <_free_r+0x22>
 800610e:	461a      	mov	r2, r3
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	b10b      	cbz	r3, 8006118 <_free_r+0x50>
 8006114:	42a3      	cmp	r3, r4
 8006116:	d9fa      	bls.n	800610e <_free_r+0x46>
 8006118:	6811      	ldr	r1, [r2, #0]
 800611a:	1855      	adds	r5, r2, r1
 800611c:	42a5      	cmp	r5, r4
 800611e:	d10b      	bne.n	8006138 <_free_r+0x70>
 8006120:	6824      	ldr	r4, [r4, #0]
 8006122:	4421      	add	r1, r4
 8006124:	1854      	adds	r4, r2, r1
 8006126:	42a3      	cmp	r3, r4
 8006128:	6011      	str	r1, [r2, #0]
 800612a:	d1e0      	bne.n	80060ee <_free_r+0x26>
 800612c:	681c      	ldr	r4, [r3, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	6053      	str	r3, [r2, #4]
 8006132:	4421      	add	r1, r4
 8006134:	6011      	str	r1, [r2, #0]
 8006136:	e7da      	b.n	80060ee <_free_r+0x26>
 8006138:	d902      	bls.n	8006140 <_free_r+0x78>
 800613a:	230c      	movs	r3, #12
 800613c:	6003      	str	r3, [r0, #0]
 800613e:	e7d6      	b.n	80060ee <_free_r+0x26>
 8006140:	6825      	ldr	r5, [r4, #0]
 8006142:	1961      	adds	r1, r4, r5
 8006144:	428b      	cmp	r3, r1
 8006146:	bf04      	itt	eq
 8006148:	6819      	ldreq	r1, [r3, #0]
 800614a:	685b      	ldreq	r3, [r3, #4]
 800614c:	6063      	str	r3, [r4, #4]
 800614e:	bf04      	itt	eq
 8006150:	1949      	addeq	r1, r1, r5
 8006152:	6021      	streq	r1, [r4, #0]
 8006154:	6054      	str	r4, [r2, #4]
 8006156:	e7ca      	b.n	80060ee <_free_r+0x26>
 8006158:	b003      	add	sp, #12
 800615a:	bd30      	pop	{r4, r5, pc}
 800615c:	20000294 	.word	0x20000294

08006160 <sbrk_aligned>:
 8006160:	b570      	push	{r4, r5, r6, lr}
 8006162:	4e0e      	ldr	r6, [pc, #56]	; (800619c <sbrk_aligned+0x3c>)
 8006164:	460c      	mov	r4, r1
 8006166:	6831      	ldr	r1, [r6, #0]
 8006168:	4605      	mov	r5, r0
 800616a:	b911      	cbnz	r1, 8006172 <sbrk_aligned+0x12>
 800616c:	f000 f9e6 	bl	800653c <_sbrk_r>
 8006170:	6030      	str	r0, [r6, #0]
 8006172:	4621      	mov	r1, r4
 8006174:	4628      	mov	r0, r5
 8006176:	f000 f9e1 	bl	800653c <_sbrk_r>
 800617a:	1c43      	adds	r3, r0, #1
 800617c:	d00a      	beq.n	8006194 <sbrk_aligned+0x34>
 800617e:	1cc4      	adds	r4, r0, #3
 8006180:	f024 0403 	bic.w	r4, r4, #3
 8006184:	42a0      	cmp	r0, r4
 8006186:	d007      	beq.n	8006198 <sbrk_aligned+0x38>
 8006188:	1a21      	subs	r1, r4, r0
 800618a:	4628      	mov	r0, r5
 800618c:	f000 f9d6 	bl	800653c <_sbrk_r>
 8006190:	3001      	adds	r0, #1
 8006192:	d101      	bne.n	8006198 <sbrk_aligned+0x38>
 8006194:	f04f 34ff 	mov.w	r4, #4294967295
 8006198:	4620      	mov	r0, r4
 800619a:	bd70      	pop	{r4, r5, r6, pc}
 800619c:	20000298 	.word	0x20000298

080061a0 <_malloc_r>:
 80061a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061a4:	1ccd      	adds	r5, r1, #3
 80061a6:	f025 0503 	bic.w	r5, r5, #3
 80061aa:	3508      	adds	r5, #8
 80061ac:	2d0c      	cmp	r5, #12
 80061ae:	bf38      	it	cc
 80061b0:	250c      	movcc	r5, #12
 80061b2:	2d00      	cmp	r5, #0
 80061b4:	4607      	mov	r7, r0
 80061b6:	db01      	blt.n	80061bc <_malloc_r+0x1c>
 80061b8:	42a9      	cmp	r1, r5
 80061ba:	d905      	bls.n	80061c8 <_malloc_r+0x28>
 80061bc:	230c      	movs	r3, #12
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	2600      	movs	r6, #0
 80061c2:	4630      	mov	r0, r6
 80061c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061c8:	4e2e      	ldr	r6, [pc, #184]	; (8006284 <_malloc_r+0xe4>)
 80061ca:	f000 fc69 	bl	8006aa0 <__malloc_lock>
 80061ce:	6833      	ldr	r3, [r6, #0]
 80061d0:	461c      	mov	r4, r3
 80061d2:	bb34      	cbnz	r4, 8006222 <_malloc_r+0x82>
 80061d4:	4629      	mov	r1, r5
 80061d6:	4638      	mov	r0, r7
 80061d8:	f7ff ffc2 	bl	8006160 <sbrk_aligned>
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	4604      	mov	r4, r0
 80061e0:	d14d      	bne.n	800627e <_malloc_r+0xde>
 80061e2:	6834      	ldr	r4, [r6, #0]
 80061e4:	4626      	mov	r6, r4
 80061e6:	2e00      	cmp	r6, #0
 80061e8:	d140      	bne.n	800626c <_malloc_r+0xcc>
 80061ea:	6823      	ldr	r3, [r4, #0]
 80061ec:	4631      	mov	r1, r6
 80061ee:	4638      	mov	r0, r7
 80061f0:	eb04 0803 	add.w	r8, r4, r3
 80061f4:	f000 f9a2 	bl	800653c <_sbrk_r>
 80061f8:	4580      	cmp	r8, r0
 80061fa:	d13a      	bne.n	8006272 <_malloc_r+0xd2>
 80061fc:	6821      	ldr	r1, [r4, #0]
 80061fe:	3503      	adds	r5, #3
 8006200:	1a6d      	subs	r5, r5, r1
 8006202:	f025 0503 	bic.w	r5, r5, #3
 8006206:	3508      	adds	r5, #8
 8006208:	2d0c      	cmp	r5, #12
 800620a:	bf38      	it	cc
 800620c:	250c      	movcc	r5, #12
 800620e:	4629      	mov	r1, r5
 8006210:	4638      	mov	r0, r7
 8006212:	f7ff ffa5 	bl	8006160 <sbrk_aligned>
 8006216:	3001      	adds	r0, #1
 8006218:	d02b      	beq.n	8006272 <_malloc_r+0xd2>
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	442b      	add	r3, r5
 800621e:	6023      	str	r3, [r4, #0]
 8006220:	e00e      	b.n	8006240 <_malloc_r+0xa0>
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	1b52      	subs	r2, r2, r5
 8006226:	d41e      	bmi.n	8006266 <_malloc_r+0xc6>
 8006228:	2a0b      	cmp	r2, #11
 800622a:	d916      	bls.n	800625a <_malloc_r+0xba>
 800622c:	1961      	adds	r1, r4, r5
 800622e:	42a3      	cmp	r3, r4
 8006230:	6025      	str	r5, [r4, #0]
 8006232:	bf18      	it	ne
 8006234:	6059      	strne	r1, [r3, #4]
 8006236:	6863      	ldr	r3, [r4, #4]
 8006238:	bf08      	it	eq
 800623a:	6031      	streq	r1, [r6, #0]
 800623c:	5162      	str	r2, [r4, r5]
 800623e:	604b      	str	r3, [r1, #4]
 8006240:	4638      	mov	r0, r7
 8006242:	f104 060b 	add.w	r6, r4, #11
 8006246:	f000 fc31 	bl	8006aac <__malloc_unlock>
 800624a:	f026 0607 	bic.w	r6, r6, #7
 800624e:	1d23      	adds	r3, r4, #4
 8006250:	1af2      	subs	r2, r6, r3
 8006252:	d0b6      	beq.n	80061c2 <_malloc_r+0x22>
 8006254:	1b9b      	subs	r3, r3, r6
 8006256:	50a3      	str	r3, [r4, r2]
 8006258:	e7b3      	b.n	80061c2 <_malloc_r+0x22>
 800625a:	6862      	ldr	r2, [r4, #4]
 800625c:	42a3      	cmp	r3, r4
 800625e:	bf0c      	ite	eq
 8006260:	6032      	streq	r2, [r6, #0]
 8006262:	605a      	strne	r2, [r3, #4]
 8006264:	e7ec      	b.n	8006240 <_malloc_r+0xa0>
 8006266:	4623      	mov	r3, r4
 8006268:	6864      	ldr	r4, [r4, #4]
 800626a:	e7b2      	b.n	80061d2 <_malloc_r+0x32>
 800626c:	4634      	mov	r4, r6
 800626e:	6876      	ldr	r6, [r6, #4]
 8006270:	e7b9      	b.n	80061e6 <_malloc_r+0x46>
 8006272:	230c      	movs	r3, #12
 8006274:	603b      	str	r3, [r7, #0]
 8006276:	4638      	mov	r0, r7
 8006278:	f000 fc18 	bl	8006aac <__malloc_unlock>
 800627c:	e7a1      	b.n	80061c2 <_malloc_r+0x22>
 800627e:	6025      	str	r5, [r4, #0]
 8006280:	e7de      	b.n	8006240 <_malloc_r+0xa0>
 8006282:	bf00      	nop
 8006284:	20000294 	.word	0x20000294

08006288 <__sfputc_r>:
 8006288:	6893      	ldr	r3, [r2, #8]
 800628a:	3b01      	subs	r3, #1
 800628c:	2b00      	cmp	r3, #0
 800628e:	b410      	push	{r4}
 8006290:	6093      	str	r3, [r2, #8]
 8006292:	da08      	bge.n	80062a6 <__sfputc_r+0x1e>
 8006294:	6994      	ldr	r4, [r2, #24]
 8006296:	42a3      	cmp	r3, r4
 8006298:	db01      	blt.n	800629e <__sfputc_r+0x16>
 800629a:	290a      	cmp	r1, #10
 800629c:	d103      	bne.n	80062a6 <__sfputc_r+0x1e>
 800629e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062a2:	f000 b99f 	b.w	80065e4 <__swbuf_r>
 80062a6:	6813      	ldr	r3, [r2, #0]
 80062a8:	1c58      	adds	r0, r3, #1
 80062aa:	6010      	str	r0, [r2, #0]
 80062ac:	7019      	strb	r1, [r3, #0]
 80062ae:	4608      	mov	r0, r1
 80062b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <__sfputs_r>:
 80062b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062b8:	4606      	mov	r6, r0
 80062ba:	460f      	mov	r7, r1
 80062bc:	4614      	mov	r4, r2
 80062be:	18d5      	adds	r5, r2, r3
 80062c0:	42ac      	cmp	r4, r5
 80062c2:	d101      	bne.n	80062c8 <__sfputs_r+0x12>
 80062c4:	2000      	movs	r0, #0
 80062c6:	e007      	b.n	80062d8 <__sfputs_r+0x22>
 80062c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062cc:	463a      	mov	r2, r7
 80062ce:	4630      	mov	r0, r6
 80062d0:	f7ff ffda 	bl	8006288 <__sfputc_r>
 80062d4:	1c43      	adds	r3, r0, #1
 80062d6:	d1f3      	bne.n	80062c0 <__sfputs_r+0xa>
 80062d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080062dc <_vfiprintf_r>:
 80062dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e0:	460d      	mov	r5, r1
 80062e2:	b09d      	sub	sp, #116	; 0x74
 80062e4:	4614      	mov	r4, r2
 80062e6:	4698      	mov	r8, r3
 80062e8:	4606      	mov	r6, r0
 80062ea:	b118      	cbz	r0, 80062f4 <_vfiprintf_r+0x18>
 80062ec:	6983      	ldr	r3, [r0, #24]
 80062ee:	b90b      	cbnz	r3, 80062f4 <_vfiprintf_r+0x18>
 80062f0:	f7ff fa94 	bl	800581c <__sinit>
 80062f4:	4b89      	ldr	r3, [pc, #548]	; (800651c <_vfiprintf_r+0x240>)
 80062f6:	429d      	cmp	r5, r3
 80062f8:	d11b      	bne.n	8006332 <_vfiprintf_r+0x56>
 80062fa:	6875      	ldr	r5, [r6, #4]
 80062fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062fe:	07d9      	lsls	r1, r3, #31
 8006300:	d405      	bmi.n	800630e <_vfiprintf_r+0x32>
 8006302:	89ab      	ldrh	r3, [r5, #12]
 8006304:	059a      	lsls	r2, r3, #22
 8006306:	d402      	bmi.n	800630e <_vfiprintf_r+0x32>
 8006308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800630a:	f7ff fb2a 	bl	8005962 <__retarget_lock_acquire_recursive>
 800630e:	89ab      	ldrh	r3, [r5, #12]
 8006310:	071b      	lsls	r3, r3, #28
 8006312:	d501      	bpl.n	8006318 <_vfiprintf_r+0x3c>
 8006314:	692b      	ldr	r3, [r5, #16]
 8006316:	b9eb      	cbnz	r3, 8006354 <_vfiprintf_r+0x78>
 8006318:	4629      	mov	r1, r5
 800631a:	4630      	mov	r0, r6
 800631c:	f000 f9c6 	bl	80066ac <__swsetup_r>
 8006320:	b1c0      	cbz	r0, 8006354 <_vfiprintf_r+0x78>
 8006322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006324:	07dc      	lsls	r4, r3, #31
 8006326:	d50e      	bpl.n	8006346 <_vfiprintf_r+0x6a>
 8006328:	f04f 30ff 	mov.w	r0, #4294967295
 800632c:	b01d      	add	sp, #116	; 0x74
 800632e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006332:	4b7b      	ldr	r3, [pc, #492]	; (8006520 <_vfiprintf_r+0x244>)
 8006334:	429d      	cmp	r5, r3
 8006336:	d101      	bne.n	800633c <_vfiprintf_r+0x60>
 8006338:	68b5      	ldr	r5, [r6, #8]
 800633a:	e7df      	b.n	80062fc <_vfiprintf_r+0x20>
 800633c:	4b79      	ldr	r3, [pc, #484]	; (8006524 <_vfiprintf_r+0x248>)
 800633e:	429d      	cmp	r5, r3
 8006340:	bf08      	it	eq
 8006342:	68f5      	ldreq	r5, [r6, #12]
 8006344:	e7da      	b.n	80062fc <_vfiprintf_r+0x20>
 8006346:	89ab      	ldrh	r3, [r5, #12]
 8006348:	0598      	lsls	r0, r3, #22
 800634a:	d4ed      	bmi.n	8006328 <_vfiprintf_r+0x4c>
 800634c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800634e:	f7ff fb09 	bl	8005964 <__retarget_lock_release_recursive>
 8006352:	e7e9      	b.n	8006328 <_vfiprintf_r+0x4c>
 8006354:	2300      	movs	r3, #0
 8006356:	9309      	str	r3, [sp, #36]	; 0x24
 8006358:	2320      	movs	r3, #32
 800635a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800635e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006362:	2330      	movs	r3, #48	; 0x30
 8006364:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006528 <_vfiprintf_r+0x24c>
 8006368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800636c:	f04f 0901 	mov.w	r9, #1
 8006370:	4623      	mov	r3, r4
 8006372:	469a      	mov	sl, r3
 8006374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006378:	b10a      	cbz	r2, 800637e <_vfiprintf_r+0xa2>
 800637a:	2a25      	cmp	r2, #37	; 0x25
 800637c:	d1f9      	bne.n	8006372 <_vfiprintf_r+0x96>
 800637e:	ebba 0b04 	subs.w	fp, sl, r4
 8006382:	d00b      	beq.n	800639c <_vfiprintf_r+0xc0>
 8006384:	465b      	mov	r3, fp
 8006386:	4622      	mov	r2, r4
 8006388:	4629      	mov	r1, r5
 800638a:	4630      	mov	r0, r6
 800638c:	f7ff ff93 	bl	80062b6 <__sfputs_r>
 8006390:	3001      	adds	r0, #1
 8006392:	f000 80aa 	beq.w	80064ea <_vfiprintf_r+0x20e>
 8006396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006398:	445a      	add	r2, fp
 800639a:	9209      	str	r2, [sp, #36]	; 0x24
 800639c:	f89a 3000 	ldrb.w	r3, [sl]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80a2 	beq.w	80064ea <_vfiprintf_r+0x20e>
 80063a6:	2300      	movs	r3, #0
 80063a8:	f04f 32ff 	mov.w	r2, #4294967295
 80063ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063b0:	f10a 0a01 	add.w	sl, sl, #1
 80063b4:	9304      	str	r3, [sp, #16]
 80063b6:	9307      	str	r3, [sp, #28]
 80063b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063bc:	931a      	str	r3, [sp, #104]	; 0x68
 80063be:	4654      	mov	r4, sl
 80063c0:	2205      	movs	r2, #5
 80063c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c6:	4858      	ldr	r0, [pc, #352]	; (8006528 <_vfiprintf_r+0x24c>)
 80063c8:	f7f9 ff1a 	bl	8000200 <memchr>
 80063cc:	9a04      	ldr	r2, [sp, #16]
 80063ce:	b9d8      	cbnz	r0, 8006408 <_vfiprintf_r+0x12c>
 80063d0:	06d1      	lsls	r1, r2, #27
 80063d2:	bf44      	itt	mi
 80063d4:	2320      	movmi	r3, #32
 80063d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063da:	0713      	lsls	r3, r2, #28
 80063dc:	bf44      	itt	mi
 80063de:	232b      	movmi	r3, #43	; 0x2b
 80063e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063e4:	f89a 3000 	ldrb.w	r3, [sl]
 80063e8:	2b2a      	cmp	r3, #42	; 0x2a
 80063ea:	d015      	beq.n	8006418 <_vfiprintf_r+0x13c>
 80063ec:	9a07      	ldr	r2, [sp, #28]
 80063ee:	4654      	mov	r4, sl
 80063f0:	2000      	movs	r0, #0
 80063f2:	f04f 0c0a 	mov.w	ip, #10
 80063f6:	4621      	mov	r1, r4
 80063f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063fc:	3b30      	subs	r3, #48	; 0x30
 80063fe:	2b09      	cmp	r3, #9
 8006400:	d94e      	bls.n	80064a0 <_vfiprintf_r+0x1c4>
 8006402:	b1b0      	cbz	r0, 8006432 <_vfiprintf_r+0x156>
 8006404:	9207      	str	r2, [sp, #28]
 8006406:	e014      	b.n	8006432 <_vfiprintf_r+0x156>
 8006408:	eba0 0308 	sub.w	r3, r0, r8
 800640c:	fa09 f303 	lsl.w	r3, r9, r3
 8006410:	4313      	orrs	r3, r2
 8006412:	9304      	str	r3, [sp, #16]
 8006414:	46a2      	mov	sl, r4
 8006416:	e7d2      	b.n	80063be <_vfiprintf_r+0xe2>
 8006418:	9b03      	ldr	r3, [sp, #12]
 800641a:	1d19      	adds	r1, r3, #4
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	9103      	str	r1, [sp, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	bfbb      	ittet	lt
 8006424:	425b      	neglt	r3, r3
 8006426:	f042 0202 	orrlt.w	r2, r2, #2
 800642a:	9307      	strge	r3, [sp, #28]
 800642c:	9307      	strlt	r3, [sp, #28]
 800642e:	bfb8      	it	lt
 8006430:	9204      	strlt	r2, [sp, #16]
 8006432:	7823      	ldrb	r3, [r4, #0]
 8006434:	2b2e      	cmp	r3, #46	; 0x2e
 8006436:	d10c      	bne.n	8006452 <_vfiprintf_r+0x176>
 8006438:	7863      	ldrb	r3, [r4, #1]
 800643a:	2b2a      	cmp	r3, #42	; 0x2a
 800643c:	d135      	bne.n	80064aa <_vfiprintf_r+0x1ce>
 800643e:	9b03      	ldr	r3, [sp, #12]
 8006440:	1d1a      	adds	r2, r3, #4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	9203      	str	r2, [sp, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	bfb8      	it	lt
 800644a:	f04f 33ff 	movlt.w	r3, #4294967295
 800644e:	3402      	adds	r4, #2
 8006450:	9305      	str	r3, [sp, #20]
 8006452:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006538 <_vfiprintf_r+0x25c>
 8006456:	7821      	ldrb	r1, [r4, #0]
 8006458:	2203      	movs	r2, #3
 800645a:	4650      	mov	r0, sl
 800645c:	f7f9 fed0 	bl	8000200 <memchr>
 8006460:	b140      	cbz	r0, 8006474 <_vfiprintf_r+0x198>
 8006462:	2340      	movs	r3, #64	; 0x40
 8006464:	eba0 000a 	sub.w	r0, r0, sl
 8006468:	fa03 f000 	lsl.w	r0, r3, r0
 800646c:	9b04      	ldr	r3, [sp, #16]
 800646e:	4303      	orrs	r3, r0
 8006470:	3401      	adds	r4, #1
 8006472:	9304      	str	r3, [sp, #16]
 8006474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006478:	482c      	ldr	r0, [pc, #176]	; (800652c <_vfiprintf_r+0x250>)
 800647a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800647e:	2206      	movs	r2, #6
 8006480:	f7f9 febe 	bl	8000200 <memchr>
 8006484:	2800      	cmp	r0, #0
 8006486:	d03f      	beq.n	8006508 <_vfiprintf_r+0x22c>
 8006488:	4b29      	ldr	r3, [pc, #164]	; (8006530 <_vfiprintf_r+0x254>)
 800648a:	bb1b      	cbnz	r3, 80064d4 <_vfiprintf_r+0x1f8>
 800648c:	9b03      	ldr	r3, [sp, #12]
 800648e:	3307      	adds	r3, #7
 8006490:	f023 0307 	bic.w	r3, r3, #7
 8006494:	3308      	adds	r3, #8
 8006496:	9303      	str	r3, [sp, #12]
 8006498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800649a:	443b      	add	r3, r7
 800649c:	9309      	str	r3, [sp, #36]	; 0x24
 800649e:	e767      	b.n	8006370 <_vfiprintf_r+0x94>
 80064a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80064a4:	460c      	mov	r4, r1
 80064a6:	2001      	movs	r0, #1
 80064a8:	e7a5      	b.n	80063f6 <_vfiprintf_r+0x11a>
 80064aa:	2300      	movs	r3, #0
 80064ac:	3401      	adds	r4, #1
 80064ae:	9305      	str	r3, [sp, #20]
 80064b0:	4619      	mov	r1, r3
 80064b2:	f04f 0c0a 	mov.w	ip, #10
 80064b6:	4620      	mov	r0, r4
 80064b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064bc:	3a30      	subs	r2, #48	; 0x30
 80064be:	2a09      	cmp	r2, #9
 80064c0:	d903      	bls.n	80064ca <_vfiprintf_r+0x1ee>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d0c5      	beq.n	8006452 <_vfiprintf_r+0x176>
 80064c6:	9105      	str	r1, [sp, #20]
 80064c8:	e7c3      	b.n	8006452 <_vfiprintf_r+0x176>
 80064ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80064ce:	4604      	mov	r4, r0
 80064d0:	2301      	movs	r3, #1
 80064d2:	e7f0      	b.n	80064b6 <_vfiprintf_r+0x1da>
 80064d4:	ab03      	add	r3, sp, #12
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	462a      	mov	r2, r5
 80064da:	4b16      	ldr	r3, [pc, #88]	; (8006534 <_vfiprintf_r+0x258>)
 80064dc:	a904      	add	r1, sp, #16
 80064de:	4630      	mov	r0, r6
 80064e0:	f7fd fee8 	bl	80042b4 <_printf_float>
 80064e4:	4607      	mov	r7, r0
 80064e6:	1c78      	adds	r0, r7, #1
 80064e8:	d1d6      	bne.n	8006498 <_vfiprintf_r+0x1bc>
 80064ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80064ec:	07d9      	lsls	r1, r3, #31
 80064ee:	d405      	bmi.n	80064fc <_vfiprintf_r+0x220>
 80064f0:	89ab      	ldrh	r3, [r5, #12]
 80064f2:	059a      	lsls	r2, r3, #22
 80064f4:	d402      	bmi.n	80064fc <_vfiprintf_r+0x220>
 80064f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064f8:	f7ff fa34 	bl	8005964 <__retarget_lock_release_recursive>
 80064fc:	89ab      	ldrh	r3, [r5, #12]
 80064fe:	065b      	lsls	r3, r3, #25
 8006500:	f53f af12 	bmi.w	8006328 <_vfiprintf_r+0x4c>
 8006504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006506:	e711      	b.n	800632c <_vfiprintf_r+0x50>
 8006508:	ab03      	add	r3, sp, #12
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	462a      	mov	r2, r5
 800650e:	4b09      	ldr	r3, [pc, #36]	; (8006534 <_vfiprintf_r+0x258>)
 8006510:	a904      	add	r1, sp, #16
 8006512:	4630      	mov	r0, r6
 8006514:	f7fe f972 	bl	80047fc <_printf_i>
 8006518:	e7e4      	b.n	80064e4 <_vfiprintf_r+0x208>
 800651a:	bf00      	nop
 800651c:	08006d04 	.word	0x08006d04
 8006520:	08006d24 	.word	0x08006d24
 8006524:	08006ce4 	.word	0x08006ce4
 8006528:	08006e9c 	.word	0x08006e9c
 800652c:	08006ea6 	.word	0x08006ea6
 8006530:	080042b5 	.word	0x080042b5
 8006534:	080062b7 	.word	0x080062b7
 8006538:	08006ea2 	.word	0x08006ea2

0800653c <_sbrk_r>:
 800653c:	b538      	push	{r3, r4, r5, lr}
 800653e:	4d06      	ldr	r5, [pc, #24]	; (8006558 <_sbrk_r+0x1c>)
 8006540:	2300      	movs	r3, #0
 8006542:	4604      	mov	r4, r0
 8006544:	4608      	mov	r0, r1
 8006546:	602b      	str	r3, [r5, #0]
 8006548:	f7fa ffba 	bl	80014c0 <_sbrk>
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	d102      	bne.n	8006556 <_sbrk_r+0x1a>
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	b103      	cbz	r3, 8006556 <_sbrk_r+0x1a>
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	bd38      	pop	{r3, r4, r5, pc}
 8006558:	2000029c 	.word	0x2000029c

0800655c <__sread>:
 800655c:	b510      	push	{r4, lr}
 800655e:	460c      	mov	r4, r1
 8006560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006564:	f000 faa8 	bl	8006ab8 <_read_r>
 8006568:	2800      	cmp	r0, #0
 800656a:	bfab      	itete	ge
 800656c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800656e:	89a3      	ldrhlt	r3, [r4, #12]
 8006570:	181b      	addge	r3, r3, r0
 8006572:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006576:	bfac      	ite	ge
 8006578:	6563      	strge	r3, [r4, #84]	; 0x54
 800657a:	81a3      	strhlt	r3, [r4, #12]
 800657c:	bd10      	pop	{r4, pc}

0800657e <__swrite>:
 800657e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006582:	461f      	mov	r7, r3
 8006584:	898b      	ldrh	r3, [r1, #12]
 8006586:	05db      	lsls	r3, r3, #23
 8006588:	4605      	mov	r5, r0
 800658a:	460c      	mov	r4, r1
 800658c:	4616      	mov	r6, r2
 800658e:	d505      	bpl.n	800659c <__swrite+0x1e>
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	2302      	movs	r3, #2
 8006596:	2200      	movs	r2, #0
 8006598:	f000 f9f8 	bl	800698c <_lseek_r>
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065a6:	81a3      	strh	r3, [r4, #12]
 80065a8:	4632      	mov	r2, r6
 80065aa:	463b      	mov	r3, r7
 80065ac:	4628      	mov	r0, r5
 80065ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b2:	f000 b869 	b.w	8006688 <_write_r>

080065b6 <__sseek>:
 80065b6:	b510      	push	{r4, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065be:	f000 f9e5 	bl	800698c <_lseek_r>
 80065c2:	1c43      	adds	r3, r0, #1
 80065c4:	89a3      	ldrh	r3, [r4, #12]
 80065c6:	bf15      	itete	ne
 80065c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80065ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065d2:	81a3      	strheq	r3, [r4, #12]
 80065d4:	bf18      	it	ne
 80065d6:	81a3      	strhne	r3, [r4, #12]
 80065d8:	bd10      	pop	{r4, pc}

080065da <__sclose>:
 80065da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065de:	f000 b8f1 	b.w	80067c4 <_close_r>
	...

080065e4 <__swbuf_r>:
 80065e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e6:	460e      	mov	r6, r1
 80065e8:	4614      	mov	r4, r2
 80065ea:	4605      	mov	r5, r0
 80065ec:	b118      	cbz	r0, 80065f6 <__swbuf_r+0x12>
 80065ee:	6983      	ldr	r3, [r0, #24]
 80065f0:	b90b      	cbnz	r3, 80065f6 <__swbuf_r+0x12>
 80065f2:	f7ff f913 	bl	800581c <__sinit>
 80065f6:	4b21      	ldr	r3, [pc, #132]	; (800667c <__swbuf_r+0x98>)
 80065f8:	429c      	cmp	r4, r3
 80065fa:	d12b      	bne.n	8006654 <__swbuf_r+0x70>
 80065fc:	686c      	ldr	r4, [r5, #4]
 80065fe:	69a3      	ldr	r3, [r4, #24]
 8006600:	60a3      	str	r3, [r4, #8]
 8006602:	89a3      	ldrh	r3, [r4, #12]
 8006604:	071a      	lsls	r2, r3, #28
 8006606:	d52f      	bpl.n	8006668 <__swbuf_r+0x84>
 8006608:	6923      	ldr	r3, [r4, #16]
 800660a:	b36b      	cbz	r3, 8006668 <__swbuf_r+0x84>
 800660c:	6923      	ldr	r3, [r4, #16]
 800660e:	6820      	ldr	r0, [r4, #0]
 8006610:	1ac0      	subs	r0, r0, r3
 8006612:	6963      	ldr	r3, [r4, #20]
 8006614:	b2f6      	uxtb	r6, r6
 8006616:	4283      	cmp	r3, r0
 8006618:	4637      	mov	r7, r6
 800661a:	dc04      	bgt.n	8006626 <__swbuf_r+0x42>
 800661c:	4621      	mov	r1, r4
 800661e:	4628      	mov	r0, r5
 8006620:	f000 f966 	bl	80068f0 <_fflush_r>
 8006624:	bb30      	cbnz	r0, 8006674 <__swbuf_r+0x90>
 8006626:	68a3      	ldr	r3, [r4, #8]
 8006628:	3b01      	subs	r3, #1
 800662a:	60a3      	str	r3, [r4, #8]
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	6022      	str	r2, [r4, #0]
 8006632:	701e      	strb	r6, [r3, #0]
 8006634:	6963      	ldr	r3, [r4, #20]
 8006636:	3001      	adds	r0, #1
 8006638:	4283      	cmp	r3, r0
 800663a:	d004      	beq.n	8006646 <__swbuf_r+0x62>
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	07db      	lsls	r3, r3, #31
 8006640:	d506      	bpl.n	8006650 <__swbuf_r+0x6c>
 8006642:	2e0a      	cmp	r6, #10
 8006644:	d104      	bne.n	8006650 <__swbuf_r+0x6c>
 8006646:	4621      	mov	r1, r4
 8006648:	4628      	mov	r0, r5
 800664a:	f000 f951 	bl	80068f0 <_fflush_r>
 800664e:	b988      	cbnz	r0, 8006674 <__swbuf_r+0x90>
 8006650:	4638      	mov	r0, r7
 8006652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006654:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <__swbuf_r+0x9c>)
 8006656:	429c      	cmp	r4, r3
 8006658:	d101      	bne.n	800665e <__swbuf_r+0x7a>
 800665a:	68ac      	ldr	r4, [r5, #8]
 800665c:	e7cf      	b.n	80065fe <__swbuf_r+0x1a>
 800665e:	4b09      	ldr	r3, [pc, #36]	; (8006684 <__swbuf_r+0xa0>)
 8006660:	429c      	cmp	r4, r3
 8006662:	bf08      	it	eq
 8006664:	68ec      	ldreq	r4, [r5, #12]
 8006666:	e7ca      	b.n	80065fe <__swbuf_r+0x1a>
 8006668:	4621      	mov	r1, r4
 800666a:	4628      	mov	r0, r5
 800666c:	f000 f81e 	bl	80066ac <__swsetup_r>
 8006670:	2800      	cmp	r0, #0
 8006672:	d0cb      	beq.n	800660c <__swbuf_r+0x28>
 8006674:	f04f 37ff 	mov.w	r7, #4294967295
 8006678:	e7ea      	b.n	8006650 <__swbuf_r+0x6c>
 800667a:	bf00      	nop
 800667c:	08006d04 	.word	0x08006d04
 8006680:	08006d24 	.word	0x08006d24
 8006684:	08006ce4 	.word	0x08006ce4

08006688 <_write_r>:
 8006688:	b538      	push	{r3, r4, r5, lr}
 800668a:	4d07      	ldr	r5, [pc, #28]	; (80066a8 <_write_r+0x20>)
 800668c:	4604      	mov	r4, r0
 800668e:	4608      	mov	r0, r1
 8006690:	4611      	mov	r1, r2
 8006692:	2200      	movs	r2, #0
 8006694:	602a      	str	r2, [r5, #0]
 8006696:	461a      	mov	r2, r3
 8006698:	f7fa fd50 	bl	800113c <_write>
 800669c:	1c43      	adds	r3, r0, #1
 800669e:	d102      	bne.n	80066a6 <_write_r+0x1e>
 80066a0:	682b      	ldr	r3, [r5, #0]
 80066a2:	b103      	cbz	r3, 80066a6 <_write_r+0x1e>
 80066a4:	6023      	str	r3, [r4, #0]
 80066a6:	bd38      	pop	{r3, r4, r5, pc}
 80066a8:	2000029c 	.word	0x2000029c

080066ac <__swsetup_r>:
 80066ac:	4b32      	ldr	r3, [pc, #200]	; (8006778 <__swsetup_r+0xcc>)
 80066ae:	b570      	push	{r4, r5, r6, lr}
 80066b0:	681d      	ldr	r5, [r3, #0]
 80066b2:	4606      	mov	r6, r0
 80066b4:	460c      	mov	r4, r1
 80066b6:	b125      	cbz	r5, 80066c2 <__swsetup_r+0x16>
 80066b8:	69ab      	ldr	r3, [r5, #24]
 80066ba:	b913      	cbnz	r3, 80066c2 <__swsetup_r+0x16>
 80066bc:	4628      	mov	r0, r5
 80066be:	f7ff f8ad 	bl	800581c <__sinit>
 80066c2:	4b2e      	ldr	r3, [pc, #184]	; (800677c <__swsetup_r+0xd0>)
 80066c4:	429c      	cmp	r4, r3
 80066c6:	d10f      	bne.n	80066e8 <__swsetup_r+0x3c>
 80066c8:	686c      	ldr	r4, [r5, #4]
 80066ca:	89a3      	ldrh	r3, [r4, #12]
 80066cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066d0:	0719      	lsls	r1, r3, #28
 80066d2:	d42c      	bmi.n	800672e <__swsetup_r+0x82>
 80066d4:	06dd      	lsls	r5, r3, #27
 80066d6:	d411      	bmi.n	80066fc <__swsetup_r+0x50>
 80066d8:	2309      	movs	r3, #9
 80066da:	6033      	str	r3, [r6, #0]
 80066dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80066e0:	81a3      	strh	r3, [r4, #12]
 80066e2:	f04f 30ff 	mov.w	r0, #4294967295
 80066e6:	e03e      	b.n	8006766 <__swsetup_r+0xba>
 80066e8:	4b25      	ldr	r3, [pc, #148]	; (8006780 <__swsetup_r+0xd4>)
 80066ea:	429c      	cmp	r4, r3
 80066ec:	d101      	bne.n	80066f2 <__swsetup_r+0x46>
 80066ee:	68ac      	ldr	r4, [r5, #8]
 80066f0:	e7eb      	b.n	80066ca <__swsetup_r+0x1e>
 80066f2:	4b24      	ldr	r3, [pc, #144]	; (8006784 <__swsetup_r+0xd8>)
 80066f4:	429c      	cmp	r4, r3
 80066f6:	bf08      	it	eq
 80066f8:	68ec      	ldreq	r4, [r5, #12]
 80066fa:	e7e6      	b.n	80066ca <__swsetup_r+0x1e>
 80066fc:	0758      	lsls	r0, r3, #29
 80066fe:	d512      	bpl.n	8006726 <__swsetup_r+0x7a>
 8006700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006702:	b141      	cbz	r1, 8006716 <__swsetup_r+0x6a>
 8006704:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006708:	4299      	cmp	r1, r3
 800670a:	d002      	beq.n	8006712 <__swsetup_r+0x66>
 800670c:	4630      	mov	r0, r6
 800670e:	f7ff fcdb 	bl	80060c8 <_free_r>
 8006712:	2300      	movs	r3, #0
 8006714:	6363      	str	r3, [r4, #52]	; 0x34
 8006716:	89a3      	ldrh	r3, [r4, #12]
 8006718:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800671c:	81a3      	strh	r3, [r4, #12]
 800671e:	2300      	movs	r3, #0
 8006720:	6063      	str	r3, [r4, #4]
 8006722:	6923      	ldr	r3, [r4, #16]
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	f043 0308 	orr.w	r3, r3, #8
 800672c:	81a3      	strh	r3, [r4, #12]
 800672e:	6923      	ldr	r3, [r4, #16]
 8006730:	b94b      	cbnz	r3, 8006746 <__swsetup_r+0x9a>
 8006732:	89a3      	ldrh	r3, [r4, #12]
 8006734:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800673c:	d003      	beq.n	8006746 <__swsetup_r+0x9a>
 800673e:	4621      	mov	r1, r4
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f95b 	bl	80069fc <__smakebuf_r>
 8006746:	89a0      	ldrh	r0, [r4, #12]
 8006748:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800674c:	f010 0301 	ands.w	r3, r0, #1
 8006750:	d00a      	beq.n	8006768 <__swsetup_r+0xbc>
 8006752:	2300      	movs	r3, #0
 8006754:	60a3      	str	r3, [r4, #8]
 8006756:	6963      	ldr	r3, [r4, #20]
 8006758:	425b      	negs	r3, r3
 800675a:	61a3      	str	r3, [r4, #24]
 800675c:	6923      	ldr	r3, [r4, #16]
 800675e:	b943      	cbnz	r3, 8006772 <__swsetup_r+0xc6>
 8006760:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006764:	d1ba      	bne.n	80066dc <__swsetup_r+0x30>
 8006766:	bd70      	pop	{r4, r5, r6, pc}
 8006768:	0781      	lsls	r1, r0, #30
 800676a:	bf58      	it	pl
 800676c:	6963      	ldrpl	r3, [r4, #20]
 800676e:	60a3      	str	r3, [r4, #8]
 8006770:	e7f4      	b.n	800675c <__swsetup_r+0xb0>
 8006772:	2000      	movs	r0, #0
 8006774:	e7f7      	b.n	8006766 <__swsetup_r+0xba>
 8006776:	bf00      	nop
 8006778:	2000000c 	.word	0x2000000c
 800677c:	08006d04 	.word	0x08006d04
 8006780:	08006d24 	.word	0x08006d24
 8006784:	08006ce4 	.word	0x08006ce4

08006788 <__assert_func>:
 8006788:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800678a:	4614      	mov	r4, r2
 800678c:	461a      	mov	r2, r3
 800678e:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <__assert_func+0x2c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4605      	mov	r5, r0
 8006794:	68d8      	ldr	r0, [r3, #12]
 8006796:	b14c      	cbz	r4, 80067ac <__assert_func+0x24>
 8006798:	4b07      	ldr	r3, [pc, #28]	; (80067b8 <__assert_func+0x30>)
 800679a:	9100      	str	r1, [sp, #0]
 800679c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80067a0:	4906      	ldr	r1, [pc, #24]	; (80067bc <__assert_func+0x34>)
 80067a2:	462b      	mov	r3, r5
 80067a4:	f000 f8e0 	bl	8006968 <fiprintf>
 80067a8:	f000 f9a5 	bl	8006af6 <abort>
 80067ac:	4b04      	ldr	r3, [pc, #16]	; (80067c0 <__assert_func+0x38>)
 80067ae:	461c      	mov	r4, r3
 80067b0:	e7f3      	b.n	800679a <__assert_func+0x12>
 80067b2:	bf00      	nop
 80067b4:	2000000c 	.word	0x2000000c
 80067b8:	08006ead 	.word	0x08006ead
 80067bc:	08006eba 	.word	0x08006eba
 80067c0:	08006ee8 	.word	0x08006ee8

080067c4 <_close_r>:
 80067c4:	b538      	push	{r3, r4, r5, lr}
 80067c6:	4d06      	ldr	r5, [pc, #24]	; (80067e0 <_close_r+0x1c>)
 80067c8:	2300      	movs	r3, #0
 80067ca:	4604      	mov	r4, r0
 80067cc:	4608      	mov	r0, r1
 80067ce:	602b      	str	r3, [r5, #0]
 80067d0:	f7fa fe41 	bl	8001456 <_close>
 80067d4:	1c43      	adds	r3, r0, #1
 80067d6:	d102      	bne.n	80067de <_close_r+0x1a>
 80067d8:	682b      	ldr	r3, [r5, #0]
 80067da:	b103      	cbz	r3, 80067de <_close_r+0x1a>
 80067dc:	6023      	str	r3, [r4, #0]
 80067de:	bd38      	pop	{r3, r4, r5, pc}
 80067e0:	2000029c 	.word	0x2000029c

080067e4 <__sflush_r>:
 80067e4:	898a      	ldrh	r2, [r1, #12]
 80067e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ea:	4605      	mov	r5, r0
 80067ec:	0710      	lsls	r0, r2, #28
 80067ee:	460c      	mov	r4, r1
 80067f0:	d458      	bmi.n	80068a4 <__sflush_r+0xc0>
 80067f2:	684b      	ldr	r3, [r1, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	dc05      	bgt.n	8006804 <__sflush_r+0x20>
 80067f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	dc02      	bgt.n	8006804 <__sflush_r+0x20>
 80067fe:	2000      	movs	r0, #0
 8006800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006804:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006806:	2e00      	cmp	r6, #0
 8006808:	d0f9      	beq.n	80067fe <__sflush_r+0x1a>
 800680a:	2300      	movs	r3, #0
 800680c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006810:	682f      	ldr	r7, [r5, #0]
 8006812:	602b      	str	r3, [r5, #0]
 8006814:	d032      	beq.n	800687c <__sflush_r+0x98>
 8006816:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006818:	89a3      	ldrh	r3, [r4, #12]
 800681a:	075a      	lsls	r2, r3, #29
 800681c:	d505      	bpl.n	800682a <__sflush_r+0x46>
 800681e:	6863      	ldr	r3, [r4, #4]
 8006820:	1ac0      	subs	r0, r0, r3
 8006822:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006824:	b10b      	cbz	r3, 800682a <__sflush_r+0x46>
 8006826:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006828:	1ac0      	subs	r0, r0, r3
 800682a:	2300      	movs	r3, #0
 800682c:	4602      	mov	r2, r0
 800682e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006830:	6a21      	ldr	r1, [r4, #32]
 8006832:	4628      	mov	r0, r5
 8006834:	47b0      	blx	r6
 8006836:	1c43      	adds	r3, r0, #1
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	d106      	bne.n	800684a <__sflush_r+0x66>
 800683c:	6829      	ldr	r1, [r5, #0]
 800683e:	291d      	cmp	r1, #29
 8006840:	d82c      	bhi.n	800689c <__sflush_r+0xb8>
 8006842:	4a2a      	ldr	r2, [pc, #168]	; (80068ec <__sflush_r+0x108>)
 8006844:	40ca      	lsrs	r2, r1
 8006846:	07d6      	lsls	r6, r2, #31
 8006848:	d528      	bpl.n	800689c <__sflush_r+0xb8>
 800684a:	2200      	movs	r2, #0
 800684c:	6062      	str	r2, [r4, #4]
 800684e:	04d9      	lsls	r1, r3, #19
 8006850:	6922      	ldr	r2, [r4, #16]
 8006852:	6022      	str	r2, [r4, #0]
 8006854:	d504      	bpl.n	8006860 <__sflush_r+0x7c>
 8006856:	1c42      	adds	r2, r0, #1
 8006858:	d101      	bne.n	800685e <__sflush_r+0x7a>
 800685a:	682b      	ldr	r3, [r5, #0]
 800685c:	b903      	cbnz	r3, 8006860 <__sflush_r+0x7c>
 800685e:	6560      	str	r0, [r4, #84]	; 0x54
 8006860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006862:	602f      	str	r7, [r5, #0]
 8006864:	2900      	cmp	r1, #0
 8006866:	d0ca      	beq.n	80067fe <__sflush_r+0x1a>
 8006868:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800686c:	4299      	cmp	r1, r3
 800686e:	d002      	beq.n	8006876 <__sflush_r+0x92>
 8006870:	4628      	mov	r0, r5
 8006872:	f7ff fc29 	bl	80060c8 <_free_r>
 8006876:	2000      	movs	r0, #0
 8006878:	6360      	str	r0, [r4, #52]	; 0x34
 800687a:	e7c1      	b.n	8006800 <__sflush_r+0x1c>
 800687c:	6a21      	ldr	r1, [r4, #32]
 800687e:	2301      	movs	r3, #1
 8006880:	4628      	mov	r0, r5
 8006882:	47b0      	blx	r6
 8006884:	1c41      	adds	r1, r0, #1
 8006886:	d1c7      	bne.n	8006818 <__sflush_r+0x34>
 8006888:	682b      	ldr	r3, [r5, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d0c4      	beq.n	8006818 <__sflush_r+0x34>
 800688e:	2b1d      	cmp	r3, #29
 8006890:	d001      	beq.n	8006896 <__sflush_r+0xb2>
 8006892:	2b16      	cmp	r3, #22
 8006894:	d101      	bne.n	800689a <__sflush_r+0xb6>
 8006896:	602f      	str	r7, [r5, #0]
 8006898:	e7b1      	b.n	80067fe <__sflush_r+0x1a>
 800689a:	89a3      	ldrh	r3, [r4, #12]
 800689c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068a0:	81a3      	strh	r3, [r4, #12]
 80068a2:	e7ad      	b.n	8006800 <__sflush_r+0x1c>
 80068a4:	690f      	ldr	r7, [r1, #16]
 80068a6:	2f00      	cmp	r7, #0
 80068a8:	d0a9      	beq.n	80067fe <__sflush_r+0x1a>
 80068aa:	0793      	lsls	r3, r2, #30
 80068ac:	680e      	ldr	r6, [r1, #0]
 80068ae:	bf08      	it	eq
 80068b0:	694b      	ldreq	r3, [r1, #20]
 80068b2:	600f      	str	r7, [r1, #0]
 80068b4:	bf18      	it	ne
 80068b6:	2300      	movne	r3, #0
 80068b8:	eba6 0807 	sub.w	r8, r6, r7
 80068bc:	608b      	str	r3, [r1, #8]
 80068be:	f1b8 0f00 	cmp.w	r8, #0
 80068c2:	dd9c      	ble.n	80067fe <__sflush_r+0x1a>
 80068c4:	6a21      	ldr	r1, [r4, #32]
 80068c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068c8:	4643      	mov	r3, r8
 80068ca:	463a      	mov	r2, r7
 80068cc:	4628      	mov	r0, r5
 80068ce:	47b0      	blx	r6
 80068d0:	2800      	cmp	r0, #0
 80068d2:	dc06      	bgt.n	80068e2 <__sflush_r+0xfe>
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068da:	81a3      	strh	r3, [r4, #12]
 80068dc:	f04f 30ff 	mov.w	r0, #4294967295
 80068e0:	e78e      	b.n	8006800 <__sflush_r+0x1c>
 80068e2:	4407      	add	r7, r0
 80068e4:	eba8 0800 	sub.w	r8, r8, r0
 80068e8:	e7e9      	b.n	80068be <__sflush_r+0xda>
 80068ea:	bf00      	nop
 80068ec:	20400001 	.word	0x20400001

080068f0 <_fflush_r>:
 80068f0:	b538      	push	{r3, r4, r5, lr}
 80068f2:	690b      	ldr	r3, [r1, #16]
 80068f4:	4605      	mov	r5, r0
 80068f6:	460c      	mov	r4, r1
 80068f8:	b913      	cbnz	r3, 8006900 <_fflush_r+0x10>
 80068fa:	2500      	movs	r5, #0
 80068fc:	4628      	mov	r0, r5
 80068fe:	bd38      	pop	{r3, r4, r5, pc}
 8006900:	b118      	cbz	r0, 800690a <_fflush_r+0x1a>
 8006902:	6983      	ldr	r3, [r0, #24]
 8006904:	b90b      	cbnz	r3, 800690a <_fflush_r+0x1a>
 8006906:	f7fe ff89 	bl	800581c <__sinit>
 800690a:	4b14      	ldr	r3, [pc, #80]	; (800695c <_fflush_r+0x6c>)
 800690c:	429c      	cmp	r4, r3
 800690e:	d11b      	bne.n	8006948 <_fflush_r+0x58>
 8006910:	686c      	ldr	r4, [r5, #4]
 8006912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0ef      	beq.n	80068fa <_fflush_r+0xa>
 800691a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800691c:	07d0      	lsls	r0, r2, #31
 800691e:	d404      	bmi.n	800692a <_fflush_r+0x3a>
 8006920:	0599      	lsls	r1, r3, #22
 8006922:	d402      	bmi.n	800692a <_fflush_r+0x3a>
 8006924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006926:	f7ff f81c 	bl	8005962 <__retarget_lock_acquire_recursive>
 800692a:	4628      	mov	r0, r5
 800692c:	4621      	mov	r1, r4
 800692e:	f7ff ff59 	bl	80067e4 <__sflush_r>
 8006932:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006934:	07da      	lsls	r2, r3, #31
 8006936:	4605      	mov	r5, r0
 8006938:	d4e0      	bmi.n	80068fc <_fflush_r+0xc>
 800693a:	89a3      	ldrh	r3, [r4, #12]
 800693c:	059b      	lsls	r3, r3, #22
 800693e:	d4dd      	bmi.n	80068fc <_fflush_r+0xc>
 8006940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006942:	f7ff f80f 	bl	8005964 <__retarget_lock_release_recursive>
 8006946:	e7d9      	b.n	80068fc <_fflush_r+0xc>
 8006948:	4b05      	ldr	r3, [pc, #20]	; (8006960 <_fflush_r+0x70>)
 800694a:	429c      	cmp	r4, r3
 800694c:	d101      	bne.n	8006952 <_fflush_r+0x62>
 800694e:	68ac      	ldr	r4, [r5, #8]
 8006950:	e7df      	b.n	8006912 <_fflush_r+0x22>
 8006952:	4b04      	ldr	r3, [pc, #16]	; (8006964 <_fflush_r+0x74>)
 8006954:	429c      	cmp	r4, r3
 8006956:	bf08      	it	eq
 8006958:	68ec      	ldreq	r4, [r5, #12]
 800695a:	e7da      	b.n	8006912 <_fflush_r+0x22>
 800695c:	08006d04 	.word	0x08006d04
 8006960:	08006d24 	.word	0x08006d24
 8006964:	08006ce4 	.word	0x08006ce4

08006968 <fiprintf>:
 8006968:	b40e      	push	{r1, r2, r3}
 800696a:	b503      	push	{r0, r1, lr}
 800696c:	4601      	mov	r1, r0
 800696e:	ab03      	add	r3, sp, #12
 8006970:	4805      	ldr	r0, [pc, #20]	; (8006988 <fiprintf+0x20>)
 8006972:	f853 2b04 	ldr.w	r2, [r3], #4
 8006976:	6800      	ldr	r0, [r0, #0]
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	f7ff fcaf 	bl	80062dc <_vfiprintf_r>
 800697e:	b002      	add	sp, #8
 8006980:	f85d eb04 	ldr.w	lr, [sp], #4
 8006984:	b003      	add	sp, #12
 8006986:	4770      	bx	lr
 8006988:	2000000c 	.word	0x2000000c

0800698c <_lseek_r>:
 800698c:	b538      	push	{r3, r4, r5, lr}
 800698e:	4d07      	ldr	r5, [pc, #28]	; (80069ac <_lseek_r+0x20>)
 8006990:	4604      	mov	r4, r0
 8006992:	4608      	mov	r0, r1
 8006994:	4611      	mov	r1, r2
 8006996:	2200      	movs	r2, #0
 8006998:	602a      	str	r2, [r5, #0]
 800699a:	461a      	mov	r2, r3
 800699c:	f7fa fd82 	bl	80014a4 <_lseek>
 80069a0:	1c43      	adds	r3, r0, #1
 80069a2:	d102      	bne.n	80069aa <_lseek_r+0x1e>
 80069a4:	682b      	ldr	r3, [r5, #0]
 80069a6:	b103      	cbz	r3, 80069aa <_lseek_r+0x1e>
 80069a8:	6023      	str	r3, [r4, #0]
 80069aa:	bd38      	pop	{r3, r4, r5, pc}
 80069ac:	2000029c 	.word	0x2000029c

080069b0 <__swhatbuf_r>:
 80069b0:	b570      	push	{r4, r5, r6, lr}
 80069b2:	460e      	mov	r6, r1
 80069b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b8:	2900      	cmp	r1, #0
 80069ba:	b096      	sub	sp, #88	; 0x58
 80069bc:	4614      	mov	r4, r2
 80069be:	461d      	mov	r5, r3
 80069c0:	da08      	bge.n	80069d4 <__swhatbuf_r+0x24>
 80069c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	602a      	str	r2, [r5, #0]
 80069ca:	061a      	lsls	r2, r3, #24
 80069cc:	d410      	bmi.n	80069f0 <__swhatbuf_r+0x40>
 80069ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069d2:	e00e      	b.n	80069f2 <__swhatbuf_r+0x42>
 80069d4:	466a      	mov	r2, sp
 80069d6:	f000 f895 	bl	8006b04 <_fstat_r>
 80069da:	2800      	cmp	r0, #0
 80069dc:	dbf1      	blt.n	80069c2 <__swhatbuf_r+0x12>
 80069de:	9a01      	ldr	r2, [sp, #4]
 80069e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069e8:	425a      	negs	r2, r3
 80069ea:	415a      	adcs	r2, r3
 80069ec:	602a      	str	r2, [r5, #0]
 80069ee:	e7ee      	b.n	80069ce <__swhatbuf_r+0x1e>
 80069f0:	2340      	movs	r3, #64	; 0x40
 80069f2:	2000      	movs	r0, #0
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	b016      	add	sp, #88	; 0x58
 80069f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080069fc <__smakebuf_r>:
 80069fc:	898b      	ldrh	r3, [r1, #12]
 80069fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a00:	079d      	lsls	r5, r3, #30
 8006a02:	4606      	mov	r6, r0
 8006a04:	460c      	mov	r4, r1
 8006a06:	d507      	bpl.n	8006a18 <__smakebuf_r+0x1c>
 8006a08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a0c:	6023      	str	r3, [r4, #0]
 8006a0e:	6123      	str	r3, [r4, #16]
 8006a10:	2301      	movs	r3, #1
 8006a12:	6163      	str	r3, [r4, #20]
 8006a14:	b002      	add	sp, #8
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	ab01      	add	r3, sp, #4
 8006a1a:	466a      	mov	r2, sp
 8006a1c:	f7ff ffc8 	bl	80069b0 <__swhatbuf_r>
 8006a20:	9900      	ldr	r1, [sp, #0]
 8006a22:	4605      	mov	r5, r0
 8006a24:	4630      	mov	r0, r6
 8006a26:	f7ff fbbb 	bl	80061a0 <_malloc_r>
 8006a2a:	b948      	cbnz	r0, 8006a40 <__smakebuf_r+0x44>
 8006a2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a30:	059a      	lsls	r2, r3, #22
 8006a32:	d4ef      	bmi.n	8006a14 <__smakebuf_r+0x18>
 8006a34:	f023 0303 	bic.w	r3, r3, #3
 8006a38:	f043 0302 	orr.w	r3, r3, #2
 8006a3c:	81a3      	strh	r3, [r4, #12]
 8006a3e:	e7e3      	b.n	8006a08 <__smakebuf_r+0xc>
 8006a40:	4b0d      	ldr	r3, [pc, #52]	; (8006a78 <__smakebuf_r+0x7c>)
 8006a42:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a44:	89a3      	ldrh	r3, [r4, #12]
 8006a46:	6020      	str	r0, [r4, #0]
 8006a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a4c:	81a3      	strh	r3, [r4, #12]
 8006a4e:	9b00      	ldr	r3, [sp, #0]
 8006a50:	6163      	str	r3, [r4, #20]
 8006a52:	9b01      	ldr	r3, [sp, #4]
 8006a54:	6120      	str	r0, [r4, #16]
 8006a56:	b15b      	cbz	r3, 8006a70 <__smakebuf_r+0x74>
 8006a58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	f000 f863 	bl	8006b28 <_isatty_r>
 8006a62:	b128      	cbz	r0, 8006a70 <__smakebuf_r+0x74>
 8006a64:	89a3      	ldrh	r3, [r4, #12]
 8006a66:	f023 0303 	bic.w	r3, r3, #3
 8006a6a:	f043 0301 	orr.w	r3, r3, #1
 8006a6e:	81a3      	strh	r3, [r4, #12]
 8006a70:	89a0      	ldrh	r0, [r4, #12]
 8006a72:	4305      	orrs	r5, r0
 8006a74:	81a5      	strh	r5, [r4, #12]
 8006a76:	e7cd      	b.n	8006a14 <__smakebuf_r+0x18>
 8006a78:	080057b5 	.word	0x080057b5

08006a7c <__ascii_mbtowc>:
 8006a7c:	b082      	sub	sp, #8
 8006a7e:	b901      	cbnz	r1, 8006a82 <__ascii_mbtowc+0x6>
 8006a80:	a901      	add	r1, sp, #4
 8006a82:	b142      	cbz	r2, 8006a96 <__ascii_mbtowc+0x1a>
 8006a84:	b14b      	cbz	r3, 8006a9a <__ascii_mbtowc+0x1e>
 8006a86:	7813      	ldrb	r3, [r2, #0]
 8006a88:	600b      	str	r3, [r1, #0]
 8006a8a:	7812      	ldrb	r2, [r2, #0]
 8006a8c:	1e10      	subs	r0, r2, #0
 8006a8e:	bf18      	it	ne
 8006a90:	2001      	movne	r0, #1
 8006a92:	b002      	add	sp, #8
 8006a94:	4770      	bx	lr
 8006a96:	4610      	mov	r0, r2
 8006a98:	e7fb      	b.n	8006a92 <__ascii_mbtowc+0x16>
 8006a9a:	f06f 0001 	mvn.w	r0, #1
 8006a9e:	e7f8      	b.n	8006a92 <__ascii_mbtowc+0x16>

08006aa0 <__malloc_lock>:
 8006aa0:	4801      	ldr	r0, [pc, #4]	; (8006aa8 <__malloc_lock+0x8>)
 8006aa2:	f7fe bf5e 	b.w	8005962 <__retarget_lock_acquire_recursive>
 8006aa6:	bf00      	nop
 8006aa8:	20000290 	.word	0x20000290

08006aac <__malloc_unlock>:
 8006aac:	4801      	ldr	r0, [pc, #4]	; (8006ab4 <__malloc_unlock+0x8>)
 8006aae:	f7fe bf59 	b.w	8005964 <__retarget_lock_release_recursive>
 8006ab2:	bf00      	nop
 8006ab4:	20000290 	.word	0x20000290

08006ab8 <_read_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	4d07      	ldr	r5, [pc, #28]	; (8006ad8 <_read_r+0x20>)
 8006abc:	4604      	mov	r4, r0
 8006abe:	4608      	mov	r0, r1
 8006ac0:	4611      	mov	r1, r2
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	602a      	str	r2, [r5, #0]
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	f7fa fca8 	bl	800141c <_read>
 8006acc:	1c43      	adds	r3, r0, #1
 8006ace:	d102      	bne.n	8006ad6 <_read_r+0x1e>
 8006ad0:	682b      	ldr	r3, [r5, #0]
 8006ad2:	b103      	cbz	r3, 8006ad6 <_read_r+0x1e>
 8006ad4:	6023      	str	r3, [r4, #0]
 8006ad6:	bd38      	pop	{r3, r4, r5, pc}
 8006ad8:	2000029c 	.word	0x2000029c

08006adc <__ascii_wctomb>:
 8006adc:	b149      	cbz	r1, 8006af2 <__ascii_wctomb+0x16>
 8006ade:	2aff      	cmp	r2, #255	; 0xff
 8006ae0:	bf85      	ittet	hi
 8006ae2:	238a      	movhi	r3, #138	; 0x8a
 8006ae4:	6003      	strhi	r3, [r0, #0]
 8006ae6:	700a      	strbls	r2, [r1, #0]
 8006ae8:	f04f 30ff 	movhi.w	r0, #4294967295
 8006aec:	bf98      	it	ls
 8006aee:	2001      	movls	r0, #1
 8006af0:	4770      	bx	lr
 8006af2:	4608      	mov	r0, r1
 8006af4:	4770      	bx	lr

08006af6 <abort>:
 8006af6:	b508      	push	{r3, lr}
 8006af8:	2006      	movs	r0, #6
 8006afa:	f000 f84d 	bl	8006b98 <raise>
 8006afe:	2001      	movs	r0, #1
 8006b00:	f7fa fc82 	bl	8001408 <_exit>

08006b04 <_fstat_r>:
 8006b04:	b538      	push	{r3, r4, r5, lr}
 8006b06:	4d07      	ldr	r5, [pc, #28]	; (8006b24 <_fstat_r+0x20>)
 8006b08:	2300      	movs	r3, #0
 8006b0a:	4604      	mov	r4, r0
 8006b0c:	4608      	mov	r0, r1
 8006b0e:	4611      	mov	r1, r2
 8006b10:	602b      	str	r3, [r5, #0]
 8006b12:	f7fa fcac 	bl	800146e <_fstat>
 8006b16:	1c43      	adds	r3, r0, #1
 8006b18:	d102      	bne.n	8006b20 <_fstat_r+0x1c>
 8006b1a:	682b      	ldr	r3, [r5, #0]
 8006b1c:	b103      	cbz	r3, 8006b20 <_fstat_r+0x1c>
 8006b1e:	6023      	str	r3, [r4, #0]
 8006b20:	bd38      	pop	{r3, r4, r5, pc}
 8006b22:	bf00      	nop
 8006b24:	2000029c 	.word	0x2000029c

08006b28 <_isatty_r>:
 8006b28:	b538      	push	{r3, r4, r5, lr}
 8006b2a:	4d06      	ldr	r5, [pc, #24]	; (8006b44 <_isatty_r+0x1c>)
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	4604      	mov	r4, r0
 8006b30:	4608      	mov	r0, r1
 8006b32:	602b      	str	r3, [r5, #0]
 8006b34:	f7fa fcab 	bl	800148e <_isatty>
 8006b38:	1c43      	adds	r3, r0, #1
 8006b3a:	d102      	bne.n	8006b42 <_isatty_r+0x1a>
 8006b3c:	682b      	ldr	r3, [r5, #0]
 8006b3e:	b103      	cbz	r3, 8006b42 <_isatty_r+0x1a>
 8006b40:	6023      	str	r3, [r4, #0]
 8006b42:	bd38      	pop	{r3, r4, r5, pc}
 8006b44:	2000029c 	.word	0x2000029c

08006b48 <_raise_r>:
 8006b48:	291f      	cmp	r1, #31
 8006b4a:	b538      	push	{r3, r4, r5, lr}
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	460d      	mov	r5, r1
 8006b50:	d904      	bls.n	8006b5c <_raise_r+0x14>
 8006b52:	2316      	movs	r3, #22
 8006b54:	6003      	str	r3, [r0, #0]
 8006b56:	f04f 30ff 	mov.w	r0, #4294967295
 8006b5a:	bd38      	pop	{r3, r4, r5, pc}
 8006b5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006b5e:	b112      	cbz	r2, 8006b66 <_raise_r+0x1e>
 8006b60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b64:	b94b      	cbnz	r3, 8006b7a <_raise_r+0x32>
 8006b66:	4620      	mov	r0, r4
 8006b68:	f000 f830 	bl	8006bcc <_getpid_r>
 8006b6c:	462a      	mov	r2, r5
 8006b6e:	4601      	mov	r1, r0
 8006b70:	4620      	mov	r0, r4
 8006b72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b76:	f000 b817 	b.w	8006ba8 <_kill_r>
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d00a      	beq.n	8006b94 <_raise_r+0x4c>
 8006b7e:	1c59      	adds	r1, r3, #1
 8006b80:	d103      	bne.n	8006b8a <_raise_r+0x42>
 8006b82:	2316      	movs	r3, #22
 8006b84:	6003      	str	r3, [r0, #0]
 8006b86:	2001      	movs	r0, #1
 8006b88:	e7e7      	b.n	8006b5a <_raise_r+0x12>
 8006b8a:	2400      	movs	r4, #0
 8006b8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006b90:	4628      	mov	r0, r5
 8006b92:	4798      	blx	r3
 8006b94:	2000      	movs	r0, #0
 8006b96:	e7e0      	b.n	8006b5a <_raise_r+0x12>

08006b98 <raise>:
 8006b98:	4b02      	ldr	r3, [pc, #8]	; (8006ba4 <raise+0xc>)
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	6818      	ldr	r0, [r3, #0]
 8006b9e:	f7ff bfd3 	b.w	8006b48 <_raise_r>
 8006ba2:	bf00      	nop
 8006ba4:	2000000c 	.word	0x2000000c

08006ba8 <_kill_r>:
 8006ba8:	b538      	push	{r3, r4, r5, lr}
 8006baa:	4d07      	ldr	r5, [pc, #28]	; (8006bc8 <_kill_r+0x20>)
 8006bac:	2300      	movs	r3, #0
 8006bae:	4604      	mov	r4, r0
 8006bb0:	4608      	mov	r0, r1
 8006bb2:	4611      	mov	r1, r2
 8006bb4:	602b      	str	r3, [r5, #0]
 8006bb6:	f7fa fc17 	bl	80013e8 <_kill>
 8006bba:	1c43      	adds	r3, r0, #1
 8006bbc:	d102      	bne.n	8006bc4 <_kill_r+0x1c>
 8006bbe:	682b      	ldr	r3, [r5, #0]
 8006bc0:	b103      	cbz	r3, 8006bc4 <_kill_r+0x1c>
 8006bc2:	6023      	str	r3, [r4, #0]
 8006bc4:	bd38      	pop	{r3, r4, r5, pc}
 8006bc6:	bf00      	nop
 8006bc8:	2000029c 	.word	0x2000029c

08006bcc <_getpid_r>:
 8006bcc:	f7fa bc04 	b.w	80013d8 <_getpid>

08006bd0 <_init>:
 8006bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bd2:	bf00      	nop
 8006bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bd6:	bc08      	pop	{r3}
 8006bd8:	469e      	mov	lr, r3
 8006bda:	4770      	bx	lr

08006bdc <_fini>:
 8006bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bde:	bf00      	nop
 8006be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006be2:	bc08      	pop	{r3}
 8006be4:	469e      	mov	lr, r3
 8006be6:	4770      	bx	lr
