 #  Half_Adder_using_Verilog
 Half Adder is a combinational logic circuit which is designed by connecting one EX-OR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum.
 
 ## Truth Table
 ![image](https://user-images.githubusercontent.com/71958454/115241982-0ee78e80-a13f-11eb-90e1-43f2710d20d3.png)
 
 ## RTL SCHEMATIC
 ![image](https://user-images.githubusercontent.com/71958454/115242064-245cb880-a13f-11eb-8ab9-52f9017f6b7c.png)

## WAVEFORM (OUTPUT)
![image](https://user-images.githubusercontent.com/71958454/115242174-40605a00-a13f-11eb-8501-a85363597190.png)


