INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr3_Memory/Expr3_Memory.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr3_Memory/Expr3_Memory.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhangtaoyuan/FPGA/Expr3_Memory/Expr3_Memory.srcs/sim_1/new/Memory_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_1
