{"Source Block": ["hdl/library/util_pack/util_upack2/util_upack2.v@230:240@HdlStmAssign", "  enable_23,enable_22,enable_21,enable_20,enable_19,enable_18,enable_17,enable_16,\n  enable_15,enable_14,enable_13,enable_12,enable_11,enable_10,enable_9,enable_8,\n  enable_7,enable_6,enable_5,enable_4,enable_3,enable_2,enable_1,enable_0\n};\n\nassign fifo_rd_data_s = {{(64-NUM_OF_CHANNELS)*CHANNEL_DATA_WIDTH{1'b0}},fifo_rd_data};\n\nassign fifo_rd_data_0 = fifo_rd_data_s[CHANNEL_DATA_WIDTH*0+:CHANNEL_DATA_WIDTH];\nassign fifo_rd_data_1 = fifo_rd_data_s[CHANNEL_DATA_WIDTH*1+:CHANNEL_DATA_WIDTH];\nassign fifo_rd_data_2 = fifo_rd_data_s[CHANNEL_DATA_WIDTH*2+:CHANNEL_DATA_WIDTH];\nassign fifo_rd_data_3 = fifo_rd_data_s[CHANNEL_DATA_WIDTH*3+:CHANNEL_DATA_WIDTH];\n"], "Clone Blocks": [["hdl/library/util_pack/util_cpack2/util_cpack2.v@209:219", "  enable_31,enable_30,enable_29,enable_28,enable_27,enable_26,enable_25,enable_24,\n  enable_23,enable_22,enable_21,enable_20,enable_19,enable_18,enable_17,enable_16,\n\tenable_15,enable_14,enable_13,enable_12,enable_11,enable_10,enable_9,enable_8,\n\tenable_7,enable_6,enable_5,enable_4,enable_3,enable_2,enable_1,enable_0\n};\nassign enable = enable_s[REAL_NUM_OF_CHANNELS-1:0];\n\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*0+:CHANNEL_DATA_WIDTH] = fifo_wr_data_0;\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*1+:CHANNEL_DATA_WIDTH] = fifo_wr_data_1;\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*2+:CHANNEL_DATA_WIDTH] = fifo_wr_data_2;\nassign fifo_wr_data_s[CHANNEL_DATA_WIDTH*3+:CHANNEL_DATA_WIDTH] = fifo_wr_data_3;\n"]], "Diff Content": {"Delete": [[235, "assign fifo_rd_data_s = {{(64-NUM_OF_CHANNELS)*CHANNEL_DATA_WIDTH{1'b0}},fifo_rd_data};\n"]], "Add": [[235, "  assign fifo_rd_data_s = {{(64-NUM_OF_CHANNELS)*CHANNEL_DATA_WIDTH{1'b0}},fifo_rd_data};\n"]]}}