// Seed: 3371062101
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  input wire id_46;
  output wire id_45;
  inout wire id_44;
  input wire id_43;
  input wire id_42;
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  input wire id_38;
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_47;
  tri1 id_48 = 1'b0;
  wire id_49;
  reg  id_50;
  always force id_12 = id_50;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wor id_9,
    input tri id_10,
    input supply1 id_11,
    output uwire id_12
    , id_57,
    input wor id_13,
    output tri1 id_14,
    input wand id_15,
    input wire id_16,
    input uwire id_17,
    input wor id_18,
    input uwire id_19,
    input supply1 id_20,
    output wire id_21,
    input tri id_22,
    input wand id_23,
    output tri0 id_24,
    input wand id_25,
    output tri1 id_26,
    input wand id_27,
    input tri0 id_28,
    output tri0 id_29,
    input supply0 id_30,
    input tri1 id_31,
    output wor id_32,
    input tri id_33,
    output wire id_34,
    input uwire id_35,
    input wand id_36,
    input wor id_37,
    input tri0 id_38,
    output uwire id_39,
    output tri1 id_40,
    input supply1 id_41,
    input wand id_42,
    output wor id_43,
    input supply0 id_44,
    input wand id_45,
    input wor id_46,
    input tri id_47,
    input uwire id_48,
    input supply0 id_49,
    input supply0 id_50,
    input supply1 id_51,
    input supply0 id_52,
    output tri1 id_53,
    output supply1 id_54
    , id_58,
    output tri1 id_55
);
  uwire id_59 = (1'h0 && 1);
  wire  id_60;
  wire id_61, id_62, id_63, id_64;
  module_0(
      id_57,
      id_63,
      id_61,
      id_63,
      id_59,
      id_60,
      id_58,
      id_60,
      id_62,
      id_62,
      id_62,
      id_57,
      id_63,
      id_57,
      id_59,
      id_59,
      id_59,
      id_57,
      id_62,
      id_63,
      id_59,
      id_58,
      id_60,
      id_60,
      id_62,
      id_63,
      id_57,
      id_63,
      id_62,
      id_58,
      id_58,
      id_63,
      id_61,
      id_62,
      id_57,
      id_60,
      id_64,
      id_63,
      id_59,
      id_63,
      id_59,
      id_57,
      id_58,
      id_59,
      id_64,
      id_57
  ); id_65(
      .id_0(~id_17), .id_1(1'h0 == 1)
  );
endmodule
