{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "SYS": {
        "description": "System Control Register",
        "children": {
          "registers": {
            "R16_CLK_SYS_CFG": {
              "description": "RWA, system clock configuration, SAM",
              "offset": 8,
              "size": 16,
              "reset_value": 5,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_CLK_PLL_DIV": {
                    "description": "RWA, output clock divider from PLL or CK32M",
                    "offset": 0,
                    "size": 5
                  },
                  "RB_CLK_SYS_MOD": {
                    "description": "RWA, system clock source mode: 00=divided from 32MHz, 01=divided from PLL-480MHz, 10=directly from 32MHz, 11=directly from 32KHz",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_HFCK_PWR_CTRL": {
              "description": "RWA, high frequency clock module power control, SAM",
              "offset": 10,
              "size": 8,
              "reset_value": 20,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_CLK_XT32M_PON": {
                    "description": "RWA, external 32MHz oscillator power control: 0=power down, 1-power on",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_CLK_XT32M_KEEP": {
                    "description": "RWA, external 32MHz oscillator power keep under halt mode: 0=auto stop, 1=keep running",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_CLK_PLL_PON": {
                    "description": "RWA, PLL power control: 0=power down, 1-power on",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_SLP_CLK_OFF0": {
              "description": "RWA, sleep clock off control byte 0, SAM",
              "offset": 12,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SLP_CLK_TMR0": {
                    "description": "RWA, close TMR0 clock",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SLP_CLK_TMR1": {
                    "description": "RWA, close TMR1 clock",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SLP_CLK_TMR2": {
                    "description": "RWA, close TMR2 clock",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SLP_CLK_TMR3": {
                    "description": "RWA, close TMR3 clock",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SLP_CLK_UART0": {
                    "description": "RWA, close UART0 clock",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SLP_CLK_UART1": {
                    "description": "RWA, close UART1 clock",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SLP_CLK_UART2": {
                    "description": "RWA, close UART2 clock",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SLP_CLK_UART3": {
                    "description": "RWA, close UART3 clock",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SLP_CLK_OFF1": {
              "description": "RWA, sleep clock off control byte 1, SAM",
              "offset": 13,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SLP_CLK_SPI0": {
                    "description": "RWA, close SPI0 clock",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SLP_CLK_SPI1": {
                    "description": "RWA, close SPI1 clock",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SLP_CLK_PWMX": {
                    "description": "RWA, close PWMx clock",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SLP_CLK_I2C": {
                    "description": "RWA, close I2C clock",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SLP_CLK_USB": {
                    "description": "RWA, close USB clock",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SLP_CLK_BLE": {
                    "description": "RWA, close BLE clock",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SLP_WAKE_CTRL": {
              "description": "RWA, wake control, SAM",
              "offset": 14,
              "size": 8,
              "reset_value": 32,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SLP_USB_WAKE": {
                    "description": "RWA, enable USB waking",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SLP_USB2_WAKE": {
                    "description": "RWA, enable USB2 waking",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SLP_RTC_WAKE": {
                    "description": "RWA, enable RTC waking",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SLP_GPIO_WAKE": {
                    "description": "RWA, enable GPIO waking",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SLP_BAT_WAKE": {
                    "description": "RWA, enable BAT waking",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_WAKE_EV_MODE": {
                    "description": "RWA, event wakeup mode",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "R8_SLP_POWER_CTRL": {
              "description": "RWA, peripherals power down control, SAM",
              "offset": 15,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_WAKE_DLY_MOD": {
                    "description": "RWA, wakeup delay time selection",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_SLP_CLK_RAMX": {
                    "description": "RWA, close main SRAM clock",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SLP_CLK_RAM2K": {
                    "description": "RWA, close retention 2KB SRAM clock",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_RAM_RET_LV": {
                    "description": "RWA, SRAM retention voltage selection",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "R16_PIN_ALTERNATE": {
              "description": "RW, function pin alternate configuration",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PIN_TMR0": {
                    "description": "RW, TMR0 alternate pin enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PIN_TMR1": {
                    "description": "RW, TMR1 alternate pin enable",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_PIN_TMR2": {
                    "description": "RW, TMR2 alternate pin enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_PIN_TMR3": {
                    "description": "RW, TMR3 alternate pin enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_PIN_UART0": {
                    "description": "RW, RXD0/TXD0 alternate pin enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_PIN_UART1": {
                    "description": "RW, RXD1/TXD1 alternate pin enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_PIN_UART2": {
                    "description": "RW, RXD2/TXD2 alternate pin enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_PIN_UART3": {
                    "description": "RW, RXD3/TXD3 alternate pin enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RB_PIN_SPI0": {
                    "description": "RW, SCS/SCK0/MOSI/MISO alternate pin enable",
                    "offset": 8,
                    "size": 1
                  },
                  "RB_PIN_PWMX": {
                    "description": "RW, PWM4/PWM5/PWM7/PWM8/PWM9 alternate pin enable",
                    "offset": 10,
                    "size": 1
                  },
                  "RB_PIN_I2C": {
                    "description": "RW, SCL/SDA alternate pin enable",
                    "offset": 11,
                    "size": 1
                  },
                  "RB_PIN_MODEM": {
                    "description": "RW, DSR/DTR alternate pin enable",
                    "offset": 12,
                    "size": 1
                  },
                  "RB_PIN_INTX": {
                    "description": "RW, interrupt INT24/INT25 alternate pin enable",
                    "offset": 13,
                    "size": 1
                  },
                  "RB_PIN_U0_INV": {
                    "description": "RW, SCL/SDA alternRW, RXD0/RXD0_/TXD0/TXD0_ invert input/output enableate pin enable",
                    "offset": 14,
                    "size": 1
                  },
                  "RB_RF_ANT_SW_EN": {
                    "description": "RW, RF antenna switch control output enable",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R16_PIN_ANALOG_IE": {
              "description": "RW, analog pin enable and digital input disable",
              "offset": 26,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PIN_ADC8_9_IE": {
                    "description": "RW, ADC/TouchKey channel 9/8 digital input disable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PIN_ADC6_7_IE": {
                    "description": "RW, ADC/TouchKey channel 7/6 digital input disable",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_PIN_ADC10_IE": {
                    "description": "RW, ADC/TouchKey channel 10 digital input disable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_PIN_ADC11_IE": {
                    "description": "RW, ADC/TouchKey channel 11 digital input disable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_PIN_USB2_DP_PU": {
                    "description": "RW,USB2 UDP internal pullup resistance enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_PIN_USB2_IE": {
                    "description": "RW, USB analog I/O enable: 0=analog I/O disable, 1=analog I/O enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_PIN_USB_DP_PU": {
                    "description": "RW,USB UDP internal pullup resistance enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_PIN_USB_IE": {
                    "description": "RW, USB analog I/O enable: 0=analog I/O disable, 1=analog I/O enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RB_PIN_ADC0_IE": {
                    "description": "RW, ADC/TouchKey channel0 digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 9,
                    "size": 1
                  },
                  "RB_PIN_ADC1_IE": {
                    "description": "RW, ADC/TouchKey channel1 digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 10,
                    "size": 1
                  },
                  "RB_PIN_ADC12_IE": {
                    "description": "RW, ADC/TouchKey channel12 digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 11,
                    "size": 1
                  },
                  "RB_PIN_ADC13_IE": {
                    "description": "RW, ADC/TouchKey channel13 digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 12,
                    "size": 1
                  },
                  "RB_PIN_XT32K_IE": {
                    "description": "RW, external 32KHz oscillator digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 13,
                    "size": 1
                  },
                  "RB_PIN_ADC2_3_IE": {
                    "description": "RW, ADC/TouchKey channel 2/3 digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 14,
                    "size": 1
                  },
                  "RB_PIN_ADC4_5_IE": {
                    "description": "RW, ADC/TouchKey channel 4/5 digital input disable: 0=digital input enable, 1=digital input disable",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R16_POWER_PLAN": {
              "description": "RWA, power plan before sleep instruction, SAM",
              "offset": 32,
              "size": 16,
              "reset_value": 4575,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PWR_XROM": {
                    "description": "RWA, power for retention 2KB SRAM",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PWR_RAM2K": {
                    "description": "RWA, power for retention 2KB SRAM",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_PWR_CORE": {
                    "description": "RWA, power retention for core and base peripherals",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_PWR_EXTEND": {
                    "description": "RWA, power retention for USB and BLE",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_PWR_RAM30K": {
                    "description": "RWA, power for main SRAM",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_PWR_SYS_EN": {
                    "description": "RWA, power for system",
                    "offset": 7,
                    "size": 1
                  },
                  "RB_PWR_DCDC_EN": {
                    "description": "RWA, DC/DC converter enable: 0=DC/DC disable and bypass, 1=DC/DC enable",
                    "offset": 9,
                    "size": 1
                  },
                  "RB_PWR_DCDC_PRE": {
                    "description": "RWA, DC/DC converter pre-enable",
                    "offset": 10,
                    "size": 1
                  },
                  "RB_PWR_MUST_0010": {
                    "description": "RWA, power plan enable, auto clear after sleep executed",
                    "offset": 11,
                    "size": 4,
                    "access": "read-only"
                  },
                  "RB_PWR_PLAN_EN": {
                    "description": "RWA, must write 0010",
                    "offset": 15,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_AUX_POWER_ADJ": {
              "description": "RWA, aux power adjust control, SAM",
              "offset": 34,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_ULPLDO_ADJ": {
                    "description": "RWA, Ultra-Low-Power LDO voltage adjust",
                    "offset": 0,
                    "size": 3
                  },
                  "RB_DCDC_CHARGE": {
                    "description": "RWA, Ultra-Low-Power LDO voltage adjust",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_BAT_DET_CTRL": {
              "description": "RWA, battery voltage detector control, SAM",
              "offset": 36,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_BAT_DET_EN__RB_BAT_LOW_VTHX": {
                    "description": "RWA, battery voltage detector enable/select monitor threshold voltage",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_BAT_MON_EN": {
                    "description": "RWA, battery voltage monitor enable under sleep mode",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_BAT_LOWER_IE": {
                    "description": "RWA, interrupt enable for battery lower voltage",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_BAT_LOW_IE": {
                    "description": "RWA, interrupt enable for battery low voltage",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "R8_BAT_DET_CFG": {
              "description": "RWA, battery voltage detector configuration, SAM",
              "offset": 37,
              "size": 8,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_BAT_LOW_VTH": {
                    "description": "RWA, select threshold voltage of battery voltage low",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "R8_BAT_STATUS": {
              "description": "RO, battery status",
              "offset": 38,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_BAT_STAT_LOWER": {
                    "description": "RO, battery lower voltage status, high action",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_BAT_STAT_LOW": {
                    "description": "RO, battery low voltage status, high action",
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "R16_INT32K_TUNE": {
              "description": "RWA, internal 32KHz oscillator tune control, SAM",
              "offset": 44,
              "size": 16,
              "reset_value": 4113,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_INT32K_TUNE": {
                    "description": "RWA, internal 32KHz oscillator frequency tune",
                    "offset": 0,
                    "size": 13
                  }
                }
              }
            },
            "R8_XT32K_TUNE": {
              "description": "RWA, external 32KHz oscillator tune control, SAM",
              "offset": 46,
              "size": 8,
              "reset_value": 195,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_XT32K_I_TUNE": {
                    "description": "RWA, external 32KHz oscillator current tune: 00=75% current, 01=standard current, 10=150% current, 11=200% current",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_XT32K_C_LOAD": {
                    "description": "RWA, external 32KHz oscillator load capacitor tune: Cap = RB_XT32K_C_LOAD + 12pF",
                    "offset": 4,
                    "size": 4
                  }
                }
              }
            },
            "R8_CK32K_CONFIG": {
              "description": "RWA, 32KHz oscillator configure",
              "offset": 47,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_CLK_XT32K_PON": {
                    "description": "RWA, external 32KHz oscillator power on",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_CLK_INT32K_PON": {
                    "description": "RWA, internal 32KHz oscillator power on",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_CLK_OSC32K_XT": {
                    "description": "RWA, 32KHz oscillator source selection: 0=RC, 1=XT",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_CLK_OSC32K_FILT": {
                    "description": "RWA, internal 32KHz oscillator low noise mode enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_32K_CLK_PIN": {
                    "description": "RO, 32KHz oscillator clock pin status",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_RTC_FLAG_CTRL": {
              "description": "RW, RTC flag and clear control",
              "offset": 48,
              "size": 8,
              "reset_value": 48,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_RTC_TMR_CLR": {
                    "description": "RW, set 1 to clear RTC timer action flag, auto clear",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_RTC_TRIG_CLR": {
                    "description": "RW, set 1 to clear RTC trigger action flag, auto clear",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_RTC_TMR_FLAG": {
                    "description": "RO, RTC timer action flag",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_RTC_TRIG_FLAG": {
                    "description": "RO, RTC trigger action flag",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_RTC_MODE_CTRL": {
              "description": "RWA, RTC mode control, SAM",
              "offset": 49,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_RTC_TMR_MODE": {
                    "description": "RWA, RTC timer mode: 000=0.125S, 001=0.25S, 010=0.5S, 011=1S, 100=2S, 101=4S, 110=8S, 111=16S",
                    "offset": 0,
                    "size": 3
                  },
                  "RB_RTC_IGNORE_B0": {
                    "description": "RWA, force ignore bit0 for trigger mode: 0=compare bit0, 1=ignore bit0",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_RTC_TMR_EN": {
                    "description": "RWA, RTC timer mode enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_RTC_TRIG_EN": {
                    "description": "RWA, RTC trigger mode enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_RTC_LOAD_LO": {
                    "description": "RWA, set 1 to load RTC count low word R32_RTC_CNT_32K, auto clear after loaded",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_RTC_LOAD_HI": {
                    "description": "RWA, set 1 to load RTC count high word R32_RTC_CNT_DAY, auto clear after loaded",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R32_RTC_TRIG": {
              "description": "RWA, RTC trigger value, SAM",
              "offset": 52,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_RTC_TRIG": {
                    "description": "RWA, RTC trigger value",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R16_RTC_CNT_32K": {
              "description": "RO, RTC count based 32KHz",
              "offset": 56,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R16_RTC_CNT_32K": {
                    "description": "RWA,RTC count based 32KHz",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_RTC_CNT_2S": {
              "description": "RO, RTC count based 2 second",
              "offset": 58,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R16_RTC_CNT_2S": {
                    "description": "RO, RTC count based 2 second",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R32_RTC_CNT_DAY": {
              "description": "RO, RTC count based one day, only low 14 bit",
              "offset": 60,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_RTC_CNT_DAY": {
                    "description": "RWA,RTC count based one day",
                    "offset": 0,
                    "size": 14
                  }
                }
              }
            },
            "R8_SAFE_ACCESS_SIG": {
              "description": "WO, safe accessing sign register, must write SAFE_ACCESS_SIG1 then SAFE_ACCESS_SIG2 to enter safe accessing mode",
              "offset": 64,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SAFE_ACC_MODE": {
                    "description": "RO, current safe accessing mode: 11=safe unlocked (SAM), other=locked (00..01..10..11)",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_SAFE_ACC_ACT": {
                    "description": "RO, indicate safe accessing status now: 0=locked, read-only, 1=safe/unlocked (SAM), write enabled",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SAFE_ACC_TIMER": {
                    "description": "RO, safe accessing timer bit mask (16*clock number)",
                    "offset": 4,
                    "size": 3
                  },
                  "R8_SAFE_ACCESS_SIG": {
                    "description": "WO, safe accessing sign register, must write 0x57 then 0xA8 to enter safe accessing mode",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_CHIP_ID": {
              "description": "RF, chip ID register, always is ID_CH58*",
              "offset": 65,
              "size": 8,
              "reset_value": 131,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_CHIP_ID": {
                    "description": "RF,chip ID register ",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SAFE_ACCESS_ID": {
              "description": "RF, safe accessing ID register, always 0x0C",
              "offset": 66,
              "size": 8,
              "reset_value": 12,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_SAFE_ACCESS_ID": {
                    "description": "RF,safe accessing ID register ",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_WDOG_COUNT": {
              "description": "RW, watch-dog count, count by clock frequency Fsys/131072",
              "offset": 67,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_WDOG_COUNT": {
                    "description": "RF,watch-dog count, count by clock frequency Fsys/131072",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_RESET_STATUS__R8_GLOB_ROM_CFG": {
              "description": "RWA, reset status, SAM or flash ROM configuration",
              "offset": 68,
              "size": 8,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_RESET_FLAG": {
                    "description": "RO, recent reset flag",
                    "offset": 0,
                    "size": 3,
                    "access": "read-only"
                  },
                  "RB_ROM_CODE_OFS": {
                    "description": "RWA, code offset address selection in Flash ROM: 0=start address 0x000000, 1=start address 0x008000",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_ROM_CTRL_EN": {
                    "description": "RWA, enable flash ROM control interface enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_ROM_DATA_WE": {
                    "description": "RWA,enable flash ROM data and code area being erase/write",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_ROM_CODE_WE": {
                    "description": "RWA, enable flash ROM code area being erase or write",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_GLOB_CFG_INFO": {
              "description": "RO, global configuration information and status",
              "offset": 69,
              "size": 8,
              "reset_value": 14,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_CFG_ROM_READ": {
                    "description": "RO, indicate protected status of Flash ROM code and data: 0=reading protect, 1=enable read by external programmer",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_CFG_RESET_EN": {
                    "description": "RO, manual reset input enable status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_CFG_BOOT_EN": {
                    "description": "RO, boot-loader enable status",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_CFG_DEBUG_EN": {
                    "description": "RO, debug enable status",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_BOOT_LOADER": {
                    "description": "RO, indicate boot loader status: 0=application status (by software reset), 1=boot loader status",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "R8_RST_WDOG_CTRL": {
              "description": "RWA, reset and watch-dog control, SAM",
              "offset": 70,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SOFTWARE_RESET": {
                    "description": "WA or WZ, global software reset, high action, auto clear",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_WDOG_RST_EN": {
                    "description": "RWA, enable watch-dog reset if watch-dog timer overflow: 0=as timer only, 1=enable reset if timer overflow",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_WDOG_INT_EN": {
                    "description": "RWA, watch-dog timer overflow interrupt enable: 0=disable, 1=enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_WDOG_INT_FLAG": {
                    "description": "RW1, watch-dog timer overflow interrupt flag, cleared by RW1 or reload watch-dog count or __SEV(Send-Event)",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_GLOB_RESET_KEEP": {
              "description": "RW, value keeper during global reset",
              "offset": 71,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_GLOB_RESET_KEEP": {
                    "description": "RW, value keeper during global reset",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PLL_CONFIG": {
              "description": "RWA, PLL configuration control, SAM",
              "offset": 75,
              "size": 8,
              "reset_value": 74,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PLL_CFG_DAT": {
                    "description": "RWA, PLL configure data",
                    "offset": 0,
                    "size": 7
                  },
                  "RB_FLASH_IO_MOD": {
                    "description": "RWA, flash ROM interface mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_XT32M_TUNE": {
              "description": "RWA, external 32MHz oscillator tune control, SAM",
              "offset": 78,
              "size": 8,
              "reset_value": 50,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_XT32M_I_BIAS": {
                    "description": "RWA, external 32MHz oscillator bias current tune: 00=75% current, 01=standard current, 10=125% current, 11=150% current",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_XT32M_C_LOAD": {
                    "description": "RWA, external 32MHz oscillator load capacitor tune: Cap = RB_XT32M_C_LOAD * 2 + 10pF",
                    "offset": 4,
                    "size": 3
                  }
                }
              }
            },
            "R16_OSC_CAL_CNT": {
              "description": "RO, system clock count value for 32KHz multi-cycles",
              "offset": 80,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_OSC_CAL_CNT": {
                    "description": "RO, system clock count value for 32KHz multi-cycles",
                    "offset": 0,
                    "size": 14
                  },
                  "RB_OSC_CAL_OV_CLR": {
                    "description": "RW1, indicate R8_OSC_CAL_OV_CNT not zero, set 1 to clear R8_OSC_CAL_OV_CNT",
                    "offset": 14,
                    "size": 1
                  },
                  "RB_OSC_CAL_IF": {
                    "description": "RW1, interrupt flag for oscillator capture end, set 1 to clear",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R8_OSC_CAL_CTRL": {
              "description": "RWA, oscillator frequency calibration control, SAM",
              "offset": 83,
              "size": 8,
              "reset_value": 9,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_OSC_CNT_TOTAL": {
                    "description": "RWA, total cycles mode for oscillator capture",
                    "offset": 0,
                    "size": 3
                  },
                  "RB_OSC_CNT_HALT": {
                    "description": "RO, calibration counter halt status: 0=counting, 1=halt for reading count value",
                    "offset": 3,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_OSC_CAL_IE": {
                    "description": "RWA, interrupt enable for oscillator capture end",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_OSC_CNT_EN": {
                    "description": "RWA, calibration counter enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_OSC_CNT_END": {
                    "description": "RWA, select oscillator capture end mode: 0=normal, 1=append 2 cycles",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "R8_OSC_CAL_OV_CNT": {
              "description": "RO, oscillator frequency calibration overflow times",
              "offset": 82,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_OSC_CAL_OV_CNT": {
                    "description": "RO, oscillator frequency calibration overflow times",
                    "offset": 0,
                    "size": 8,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_TKEY_COUNT": {
              "description": "RW, Touchkey charge and discharge count",
              "offset": 84,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TKEY_CHARG_CNT": {
                    "description": "RW, Touchkey charge count",
                    "offset": 0,
                    "size": 5
                  },
                  "RB_TKEY_DISCH_CNT": {
                    "description": "RW, Touchkey discharge count",
                    "offset": 5,
                    "size": 3
                  }
                }
              }
            },
            "R8_TKEY_CONVERT": {
              "description": "RW, Touchkey convert start control",
              "offset": 86,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TKEY_START": {
                    "description": "RW, Touchkey convert start control",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "R8_TKEY_CFG": {
              "description": "RW, Touchkey configure",
              "offset": 87,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TKEY_PWR_ON": {
                    "description": "RW, Touchkey power on",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TKEY_CURRENT": {
                    "description": "RW, Touchkey charge current selection",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TKEY_DRV_EN": {
                    "description": "RW, Touchkey drive shield enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TKEY_PGA_ADJ": {
                    "description": "RW, ADC input PGA speed selection",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "R8_ADC_CHANNEL": {
              "description": "RW, ADC input channel selection",
              "offset": 88,
              "size": 8,
              "reset_value": 15,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_ADC_CH_INX": {
                    "description": "RW, ADC input channel index",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R8_ADC_CFG": {
              "description": "RW, ADC configure",
              "offset": 89,
              "size": 8,
              "reset_value": 160,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_ADC_POWER_ON": {
                    "description": "RW, ADC power control: 0=power down, 1=power on",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_ADC_BUF_EN": {
                    "description": "RW, ADC input buffer enable",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_ADC_DIFF_EN": {
                    "description": "RW, ADC input channel mode: 0=single-end, 1=differnetial",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_ADC_OFS_TEST": {
                    "description": "RW, enable ADC offset test mode: 0=normal mode, 1=short to test offset",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_ADC_PGA_GAIN": {
                    "description": "RW, set ADC input PGA gain: 00=-12dB, 01=-6dB, 10=0dB, 11=6dB",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_ADC_CLK_DIV": {
                    "description": "RW, select ADC clock frequency: 00=3.2MHz, 01=2.67MHz, 10=5.33MHz, 11=4MHz",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_ADC_CONVERT": {
              "description": "RW, ADC convert control",
              "offset": 90,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_ADC_START": {
                    "description": "RW, ADC convert start control: 0=stop ADC convert, 1=start an ADC convert, auto clear",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_ADC_EOC_X": {
                    "description": "RO, end of ADC conversion flag",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_TEM_SENSOR": {
              "description": "RW, temperature sensor control",
              "offset": 91,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TEM_SEN_PWR_ON": {
                    "description": "RW, temperature sensor power control: 0=power down, 1=power on",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R16_ADC_DATA": {
              "description": "RO, ADC data",
              "offset": 92,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_ADC_DATA": {
                    "description": "RO, ADC conversion data",
                    "offset": 0,
                    "size": 12
                  }
                }
              }
            },
            "R8_ADC_INT_FLAG": {
              "description": "RO, ADC interrupt flag register",
              "offset": 94,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_ADC_IF_EOC": {
                    "description": "RO, ADC conversion interrupt flag: 0=free or converting, 1=end of conversion, interrupt action, write R8_ADC_CONVERT to clear flag",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R32_ADC_DMA_CTRL": {
              "description": "RO, ADC DMA control and status register",
              "offset": 96,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_ADC_DMA_CTRL": {
                    "description": "RW, ADC DMA enable",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_ADC_CTRL_DMA": {
              "description": "RW, ADC DMA control",
              "offset": 97,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_ADC_DMA_ENABLE": {
                    "description": "RW, ADC DMA enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_ADC_DMA_LOOP": {
                    "description": "RW, ADC DMA address loop enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_ADC_IE_DMA_END": {
                    "description": "RW, enable interrupt for ADC DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_ADC_IE_EOC": {
                    "description": "RW, enable interrupt for end of ADC conversion",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_ADC_CONT_EN": {
                    "description": "RW, enable contineous conversion ADC",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_ADC_AUTO_EN": {
                    "description": "RW, enable auto continuing ADC for DMA",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_ADC_DMA_IF": {
              "description": "RO, ADC interrupt flag",
              "offset": 98,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_ADC_IF_DMA_END": {
                    "description": "interrupt flag for ADC DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_ADC_IF_END_ADC": {
                    "description": "interrupt flag for end of ADC conversion",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_ADC_AUTO_CYCLE": {
              "description": "RO, ADC interrupt flag",
              "offset": 99,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_ADC_AUTO_CYCLE": {
                    "description": "auto ADC cycle value, unit is 16 Fsys",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_ADC_DMA_NOW": {
              "description": "RO, ADC DMA current address",
              "offset": 100,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R16_ADC_DMA_NOW": {
                    "description": "ADC DMA current address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_ADC_DMA_BEG": {
              "description": "RW, ADC DMA begin address",
              "offset": 104,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_ADC_DMA_BEG": {
                    "description": "ADC DMA begin address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_ADC_DMA_END": {
              "description": "RW, ADC DMA end address",
              "offset": 108,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_ADC_DMA_END": {
                    "description": "ADC DMA end address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_PA_INT_EN": {
              "description": "RW, GPIO PA interrupt enable",
              "offset": 144,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_PA_INT_EN": {
                    "description": "GPIO PA interrupt enable",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_PB_INT_EN": {
              "description": "RW, GPIO PB interrupt enable",
              "offset": 146,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_PB_INT_EN": {
                    "description": " GPIO PB interrupt enable",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_PA_INT_MODE": {
              "description": "RW, GPIO PA interrupt mode: 0=level action, 1=edge action",
              "offset": 148,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_PA_INT_MODE": {
                    "description": "  GPIO PA interrupt mode",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_PB_INT_MODE": {
              "description": "RW, GPIO PB interrupt mode: 0=level action, 1=edge action;RW, status for parallel slave read",
              "offset": 150,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_PB_INT_MODE": {
                    "description": " GPIO PB interrupt mode",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_PA_INT_IF": {
              "description": "RW1, GPIO PA interrupt flag",
              "offset": 156,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_PA_INT_IF": {
                    "description": "  GPIO PA interrupt flag",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_PB_INT_IF": {
              "description": "RW1, GPIO PB interrupt flag",
              "offset": 158,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_PB_INT_IF": {
                    "description": "  GPIO PB interrupt flag",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R32_PA_DIR": {
              "description": "RW, GPIO PA I/O direction: 0=in, 1=out",
              "offset": 160,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PA_DIR_0": {
                    "description": " GPIO PA I/O direction byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PA_DIR_1": {
                    "description": " GPIO PA I/O direction byte 1",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R32_PA_PIN": {
              "description": "RO, GPIO PA input",
              "offset": 164,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_PA_PIN_0": {
                    "description": "GPIO PA input byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PA_PIN_1": {
                    "description": "GPIO PA input byte 1",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R32_PA_OUT": {
              "description": "RW, GPIO PA output",
              "offset": 168,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PA_OUT_0": {
                    "description": "GPIO PA output byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PA_OUT_1": {
                    "description": "GPIO PA output byte 1",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R32_PA_CLR": {
              "description": "WZ, GPIO PA clear output: 0=keep, 1=clear",
              "offset": 172,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PA_CLR_0": {
                    "description": "GPIO PA clear output byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PA_CLR_1": {
                    "description": "GPIO PA clear output byte 1",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R32_PA_PU": {
              "description": "RW, GPIO PA pullup resistance enable",
              "offset": 176,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PA_PU_0": {
                    "description": "GPIO PA pullup resistance enable byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PA_PU_1": {
                    "description": "GPIO PA pullup resistance enable byte 0",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R32_PA_PD_DRV": {
              "description": "RW, PA pulldown for input or PA driving capability for output",
              "offset": 180,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PA_PD_DRV_0": {
                    "description": "PA pulldown for input or PA driving capability for output byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PA_PD_DRV_1": {
                    "description": "PA pulldown for input or PA driving capability for output byte 1",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R32_PB_DIR": {
              "description": "RW, GPIO PB I/O direction: 0=in, 1=out",
              "offset": 192,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PB_DIR_0": {
                    "description": "GPIO PB I/O direction byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PB_DIR_1": {
                    "description": "GPIO PB I/O direction byte 1",
                    "offset": 8,
                    "size": 8
                  },
                  "R8_PB_DIR_2": {
                    "description": "GPIO PB I/O direction byte 2",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            },
            "R32_PB_PIN": {
              "description": "RO, GPIO PB input",
              "offset": 196,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_PB_PIN_0": {
                    "description": " GPIO PB input byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PB_PIN_1": {
                    "description": " GPIO PB input byte 1",
                    "offset": 8,
                    "size": 8
                  },
                  "R8_PB_PIN_2": {
                    "description": " GPIO PB input byte 2",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            },
            "R32_PB_OUT__R8_SLV_RD_DATA": {
              "description": "RW, GPIO PB output;RW, data for parallel slave read",
              "offset": 200,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PB_OUT_0": {
                    "description": "GPIO PB output byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PB_OUT_1": {
                    "description": "GPIO PB output byte 1",
                    "offset": 8,
                    "size": 8
                  },
                  "R8_PB_OUT_2": {
                    "description": "GPIO PB output byte 2",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            },
            "R32_PB_CLR": {
              "description": "WZ, GPIO PB clear output: 0=keep, 1=clear",
              "offset": 204,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PB_CLR_0": {
                    "description": "GPIO PB clear output byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PB_CLR_1": {
                    "description": "GPIO PB clear output byte 1",
                    "offset": 8,
                    "size": 8
                  },
                  "R8_PB_CLR_2": {
                    "description": "GPIO PB clear output byte 2",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            },
            "R32_PB_PU": {
              "description": "RW, GPIO PB pullup resistance enable",
              "offset": 208,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PB_PU_0": {
                    "description": "GPIO PB pullup resistance enable byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PB_PU_1": {
                    "description": "GPIO PB pullup resistance enable byte 1",
                    "offset": 8,
                    "size": 8
                  },
                  "R8_PB_PU_2": {
                    "description": "GPIO PB pullup resistance enable byte 2",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            },
            "R32_PB_PD_DRV": {
              "description": "RW, PB pulldown for input or PB driving capability for output",
              "offset": 212,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PB_PD_DRV_0": {
                    "description": "PB pulldown for input or PB driving capability for output byte 0",
                    "offset": 0,
                    "size": 8
                  },
                  "R8_PB_PD_DRV_1": {
                    "description": "PB pulldown for input or PB driving capability for output byte 0",
                    "offset": 8,
                    "size": 8
                  },
                  "R8_PB_PD_DRV_2": {
                    "description": "PB pulldown for input or PB driving capability for output byte 0",
                    "offset": 16,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "TMR0": {
        "description": "Timer0 register",
        "children": {
          "registers": {
            "R8_TMR0_CTRL_MOD": {
              "description": "RW, TMR0 mode control",
              "offset": 0,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_MODE_IN": {
                    "description": "RW, timer in mode: 0=timer/PWM, 1=capture/count",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_ALL_CLEAR": {
                    "description": "RW, force clear timer FIFO and count",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_COUNT_EN": {
                    "description": "RW, timer count enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_OUT_EN": {
                    "description": "RW, timer output enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_OUT_POLAR__RB_TMR_CAP_COUNT": {
                    "description": "RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, count sub-mode if RB_TMR_MODE_IN=1: 0=capture, 1=count",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_TMR_PWM_REPEAT__RB_TMR_CAP_EDGE": {
                    "description": "RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge change, 10=fall to fall, 11-rise to rise",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_TMR0_INTER_EN": {
              "description": "RW, TMR0 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IE_CYC_END": {
                    "description": "RW, enable interrupt for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IE_DATA_ACT": {
                    "description": "RW, enable interrupt for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_HF": {
                    "description": "RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IE_DMA_END": {
                    "description": "RW, enable interrupt for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_OV": {
                    "description": "RW, enable interrupt for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR0_INT_FLAG": {
              "description": "RW1, TMR0 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IF_CYC_END": {
                    "description": "RW1, interrupt flag for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IF_DATA_ACT": {
                    "description": "RW1, interrupt flag for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_HF": {
                    "description": "RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 ",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IF_DMA_END": {
                    "description": "RW1, interrupt flag for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_OV": {
                    "description": "RW1, interrupt flag for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR0_FIFO_COUNT": {
              "description": "RO, TMR0 FIFO count status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_TMR0_FIFO_COUNT": {
                    "description": "RW1,TMR0 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R32_TMR0_COUNT": {
              "description": "RO, TMR0 current count",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_TMR0_COUNT": {
                    "description": "RW1,TMR0 current count",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR0_CNT_END": {
              "description": "RW, TMR0 end count value, only low 26 bit",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_TMR0_CNT_END": {
                    "description": "RW1,TMR0 end count value",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR0_FIFO": {
              "description": "RO/WO, TMR0 FIFO register, only low 26 bit",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_TMR0_FIFO": {
                    "description": "RW1,TMR0 FIFO register",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "TMR1": {
        "description": "Timer1 register",
        "children": {
          "registers": {
            "R8_TMR1_CTRL_MOD": {
              "description": "RW, TMR1 mode control",
              "offset": 0,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_MODE_IN": {
                    "description": "RW, timer in mode: 0=timer/PWM, 1=capture/count",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_ALL_CLEAR": {
                    "description": "RW, force clear timer FIFO and count",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_COUNT_EN": {
                    "description": "RW, timer count enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_OUT_EN": {
                    "description": "RW, timer output enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_OUT_POLAR__RB_TMR_CAP_COUNT": {
                    "description": "RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, count sub-mode if RB_TMR_MODE_IN=1: 0=capture, 1=count",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_TMR_PWM_REPEAT__RB_TMR_CAP_EDGE": {
                    "description": "RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge change, 10=fall to fall, 11-rise to rise",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_TMR1_CTRL_DMA": {
              "description": "RW, TMR1 DMA control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_DMA_ENABLE": {
                    "description": "RW, timer1/2 DMA enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_DMA_LOOP": {
                    "description": "RW, timer1/2 DMA address loop enable",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR1_INTER_EN": {
              "description": "RW, TMR1 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IE_CYC_END": {
                    "description": "RW, enable interrupt for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IE_DATA_ACT": {
                    "description": "RW, enable interrupt for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_HF": {
                    "description": "RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IE_DMA_END": {
                    "description": "RW, enable interrupt for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_OV": {
                    "description": "RW, enable interrupt for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR1_INT_FLAG": {
              "description": "RW1, TMR1 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IF_CYC_END": {
                    "description": "RW1, interrupt flag for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IF_DATA_ACT": {
                    "description": "RW1, interrupt flag for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_HF": {
                    "description": "RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 ",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IF_DMA_END": {
                    "description": "RW1, interrupt flag for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_OV": {
                    "description": "RW1, interrupt flag for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR1_FIFO_COUNT": {
              "description": "RO, TMR1 FIFO count status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_TMR1_FIFO_COUNT": {
                    "description": "RW1, TMR1 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R32_TMR1_COUNT": {
              "description": "RO, TMR1 current count",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_TMR1_COUNT": {
                    "description": "RW1,TMR1 current count",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR1_CNT_END": {
              "description": "RW, TMR1 end count value, only low 26 bit",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_TMR1_CNT_END": {
                    "description": "RW1,TMR1 end count value,",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR1_FIFO": {
              "description": "RO, TMR1 FIFO register, only low 26 bit",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_TMR1_FIFO": {
                    "description": "RW1,TMR1 FIFO register",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R16_TMR1_DMA_NOW": {
              "description": "RO, TMR1 DMA current address",
              "offset": 20,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R16_TMR1_DMA_NOW": {
                    "description": "RW1,TMR1 FIFO register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_TMR1_DMA_BEG": {
              "description": "RW, TMR1 DMA begin address",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_TMR1_DMA_BEG": {
                    "description": "RW1,TMR1 FIFO register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_TMR1_DMA_END": {
              "description": "RW, TMR1 DMA end address",
              "offset": 28,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_TMR1_DMA_END": {
                    "description": "RW1,TMR1 FIFO register",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "TMR2": {
        "description": "Timer2 register",
        "children": {
          "registers": {
            "R8_TMR2_CTRL_MOD": {
              "description": "RW, TMR2 mode control",
              "offset": 0,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_MODE_IN": {
                    "description": "RW, timer in mode: 0=timer_PWM, 1=capture_count",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_ALL_CLEAR": {
                    "description": "RW, force clear timer FIFO and count",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_COUNT_EN": {
                    "description": "RW, timer count enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_OUT_EN": {
                    "description": "RW, timer output enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_OUT_POLAR__RB_TMR_CAP_COUNT": {
                    "description": "RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, count sub-mode if RB_TMR_MODE_IN=1: 0=capture, 1=count",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_TMR_PWM_REPEAT__RB_TMR_CAP_EDGE": {
                    "description": "RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge change, 10=fall to fall, 11-rise to rise",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_TMR2_CTRL_DMA": {
              "description": "RW, TMR2 DMA control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_DMA_ENABLE": {
                    "description": "RW, timer1_2 DMA enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_DMA_LOOP": {
                    "description": "RW, timer1_2 DMA address loop enable",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR2_INTER_EN": {
              "description": "RW, TMR2 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IE_CYC_END": {
                    "description": "RW, enable interrupt for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IE_DATA_ACT": {
                    "description": "RW, enable interrupt for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_HF": {
                    "description": "RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IE_DMA_END": {
                    "description": "RW, enable interrupt for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_OV": {
                    "description": "RW, enable interrupt for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR2_INT_FLAG": {
              "description": "RW1, TMR2 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IF_CYC_END": {
                    "description": "RW1, interrupt flag for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IF_DATA_ACT": {
                    "description": "RW1, interrupt flag for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_HF": {
                    "description": "RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 ",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IF_DMA_END": {
                    "description": "RW1, interrupt flag for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_OV": {
                    "description": "RW1, interrupt flag for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR2_FIFO_COUNT": {
              "description": "RO, TMR2 FIFO count status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_TMR2_FIFO_COUNT": {
                    "description": "RW, TMR2 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R32_TMR2_COUNT": {
              "description": "RO, TMR2 current count",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_TMR2_COUNT": {
                    "description": "RW, TMR2 current count",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR2_CNT_END": {
              "description": "RW, TMR2 end count value, only low 26 bit",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_TMR2_CNT_END": {
                    "description": "RW, TMR2 current count",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR2_FIFO": {
              "description": "RO, TMR2 FIFO register, only low 26 bit",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_TMR2_FIFO": {
                    "description": "RW, TMR2 current count",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R16_TMR2_DMA_NOW": {
              "description": "RO, TMR2 DMA current address",
              "offset": 20,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R16_TMR2_DMA_NOW": {
                    "description": "RW, TMR2 current count",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_TMR2_DMA_BEG": {
              "description": "RW, TMR2 DMA begin address",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_TMR2_DMA_BEG": {
                    "description": "RW, TMR2 DMA begin address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_TMR2_DMA_END": {
              "description": "RW, TMR2 DMA end address",
              "offset": 28,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_TMR2_DMA_END": {
                    "description": "RW,  TMR2 DMA end address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "TMR3": {
        "description": "Timer3 register",
        "children": {
          "registers": {
            "R8_TMR3_CTRL_MOD": {
              "description": "RW, TMR3 mode control",
              "offset": 0,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_MODE_IN": {
                    "description": "RW, timer in mode: 0=timer/PWM, 1=capture/count",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_ALL_CLEAR": {
                    "description": "RW, force clear timer FIFO and count",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_COUNT_EN": {
                    "description": "RW, timer count enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_OUT_EN": {
                    "description": "RW, timer output enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_OUT_POLAR__RB_TMR_CAP_COUNT": {
                    "description": "RW, timer PWM output polarity: 0=default low and high action, 1=default high and low action;RW, count sub-mode if RB_TMR_MODE_IN=1: 0=capture, 1=count",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_TMR_PWM_REPEAT__RB_TMR_CAP_EDGE": {
                    "description": "RW, timer PWM repeat mode: 00=1, 01=4, 10=8, 11-16;RW, timer capture edge mode: 00=disable, 01=edge change, 10=fall to fall, 11-rise to rise",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_TMR3_INTER_EN": {
              "description": "RW, TMR3 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IE_CYC_END": {
                    "description": "RW, enable interrupt for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IE_DATA_ACT": {
                    "description": "RW, enable interrupt for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_HF": {
                    "description": "RW, enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo less than 3)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IE_DMA_END": {
                    "description": "RW, enable interrupt for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IE_FIFO_OV": {
                    "description": "RW, enable interrupt for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR3_INT_FLAG": {
              "description": "RW1, TMR3 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_TMR_IF_CYC_END": {
                    "description": "RW1, interrupt flag for timer capture count timeout or PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_TMR_IF_DATA_ACT": {
                    "description": "RW1, interrupt flag for timer capture input action or PWM trigger",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_HF": {
                    "description": "RW1, interrupt flag for timer FIFO half (capture fifo >=4 or PWM fifo less than 3 ",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_TMR_IF_DMA_END": {
                    "description": "RW1, interrupt flag for timer1/2 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_TMR_IF_FIFO_OV": {
                    "description": "RW1, interrupt flag for timer FIFO overflow",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "R8_TMR3_FIFO_COUNT": {
              "description": "RO, TMR3 FIFO count status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_TMR3_FIFO_COUNT": {
                    "description": "R0, TMR3 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R32_TMR3_COUNT": {
              "description": "RO, TMR3 current count",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R32_TMR3_COUNT": {
                    "description": "R0, TMR3 current count",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR3_CNT_END": {
              "description": "RW, TMR3 end count value, only low 26 bit",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_TMR3_CNT_END": {
                    "description": "RW, TMR3 end count value, only low 26 bit",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_TMR3_FIFO": {
              "description": "RO/WO, TMR3 FIFO register, only low 26 bit",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R32_TMR3_FIFO": {
                    "description": "RO/WO, TMR3 FIFO register, only low 26 bit",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      },
      "UART0": {
        "description": "UART0 register",
        "children": {
          "registers": {
            "R8_UART0_MCR": {
              "description": "RW, UART0 modem control",
              "offset": 0,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_MCR_DTR": {
                    "description": "RW, UART0 control DTR",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_MCR_RTS": {
                    "description": "RW, UART0 control RTS",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_MCR_OUT1": {
                    "description": "RW, UART0 control OUT1",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_MCR_OUT2__RB_MCR_INT_OE": {
                    "description": "RW, UART control OUT2/ UART interrupt output enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_MCR_LOOP": {
                    "description": "RW, UART0 enable local loop back",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_MCR_AU_FLOW_EN": {
                    "description": "RW, UART0 enable autoflow control",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_MCR_TNOW": {
                    "description": "RW, UART0 enable TNOW output on DTR pin",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_MCR_HALF": {
                    "description": "RW, UART0 enable half-duplex",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART0_IER": {
              "description": "RW, UART0 interrupt enable",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_IER_RECV_RDY": {
                    "description": "RW, UART interrupt enable for receiver data ready",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IER_THR_EMPTY": {
                    "description": "RW, UART interrupt enable for THR empty",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_IER_LINE_STAT": {
                    "description": "RW, UART interrupt enable for receiver line status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_IER_MODEM_CHG": {
                    "description": "RW, UART0 interrupt enable for modem status change",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_IER_DTR_EN": {
                    "description": "RW, UART0 DTR/TNOW output pin enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_IER_RTS_EN": {
                    "description": "RW, UART0 RTS output pin enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_IER_TXD_EN": {
                    "description": "RW, UART TXD pin enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_IER_RESET": {
                    "description": "WZ, UART software reset control, high action, auto clear",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART0_FCR": {
              "description": "RW, UART0 FIFO control",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_FCR_FIFO_EN": {
                    "description": "RW, UART FIFO enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_FCR_RX_FIFO_CLR": {
                    "description": "WZ, clear UART receiver FIFO, high action, auto clear",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_FCR_TX_FIFO_CLR": {
                    "description": "WZ, clear UART transmitter FIFO, high action, auto clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_FCR_FIFO_TRIG": {
                    "description": "RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_UART0_LCR": {
              "description": "RW, UART0 line control",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_LCR_WORD_SZ": {
                    "description": "RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_LCR_STOP_BIT": {
                    "description": "RW, UART stop bit length: 0-1bit, 1-2bit",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LCR_PAR_EN": {
                    "description": "RW, UART parity enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LCR_PAR_MOD": {
                    "description": "RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_LCR_BREAK_EN": {
                    "description": "RW, UART break control enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LCR_GP_BIT__RB_LCR_DLAB": {
                    "description": "RW, UART general purpose bit;RW, UART reserved bit",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART0_IIR": {
              "description": "RO, UART0 interrupt identification",
              "offset": 4,
              "size": 8,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_IIR_NO_INT": {
                    "description": "RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IIR_INT_MASK": {
                    "description": "RO, UART interrupt flag bit mask",
                    "offset": 0,
                    "size": 4
                  },
                  "RB_IIR_FIFO_ID": {
                    "description": "RO, UART FIFO enabled flag",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_UART0_LSR": {
              "description": "RO, UART0 line status",
              "offset": 5,
              "size": 8,
              "reset_value": 96,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_LSR_DATA_RDY": {
                    "description": "RO, UART receiver fifo data ready status",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_LSR_OVER_ERR": {
                    "description": "RZ, UART receiver overrun error",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_LSR_PAR_ERR": {
                    "description": "RZ, UART receiver parity error",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LSR_FRAME_ERR": {
                    "description": "RZ, UART receiver frame error",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LSR_BREAK_ERR": {
                    "description": "RZ, UART receiver break error",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_LSR_TX_FIFO_EMP": {
                    "description": "RO, UART transmitter fifo empty status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_LSR_TX_ALL_EMP": {
                    "description": "RO, UART transmitter all empty status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LSR_ERR_RX_FIFO": {
                    "description": "RO, indicate error in UART receiver fifo",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART0_MSR": {
              "description": "RO, UART0 modem status",
              "offset": 6,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_MSR_CTS_CHG": {
                    "description": "RZ, UART0 CTS changed status, high action",
                    "offset": 0,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_MSR_DSR_CHG": {
                    "description": "RZ, UART0 DSR changed status, high action",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_MSR_RI_CHG": {
                    "description": "RZ, UART0 RI changed status, high action",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_MSR_DCD_CHG": {
                    "description": "RZ, UART0 DCD changed status, high action",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_MSR_CTS": {
                    "description": "RO, UART0 CTS action status",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_MSR_DSR": {
                    "description": "RO, UART0 DSR action statusv",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_MSR_RI": {
                    "description": "RO, UART0 RI action status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_MSR_DCD": {
                    "description": "RO, UART0 DCD action status",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART0_RBR": {
              "description": "RO, UART0 receiver buffer, receiving byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART0_RBR": {
                    "description": "RO, UART0 receiver buffer, receiving byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART0_THR": {
              "description": "WO, UART0 transmitter holding, transmittal byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "R8_UART0_THR": {
                    "description": "RO, UART0 transmitter holding, transmittal byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART0_RFC": {
              "description": "RO, UART0 receiver FIFO count",
              "offset": 10,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART0_RFC": {
                    "description": "RO, UART0 receiver FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART0_TFC": {
              "description": "RO, UART0 transmitter FIFO count",
              "offset": 11,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART0_TFC": {
                    "description": "RO, UART0 transmitter FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_UART0_DL": {
              "description": "RW, UART0 divisor latch",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UART0_DL": {
                    "description": "RW, UART0 divisor latch",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_UART0_DIV": {
              "description": "RW, UART0 pre-divisor latch byte, only low 7 bit, from 1 to 0/128",
              "offset": 14,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UART0_DIV": {
                    "description": "RW,UART0 pre-divisor latch byte, only low 7 bit, from 1 to 0/128",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART0_ADR": {
              "description": "RW, UART0 slave address: 0xFF=disable, other=enable",
              "offset": 15,
              "size": 8,
              "reset_value": 255,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UART0_ADR": {
                    "description": "RW,UART0 slave address: 0xFF=disable, other=enable",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "UART1": {
        "description": "UART1 register",
        "children": {
          "registers": {
            "R8_UART1_MCR": {
              "description": "RW, UART1 modem control",
              "offset": 0,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_MCR_OUT2__RB_MCR_INT_OE": {
                    "description": "RW, UART control OUT2/UART interrupt output enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART1_IER": {
              "description": "RW, UART1 interrupt enable",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_IER_RECV_RDY": {
                    "description": "RW, UART interrupt enable for receiver data ready",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IER_THR_EMPTY": {
                    "description": "RW, UART interrupt enable for THR empty",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_IER_LINE_STAT": {
                    "description": "RW, UART interrupt enable for receiver line status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_IER_TXD_EN": {
                    "description": "RW, UART TXD pin enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_IER_RESET": {
                    "description": "WZ, UART software reset control, high action, auto clear",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART1_FCR": {
              "description": "RW, UART1 FIFO control",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_FCR_FIFO_EN": {
                    "description": "RW, UART FIFO enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_FCR_RX_FIFO_CLR": {
                    "description": "WZ, clear UART receiver FIFO, high action, auto clear",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_FCR_TX_FIFO_CLR": {
                    "description": "WZ, clear UART transmitter FIFO, high action, auto clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_FCR_FIFO_TRIG": {
                    "description": "RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_UART1_LCR": {
              "description": "RW, UART1 line control",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_LCR_WORD_SZ": {
                    "description": "RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_LCR_STOP_BIT": {
                    "description": "RW, UART stop bit length: 0-1bit, 1-2bit",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LCR_PAR_EN": {
                    "description": "RW, UART parity enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LCR_PAR_MOD": {
                    "description": "RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_LCR_BREAK_EN": {
                    "description": "RW, UART break control enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LCR_GP_BIT__RB_LCR_DLAB": {
                    "description": "RW, UART general purpose bit;RW, UART reserved bit",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART1_IIR": {
              "description": "RO, UART1 interrupt identification",
              "offset": 4,
              "size": 8,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_IIR_NO_INT": {
                    "description": "RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IIR_INT_MASK": {
                    "description": "RO, UART interrupt flag bit mask",
                    "offset": 0,
                    "size": 4
                  },
                  "RB_IIR_FIFO_ID": {
                    "description": "RO, UART FIFO enabled flag",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART1_LSR": {
              "description": "RO, UART1 line status",
              "offset": 5,
              "size": 8,
              "reset_value": 96,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_LSR_DATA_RDY": {
                    "description": "RO, UART receiver fifo data ready status",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_LSR_OVER_ERR": {
                    "description": "RZ, UART receiver overrun error",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_LSR_PAR_ERR": {
                    "description": "RZ, UART receiver parity error",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LSR_FRAME_ERR": {
                    "description": "RZ, UART receiver frame error",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LSR_BREAK_ERR": {
                    "description": "RZ, UART receiver break error",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_LSR_TX_FIFO_EMP": {
                    "description": "RO, UART transmitter fifo empty status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_LSR_TX_ALL_EMP": {
                    "description": "RO, UART transmitter all empty status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LSR_ERR_RX_FIFO": {
                    "description": "RO, indicate error in UART receiver fifo",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART1_RBR": {
              "description": "RO, UART1 receiver buffer, receiving byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART1_RBR": {
                    "description": "RO, UART1 receiver buffer, receiving byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART1_THR": {
              "description": "WO, UART1 transmitter holding, transmittal byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "R8_UART1_RBR": {
                    "description": "WO, UART1 transmitter holding, transmittal byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART1_RFC": {
              "description": "RO, UART1 receiver FIFO count",
              "offset": 10,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART1_RFC": {
                    "description": "RO, UART1 receiver FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART1_TFC": {
              "description": "RO, UART1 transmitter FIFO count",
              "offset": 11,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART1_TFC": {
                    "description": "RO, UART1 receiver FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_UART1_DL": {
              "description": "RW, UART1 divisor latch",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UART1_DL": {
                    "description": "RW, UART1 divisor latch",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_UART1_DIV": {
              "description": "RW, UART1 pre-divisor latch byte, only low 7 bit, from 1 to 128",
              "offset": 14,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UART1_DIV": {
                    "description": "RW,  UART1 pre-divisor latch byte, only low 7 bit, from 1 to 128",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "UART2": {
        "description": "UART2 register",
        "children": {
          "registers": {
            "R8_UART2_MCR": {
              "description": "RW, UART2 modem control",
              "offset": 0,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_MCR_OUT2__RB_MCR_INT_OE": {
                    "description": "RW, UART control OUT2;UART interrupt output enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART2_IER": {
              "description": "RW, UART2 interrupt enable",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_IER_RECV_RDY": {
                    "description": "RW, UART interrupt enable for receiver data ready",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IER_THR_EMPTY": {
                    "description": "RW, UART interrupt enable for THR empty",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_IER_LINE_STAT": {
                    "description": "RW, UART interrupt enable for receiver line status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_IER_TXD_EN": {
                    "description": "RW, UART TXD pin enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_IER_RESET": {
                    "description": "WZ, UART software reset control, high action, auto clear",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART2_FCR": {
              "description": "RW, UART2 FIFO control",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_FCR_FIFO_EN": {
                    "description": "RW, UART FIFO enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_FCR_RX_FIFO_CLR": {
                    "description": "WZ, clear UART receiver FIFO, high action, auto clear",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_FCR_TX_FIFO_CLR": {
                    "description": "WZ, clear UART transmitter FIFO, high action, auto clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_FCR_FIFO_TRIG": {
                    "description": "RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_UART2_LCR": {
              "description": "RW, UART2 line control",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_LCR_WORD_SZ": {
                    "description": "RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_LCR_STOP_BIT": {
                    "description": "RW, UART stop bit length: 0-1bit, 1-2bit",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LCR_PAR_EN": {
                    "description": "RW, UART parity enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LCR_PAR_MOD": {
                    "description": "RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_LCR_BREAK_EN": {
                    "description": "RW, UART break control enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LCR_GP_BIT__RB_LCR_DLAB": {
                    "description": "RW, UART general purpose bit;RW, UART reserved bit",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART2_IIR": {
              "description": "RO, UART2 interrupt identification",
              "offset": 4,
              "size": 8,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_IIR_NO_INT": {
                    "description": "RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IIR_INT_MASK": {
                    "description": "RO, UART interrupt flag bit mask",
                    "offset": 0,
                    "size": 4
                  },
                  "RB_IIR_FIFO_ID": {
                    "description": "RO, UART FIFO enabled flag",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART2_LSR": {
              "description": "RO, UART2 line status",
              "offset": 5,
              "size": 8,
              "reset_value": 96,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_LSR_DATA_RDY": {
                    "description": "RO, UART receiver fifo data ready status",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_LSR_OVER_ERR": {
                    "description": "RZ, UART receiver overrun error",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_LSR_PAR_ERR": {
                    "description": "RZ, UART receiver parity error",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LSR_FRAME_ERR": {
                    "description": "RZ, UART receiver frame error",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LSR_BREAK_ERR": {
                    "description": "RZ, UART receiver break error",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_LSR_TX_FIFO_EMP": {
                    "description": "RO, UART transmitter fifo empty status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_LSR_TX_ALL_EMP": {
                    "description": "RO, UART transmitter all empty status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LSR_ERR_RX_FIFO": {
                    "description": "RO, indicate error in UART receiver fifo",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART2_RBR": {
              "description": "RO, UART2 receiver buffer, receiving byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART2_RBR": {
                    "description": "RO, UART2 receiver buffer, receiving byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART2_THR": {
              "description": "WO, UART2 transmitter holding, transmittal byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "R8_UART2_THR": {
                    "description": "WO, UART2 transmitter holding, transmittal byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART2_RFC": {
              "description": "RO, UART2 receiver FIFO count",
              "offset": 10,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART2_RFC": {
                    "description": "RO, UART2 receiver FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART2_TFC": {
              "description": "RO, UART2 transmitter FIFO count",
              "offset": 11,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART2_TFC": {
                    "description": "RO, UART2 transmitter FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_UART2_DL": {
              "description": "RW, UART2 divisor latch",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UART2_DL": {
                    "description": "RW, UART2 divisor latch",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_UART2_DIV": {
              "description": "RW, UART2 pre-divisor latch byte, only low 7 bit, from 1 to 128",
              "offset": 14,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UART2_DIV": {
                    "description": "RW, UART2 pre-divisor latch byte, only low 7 bit, from 1 to 128",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "UART3": {
        "description": "UART3 register",
        "children": {
          "registers": {
            "R8_UART3_MCR": {
              "description": "RW, UART3 modem control",
              "offset": 0,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_MCR_OUT2__RB_MCR_INT_OE": {
                    "description": "RW, UART control OUT2;UART interrupt output enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART3_IER": {
              "description": "RW, UART3 interrupt enable",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_IER_RECV_RDY": {
                    "description": "RW, UART interrupt enable for receiver data ready",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IER_THR_EMPTY": {
                    "description": "RW, UART interrupt enable for THR empty",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_IER_LINE_STAT": {
                    "description": "RW, UART interrupt enable for receiver line status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_IER_TXD_EN": {
                    "description": "RW, UART TXD pin enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_IER_RESET": {
                    "description": "WZ, UART software reset control, high action, auto clear",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART3_FCR": {
              "description": "RW, UART3 FIFO control",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_FCR_FIFO_EN": {
                    "description": "RW, UART FIFO enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_FCR_RX_FIFO_CLR": {
                    "description": "WZ, clear UART receiver FIFO, high action, auto clear",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_FCR_TX_FIFO_CLR": {
                    "description": "WZ, clear UART transmitter FIFO, high action, auto clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_FCR_FIFO_TRIG": {
                    "description": "RW, UART receiver FIFO trigger level: 00-1byte, 01-2bytes, 10-4bytes, 11-7bytes",
                    "offset": 6,
                    "size": 2
                  }
                }
              }
            },
            "R8_UART3_LCR": {
              "description": "RW, UART3 line control",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_LCR_WORD_SZ": {
                    "description": "RW, UART word bit length: 00-5bit, 01-6bit, 10-7bit, 11-8bit",
                    "offset": 0,
                    "size": 2
                  },
                  "RB_LCR_STOP_BIT": {
                    "description": "RW, UART stop bit length: 0-1bit, 1-2bit",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LCR_PAR_EN": {
                    "description": "RW, UART parity enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LCR_PAR_MOD": {
                    "description": "RW, UART parity mode: 00-odd, 01-even, 10-mark, 11-space",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_LCR_BREAK_EN": {
                    "description": "RW, UART break control enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LCR_GP_BIT__RB_LCR_DLAB": {
                    "description": "RW, UART general purpose bit;RW, UART reserved bit",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART3_IIR": {
              "description": "RO, UART3 interrupt identification",
              "offset": 4,
              "size": 8,
              "reset_value": 1,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_IIR_NO_INT": {
                    "description": "RO, UART no interrupt flag: 0=interrupt action, 1=no interrupt",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_IIR_INT_MASK": {
                    "description": "RO, UART interrupt flag bit mask",
                    "offset": 1,
                    "size": 3
                  },
                  "RB_IIR_FIFO_ID": {
                    "description": "RO, UART FIFO enabled flag",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART3_LSR": {
              "description": "RO, UART3 line status",
              "offset": 5,
              "size": 8,
              "reset_value": 96,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_LSR_DATA_RDY": {
                    "description": "RO, UART receiver fifo data ready status",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_LSR_OVER_ERR": {
                    "description": "RZ, UART receiver overrun error",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_LSR_PAR_ERR": {
                    "description": "RZ, UART receiver parity error",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_LSR_FRAME_ERR": {
                    "description": "RZ, UART receiver frame error",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_LSR_BREAK_ERR": {
                    "description": "RZ, UART receiver break error",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_LSR_TX_FIFO_EMP": {
                    "description": "RO, UART transmitter fifo empty status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_LSR_TX_ALL_EMP": {
                    "description": "RO, UART transmitter all empty status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_LSR_ERR_RX_FIFO": {
                    "description": "RO, indicate error in UART receiver fifo",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UART3_RBR": {
              "description": "RO, UART3 receiver buffer, receiving byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART3_RBR": {
                    "description": "RO, UART3 receiver buffer, receiving byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART3_THR": {
              "description": "WO, UART3 transmitter holding, transmittal byte",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "R8_UART3_THR": {
                    "description": "WO, UART3 transmitter holding, transmittal byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART3_RFC": {
              "description": "RO, UART3 receiver FIFO count",
              "offset": 10,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART3_RFC": {
                    "description": "RO, UART3 receiver FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UART3_TFC": {
              "description": "RO, UART3 transmitter FIFO count",
              "offset": 11,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_UART3_TFC": {
                    "description": "RO, UART3 transmitter FIFO count",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_UART3_DL": {
              "description": "RW, UART3 divisor latch",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UART3_DL": {
                    "description": "RW, UART3 divisor latch",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_UART3_DIV": {
              "description": "RW, UART3 pre-divisor latch byte, only low 7 bit, from 1 to 128",
              "offset": 14,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UART3_DIV": {
                    "description": "RW, UART3 pre-divisor latch byte, only low 7 bit, from 1 to 128",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "SPI0": {
        "description": "SPI0 register",
        "children": {
          "registers": {
            "R8_SPI0_CTRL_MOD": {
              "description": "RW, SPI0 mode control",
              "offset": 0,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_MODE_SLAVE": {
                    "description": "RW, SPI0 slave mode: 0=master or host, 1=slave or device",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_ALL_CLEAR": {
                    "description": "RW, force clear SPI FIFO and count",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SPI_2WIRE_MOD": {
                    "description": "RW, SPI0 enable 2 wire mode for slave: 0=3wire(SCK0,MOSI,MISO), 1=2wire(SCK0,MISO=MXSX)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_MST_SCK_MOD__RB_SPI_SLV_CMD_MOD": {
                    "description": "RW, SPI master clock mode: 0=mode 0, 1=mode 3;RW, SPI0 slave command mode: 0=byte stream, 1=first byte command",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SPI_FIFO_DIR": {
                    "description": "RW, SPI FIFO direction: 0=out(write @master mode), 1=in(read @master mode)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_SCK_OE": {
                    "description": "RW, SPI SCK output enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SPI_MOSI_OE": {
                    "description": "RW, SPI MOSI output enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SPI_MISO_OE": {
                    "description": "RW, SPI MISO output enable",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI0_CTRL_CFG": {
              "description": "RW, SPI0 configuration control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_DMA_ENABLE": {
                    "description": "RW, SPI0 DMA enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_DMA_LOOP": {
                    "description": "RW, SPI0 DMA address loop enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_AUTO_IF": {
                    "description": "RW, enable buffer/FIFO accessing to auto clear RB_SPI_IF_BYTE_END interrupt flag",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_BIT_ORDER": {
                    "description": "RW, SPI bit data order: 0=MSB first, 1=LSB first",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SPI_MST_DLY_EN": {
                    "description": "RW, SPI master input delay enable",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI0_INTER_EN": {
              "description": "RW, SPI0 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_IE_CNT_END": {
                    "description": "RW, enable interrupt for SPI total byte count end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_IE_BYTE_END": {
                    "description": "RW, enable interrupt for SPI byte exchanged",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SPI_IE_FIFO_HF": {
                    "description": "RW, enable interrupt for SPI FIFO half",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_IE_DMA_END": {
                    "description": "RW, enable interrupt for SPI0 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SPI_IE_FIFO_OV": {
                    "description": "RW, enable interrupt for SPI0 FIFO overflow",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_IE_FST_BYTE": {
                    "description": "RW, enable interrupt for SPI0 slave mode first byte received",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI0_CLOCK_DIV__R8_SPI0_SLAVE_PRE": {
              "description": "RW, SPI0 master clock divisor;RW, SPI0 slave preset value",
              "offset": 3,
              "size": 8,
              "reset_value": 16,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_SPI0_CLOCK_DIV__R8_SPI0_SLAVE_PRE": {
                    "description": "RW, SPI0 master clock divisor;RW, SPI0 slave preset value",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SPI0_BUFFER": {
              "description": "RW, SPI0 data buffer",
              "offset": 4,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_SPI0_BUFFER": {
                    "description": "RW, SPI0 data buffer",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SPI0_RUN_FLAG": {
              "description": "RO, SPI0 work flag",
              "offset": 5,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_SPI_SLV_CMD_ACT": {
                    "description": "RO, SPI0 slave first byte or  command flag",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_FIFO_READY": {
                    "description": "RO, SPI FIFO ready status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SPI_SLV_CS_LOAD": {
                    "description": "RO, SPI0 slave chip-select loading status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SPI_SLV_SELECT": {
                    "description": "RO, SPI0 slave selection status",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI0_INT_FLAG": {
              "description": "RW1, SPI0 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 64,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_IF_CNT_END": {
                    "description": "RW1, interrupt flag for SPI total byte count end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_IF_BYTE_END": {
                    "description": "RW1, interrupt flag for SPI byte exchanged",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SPI_IF_FIFO_HF": {
                    "description": "RW1, interrupt flag for SPI FIFO half ",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_IF_DMA_END": {
                    "description": "RW1, interrupt flag for SPI0 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SPI_IF_FIFO_OV": {
                    "description": "RW1, interrupt flag for SPI0 FIFO overflow",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_FREE": {
                    "description": "RO, current SPI free status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SPI_IF_FST_BYTE": {
                    "description": "RW1, interrupt flag for SPI0 slave mode first byte received",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI0_FIFO_COUNT": {
              "description": "RO, SPI0 FIFO count status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_SPI0_FIFO_COUNT": {
                    "description": "RO, SPI0 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_SPI0_TOTAL_CNT": {
              "description": "RW, SPI0 total byte count, only low 12 bit",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_SPI0_TOTAL_CNT": {
                    "description": "RW, SPI0 total byte count, only low 12 bit",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_SPI0_FIFO": {
              "description": "RO/WO, SPI0 FIFO register",
              "offset": 16,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_SPI0_FIFO": {
                    "description": "RO/WO, SPI0 FIFO register",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SPI0_FIFO_COUNT1": {
              "description": "RO, SPI0 FIFO count status",
              "offset": 19,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_SPI0_FIFO_COUNT1": {
                    "description": "RO, SPI0 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_SPI0_DMA_NOW": {
              "description": "RW, SPI0 DMA current address",
              "offset": 20,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_SPI0_DMA_NOW": {
                    "description": "RW, SPI0 DMA current address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_SPI0_DMA_BEG": {
              "description": "RW, SPI0 DMA begin address",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_SPI0_DMA_BEG": {
                    "description": "RW, SPI0 DMA begin address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_SPI0_DMA_END": {
              "description": "RW, SPI0 DMA end address",
              "offset": 28,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_SPI0_DMA_END": {
                    "description": "RW, SPI0 DMA end address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            }
          }
        }
      },
      "SPI1": {
        "description": "SPI1 register",
        "children": {
          "registers": {
            "R8_SPI1_CTRL_MOD": {
              "description": "RW, SPI1 mode control",
              "offset": 0,
              "size": 8,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_MODE_SLAVE": {
                    "description": "RW, SPI0 slave mode: 0=master or host, 1=slave or device",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_ALL_CLEAR": {
                    "description": "RW, force clear SPI FIFO and count",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SPI_2WIRE_MOD": {
                    "description": "RW, SPI0 enable 2 wire mode for slave: 0=3wire(SCK0,MOSI,MISO), 1=2wire(SCK0,MISO=MXSX)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_MST_SCK_MOD__RB_SPI_SLV_CMD_MOD": {
                    "description": "RW, SPI master clock mode: 0=mode 0, 1=mode 3;RW, SPI0 slave command mode: 0=byte stream, 1=first byte command",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SPI_FIFO_DIR": {
                    "description": "RW, SPI FIFO direction: 0=out(write @master mode), 1=in(read @master mode)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_SCK_OE": {
                    "description": "RW, SPI SCK output enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SPI_MOSI_OE": {
                    "description": "RW, SPI MOSI output enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SPI_MISO_OE": {
                    "description": "RW, SPI MISO output enable",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI1_CTRL_CFG": {
              "description": "RW, SPI1 configuration control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_DMA_ENABLE": {
                    "description": "RW, SPI0 DMA enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_DMA_LOOP": {
                    "description": "RW, SPI0 DMA address loop enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_AUTO_IF": {
                    "description": "RW, enable buffer/FIFO accessing to auto clear RB_SPI_IF_BYTE_END interrupt flag",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_BIT_ORDER": {
                    "description": "RW, SPI bit data order: 0=MSB first, 1=LSB first",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SPI_MST_DLY_EN": {
                    "description": "RW, SPI master input delay enable",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI1_INTER_EN": {
              "description": "RW, SPI1 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_IE_CNT_END": {
                    "description": "RW, enable interrupt for SPI total byte count end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_IE_BYTE_END": {
                    "description": "RW, enable interrupt for SPI byte exchanged",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SPI_IE_FIFO_HF": {
                    "description": "RW, enable interrupt for SPI FIFO half",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_IE_DMA_END": {
                    "description": "RW, enable interrupt for SPI0 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SPI_IE_FIFO_OV": {
                    "description": "RW, enable interrupt for SPI0 FIFO overflow",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_IE_FST_BYTE": {
                    "description": "RW, enable interrupt for SPI0 slave mode first byte received",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI1_CLOCK_DIV": {
              "description": "RW, SPI1 master clock divisor;",
              "offset": 3,
              "size": 8,
              "reset_value": 16,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_SPI0_CLOCK_DIV__R8_SPI0_SLAVE_PRE": {
                    "description": "RW, SPI0 master clock divisor;RW, SPI0 slave preset value",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SPI1_BUFFER": {
              "description": "RW, SPI1 data buffer",
              "offset": 4,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_SPI1_BUFFER": {
                    "description": "RW, SPI1 data buffer",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SPI1_RUN_FLAG": {
              "description": "RO, SPI1 work flag",
              "offset": 5,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_SPI_SLV_CMD_ACT": {
                    "description": "RO, SPI0 slave first byte or  command flag",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_FIFO_READY": {
                    "description": "RO, SPI FIFO ready status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_SPI_SLV_CS_LOAD": {
                    "description": "RO, SPI0 slave chip-select loading status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SPI_SLV_SELECT": {
                    "description": "RO, SPI0 slave selection status",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI1_INT_FLAG": {
              "description": "RW1, SPI1 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 64,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_SPI_IF_CNT_END": {
                    "description": "RW1, interrupt flag for SPI total byte count end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_SPI_IF_BYTE_END": {
                    "description": "RW1, interrupt flag for SPI byte exchanged",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_SPI_IF_FIFO_HF": {
                    "description": "RW1, interrupt flag for SPI FIFO half ",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_SPI_IF_DMA_END": {
                    "description": "RW1, interrupt flag for SPI0 DMA completion",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_SPI_IF_FIFO_OV": {
                    "description": "RW1, interrupt flag for SPI0 FIFO overflow",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_SPI_FREE": {
                    "description": "RO, current SPI free status",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_SPI_IF_FST_BYTE": {
                    "description": "RW1, interrupt flag for SPI0 slave mode first byte received",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_SPI1_FIFO_COUNT": {
              "description": "RO, SPI1 FIFO count status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_SPI1_FIFO_COUNT": {
                    "description": "RO, SPI0 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_SPI1_TOTAL_CNT": {
              "description": "RW, SPI1 total byte count, only low 12 bit",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_SPI1_TOTAL_CNT": {
                    "description": "RW, SPI1 total byte count, only low 12 bit",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_SPI1_FIFO": {
              "description": "RO/WO, SPI1 FIFO register",
              "offset": 16,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_SPI1_FIFO": {
                    "description": "RO/WO, SPI1 FIFO register",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_SPI1_FIFO_COUNT1": {
              "description": "RO, SPI1 FIFO count status",
              "offset": 19,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_SPI1_FIFO_COUNT1": {
                    "description": "RO, SPI1 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "I2C": {
        "description": "I2C register",
        "children": {
          "registers": {
            "R16_I2C_CTRL1": {
              "description": "RW, I2C control 1",
              "offset": 0,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_I2C_PE": {
                    "description": "RW, Peripheral enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_I2C_SMBUS": {
                    "description": "RW, SMBUS mode: 0=I2C mode, 1=SMBUS mode",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_I2C_SMBTYPE": {
                    "description": "RW, SMBus type: 0=Device, 1=Host",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_I2C_EBARP": {
                    "description": "RW, ARP enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_I2C_ENPEC": {
                    "description": "RW, PEC ebable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_I2C_ENGC": {
                    "description": "RW, General call enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_I2C_NOSTRETCH": {
                    "description": "RW, Clock stretching disable (Slave mode)",
                    "offset": 7,
                    "size": 1
                  },
                  "RB_I2C_START": {
                    "description": "RW, Start generation: master mode: 0=no start, 1=repeated start; slave mode: 0=no start, 1=start at bus free",
                    "offset": 8,
                    "size": 1
                  },
                  "RB_I2C_STOP": {
                    "description": "RW, Stop generation: master mode: 0=no stop, 1=stop after the current byte transfer or after the current Start condition is sent; slave mode: 0=no stop, 1=Release the SCL and SDA lines after the current byte transfer",
                    "offset": 9,
                    "size": 1
                  },
                  "RB_I2C_ACK": {
                    "description": "RW, Acknowledge enable",
                    "offset": 10,
                    "size": 1
                  },
                  "RB_I2C_POS": {
                    "description": "RW, Acknowledge/PEC Position (for data reception)",
                    "offset": 11,
                    "size": 1
                  },
                  "RB_I2C_PEC": {
                    "description": "RW, Packet error checking: 0=No PEC transfer, 1=PEC transfer (in Tx or Rx mode)",
                    "offset": 12,
                    "size": 1
                  },
                  "RB_I2C_ALERT": {
                    "description": "RW, SMBus alert: 0=Releases SMBA pin high, 1=Drives SMBA pin low.",
                    "offset": 13,
                    "size": 1
                  },
                  "RB_I2C_SWRST": {
                    "description": "RW, Software reset",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R16_I2C_CTRL2": {
              "description": "RW, I2C control 2",
              "offset": 4,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_I2C_FREQ": {
                    "description": "RW, Peripheral clock frequency, The minimum allowed frequency is 2 MHz,the maximum frequency is 36 MHz",
                    "offset": 0,
                    "size": 6
                  },
                  "RB_I2C_ITERREN": {
                    "description": "RW, Error interrupt enable",
                    "offset": 8,
                    "size": 1
                  },
                  "RB_I2C_ITEVTEN": {
                    "description": "RW, Event interrupt enable",
                    "offset": 9,
                    "size": 1
                  },
                  "RB_I2C_ITBUFEN": {
                    "description": "RW, Buffer interrupt enable",
                    "offset": 10,
                    "size": 1
                  }
                }
              }
            },
            "R16_I2C_OADDR1": {
              "description": "RW, I2C own address register 1",
              "offset": 8,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_I2C_ADD0": {
                    "description": "RW, bit0 of address in 10-bit addressing mode",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_I2C_ADD7_1": {
                    "description": "RW, bit[7:1] of address",
                    "offset": 1,
                    "size": 7
                  },
                  "RB_I2C_ADD9_8": {
                    "description": "RW, bit[9:8] of address in 10-bit addressing mode",
                    "offset": 8,
                    "size": 2
                  },
                  "RB_I2C_MUST1": {
                    "description": "RW, Should always be kept at 1",
                    "offset": 14,
                    "size": 1
                  },
                  "RB_I2C_ADDMODE": {
                    "description": "RW, Addressing mode (slave mode): 0=7-bit slave address, 1=10-bit slave address",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R16_I2C_OADDR2": {
              "description": "RW, I2C own address register 2",
              "offset": 12,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_I2C_ENDUAL": {
                    "description": "RW, Dual addressing mode enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_I2C_ADD2": {
                    "description": "RW, bit[7:1] of address2",
                    "offset": 1,
                    "size": 7
                  }
                }
              }
            },
            "R16_I2C_DATAR": {
              "description": "RW, I2C data register",
              "offset": 16,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_I2C_DATAR": {
                    "description": "RW, I2C data register",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_I2C_STAR1": {
              "description": "R0, I2C stauts register 1",
              "offset": 20,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_I2C_SB": {
                    "description": "RW0, Start bit flag (Master mode)",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_I2C_ADDR": {
                    "description": "RW0, Address sent (master mode)/matched (slave mode) flag",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_I2C_BTF": {
                    "description": "RO, Byte transfer finished flag",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_I2C_ADD10": {
                    "description": "RO, 10-bit header sent flag (Master mode)",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_I2C_STOPF": {
                    "description": "RO, Stop detection flag (slave mode)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_I2C_RxNE": {
                    "description": "RO, Data register not empty flag (receivers)",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_I2C_TxE": {
                    "description": "RO, Data register empty flag (transmitters)",
                    "offset": 7,
                    "size": 1
                  },
                  "RB_I2C_BERR": {
                    "description": "RW0, Bus error flag",
                    "offset": 8,
                    "size": 1
                  },
                  "RB_I2C_ARLO": {
                    "description": "RW0, Arbitration lost flag (master mode)",
                    "offset": 9,
                    "size": 1
                  },
                  "RB_I2C_AF": {
                    "description": "RW0, Acknowledge failure flag",
                    "offset": 10,
                    "size": 1
                  },
                  "RB_I2C_OVR": {
                    "description": "RW0, Overrun/Underrun flag",
                    "offset": 11,
                    "size": 1
                  },
                  "RB_I2C_PECERR": {
                    "description": "RW0, PEC Error flag in reception",
                    "offset": 12,
                    "size": 1
                  },
                  "RB_I2C_TIMEOUT": {
                    "description": "RW0, Timeout or Tlow error flag",
                    "offset": 13,
                    "size": 1
                  },
                  "RB_I2C_SMBALERT": {
                    "description": "RW0, SMBus alert flag",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R16_I2C_STAR2": {
              "description": "R0, I2C status register 2",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_I2C_MSL": {
                    "description": "RO, Mode statu: 0=Slave mode, 1=Master mode",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_I2C_BUSY": {
                    "description": "RO, Bus busy flag",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_I2C_TRA": {
                    "description": "RO, Trans flag: 0=data bytes received, 1=data bytes transmitted",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_I2C_GENCALL": {
                    "description": "RO, General call address (Slave mode) received flag",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_I2C_SMBDEFAULT": {
                    "description": "RO, SMBus device default address (Slave mode) received flag",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_I2C_SMBHOST": {
                    "description": "RO, SMBus host header (Slave mode) received flag",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_I2C_DUALF": {
                    "description": "RO, Dual flag (Slave mode): 0=Received address matched with OAR1, 1=Received address matched with OAR2",
                    "offset": 7,
                    "size": 1
                  },
                  "RB_I2C_PECX": {
                    "description": "RO, Packet error checking register",
                    "offset": 8,
                    "size": 8
                  }
                }
              }
            },
            "R8_I2C_PEC": {
              "description": "R0, I2C Packet error checking register ",
              "offset": 25,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_SPI0_FIFO_COUNT": {
                    "description": "RO, SPI0 FIFO count status",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R16_I2C_CKCFGR": {
              "description": "RW, I2C clock control register",
              "offset": 28,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_I2C_CCR": {
                    "description": "RW, Controls the SCL clock in Fm/Sm mode (Master mode)",
                    "offset": 0,
                    "size": 12
                  },
                  "RB_I2C_DUTY": {
                    "description": "RW, Fm mode duty cycle: 0=L/H=2, 1=L/H=16/9",
                    "offset": 14,
                    "size": 1
                  },
                  "RB_I2C_F_S": {
                    "description": "RW, I2C master mode selection: 0=standard mode, 1=fast mode",
                    "offset": 15,
                    "size": 1
                  }
                }
              }
            },
            "R16_I2C_RTR": {
              "description": "RW, I2C trise register",
              "offset": 32,
              "size": 16,
              "reset_value": 2,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_I2C_TRISE": {
                    "description": "RW, Maximum rise time in Fm/Sm mode (Master mode)",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            }
          }
        }
      },
      "PWMx": {
        "description": "PWMx register",
        "children": {
          "registers": {
            "R8_PWM_OUT_EN": {
              "description": "RW, PWM output enable control",
              "offset": 0,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PWM4_OUT_EN": {
                    "description": "RW, PWM4 output enable",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PWM5_OUT_EN": {
                    "description": "RW, PWM5 output enable",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_PWM6_OUT_EN": {
                    "description": "RW, PWM6 output enable",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_PWM7_OUT_EN": {
                    "description": "RW, PWM7 output enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_PWM8_OUT_EN": {
                    "description": "RW, PWM8 output enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_PWM9_OUT_EN": {
                    "description": "RW, PWM9 output enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_PWM10_OUT_EN": {
                    "description": "RW, PWM10 output enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_PWM11_OUT_EN": {
                    "description": "RW, PWM11 output enable",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_PWM_POLAR": {
              "description": "RW, PWM output polarity control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PWM4_POLAR": {
                    "description": "RW, PWM4 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PWM5_POLAR": {
                    "description": "RW, PWM5 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_PWM6_POLAR": {
                    "description": "RW, PWM6 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_PWM7_POLAR": {
                    "description": "RW, PWM7 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_PWM8_POLAR": {
                    "description": "RW, PWM8 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_PWM9_POLAR": {
                    "description": "RW, PWM9 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_PWM10_POLAR": {
                    "description": "RW, PWM10 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_PWM11_POLAR": {
                    "description": "RW, PWM11 output polarity: 0=default low and high action, 1=default high and low action",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_PWM_CONFIG": {
              "description": "RW, PWM configuration",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PWM_CYCLE_SEL": {
                    "description": "RW, PWM cycle selection: 0=256;128;64;32 clocks, 1=255;127;63;31 clocks",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PWM_STAG_ST": {
                    "description": "RO, PWM stagger cycle status",
                    "offset": 1,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_PWM_CYC_MOD": {
                    "description": "RW, PWM data width mode: 00=8 bits data, 01=7 bits data, 10=6 bits data, 11=5 bits data",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_PWM4_5_STAG_EN": {
                    "description": "RW, PWM4/5 stagger output enable: 0=independent output, 1=stagger output",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_PWM6_7_STAG_EN": {
                    "description": "RW, PWM6/7 stagger output enable: 0=independent output, 1=stagger output",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_PWM8_9_STAG_EN": {
                    "description": "RW, PWM8/9 stagger output enable: 0=independent output, 1=stagger output",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_PWM10_11_STAG_EN": {
                    "description": "RW, PWM10/11 stagger output enable: 0=independent output, 1=stagger output",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_PWM_CLOCK_DIV": {
              "description": "RW, PWM clock divisor",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM_CLOCK_DIV": {
                    "description": "RW, PWM clock divisor",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM4_DATA": {
              "description": "RW, PWM4 data holding",
              "offset": 4,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM4_DATA": {
                    "description": "RW, PWM4 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM5_DATA": {
              "description": "RW, PWM5 data holding",
              "offset": 5,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM5_DATA": {
                    "description": "RW, PWM5 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM6_DATA": {
              "description": "RW, PWM6 data holding",
              "offset": 6,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM6_DATA": {
                    "description": "RW, PWM6 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM7_DATA": {
              "description": "RW, PWM7 data holding",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM7_DATA": {
                    "description": "RW, PWM7 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM8_DATA": {
              "description": "RW, PWM8 data holding",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM8_DATA": {
                    "description": "RW, PWM8 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM9_DATA": {
              "description": "RW, PWM9 data holding",
              "offset": 9,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM9_DATA": {
                    "description": "RW, PWM9 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM10_DATA": {
              "description": "RW, PWM10 data holding",
              "offset": 10,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM10_DATA": {
                    "description": "RW, PWM10 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM11_DATA": {
              "description": "RW, PWM11 data holding",
              "offset": 11,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_PWM11_DATA": {
                    "description": "RW, PWM11 data holding",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_PWM_INT_CTRL": {
              "description": "RW, PWM interrupt control",
              "offset": 12,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_PWM_IE_CYC": {
                    "description": "RW, enable interrupt for PWM cycle end",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_PWM_CYC_PRE": {
                    "description": "RW, select PWM cycle interrupt point",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_PWM_IF_CYC": {
                    "description": "RW1, interrupt flag for PWM cycle end",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USB": {
        "description": "USB register",
        "children": {
          "registers": {
            "R8_USB_CTRL": {
              "description": "USB base control",
              "offset": 0,
              "size": 8,
              "reset_value": 6,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UC_DMA_EN": {
                    "description": "DMA enable and DMA interrupt enable for USB",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UC_CLR_ALL": {
                    "description": "force clear FIFO and count of USB",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UC_RESET_SIE": {
                    "description": "force reset USB SIE, need software clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UC_INT_BUSY": {
                    "description": "enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid",
                    "offset": 3,
                    "size": 1
                  },
                  "MASK_UC_SYS_CTRL": {
                    "description": "bit mask of USB system control",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_UC_DEV_PU_EN": {
                    "description": "USB device enable and internal pullup resistance enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_UC_LOW_SPEED": {
                    "description": "enable USB low speed: 0=12Mbps, 1=1.5Mbps",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UC_HOST_MODE": {
                    "description": "enable USB host mode: 0=device mode, 1=host mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UDEV_CTRL__R8_UHOST_CTRL": {
              "description": "USB device physical prot control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UD_PORT_EN__RB_UH_PORT_EN": {
                    "description": "enable USB physical port I-O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UD_GP_BIT__RB_UH_BUS_RESET": {
                    "description": "general purpose bit;control USB bus reset: 0=normal, 1=force bus reset",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UD_LOW_SPEED__RB_UH_LOW_SPEED": {
                    "description": "enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full speed, 1=low speed",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UD_DM_PIN__RB_UH_DM_PIN": {
                    "description": "ReadOnly: indicate current UDM pin level",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_UD_DP_PIN__RB_UH_DP_PIN": {
                    "description": "ReadOnly: indicate current UDP pin level",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_UD_PD_DIS__RB_UH_PD_DIS": {
                    "description": "disable USB UDP-UDM pulldown resistance: 0=enable pulldown, 1=disable",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_USB_INT_EN": {
              "description": "USB interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UIE_BUS_RST__RB_UIE_DETECT": {
                    "description": "enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detected event for USB host mode",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UIE_TRANSFER": {
                    "description": "enable interrupt for USB transfer completion",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UIE_SUSPEND": {
                    "description": "enable interrupt for USB suspend or resume event",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UIE_HST_SOF": {
                    "description": "enable interrupt for host SOF timer action for USB host mode",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UIE_FIFO_OV": {
                    "description": "enable interrupt for FIFO overflow",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UIE_DEV_NAK": {
                    "description": "enable interrupt for NAK responded for USB device mode",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UIE_DEV_SOF": {
                    "description": "enable interrupt for SOF received for USB device mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB_DEV_AD": {
              "description": "USB device address",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_USB_ADDR": {
                    "description": "bit mask for USB device address",
                    "offset": 0,
                    "size": 7
                  },
                  "RB_UDA_GP_BIT": {
                    "description": "general purpose bit",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB_MIS_ST": {
              "description": "USB miscellaneous status",
              "offset": 5,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_UMS_DEV_ATTACH": {
                    "description": "RO, indicate device attached status on USB host",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UMS_DM_LEVEL": {
                    "description": "RO, indicate UDM level saved at device attached to USB host",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UMS_SUSPEND": {
                    "description": "RO, indicate USB suspend status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UMS_BUS_RESET": {
                    "description": "RO, indicate USB bus reset status",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UMS_R_FIFO_RDY": {
                    "description": "RO, indicate USB receiving FIFO ready status (not empty)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UMS_SIE_FREE": {
                    "description": "RO, indicate USB SIE free status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_UMS_SOF_ACT": {
                    "description": "RO, indicate host SOF timer action status for USB host",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UMS_SOF_PRES": {
                    "description": "RO, indicate host SOF timer presage status",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB_INT_FG": {
              "description": "USB interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 32,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UIF_BUS_RST__RB_UIF_DETECT": {
                    "description": "RW,bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UIF_TRANSFER": {
                    "description": "RW,USB transfer completion interrupt flag, direct bit address clear or write 1 to clear",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UIF_SUSPEND": {
                    "description": "RW,USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UIF_HST_SOF": {
                    "description": "RW,host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UIF_FIFO_OV": {
                    "description": "RW,FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_U_SIE_FREE": {
                    "description": "RO, indicate USB SIE free status",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_U_TOG_OK": {
                    "description": "RO, indicate current USB transfer toggle is OK",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_U_IS_NAK": {
                    "description": "RO, indicate current USB transfer is NAK received",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_USB_INT_ST": {
              "description": "USB interrupt status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "MASK_UIS_H_RES__MASK_UIS_ENDP": {
                    "description": "RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received;RO, bit mask of current transfer endpoint number for USB device mode",
                    "offset": 0,
                    "size": 4
                  },
                  "MASK_UIS_TOKEN": {
                    "description": "RO, bit mask of current token PID code received for USB device mode",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_UIS_TOG_OK": {
                    "description": "RO, indicate current USB transfer toggle is OK",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UIS_SETUP_ACT": {
                    "description": "RO, indicate current USB transfer is NAK received for USB device mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB_RX_LEN": {
              "description": "USB receiving length",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_USB_RX_LEN": {
                    "description": "RO,USB receiving length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP4_1_MOD": {
              "description": "endpoint 4/1 mode",
              "offset": 12,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UEP4_TX_EN": {
                    "description": "enable USB endpoint 4 transmittal (IN)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UEP4_RX_EN": {
                    "description": "enable USB endpoint 4 receiving (OUT)",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UEP1_BUF_MOD": {
                    "description": "buffer mode of USB endpoint 1",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP1_TX_EN": {
                    "description": "enable USB endpoint 1 transmittal (IN)",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP1_RX_EN": {
                    "description": "enable USB endpoint 1 receiving (OUT)",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP2_3_MOD__R8_UH_EP_MOD": {
              "description": "endpoint 2_3 mode;host endpoint mode",
              "offset": 13,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD": {
                    "description": "buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UEP2_TX_EN": {
                    "description": "enable USB endpoint 2 transmittal (IN)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UEP2_RX_EN__RB_UH_EP_RX_EN": {
                    "description": "enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD": {
                    "description": "buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP3_TX_EN__RB_UH_EP_TX_EN": {
                    "description": "enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP3_RX_EN": {
                    "description": "enable USB endpoint 3 receiving (OUT)",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP567_MOD": {
              "description": "endpoint 5/6/7 mode",
              "offset": 14,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UEP5_TX_EN": {
                    "description": "enable USB endpoint 5 transmittal (IN)",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UEP5_RX_EN": {
                    "description": "enable USB endpoint 5 receiving (OUT)",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UEP6_TX_EN": {
                    "description": "enable USB endpoint 6 transmittal (IN)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UEP6_RX_EN": {
                    "description": "enable USB endpoint 6 receiving (OUT)",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UEP7_TX_EN": {
                    "description": "enable USB endpoint 7 transmittal (IN)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP7_RX_EN": {
                    "description": "enable USB endpoint 7 receiving (OUT)",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "R16_UEP0_DMA": {
              "description": "endpoint 0 DMA buffer address",
              "offset": 16,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP0_DMA": {
                    "description": "RW,endpoint 0 DMA buffer address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_UEP1_DMA": {
              "description": "endpoint 1 DMA buffer address",
              "offset": 20,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP1_DMA": {
                    "description": "RW,endpoint 1 DMA buffer address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_UEP2_DMA__R16_UH_RX_DMA": {
              "description": "endpoint 2 DMA buffer address;host rx endpoint buffer high address",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP2_DMA": {
                    "description": "RW,endpoint 2 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_UEP3_DMA__R16_UH_TX_DMA": {
              "description": "endpoint 3 DMA buffer address;host tx endpoint buffer high address",
              "offset": 28,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP3_DMA": {
                    "description": "RW,endpoint 3 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_UEP5_DMA": {
              "description": "endpoint 5 DMA buffer address",
              "offset": 84,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP5_DMA": {
                    "description": "RW,endpoint 5 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_UEP6_DMA": {
              "description": "endpoint 6 DMA buffer address",
              "offset": 88,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP6_DMA": {
                    "description": "RW,endpoint 6 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_UEP7_DMA": {
              "description": "endpoint 7 DMA buffer address",
              "offset": 92,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP7_DMA": {
                    "description": "RW,endpoint 7 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_UEP0_T_LEN": {
              "description": "endpoint 0 transmittal length",
              "offset": 32,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP0_T_LEN": {
                    "description": "endpoint 0 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP0_CTRL": {
              "description": "endpoint 0 control",
              "offset": 34,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP1_T_LEN": {
              "description": "endpoint 1 transmittal length",
              "offset": 36,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP1_T_LEN": {
                    "description": "endpoint 1 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP1_CTRL__R8_UH_SETUP": {
              "description": "endpoint 1 control;host aux setup",
              "offset": 38,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG__RB_UH_SOF_EN": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic SOF enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG__RB_UH_PRE_PID_EN": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB host PRE PID enable for low speed device via hub",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP2_T_LEN_R8_UH_EP_PID": {
              "description": "endpoint 2 transmittal length;host endpoint and PID",
              "offset": 40,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UH_ENDP": {
                    "description": "bit mask of endpoint number for USB host transfer",
                    "offset": 0,
                    "size": 4
                  },
                  "MASK_UH_TOKEN": {
                    "description": "bit mask of token PID for USB host transfer",
                    "offset": 4,
                    "size": 4
                  },
                  "R8_UEP2_T_LEN": {
                    "description": "endpoint 2 transmittal length;",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP2_CTRL_R8_UH_RX_CTRL": {
              "description": "endpoint 2 control;host receiver endpoint control",
              "offset": 42,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UH_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 1
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle;enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG__RB_UH_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP3_T_LEN__R8_UH_TX_LEN": {
              "description": "endpoint 3 transmittal length;host transmittal endpoint transmittal length",
              "offset": 44,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP3_T_LEN__R8_UH_TX_LEN": {
                    "description": "endpoint 1 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP3_CTRL__R8_UH_TX_CTRL": {
              "description": "endpoint 3 control;host transmittal endpoint control",
              "offset": 46,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UH_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG_RB_UH_T_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG_RB_UH_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP4_T_LEN": {
              "description": "endpoint 4 transmittal length",
              "offset": 48,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP4_T_LEN": {
                    "description": "endpoint 4 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP4_CTRL": {
              "description": "endpoint 4 control",
              "offset": 50,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP5_T_LEN": {
              "description": "endpoint 5 transmittal length",
              "offset": 100,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP5_T_LEN": {
                    "description": "endpoint 5 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP5_CTRL": {
              "description": "endpoint 5 control",
              "offset": 102,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP6_T_LEN": {
              "description": "endpoint 6 transmittal length",
              "offset": 104,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP6_T_LEN": {
                    "description": "endpoint 6 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP6_CTRL": {
              "description": "endpoint 6 control",
              "offset": 106,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_UEP7_T_LEN": {
              "description": "endpoint 7 transmittal length",
              "offset": 108,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP7_T_LEN": {
                    "description": "endpoint 7 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_UEP7_CTRL": {
              "description": "endpoint 7 control",
              "offset": 110,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "USB2": {
        "description": "USB2 register",
        "children": {
          "registers": {
            "R8_USB2_CTRL": {
              "description": "USB2 base control",
              "offset": 0,
              "size": 8,
              "reset_value": 6,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UC_DMA_EN": {
                    "description": "DMA enable and DMA interrupt enable for USB",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UC_CLR_ALL": {
                    "description": "force clear FIFO and count of USB",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UC_RESET_SIE": {
                    "description": "force reset USB SIE, need software clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UC_INT_BUSY": {
                    "description": "enable automatic responding busy for device mode or automatic pause for host mode during interrupt flag UIF_TRANSFER valid",
                    "offset": 3,
                    "size": 1
                  },
                  "MASK_UC_SYS_CTRL": {
                    "description": "bit mask of USB system control",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_UC_DEV_PU_EN": {
                    "description": "USB device enable and internal pullup resistance enable",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_UC_LOW_SPEED": {
                    "description": "enable USB low speed: 0=12Mbps, 1=1.5Mbps",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UC_HOST_MODE": {
                    "description": "enable USB host mode: 0=device mode, 1=host mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2DEV_CTRL__R8_U2HOST_CTRL": {
              "description": "USB2 device physical prot control",
              "offset": 1,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UD_PORT_EN__RB_UH_PORT_EN": {
                    "description": "enable USB physical port I-O: 0=disable, 1=enable;enable USB port: 0=disable, 1=enable port, automatic disabled if USB device detached",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UD_GP_BIT__RB_UH_BUS_RESET": {
                    "description": "general purpose bit;control USB bus reset: 0=normal, 1=force bus reset",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UD_LOW_SPEED__RB_UH_LOW_SPEED": {
                    "description": "enable USB physical port low speed: 0=full speed, 1=low speed;enable USB port low speed: 0=full speed, 1=low speed",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UD_DM_PIN__RB_UH_DM_PIN": {
                    "description": "ReadOnly: indicate current UDM pin level",
                    "offset": 4,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_UD_DP_PIN__RB_UH_DP_PIN": {
                    "description": "ReadOnly: indicate current UDP pin level",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_UD_PD_DIS__RB_UH_PD_DIS": {
                    "description": "disable USB UDP-UDM pulldown resistance: 0=enable pulldown, 1=disable",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_USB2_INT_EN": {
              "description": "USB2 interrupt enable",
              "offset": 2,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UIE_BUS_RST__RB_UIE_DETECT": {
                    "description": "enable interrupt for USB bus reset event for USB device mode;enable interrupt for USB device detected event for USB host mode",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UIE_TRANSFER": {
                    "description": "enable interrupt for USB transfer completion",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UIE_SUSPEND": {
                    "description": "enable interrupt for USB suspend or resume event",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UIE_HST_SOF": {
                    "description": "enable interrupt for host SOF timer action for USB host mode",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UIE_FIFO_OV": {
                    "description": "enable interrupt for FIFO overflow",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UIE_DEV_NAK": {
                    "description": "enable interrupt for NAK responded for USB device mode",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UIE_DEV_SOF": {
                    "description": "enable interrupt for SOF received for USB device mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB2_DEV_AD": {
              "description": "USB2 device address",
              "offset": 3,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_USB_ADDR": {
                    "description": "bit mask for USB device address",
                    "offset": 0,
                    "size": 7
                  },
                  "RB_UDA_GP_BIT": {
                    "description": "general purpose bit",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB2_MIS_ST": {
              "description": "USB2 miscellaneous status",
              "offset": 5,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "RB_UMS_DEV_ATTACH": {
                    "description": "RO, indicate device attached status on USB host",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UMS_DM_LEVEL": {
                    "description": "RO, indicate UDM level saved at device attached to USB host",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UMS_SUSPEND": {
                    "description": "RO, indicate USB suspend status",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UMS_BUS_RESET": {
                    "description": "RO, indicate USB bus reset status",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UMS_R_FIFO_RDY": {
                    "description": "RO, indicate USB receiving FIFO ready status (not empty)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UMS_SIE_FREE": {
                    "description": "RO, indicate USB SIE free status",
                    "offset": 5,
                    "size": 1
                  },
                  "RB_UMS_SOF_ACT": {
                    "description": "RO, indicate host SOF timer action status for USB host",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UMS_SOF_PRES": {
                    "description": "RO, indicate host SOF timer presage status",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB2_INT_FG": {
              "description": "USB2 interrupt flag",
              "offset": 6,
              "size": 8,
              "reset_value": 32,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UIF_BUS_RST__RB_UIF_DETECT": {
                    "description": "RW,bus reset event interrupt flag for USB device mode, direct bit address clear or write 1 to clear;device detected event interrupt flag for USB host mode, direct bit address clear or write 1 to clear",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UIF_TRANSFER": {
                    "description": "RW,USB transfer completion interrupt flag, direct bit address clear or write 1 to clear",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UIF_SUSPEND": {
                    "description": "RW,USB suspend or resume event interrupt flag, direct bit address clear or write 1 to clear",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UIF_HST_SOF": {
                    "description": "RW,host SOF timer interrupt flag for USB host, direct bit address clear or write 1 to clear",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UIF_FIFO_OV": {
                    "description": "RW,FIFO overflow interrupt flag for USB, direct bit address clear or write 1 to clear",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_U_SIE_FREE": {
                    "description": "RO, indicate USB SIE free status",
                    "offset": 5,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_U_TOG_OK": {
                    "description": "RO, indicate current USB transfer toggle is OK",
                    "offset": 6,
                    "size": 1,
                    "access": "read-only"
                  },
                  "RB_U_IS_NAK": {
                    "description": "RO, indicate current USB transfer is NAK received",
                    "offset": 7,
                    "size": 1,
                    "access": "read-only"
                  }
                }
              }
            },
            "R8_USB2_INT_ST": {
              "description": "USB2 interrupt status",
              "offset": 7,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "MASK_UIS_H_RES__MASK_UIS_ENDP": {
                    "description": "RO, bit mask of current transfer handshake response for USB host mode: 0000=no response, time out from device, others=handshake response PID received;RO, bit mask of current transfer endpoint number for USB device mode",
                    "offset": 0,
                    "size": 4
                  },
                  "MASK_UIS_TOKEN": {
                    "description": "RO, bit mask of current token PID code received for USB device mode",
                    "offset": 4,
                    "size": 2
                  },
                  "RB_UIS_TOG_OK": {
                    "description": "RO, indicate current USB transfer toggle is OK",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UIS_SETUP_ACT": {
                    "description": "RO, indicate current USB transfer is NAK received for USB device mode",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_USB2_RX_LEN": {
              "description": "USB2 receiving length",
              "offset": 8,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "R8_USB_RX_LEN": {
                    "description": "RO,USB receiving length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP4_1_MOD": {
              "description": "endpoint 4/1 mode",
              "offset": 12,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UEP4_TX_EN": {
                    "description": "enable USB endpoint 4 transmittal (IN)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UEP4_RX_EN": {
                    "description": "enable USB endpoint 4 receiving (OUT)",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UEP1_BUF_MOD": {
                    "description": "buffer mode of USB endpoint 1",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP1_TX_EN": {
                    "description": "enable USB endpoint 1 transmittal (IN)",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP1_RX_EN": {
                    "description": "enable USB endpoint 1 receiving (OUT)",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP2_3_MOD__R8_U2H_EP_MOD": {
              "description": "endpoint 2_3 mode;host endpoint mode",
              "offset": 13,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UEP2_BUF_MOD__RB_UH_EP_RBUF_MOD": {
                    "description": "buffer mode of USB endpoint 2;buffer mode of USB host IN endpoint",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UEP2_TX_EN": {
                    "description": "enable USB endpoint 2 transmittal (IN)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UEP2_RX_EN__RB_UH_EP_RX_EN": {
                    "description": "enable USB endpoint 2 receiving (OUT);enable USB host IN endpoint receiving",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UEP3_BUF_MOD__RB_UH_EP_TBUF_MOD": {
                    "description": "buffer mode of USB endpoint 3;buffer mode of USB host OUT endpoint",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP3_TX_EN__RB_UH_EP_TX_EN": {
                    "description": "enable USB endpoint 3 transmittal (IN);enable USB host OUT endpoint transmittal",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP3_RX_EN": {
                    "description": "enable USB endpoint 3 receiving (OUT)",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP567_MOD": {
              "description": "USB2 endpoint 5/6/7 mode",
              "offset": 14,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UEP5_TX_EN": {
                    "description": "enable USB endpoint 5 transmittal (IN)",
                    "offset": 0,
                    "size": 1
                  },
                  "RB_UEP5_RX_EN": {
                    "description": "enable USB endpoint 5 receiving (OUT)",
                    "offset": 1,
                    "size": 1
                  },
                  "RB_UEP6_TX_EN": {
                    "description": "enable USB endpoint 6 transmittal (IN)",
                    "offset": 2,
                    "size": 1
                  },
                  "RB_UEP6_RX_EN": {
                    "description": "enable USB endpoint 6 receiving (OUT)",
                    "offset": 3,
                    "size": 1
                  },
                  "RB_UEP7_TX_EN": {
                    "description": "enable USB endpoint 7 transmittal (IN)",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP7_RX_EN": {
                    "description": "enable USB endpoint 7 receiving (OUT)",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            },
            "R16_U2EP0_DMA": {
              "description": "endpoint 0 DMA buffer address",
              "offset": 16,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP0_DMA": {
                    "description": "RW,endpoint 0 DMA buffer address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_U2EP1_DMA": {
              "description": "USB2 endpoint 1 DMA buffer address",
              "offset": 20,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP1_DMA": {
                    "description": "RW,endpoint 1 DMA buffer address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_U2EP2_DMA__R16_U2H_RX_DMA": {
              "description": "USB2 endpoint 2 DMA buffer address;host rx endpoint buffer high address",
              "offset": 24,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP2_DMA": {
                    "description": "RW,endpoint 2 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_U2EP3_DMA__R16_U2H_TX_DMA": {
              "description": "USB2 endpoint 3 DMA buffer address;host tx endpoint buffer high address",
              "offset": 28,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP3_DMA": {
                    "description": "RW,endpoint 3 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_U2EP5_DMA": {
              "description": "USB2 endpoint 5 DMA buffer address",
              "offset": 84,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP5_DMA": {
                    "description": "RW,endpoint 5 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_U2EP6_DMA": {
              "description": "USB2 endpoint 6 DMA buffer address",
              "offset": 88,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP6_DMA": {
                    "description": "RW,endpoint 6 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R16_U2EP7_DMA": {
              "description": "USB2 endpoint 7 DMA buffer address",
              "offset": 92,
              "size": 16,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R16_UEP7_DMA": {
                    "description": "RW,endpoint 7 DMA buffer address;host rx endpoint buffer high address",
                    "offset": 0,
                    "size": 16
                  }
                }
              }
            },
            "R8_U2EP0_T_LEN": {
              "description": "USB2 endpoint 0 transmittal length",
              "offset": 32,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP0_T_LEN": {
                    "description": "endpoint 0 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP0_CTRL": {
              "description": "USB2 endpoint 0 control",
              "offset": 34,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP1_T_LEN": {
              "description": "USB2 endpoint 1 transmittal length",
              "offset": 36,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP1_T_LEN": {
                    "description": "endpoint 1 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP1_CTRL__R8_U2H_SETUP": {
              "description": "USB2 endpoint 1 control;host aux setup",
              "offset": 38,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG__RB_UH_SOF_EN": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1;USB host automatic SOF enable",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG__RB_UH_PRE_PID_EN": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;RB_UH_PRE_PID_EN;USB host PRE PID enable for low speed device via hub",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP2_T_LEN_R8_U2H_EP_PID": {
              "description": "USB2 endpoint 2 transmittal length;host endpoint and PID",
              "offset": 40,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UH_ENDP": {
                    "description": "bit mask of endpoint number for USB host transfer",
                    "offset": 0,
                    "size": 4
                  },
                  "MASK_UH_TOKEN": {
                    "description": "bit mask of token PID for USB host transfer",
                    "offset": 4,
                    "size": 4
                  },
                  "R8_UEP2_T_LEN": {
                    "description": "endpoint 2 transmittal length;",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP2_CTRL_R8_U2H_RX_CTRL": {
              "description": "USB2 endpoint 2 control;host receiver endpoint control",
              "offset": 42,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UH_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 1
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG__RB_UH_R_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle;enable automatic toggle after successful transfer completion: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG__RB_UH_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1;expected data toggle flag of host receiving (IN): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP3_T_LEN__R8_U2H_TX_LEN": {
              "description": "USB2 endpoint 3 transmittal length;host transmittal endpoint transmittal length",
              "offset": 44,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP3_T_LEN__R8_UH_TX_LEN": {
                    "description": "endpoint 1 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP3_CTRL__R8_U2H_TX_CTRL": {
              "description": "USB2 endpoint 3 control;host transmittal endpoint control",
              "offset": 46,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "RB_UH_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG_RB_UH_T_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG_RB_UH_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP4_T_LEN": {
              "description": "USB2 endpoint 4 transmittal length",
              "offset": 48,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP4_T_LEN": {
                    "description": "endpoint 4 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP4_CTRL": {
              "description": "USB2 endpoint 4 control",
              "offset": 50,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP5_T_LEN": {
              "description": "USB2 endpoint 5 transmittal length",
              "offset": 100,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP5_T_LEN": {
                    "description": "endpoint 5 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP5_CTRL": {
              "description": "USB2 endpoint 5 control",
              "offset": 102,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP6_T_LEN": {
              "description": "USB2 endpoint 6 transmittal length",
              "offset": 104,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP6_T_LEN": {
                    "description": "endpoint 6 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP6_CTRL": {
              "description": "USB2 endpoint 6 control",
              "offset": 106,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "R8_U2EP7_T_LEN": {
              "description": "USB2 endpoint 7 transmittal length",
              "offset": 108,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "R8_UEP7_T_LEN": {
                    "description": "endpoint 7 transmittal length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R8_U2EP7_CTRL": {
              "description": "USB2 endpoint 7 control",
              "offset": 110,
              "size": 8,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "MASK_UEP_T_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X transmittal (IN)",
                    "offset": 0,
                    "size": 2
                  },
                  "MASK_UEP_R_RES": {
                    "description": "bit mask of handshake response type for USB endpoint X receiving (OUT)",
                    "offset": 2,
                    "size": 2
                  },
                  "RB_UEP_AUTO_TOG": {
                    "description": "enable automatic toggle after successful transfer completion on endpoint 1_2_3: 0=manual toggle, 1=automatic toggle",
                    "offset": 4,
                    "size": 1
                  },
                  "RB_UEP_T_TOG": {
                    "description": "prepared data toggle flag of USB endpoint X transmittal (IN): 0=DATA0, 1=DATA1",
                    "offset": 6,
                    "size": 1
                  },
                  "RB_UEP_R_TOG": {
                    "description": "expected data toggle flag of USB endpoint X receiving (OUT): 0=DATA0, 1=DATA1",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "BLE": {
        "description": "BLE register"
      },
      "PFIC": {
        "description": "Program Fast Interrupt Controller",
        "children": {
          "registers": {
            "R32_PFIC_ISR1": {
              "description": "RO,Interrupt Status Register 1",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "INTENSTA": {
                    "description": "Interrupt ID Status",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_ISR2": {
              "description": "RO,Interrupt Status Register 2",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "INTENSTA": {
                    "description": "Interrupt ID Status",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_IPR1": {
              "description": "RO,Interrupt Pending Register 1",
              "offset": 32,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "PENDSTA": {
                    "description": "PENDSTA",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_IPR2": {
              "description": "RO,Interrupt Pending Register 2",
              "offset": 36,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "PENDSTA": {
                    "description": "PENDSTA",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_ITHRESDR": {
              "description": "RW,Interrupt Priority Register",
              "offset": 64,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "THRESHOLD": {
                    "description": "RW,THRESHOLD",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "R32_PFIC_CFGR": {
              "description": "Interrupt Config Register",
              "offset": 72,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "RESETSYS": {
                    "description": "WO,RESETSYS",
                    "offset": 7,
                    "size": 1
                  },
                  "KEYCODE": {
                    "description": "WO,KEYCODE",
                    "offset": 16,
                    "size": 16
                  }
                }
              }
            },
            "R32_PFIC_GISR": {
              "description": "Interrupt Global Register",
              "offset": 76,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "read-only",
              "children": {
                "fields": {
                  "NESTSTA": {
                    "description": "RO,NESTSTA",
                    "offset": 0,
                    "size": 8
                  },
                  "GACTSTA": {
                    "description": "RO,GACTSTA",
                    "offset": 8,
                    "size": 1
                  },
                  "GPENDSTA": {
                    "description": "RO,GPENDSTA",
                    "offset": 9,
                    "size": 1
                  }
                }
              }
            },
            "R32_PFIC_IDCFGR": {
              "description": "RW,Interrupt Fast ID Config Register",
              "offset": 80,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "FIID0": {
                    "description": "RW,FIID0",
                    "offset": 0,
                    "size": 8
                  },
                  "FIID1": {
                    "description": "RW,FIID1",
                    "offset": 8,
                    "size": 8
                  },
                  "FIID2": {
                    "description": "RW,FIID2",
                    "offset": 16,
                    "size": 8
                  },
                  "FIID3": {
                    "description": "RW,FIID3",
                    "offset": 24,
                    "size": 8
                  }
                }
              }
            },
            "R32_PFIC_FIADDRR0": {
              "description": "Interrupt 0 address Register",
              "offset": 96,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADDR0": {
                    "description": "RW,ADDR0",
                    "offset": 1,
                    "size": 31
                  },
                  "FI0EN": {
                    "description": "RW,FI0EN",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "R32_PFIC_FIADDRR1": {
              "description": "Interrupt 1 address Register",
              "offset": 100,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADDR1": {
                    "description": "RW,ADDR1",
                    "offset": 1,
                    "size": 31
                  },
                  "FI1EN": {
                    "description": "RW,FI1EN",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "R32_PFIC_FIADDRR2": {
              "description": "Interrupt 2 address Register",
              "offset": 104,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADDR2": {
                    "description": "RW,ADDR2",
                    "offset": 1,
                    "size": 31
                  },
                  "FI2EN": {
                    "description": "RW,FI2EN",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "R32_PFIC_FIADDRR3": {
              "description": "Interrupt 3 address Register",
              "offset": 108,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "ADDR3": {
                    "description": "RW,ADDR3",
                    "offset": 1,
                    "size": 31
                  },
                  "FI3EN": {
                    "description": "RW,FI3EN",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "R32_PFIC_IENR1": {
              "description": "Interrupt Setting Register",
              "offset": 256,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "INTEN": {
                    "description": "RW1,INTEN",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_IENR2": {
              "description": "Interrupt Setting Register",
              "offset": 260,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "INTEN": {
                    "description": "RW1,INTEN",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_IRER1": {
              "description": "Interrupt Clear Register",
              "offset": 384,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "INTRESET": {
                    "description": "RW1,INTRESET",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_IRER2": {
              "description": "Interrupt Clear Register",
              "offset": 388,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "INTRESET": {
                    "description": "RW1,INTRESET",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_IPSR1": {
              "description": "Interrupt Pending Register",
              "offset": 512,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PENDSET": {
                    "description": "RW1,PENDSET",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_IPSR2": {
              "description": "Interrupt Pending Register",
              "offset": 516,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PENDSET": {
                    "description": "RW1,PENDSET",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_IPRR1": {
              "description": "Interrupt Pending Clear Register",
              "offset": 640,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PENDRESET": {
                    "description": "RW1,PENDRESET",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_IPRR2": {
              "description": "Interrupt Pending Clear Register",
              "offset": 644,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "access": "write-only",
              "children": {
                "fields": {
                  "PENDRESET": {
                    "description": "RW1,PENDRESET",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_IACTR1": {
              "description": "Interrupt ACTIVE Register",
              "offset": 768,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IACTS": {
                    "description": "RW1,IACTS",
                    "offset": 12,
                    "size": 20
                  }
                }
              }
            },
            "R32_PFIC_IACTR2": {
              "description": "Interrupt ACTIVE Register",
              "offset": 772,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IACTS": {
                    "description": "RW1,IACTS",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR0": {
              "description": "Interrupt Priority configuration Register 0",
              "offset": 1024,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR0": {
                    "description": "RW,Interrupt priority for number 0-3",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR1": {
              "description": "Interrupt Priority configuration Register 1",
              "offset": 1056,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR1": {
                    "description": ">RW,Interrupt priority for number 4-7",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR2": {
              "description": "Interrupt Priority configuration Register 2",
              "offset": 1088,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR2": {
                    "description": ">RW,Interrupt priority for number 8-11",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR3": {
              "description": "Interrupt Priority configuration Register 3",
              "offset": 1120,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR3": {
                    "description": ">RW,Interrupt priority for number 12-15",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR4": {
              "description": "Interrupt Priority configuration Register 4",
              "offset": 1152,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR4": {
                    "description": ">RW,Interrupt priority for number 16-19",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR5": {
              "description": "Interrupt Priority configuration Register 5",
              "offset": 1184,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR5": {
                    "description": ">RW,Interrupt priority for number 20-23",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR6": {
              "description": "Interrupt Priority configuration Register 6",
              "offset": 1216,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR6": {
                    "description": ">RW,Interrupt priority for number 24-27",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR7": {
              "description": "Interrupt Priority configuration Register 7",
              "offset": 1248,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR7": {
                    "description": ">RW,Interrupt priority for number 28-31",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR8": {
              "description": "Interrupt Priority configuration Register 8",
              "offset": 1280,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR8": {
                    "description": ">RW,Interrupt priority for number 32-35",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR9": {
              "description": "Interrupt Priority configuration Register 9",
              "offset": 1312,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR9": {
                    "description": ">RW,Interrupt priority for number 36-39",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR10": {
              "description": "Interrupt Priority configuration Register 10",
              "offset": 1344,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR10": {
                    "description": ">RW,Interrupt priority for number 40-43",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR11": {
              "description": "Interrupt Priority configuration Register 11",
              "offset": 1376,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR11": {
                    "description": "RW,Interrupt priority for number 44-47",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR12": {
              "description": "Interrupt Priority configuration Register 12",
              "offset": 1408,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR12": {
                    "description": "RW,Interrupt priority for number 48-51",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR13": {
              "description": "Interrupt Priority configuration Register 13",
              "offset": 1440,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR13": {
                    "description": "RW,Interrupt priority for number 52-55",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR14": {
              "description": "Interrupt Priority configuration Register 14",
              "offset": 1472,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR14": {
                    "description": "RW,Interrupt priority for number 56-59",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR15": {
              "description": "Interrupt Priority configuration Register 15",
              "offset": 1504,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR15": {
                    "description": "RW,Interrupt priority for number 60-63",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR16": {
              "description": "Interrupt Priority configuration Register 16",
              "offset": 1536,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR16": {
                    "description": "RW,Interrupt priority for number 64-67",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR17": {
              "description": "Interrupt Priority configuration Register 17",
              "offset": 1568,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR17": {
                    "description": "RW,Interrupt priority for number 68-71",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR18": {
              "description": "Interrupt Priority configuration Register 18",
              "offset": 1600,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR18": {
                    "description": "RW,Interrupt priority for number 72-75",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR19": {
              "description": "Interrupt Priority configuration Register 19",
              "offset": 1632,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR19": {
                    "description": "RW,Interrupt priority for number 76-79",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR20": {
              "description": "Interrupt Priority configuration Register 20",
              "offset": 1664,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR20": {
                    "description": "RW,RW,Interrupt priority for number 80-83",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR21": {
              "description": "Interrupt Priority configuration Register 21",
              "offset": 1696,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR21": {
                    "description": "RW,Interrupt priority for number 84-87",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR22": {
              "description": "Interrupt Priority configuration Register 22",
              "offset": 1728,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR22": {
                    "description": "RW,Interrupt priority for number 88-91",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR23": {
              "description": "Interrupt Priority configuration Register 23",
              "offset": 1760,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR23": {
                    "description": "RW,Interrupt priority for number 92-95",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR24": {
              "description": "Interrupt Priority configuration Register 24",
              "offset": 1792,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR24": {
                    "description": "RW,Interrupt priority for number 96-99",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR25": {
              "description": "Interrupt Priority configuration Register 25",
              "offset": 1824,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR25": {
                    "description": "RW,Interrupt priority for number 100-103",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR26": {
              "description": "Interrupt Priority configuration Register 26",
              "offset": 1856,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR26": {
                    "description": "RW,Interrupt priority for number 104-107",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR27": {
              "description": "Interrupt Priority configuration Register 27",
              "offset": 1888,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR27": {
                    "description": "RW,Interrupt priority for number 108-111",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR28": {
              "description": "Interrupt Priority configuration Register 28",
              "offset": 1920,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR28": {
                    "description": "RW,Interrupt priority for number 112-115",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR29": {
              "description": "Interrupt Priority configuration Register  29",
              "offset": 1952,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR29": {
                    "description": "RW,Interrupt priority for number 116-119",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR30": {
              "description": "Interrupt Priority configuration Register 30",
              "offset": 1984,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR30": {
                    "description": "RW,Interrupt priority for number 120-123",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR31": {
              "description": "Interrupt Priority configuration Register 31",
              "offset": 2016,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR31": {
                    "description": "RW,Interrupt priority for number 124-127",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR32": {
              "description": "Interrupt Priority configuration Register 32",
              "offset": 2048,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR32": {
                    "description": "RW,Interrupt priority for number 128-131",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR33": {
              "description": "Interrupt Priority configuration Register 33",
              "offset": 2080,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR33": {
                    "description": "RW,Interrupt priority for number 132-135",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR34": {
              "description": "Interrupt Priority configuration Register 34",
              "offset": 2112,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR34": {
                    "description": "RW,Interrupt priority for number 136-139",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR35": {
              "description": "Interrupt Priority configuration Register 35",
              "offset": 2144,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR35": {
                    "description": "RW,Interrupt priority for number 140-143",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR36": {
              "description": "Interrupt Priority configuration Register 36",
              "offset": 2176,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR36": {
                    "description": "RW,Interrupt priority for number 144-147",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR37": {
              "description": "Interrupt Priority configuration Register 37",
              "offset": 2208,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR37": {
                    "description": "RW,Interrupt priority for number 148-151",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR38": {
              "description": "Interrupt Priority configuration Register 38",
              "offset": 2240,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR38": {
                    "description": "RW,Interrupt priority for number 152-155",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR39": {
              "description": "Interrupt Priority configuration Register 39",
              "offset": 2272,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR39": {
                    "description": "RW,Interrupt priority for number 156-159",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR40": {
              "description": "Interrupt Priority configuration Register 40",
              "offset": 2304,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR40": {
                    "description": "RW,Interrupt priority for number 160-163",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR41": {
              "description": "Interrupt Priority configuration Register 41",
              "offset": 2336,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR41": {
                    "description": "RW,Interrupt priority for number 164-167",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR42": {
              "description": "Interrupt Priority configuration Register 42",
              "offset": 2368,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR42": {
                    "description": "RW,Interrupt priority for number 168-171",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR43": {
              "description": "Interrupt Priority configuration Register 43",
              "offset": 2400,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR43": {
                    "description": "RW,Interrupt priority for number 172-175",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR44": {
              "description": "Interrupt Priority configuration Register 44",
              "offset": 2432,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR44": {
                    "description": "RW,Interrupt priority for number 176-179",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR45": {
              "description": "Interrupt Priority configuration Register 45",
              "offset": 2464,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR45": {
                    "description": "RW,Interrupt priority for number 180-183",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR46": {
              "description": "Interrupt Priority configuration Register 46",
              "offset": 2496,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR46": {
                    "description": "RW,Interrupt priority for number 184-187",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR47": {
              "description": "Interrupt Priority configuration Register 47",
              "offset": 2528,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR47": {
                    "description": "RW,Interrupt priority for number 188-191",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR48": {
              "description": "Interrupt Priority configuration Register 48",
              "offset": 2560,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR48": {
                    "description": "RW,Interrupt priority for number 192-195",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR49": {
              "description": "Interrupt Priority configuration Register 49",
              "offset": 2592,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR49": {
                    "description": "RW,Interrupt priority for number 196-199",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR50": {
              "description": "Interrupt Priority configuration Register 50",
              "offset": 2624,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR50": {
                    "description": "RW,Interrupt priority for number 200-203",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR51": {
              "description": "Interrupt Priority configuration Register 51",
              "offset": 2656,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR51": {
                    "description": "RW,Interrupt priority for number 204-207",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR52": {
              "description": "Interrupt Priority configuration Register 52",
              "offset": 2688,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR52": {
                    "description": "RW,Interrupt priority for number 208-211",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR53": {
              "description": "Interrupt Priority configuration Register 53",
              "offset": 2720,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR53": {
                    "description": "RW,Interrupt priority for number 212-215",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR54": {
              "description": "Interrupt Priority configuration Register 54",
              "offset": 2768,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR54": {
                    "description": "RW,Interrupt priority for number 216-219",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR55": {
              "description": "Interrupt Priority configuration Register 55",
              "offset": 2784,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR55": {
                    "description": "RW,Interrupt priority for number 220-223",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR56": {
              "description": "Interrupt Priority configuration Register 56",
              "offset": 2816,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR56": {
                    "description": "RW,Interrupt priority for number 224-227",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR57": {
              "description": "Interrupt Priority configuration Register 57",
              "offset": 2848,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR57": {
                    "description": "RW,Interrupt priority for number 228-231",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR58": {
              "description": "Interrupt Priority configuration Register 58",
              "offset": 2880,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR58": {
                    "description": "RW,Interrupt priority for number 232-235",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR59": {
              "description": "Interrupt Priority configuration Register 59",
              "offset": 2912,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR59": {
                    "description": "RW,Interrupt priority for number 236-239",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR60": {
              "description": "Interrupt Priority configuration Register 60",
              "offset": 2944,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR60": {
                    "description": "RW,Interrupt priority for number 240-243",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR61": {
              "description": "Interrupt Priority configuration Register 61",
              "offset": 2976,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR61": {
                    "description": "RW,Interrupt priority for number 244-247",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR62": {
              "description": "Interrupt Priority configuration Register 62",
              "offset": 3040,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR62": {
                    "description": "RW,Interrupt priority for number 248-251",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_IPRIOR63": {
              "description": "Interrupt Priority configuration Register 63",
              "offset": 3072,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "IPRIOR63": {
                    "description": "RW,Interrupt priority for number 252-255",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_PFIC_SCTLR": {
              "description": "System Control Register",
              "offset": 3344,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "SLEEPONEXIT": {
                    "description": "RW,SLEEPONEXIT",
                    "offset": 1,
                    "size": 1
                  },
                  "SLEEPDEEP": {
                    "description": "RW,SLEEPDEEP",
                    "offset": 2,
                    "size": 1
                  },
                  "WFITOWFE": {
                    "description": "RW,WFITOWFE",
                    "offset": 3,
                    "size": 1
                  },
                  "SEVONPEND": {
                    "description": "RW,SEVONPEND",
                    "offset": 4,
                    "size": 1
                  },
                  "SETEVENT": {
                    "description": "WO,SETEVENT",
                    "offset": 5,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "Systick": {
        "description": "Systick register",
        "children": {
          "registers": {
            "R32_STK_CTLR": {
              "description": "Systick counter control register",
              "offset": 0,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "STE": {
                    "description": "Systick counter enable",
                    "offset": 0,
                    "size": 1
                  },
                  "STIE": {
                    "description": "Systick counter interrupt enable",
                    "offset": 1,
                    "size": 1
                  },
                  "STCLK": {
                    "description": "System counter clock Source selection",
                    "offset": 2,
                    "size": 1
                  },
                  "STRE": {
                    "description": "System counter reload control",
                    "offset": 3,
                    "size": 1
                  },
                  "MODE": {
                    "description": "counter mode",
                    "offset": 4,
                    "size": 1
                  },
                  "INIT": {
                    "description": "Initial counter value updated",
                    "offset": 5,
                    "size": 1
                  },
                  "SWIE": {
                    "description": "RW0,System soft interrupt enable",
                    "offset": 31,
                    "size": 1
                  }
                }
              }
            },
            "R32_STK_SR": {
              "description": "Systick count status register",
              "offset": 4,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNTIF": {
                    "description": "RW,CNTIF",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "R32_STK_CNTL": {
              "description": "Systick counter low register",
              "offset": 8,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNTL": {
                    "description": "RW,CNTL",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_STK_CNTH": {
              "description": "Systick counter high register",
              "offset": 12,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CNTH": {
                    "description": "RW,CNTH",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_STK_CMPLR": {
              "description": "Systick compare low register",
              "offset": 16,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CMPL": {
                    "description": "RW,CMPL",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            },
            "R32_STK_CMPHR": {
              "description": "Systick compare high register",
              "offset": 20,
              "size": 32,
              "reset_value": 0,
              "reset_mask": 4294967295,
              "children": {
                "fields": {
                  "CMPH": {
                    "description": "RW,CMPH",
                    "offset": 0,
                    "size": 32
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "CH583SFR": {
      "arch": "unknown",
      "description": "WCH wireless MCU CH58x Family Support, Drivers",
      "children": {
        "interrupts": {
          "TMR0": {
            "index": 16,
            "description": "TMR0_IRQHandler"
          },
          "GPIO_A": {
            "index": 17,
            "description": "GPIO_IRQHandler"
          },
          "GPIO_B": {
            "index": 18,
            "description": "GPIO_IRQHandler"
          },
          "SPI0": {
            "index": 19,
            "description": "SPI0_IRQHandler"
          },
          "BLEL": {
            "index": 21,
            "description": "LLE_IRQHandler"
          },
          "BLEB": {
            "index": 20,
            "description": "BB_IRQHandler"
          },
          "USB": {
            "index": 22,
            "description": "USB_IRQHandler"
          },
          "USB2": {
            "index": 23,
            "description": "USB2_IRQHandler"
          },
          "TMR1": {
            "index": 24,
            "description": "TMR1_IRQHandler"
          },
          "TMR2": {
            "index": 25,
            "description": "TMR2_IRQHandler"
          },
          "UART0": {
            "index": 26,
            "description": "UART0_IRQHandler"
          },
          "UART1": {
            "index": 27,
            "description": "UART1_IRQHandler"
          },
          "RTC": {
            "index": 28,
            "description": "RTC_IRQHandler"
          },
          "ADC": {
            "index": 29,
            "description": "ADC_IRQHandler"
          },
          "I2C": {
            "index": 30,
            "description": "I2C_IRQHandler"
          },
          "PWMX_SPI1": {
            "index": 31,
            "description": "PWMX_SPI1_IRQHandler"
          },
          "TMR3": {
            "index": 32,
            "description": "TMR3_IRQHandler"
          },
          "UART2": {
            "index": 33,
            "description": "UART1_IRQHandler"
          },
          "UART3": {
            "index": 34,
            "description": "UART3_IRQHandler"
          },
          "WDOG_BAT": {
            "index": 35,
            "description": "WDT_IRQHandler"
          },
          "SPI1": {
            "index": 31,
            "description": "PPWMX_SPI1_IRQHandler"
          },
          "PWMx": {
            "index": 31,
            "description": "PPWMX_SPI1_IRQHandler"
          }
        },
        "peripheral_instances": {
          "SYS": {
            "description": "System Control Register",
            "offset": 1073745920,
            "type": "types.peripherals.SYS"
          },
          "TMR0": {
            "description": "Timer0 register",
            "offset": 1073750016,
            "type": "types.peripherals.TMR0"
          },
          "TMR1": {
            "description": "Timer1 register",
            "offset": 1073751040,
            "type": "types.peripherals.TMR1"
          },
          "TMR2": {
            "description": "Timer2 register",
            "offset": 1073752064,
            "type": "types.peripherals.TMR2"
          },
          "TMR3": {
            "description": "Timer3 register",
            "offset": 1073753088,
            "type": "types.peripherals.TMR3"
          },
          "UART0": {
            "description": "UART0 register",
            "offset": 1073754112,
            "type": "types.peripherals.UART0"
          },
          "UART1": {
            "description": "UART1 register",
            "offset": 1073755136,
            "type": "types.peripherals.UART1"
          },
          "UART2": {
            "description": "UART2 register",
            "offset": 1073756160,
            "type": "types.peripherals.UART2"
          },
          "UART3": {
            "description": "UART3 register",
            "offset": 1073757184,
            "type": "types.peripherals.UART3"
          },
          "SPI0": {
            "description": "SPI0 register",
            "offset": 1073758208,
            "type": "types.peripherals.SPI0"
          },
          "SPI1": {
            "description": "SPI1 register",
            "offset": 1073759232,
            "type": "types.peripherals.SPI1"
          },
          "I2C": {
            "description": "I2C register",
            "offset": 1073760256,
            "type": "types.peripherals.I2C"
          },
          "PWMx": {
            "description": "PWMx register",
            "offset": 1073762304,
            "type": "types.peripherals.PWMx"
          },
          "USB": {
            "description": "USB register",
            "offset": 1073774592,
            "type": "types.peripherals.USB"
          },
          "USB2": {
            "description": "USB2 register",
            "offset": 1073775616,
            "type": "types.peripherals.USB2"
          },
          "BLE": {
            "description": "BLE register",
            "offset": 1073790976,
            "type": "types.peripherals.BLE"
          },
          "PFIC": {
            "description": "Program Fast Interrupt Controller",
            "offset": 3758153728,
            "type": "types.peripherals.PFIC"
          },
          "Systick": {
            "description": "Systick register",
            "offset": 3758157824,
            "type": "types.peripherals.Systick"
          }
        }
      }
    }
  }
}
