$version Generated by VerilatedVcd $end
$date Wed Dec 18 10:27:56 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire 16 . buffer(0) [15:0] $end
  $var wire 16 / buffer(1) [15:0] $end
  $var wire 16 0 buffer(2) [15:0] $end
  $var wire 16 1 buffer(3) [15:0] $end
  $var wire  1 # clk $end
  $var wire 16 ' r_data [15:0] $end
  $var wire  1 ) r_keep $end
  $var wire  1 ( r_last $end
  $var wire  2 2 r_offset [1:0] $end
  $var wire  1 & r_ready $end
  $var wire  1 % r_valid $end
  $var wire  1 $ rst $end
  $var wire 16 , t_data [15:0] $end
  $var wire  1 - t_last $end
  $var wire  2 3 t_offset [1:0] $end
  $var wire  1 + t_ready $end
  $var wire  1 4 t_ready_stall $end
  $var wire  1 * t_valid $end
  $scope module udp $end
   $var wire  2 5 DATA_WIDTH [1:0] $end
   $var wire 16 . buffer(0) [15:0] $end
   $var wire 16 / buffer(1) [15:0] $end
   $var wire 16 0 buffer(2) [15:0] $end
   $var wire 16 1 buffer(3) [15:0] $end
   $var wire  1 # clk $end
   $var wire 16 ' r_data [15:0] $end
   $var wire  1 ) r_keep $end
   $var wire  1 ( r_last $end
   $var wire  2 2 r_offset [1:0] $end
   $var wire  1 & r_ready $end
   $var wire  1 % r_valid $end
   $var wire  1 $ rst $end
   $var wire 16 , t_data [15:0] $end
   $var wire  1 - t_last $end
   $var wire  2 3 t_offset [1:0] $end
   $var wire  1 + t_ready $end
   $var wire  1 4 t_ready_stall $end
   $var wire  1 * t_valid $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
0%
0&
b0000000000000000 '
0(
0)
0*
0+
b0000000000000000 ,
0-
b0000000000000000 .
b0000000000000000 /
b0000000000000000 0
b0000000000000000 1
b00 2
b00 3
04
b11 5
#2
1#
#3
0#
0$
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
1%
1&
b0001000000000000 '
#15
0#
#16
1#
b0001000000000000 1
b01 2
#17
0#
#18
1#
0%
0&
#19
0#
#20
1#
1%
1&
b0001000000000001 '
#21
0#
#22
1#
b0001000000000000 0
b0001000000000001 1
b10 2
#23
0#
#24
1#
0%
0&
#25
0#
#26
1#
1%
1&
b0001000000000010 '
#27
0#
#28
1#
b0001000000000000 /
b0001000000000001 0
b0001000000000010 1
b11 2
#29
0#
#30
1#
0%
0&
#31
0#
#32
1#
1%
1&
b0001000000000011 '
1(
#33
0#
#34
1#
b0001000000000000 .
b0001000000000001 /
b0001000000000010 0
b0001000000000011 1
#35
0#
#36
1#
0%
0&
1*
#37
0#
#38
1#
1+
b0001000000000000 ,
b01 3
14
#39
0#
#40
1#
0*
0+
04
#41
0#
#42
1#
1*
#43
0#
#44
1#
1+
b0001000000000001 ,
b10 3
14
#45
0#
#46
1#
0*
0+
04
#47
0#
#48
1#
1*
#49
0#
#50
1#
1+
b0001000000000010 ,
b11 3
14
#51
0#
#52
1#
0*
0+
04
#53
0#
#54
1#
1*
1-
#55
0#
#56
1#
1+
b0001000000000011 ,
14
#57
0#
#58
1#
0*
0+
04
#59
0#
1$
b0000000000000000 '
0(
#60
1#
0-
b0000000000000000 .
b0000000000000000 /
b0000000000000000 0
b0000000000000000 1
b00 2
b00 3
#61
0#
0$
#62
1#
#63
0#
#64
1#
#65
0#
#66
1#
#67
0#
#68
1#
#69
0#
#70
1#
#71
0#
#72
1#
1%
1&
b0001000000000000 '
#73
0#
#74
1#
b0001000000000000 1
b01 2
#75
0#
#76
1#
0%
0&
#77
0#
#78
1#
1%
1&
b0001000000000001 '
#79
0#
#80
1#
b0001000000000000 0
b0001000000000001 1
b10 2
#81
0#
#82
1#
0%
0&
#83
0#
#84
1#
1%
1&
b0001000000000010 '
#85
0#
#86
1#
b0001000000000000 /
b0001000000000001 0
b0001000000000010 1
b11 2
#87
0#
#88
1#
0%
0&
#89
0#
#90
1#
1%
1&
b0001000000000011 '
1(
#91
0#
#92
1#
b0001000000000000 .
b0001000000000001 /
b0001000000000010 0
b0001000000000011 1
#93
0#
#94
1#
0%
0&
1*
#95
0#
#96
1#
1+
b0001000000000000 ,
b01 3
14
#97
0#
#98
1#
0*
0+
04
#99
0#
#100
1#
1*
#101
0#
#102
1#
1+
b0001000000000001 ,
b10 3
14
#103
0#
#104
1#
0*
0+
04
#105
0#
#106
1#
1*
#107
0#
#108
1#
1+
b0001000000000010 ,
b11 3
14
#109
0#
#110
1#
0*
0+
04
#111
0#
#112
1#
1*
1-
#113
0#
#114
1#
1+
b0001000000000011 ,
14
#115
0#
#116
1#
0*
0+
04
