============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 28 2024  10:38:25 pm
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock TX_CLK)                launch                                    0 R 
(constraint.sdc_line_23)      ext delay                     +1000    1000 F 
parity_type                   in port           2  1.0  100    +0    1000 F 
U0_UART_TX/parity_type 
  U0_parity_calc/parity_type 
    g427__8428/B                                               +0    1000   
    g427__8428/Y              XNOR2X1           1  0.5    8   +47    1047 F 
    g422__4319/B                                               +0    1047   
    g422__4319/Y              XNOR2X1           1  0.6    8   +35    1082 R 
    g417__6260/B                                               +0    1082   
    g417__6260/Y              XNOR2X1           1  0.5    8   +31    1113 F 
    g416__5107/B                                               +0    1113   
    g416__5107/Y              XNOR2X1           1  0.6    8   +35    1148 R 
    g415__2398/B                                               +0    1148   
    g415__2398/Y              XNOR2X1           1  0.5    8   +31    1178 F 
    g414__5477/B                                               +0    1178   
    g414__5477/Y              XNOR2X1           1  0.6    8   +35    1214 R 
    g413__6417/B                                               +0    1214   
    g413__6417/Y              XNOR2X1           1  0.5    8   +31    1244 F 
    g412__7410/B                                               +0    1244   
    g412__7410/Y              XNOR2X1           1  0.5    7   +35    1279 R 
    parity_reg/SI        <<<  SDFFRHQX1                        +0    1279   
    parity_reg/CK             setup                     100   +28    1306 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock TX_CLK)                capture                                2500 R 
                              uncertainty                     -10    2490 R 
----------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    1184ps 
Start-point  : parity_type
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

