
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025698                       # Number of seconds simulated
sim_ticks                                 25698352000                       # Number of ticks simulated
final_tick                                25698352000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73687                       # Simulator instruction rate (inst/s)
host_op_rate                                   121120                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              152841951                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   168.14                       # Real time elapsed on the host
sim_insts                                    12389443                       # Number of instructions simulated
sim_ops                                      20364675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69440                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19101                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2702119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44867624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47569743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2702119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2702119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2702119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44867624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47569743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19101                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25698240000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19101                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    721.124631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   534.827312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.640529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          189     11.16%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          140      8.27%     19.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104      6.14%     25.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      3.07%     28.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      3.54%     32.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      4.19%     36.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      1.77%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          274     16.18%     54.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          773     45.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1693                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2702118.797345448285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44867624.196290872991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36747750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    569377000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33868.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31603.96                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    247981000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               606124750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12982.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31732.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1345387.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6118980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3225750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66609060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         136450080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            133980210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6467520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       586884540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        52878240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5757737880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6750352260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            262.676465                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          25387591250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6473000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23962961000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    137698500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     246503500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1286996000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6040440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3199185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69772080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145669680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            140462250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7647360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       634936110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        50274240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5728269360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6786270705                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            264.074160                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          25370118000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9014000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      61620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  23847080250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    130920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     257276750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1392441000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2356437                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2356437                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8296                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2339623                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1990                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                422                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2339623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2295069                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            44554                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4609                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      193090                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212612                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2283                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41086                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172701                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           152                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25698353                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             200091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12672579                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2356437                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2297059                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25440441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16716                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           382                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    172644                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2494                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25649502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.814702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.364292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22816074     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8416      0.03%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3888      0.02%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70726      0.28%     89.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   274849      1.07%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    70119      0.27%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     9950      0.04%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5189      0.02%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2390291      9.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25649502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091696                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.493128                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   903083                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22110196                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    718522                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1909343                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8358                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20808696                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8358                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1342957                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7090232                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2038                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2170342                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15035575                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20767520                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1766                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57644                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    294                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14534435                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30053699                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51385193                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28131232                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392183                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547072                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   506627                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9373360                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204779                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217346                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1116                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              157                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20698682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 137                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20596449                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2682                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          334143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       468190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25649502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.802996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.809982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20352759     79.35%     79.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              866908      3.38%     82.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1032511      4.03%     86.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              201288      0.78%     87.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              657086      2.56%     90.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1069343      4.17%     94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1263039      4.92%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              145182      0.57%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61386      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25649502                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   54211     19.75%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78134     28.47%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78140     28.47%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62500     22.77%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    995      0.36%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   430      0.16%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                39      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3951      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16675173     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1245      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1214      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 324      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500521      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126124      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126292      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750709      3.64%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                363      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69895      0.34%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213088     10.74%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127099      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            445      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20596449                       # Type of FU issued
system.cpu.iq.rate                           0.801470                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      274488                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013327                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           62886666                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19017863                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18557983                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232904                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2015139                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006243                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18641155                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225831                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2381                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43398                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8767                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           251                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8358                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  339419                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6684745                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20698819                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               407                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204779                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217346                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 83                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    958                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6683573                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10780                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20577891                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                193025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18558                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405632                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2307000                       # Number of branches executed
system.cpu.iew.exec_stores                    2212607                       # Number of stores executed
system.cpu.iew.exec_rate                     0.800747                       # Inst execution rate
system.cpu.iew.wb_sent                       20569953                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20564226                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11843163                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17982441                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.800216                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.658596                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          335295                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8328                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25599484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.795511                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.868701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20339745     79.45%     79.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       802503      3.13%     82.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1009884      3.94%     86.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1048346      4.10%     90.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37915      0.15%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1534915      6.00%     96.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18520      0.07%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1237      0.00%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       806419      3.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25599484                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389443                       # Number of instructions committed
system.cpu.commit.committedOps               20364675                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369960                       # Number of memory references committed
system.cpu.commit.loads                        161381                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486083                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488742     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35571      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208195     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364675                       # Class of committed instruction
system.cpu.commit.bw_lim_events                806419                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45493035                       # The number of ROB reads
system.cpu.rob.rob_writes                    41450494                       # The number of ROB writes
system.cpu.timesIdled                             635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389443                       # Number of Instructions Simulated
system.cpu.committedOps                      20364675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.074214                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.074214                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.482110                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.482110                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27792408                       # number of integer regfile reads
system.cpu.int_regfile_writes                14043007                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384732                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005368                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11553985                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13742216                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7041182                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.406829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            783920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.983019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.406829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19961976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19961976                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111659                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1442869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1442869                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1554528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1554528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1554528                       # number of overall hits
system.cpu.dcache.overall_hits::total         1554528                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77019                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77019                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       765710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       765710                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       842729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         842729                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       842729                       # number of overall misses
system.cpu.dcache.overall_misses::total        842729                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2593292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2593292000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21776614000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21776614000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24369906000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24369906000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24369906000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24369906000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2397257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2397257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2397257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2397257                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.408203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408203                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346698                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.351539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.351539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.351539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.351539                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33670.808502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33670.808502                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28439.767014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28439.767014                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28917.844289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28917.844289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28917.844289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28917.844289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       781150                       # number of writebacks
system.cpu.dcache.writebacks::total            781150                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58804                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58809                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58809                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18215                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       765705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       765705                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       783920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       783920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       783920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       783920                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    599105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    599105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20244781000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20244781000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20843886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20843886000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20843886000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20843886000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.096540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.327007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.327007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.327007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.327007                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32890.749382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32890.749382                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26439.400291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26439.400291                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26589.302480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26589.302480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26589.302480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26589.302480                       # average overall mshr miss latency
system.cpu.dcache.replacements                 782896                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           756.822394                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              172291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1099                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.770701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   756.822394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.739084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.739084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          625                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            346385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           346385                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       171192                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          171192                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       171192                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           171192                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       171192                       # number of overall hits
system.cpu.icache.overall_hits::total          171192                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1451                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1451                       # number of overall misses
system.cpu.icache.overall_misses::total          1451                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151046999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151046999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    151046999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151046999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151046999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151046999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       172643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172643                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008405                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008405                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104098.552033                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104098.552033                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104098.552033                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104098.552033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104098.552033                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104098.552033                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          670                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.icache.writebacks::total               251                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          352                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          352                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          352                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          352                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          352                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          352                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1099                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1099                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    117744999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117744999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    117744999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117744999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    117744999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117744999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006366                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006366                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006366                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006366                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107138.306642                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107138.306642                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107138.306642                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107138.306642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107138.306642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107138.306642                       # average overall mshr miss latency
system.cpu.icache.replacements                    251                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17837.804643                       # Cycle average of tags in use
system.l2.tags.total_refs                     1568161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     82.098372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       858.826094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16978.978549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.544367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18860                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582916                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12564389                       # Number of tag accesses
system.l2.tags.data_accesses                 12564389                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       781150                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           781150                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              249                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            749634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                749634                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16270                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               765904                       # number of demand (read+write) hits
system.l2.demand_hits::total                   765918                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              765904                       # number of overall hits
system.l2.overall_hits::total                  765918                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16071                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1085                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1945                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19101                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1085                       # number of overall misses
system.l2.overall_misses::.cpu.data             18016                       # number of overall misses
system.l2.overall_misses::total                 19101                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1650731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1650731000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    114123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114123000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    202709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    202709000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    114123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1853440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1967563000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    114123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1853440000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1967563000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       781150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       781150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          249                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        765705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            765705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           783920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               785019                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          783920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              785019                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.020989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020989                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987261                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.106780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.106780                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.987261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024332                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024332                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102714.890175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102714.890175                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105182.488479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105182.488479                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104220.565553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104220.565553                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 105182.488479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102877.442274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103008.376525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105182.488479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102877.442274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103008.376525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16071                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1085                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1945                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19101                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1329311000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1329311000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    163809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    163809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     92423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1493120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1585543000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1493120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1585543000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.106780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.106780                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024332                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024332                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82714.890175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82714.890175                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85182.488479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85182.488479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84220.565553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84220.565553                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85182.488479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82877.442274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83008.376525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85182.488479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82877.442274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83008.376525                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3030                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16071                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19101                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19101    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19101                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19101000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100671250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1568166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       783150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25698352000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       781150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          251                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           765705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          765705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18215                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2350736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2353185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    100164480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100250880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           785019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 785011    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             785019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3130968000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3297999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2351760000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
