use ab_riscv_interpreter::prelude::*;
use ab_riscv_macros::{instruction, instruction_execution};
use ab_riscv_primitives::prelude::*;
use core::fmt;

/// Registers used by contracts
#[derive(Debug, Default, Clone, Copy)]
pub struct ContractRegisters {
    regs: [u64; 32],
}

const impl RegisterFile<ContractRegister> for ContractRegisters {
    #[inline(always)]
    fn read(&self, reg: ContractRegister) -> u64 {
        if reg == ContractRegister::Zero {
            // Always zero
            return 0;
        }

        // SAFETY: register offset is always within bounds
        *unsafe { self.regs.get_unchecked(usize::from(reg as u8)) }
    }

    #[inline(always)]
    fn write(&mut self, reg: ContractRegister, value: u64) {
        // SAFETY: register offset is always within bounds
        *unsafe { self.regs.get_unchecked_mut(usize::from(reg as u8)) } = value;
    }
}

/// A register type used by contracts.
///
/// `gp` and `tp` registers are excluded because they are not present in contracts.
#[derive(Clone, Copy)]
#[derive_const(Default, Eq, PartialEq)]
#[repr(u8)]
pub enum ContractRegister {
    /// Always zero: `x0`
    #[default]
    Zero = 0,
    /// Return address: `x1`
    Ra = 1,
    /// Stack pointer: `x2`
    Sp = 2,
    // /// Global pointer: `x3`
    // Gp = 3,
    // /// Thread pointer: `x4`
    // Tp = 4,
    /// Temporary/alternate return address: `x5`
    T0 = 5,
    /// Temporary: `x6`
    T1 = 6,
    /// Temporary: `x7`
    T2 = 7,
    /// Saved register/frame pointer: `x8`
    S0 = 8,
    /// Saved register: `x9`
    S1 = 9,
    /// Function argument/return value: `x10`
    A0 = 10,
    /// Function argument/return value: `x11`
    A1 = 11,
    /// Function argument: `x12`
    A2 = 12,
    /// Function argument: `x13`
    A3 = 13,
    /// Function argument: `x14`
    A4 = 14,
    /// Function argument: `x15`
    A5 = 15,
    /// Function argument: `x16`
    A6 = 16,
    /// Function argument: `x17`
    A7 = 17,
    /// Saved register: `x18`
    S2 = 18,
    /// Saved register: `x19`
    S3 = 19,
    /// Saved register: `x20`
    S4 = 20,
    /// Saved register: `x21`
    S5 = 21,
    /// Saved register: `x22`
    S6 = 22,
    /// Saved register: `x23`
    S7 = 23,
    /// Saved register: `x24`
    S8 = 24,
    /// Saved register: `x25`
    S9 = 25,
    /// Saved register: `x26`
    S10 = 26,
    /// Saved register: `x27`
    S11 = 27,
    /// Temporary: `x28`
    T3 = 28,
    /// Temporary: `x29`
    T4 = 29,
    /// Temporary: `x30`
    T5 = 30,
    /// Temporary: `x31`
    T6 = 31,
}

impl fmt::Display for ContractRegister {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Self::Zero => write!(f, "zero"),
            Self::Ra => write!(f, "ra"),
            Self::Sp => write!(f, "sp"),
            Self::T0 => write!(f, "t0"),
            Self::T1 => write!(f, "t1"),
            Self::T2 => write!(f, "t2"),
            Self::S0 => write!(f, "s0"),
            Self::S1 => write!(f, "s1"),
            Self::A0 => write!(f, "a0"),
            Self::A1 => write!(f, "a1"),
            Self::A2 => write!(f, "a2"),
            Self::A3 => write!(f, "a3"),
            Self::A4 => write!(f, "a4"),
            Self::A5 => write!(f, "a5"),
            Self::A6 => write!(f, "a6"),
            Self::A7 => write!(f, "a7"),
            Self::S2 => write!(f, "s2"),
            Self::S3 => write!(f, "s3"),
            Self::S4 => write!(f, "s4"),
            Self::S5 => write!(f, "s5"),
            Self::S6 => write!(f, "s6"),
            Self::S7 => write!(f, "s7"),
            Self::S8 => write!(f, "s8"),
            Self::S9 => write!(f, "s9"),
            Self::S10 => write!(f, "s10"),
            Self::S11 => write!(f, "s11"),
            Self::T3 => write!(f, "t3"),
            Self::T4 => write!(f, "t4"),
            Self::T5 => write!(f, "t5"),
            Self::T6 => write!(f, "t6"),
        }
    }
}

impl fmt::Debug for ContractRegister {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        fmt::Display::fmt(self, f)
    }
}

const impl Register for ContractRegister {
    const ZERO: Self = Self::Zero;
    const SP: Self = Self::Sp;
    const RA: Self = Self::Ra;
    const A0: Self = Self::A0;
    const A1: Self = Self::A1;
    type Type = u64;

    #[inline(always)]
    fn from_bits(bits: u8) -> Option<Self> {
        match bits {
            0 => Some(Self::Zero),
            1 => Some(Self::Ra),
            2 => Some(Self::Sp),
            5 => Some(Self::T0),
            6 => Some(Self::T1),
            7 => Some(Self::T2),
            8 => Some(Self::S0),
            9 => Some(Self::S1),
            10 => Some(Self::A0),
            11 => Some(Self::A1),
            12 => Some(Self::A2),
            13 => Some(Self::A3),
            14 => Some(Self::A4),
            15 => Some(Self::A5),
            16 => Some(Self::A6),
            17 => Some(Self::A7),
            18 => Some(Self::S2),
            19 => Some(Self::S3),
            20 => Some(Self::S4),
            21 => Some(Self::S5),
            22 => Some(Self::S6),
            23 => Some(Self::S7),
            24 => Some(Self::S8),
            25 => Some(Self::S9),
            26 => Some(Self::S10),
            27 => Some(Self::S11),
            28 => Some(Self::T3),
            29 => Some(Self::T4),
            30 => Some(Self::T5),
            31 => Some(Self::T6),
            _ => None,
        }
    }
}

/// SAFETY: `Self::from_bits()` returns `Some()` for `1`, `8`, `9` and `18..=27`
const unsafe impl ZcmpRegister for ContractRegister {
    const RVE: bool = false;
}

/// An instruction type used by contracts
#[instruction(
    ignore = [Ecall],
    inherit = [
        Rv64ZcaInstruction,
        Rv64ZcbInstruction,
        Rv64ZcmpInstruction,
        Rv64Instruction,
        Rv64MInstruction,
        Rv64BInstruction,
        Rv64ZbcInstruction,
        Rv64ZknInstruction,
        ZicondInstruction,
    ],
)]
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum ContractInstruction<Reg = ContractRegister> {}

#[instruction]
const impl<Reg> Instruction for ContractInstruction<Reg> {
    type Reg = Reg;

    #[inline(always)]
    fn try_decode(instruction: u32) -> Option<Self> {
        None
    }

    #[inline(always)]
    fn alignment() -> u8 {
        align_of::<u32>() as u8
    }

    #[inline(always)]
    fn size(&self) -> u8 {
        size_of::<u32>() as u8
    }
}

#[instruction]
impl<Reg> fmt::Display for ContractInstruction<Reg>
where
    Reg: Register,
{
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {}
    }
}

#[instruction_execution]
const impl<Reg> ExecutableInstructionOperands for ContractInstruction<Reg> {}

#[instruction_execution]
const impl<Reg, ExtState> ExecutableInstructionCsr<ExtState> for ContractInstruction<Reg> {}

#[instruction_execution]
impl<Reg, Regs, ExtState, Memory, PC, InstructionHandler>
    ExecutableInstruction<Regs, ExtState, Memory, PC, InstructionHandler>
    for ContractInstruction<Reg>
where
    Reg: Register,
{
    #[inline(always)]
    fn execute(
        self,
        Rs1Rs2OperandValues {
            rs1_value,
            rs2_value,
        }: Rs1Rs2OperandValues<<Self::Reg as Register>::Type>,
        regs: &mut Regs,
        _ext_state: &mut ExtState,
        memory: &mut Memory,
        program_counter: &mut PC,
        system_instruction_handler: &mut InstructionHandler,
    ) -> ExecutionResult<Self::Reg> {
        ExecutionResult::ContinueNoWrite
    }
}

impl<Reg> ContractInstruction<Reg> {
    /// Check if the instruction is a jump instruction of any kind (affects program counter)
    #[inline]
    #[expect(
        clippy::rest_pattern_accessible_field,
        reason = "Do not care about fields"
    )]
    pub fn is_jump(&self) -> bool {
        matches!(
            self,
            Self::CJ { .. }
                | Self::CBeqz { .. }
                | Self::CBnez { .. }
                | Self::CJr { .. }
                | Self::CJalr { .. }
                | Self::CmPopretz { .. }
                | Self::CmPopret { .. }
                | Self::Jalr { .. }
                | Self::Beq { .. }
                | Self::Bne { .. }
                | Self::Blt { .. }
                | Self::Bge { .. }
                | Self::Bltu { .. }
                | Self::Bgeu { .. }
                | Self::Jal { .. }
        )
    }
}
