// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vddr4_dimm.h for the primary calling header

#ifndef VERILATED_VDDR4_DIMM___024ROOT_H_
#define VERILATED_VDDR4_DIMM___024ROOT_H_  // guard

#include "verilated.h"
#include "Vddr4_dimm___024root.h"


class Vddr4_dimm__Syms;
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0 {
    CData/*7:0*/ __PVT__row_idx;
    CData/*3:0*/ __PVT__col_idx;
    CData/*0:0*/ __PVT__command_set;
    IData/*31:0*/ __PVT__command;
    SData/*15:0*/ __PVT__write_buffer;
    SData/*15:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return __PVT__row_idx == rhs.__PVT__row_idx
            && __PVT__col_idx == rhs.__PVT__col_idx
            && __PVT__command_set == rhs.__PVT__command_set
            && __PVT__command == rhs.__PVT__command
            && __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return std::tie(__PVT__row_idx, __PVT__col_idx, __PVT__command_set, __PVT__command, __PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__row_idx, rhs.__PVT__col_idx, rhs.__PVT__command_set, rhs.__PVT__command, rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0 {
    VlWide<4>/*127:0*/ __PVT__write_buffer;
    VlWide<4>/*127:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return std::tie(__PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0 {
    CData/*7:0*/ __PVT__row_idx;
    CData/*3:0*/ __PVT__col_idx;
    CData/*0:0*/ __PVT__command_set;
    IData/*31:0*/ __PVT__command;
    SData/*15:0*/ __PVT__write_buffer;
    SData/*15:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return __PVT__row_idx == rhs.__PVT__row_idx
            && __PVT__col_idx == rhs.__PVT__col_idx
            && __PVT__command_set == rhs.__PVT__command_set
            && __PVT__command == rhs.__PVT__command
            && __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return std::tie(__PVT__row_idx, __PVT__col_idx, __PVT__command_set, __PVT__command, __PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__row_idx, rhs.__PVT__col_idx, rhs.__PVT__command_set, rhs.__PVT__command, rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0 {
    VlWide<4>/*127:0*/ __PVT__write_buffer;
    VlWide<4>/*127:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return std::tie(__PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0 {
    CData/*7:0*/ __PVT__row_idx;
    CData/*3:0*/ __PVT__col_idx;
    CData/*0:0*/ __PVT__command_set;
    IData/*31:0*/ __PVT__command;
    SData/*15:0*/ __PVT__write_buffer;
    SData/*15:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return __PVT__row_idx == rhs.__PVT__row_idx
            && __PVT__col_idx == rhs.__PVT__col_idx
            && __PVT__command_set == rhs.__PVT__command_set
            && __PVT__command == rhs.__PVT__command
            && __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return std::tie(__PVT__row_idx, __PVT__col_idx, __PVT__command_set, __PVT__command, __PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__row_idx, rhs.__PVT__col_idx, rhs.__PVT__command_set, rhs.__PVT__command, rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0 {
    VlWide<4>/*127:0*/ __PVT__write_buffer;
    VlWide<4>/*127:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return std::tie(__PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0 {
    CData/*7:0*/ __PVT__row_idx;
    CData/*3:0*/ __PVT__col_idx;
    CData/*0:0*/ __PVT__command_set;
    IData/*31:0*/ __PVT__command;
    SData/*15:0*/ __PVT__write_buffer;
    SData/*15:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return __PVT__row_idx == rhs.__PVT__row_idx
            && __PVT__col_idx == rhs.__PVT__col_idx
            && __PVT__command_set == rhs.__PVT__command_set
            && __PVT__command == rhs.__PVT__command
            && __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& rhs) const {
        return std::tie(__PVT__row_idx, __PVT__col_idx, __PVT__command_set, __PVT__command, __PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__row_idx, rhs.__PVT__col_idx, rhs.__PVT__command_set, rhs.__PVT__command, rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};
struct Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0 {
    VlWide<4>/*127:0*/ __PVT__write_buffer;
    VlWide<4>/*127:0*/ __PVT__mask_buffer;

    bool operator==(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return __PVT__write_buffer == rhs.__PVT__write_buffer
            && __PVT__mask_buffer == rhs.__PVT__mask_buffer;
    }
    bool operator!=(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return !(*this == rhs);
    }

    bool operator<(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& rhs) const {
        return std::tie(__PVT__write_buffer, __PVT__mask_buffer)
            <  std::tie(rhs.__PVT__write_buffer, rhs.__PVT__mask_buffer);
    }
};

class alignas(VL_CACHE_LINE_BYTES) Vddr4_dimm___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk_in,0,0);
        VL_IN8(rst_N_in,0,0);
        VL_IN8(cs_N_in,0,0);
        VL_IN8(cke_in,0,0);
        VL_IN8(act_in,0,0);
        VL_IN8(bg_in,1,0);
        VL_IN8(ba_in,1,0);
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_idx;
        CData/*5:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__command_bits;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_enabled;
    };
    struct {
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write;
    };
    struct {
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
    };
    struct {
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_enabled;
    };
    struct {
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_write;
    };
    struct {
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__burst_end;
        CData/*7:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__active_row;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_active;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
    };
    struct {
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_enabled;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__read_ready;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_current_val;
        CData/*2:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end_val;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_write;
        CData/*0:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__burst_end;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
    };
    struct {
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_write;
    };
    struct {
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_activation;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_precharge;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_write;
        CData/*0:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__awaiting_read;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
    };
    struct {
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
    };
    struct {
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*0:0*/ __VdlySet__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
    };
    struct {
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        CData/*7:0*/ __VdlyDim1__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk_in__0;
        CData/*0:0*/ __VactContinue;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__0__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__chip_bank__mask_buffer;
    };
    struct {
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__chip_bank__mask_buffer;
        VlWide<4>/*127:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__chip_bank__mask_buffer;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__next_read;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v2;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer__v15;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v0;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v1;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v2;
    };
    struct {
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v3;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v4;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v5;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v6;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v7;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v8;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v9;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v10;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v11;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v12;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v13;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v14;
        SData/*15:0*/ __VdlyVal__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank__v15;
        VL_IN(addr_in,16,0);
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__burst_count;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
    };
    struct {
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __Vdly__ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__cycle_counter;
        IData/*31:0*/ __VactIterCount;
        VL_IN64(dqm_in,63,0);
        VL_INOUT64(dqs,63,0);
        QData/*63:0*/ ddr4_dimm__DOT__dqs__out__strong__out4;
        QData/*63:0*/ ddr4_dimm__DOT__dqs__out__strong__out5;
        QData/*63:0*/ ddr4_dimm__DOT__dqs__out__strong__out6;
        QData/*63:0*/ ddr4_dimm__DOT__dqs__out__strong__out7;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__0__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__1__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__2__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__3__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__4__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__5__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__6__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 16>, 256> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__bank;
        VlUnpacked<SData/*15:0*/, 16> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__genblk1__BRA__7__KET____DOT__chip_bank__DOT__row_buffer;
        VlUnpacked<CData/*0:0*/, 5> __Vm_traceActivity;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<2> __VactTriggered;
    VlTriggerVec<2> __VnbaTriggered;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_inputs;
    VlUnpacked<Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0, 8> ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT__bank_buffers;

    // INTERNAL VARIABLES
    Vddr4_dimm__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vddr4_dimm___024root(Vddr4_dimm__Syms* symsp, const char* v__name);
    ~Vddr4_dimm___024root();
    VL_UNCOPYABLE(Vddr4_dimm___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};

std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__3__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__2__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__1__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu2__struct__0& obj);
std::string VL_TO_STRING(const Vddr4_dimm_ddr4_dimm__DOT__genblk1__BRA__0__KET____DOT__u_ddr4_sdram_chip__DOT____typeimpsu3__struct__0& obj);

#endif  // guard
