//This is a code snippet in VERILOG

`timescale 1ns/1ps // Setting the timescale for simulation

module Counter (clk,reset,en,up,down,din,data_out); //Creating a module with input and output ports
    input clk;
    input reset;
    input en;
    input up;
    input down;
    input [3:0] din;
    output [3:0] data_out;

    reg [3:0] reg_counter; //Creating a register for storing the counter value

    always @ (posedge clk) begin //Defining the logic for incrementing or decrementing the counter
        if (reset) begin
            reg_counter <= 4'b0000;
        end
        else if (en & up) begin //If the enable and up signal are both high, increment the counter
            reg_counter <= reg_counter + 1;
        end
        else if (en & down) begin //If the enable and down signal are both high, decrement the counter
            reg_counter <= reg_counter - 1;
        end
        else begin //If none of the conditions are met, keep the counter value the same
            reg_counter <= reg_counter;
        end
    end

    assign data_out = reg_counter; //Assigning the register value to the output
    
endmodule //End of module