/*
 * 86Box	A hypervisor and IBM PC system emulator that specializes in
 *		running old operating systems and software designed for IBM
 *		PC systems and compatibles from 1981 through fairly recent
 *		system designs based on the PCI bus.
 *
 *		This file is part of the 86Box distribution.
 *
 *		Implementation of the Intel 430LX and 430NX PCISet chips.
 *
 * Version:	@(#)m_at_430lx_nx.c	1.0.10	2018/03/18
 *
 * Authors:	Sarah Walker, <http://pcem-emulator.co.uk/>
 *		Miran Grca, <mgrca8@gmail.com>
 *
 *		Copyright 2008-2018 Sarah Walker.
 *		Copyright 2016-2018 Miran Grca.
 */
#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include <wchar.h>
#include "../86box.h"
#include "../mem.h"
#include "../memregs.h"
#include "../rom.h"
#include "../pci.h"
#include "../device.h"
#include "../keyboard.h"
#include "../intel.h"
#include "../intel_flash.h"
#include "../intel_sio.h"
#include "../sio.h"
#include "machine.h"


static uint8_t card_i430_lx_nx[256];


static void i430lx_nx_map(uint32_t addr, uint32_t size, int state)
{
        switch (state & 3)
        {
                case 0:
                mem_set_mem_state(addr, size, MEM_READ_EXTERNAL | MEM_WRITE_EXTERNAL);
                break;
                case 1:
                mem_set_mem_state(addr, size, MEM_READ_INTERNAL | MEM_WRITE_EXTERNAL);
                break;
                case 2:
                mem_set_mem_state(addr, size, MEM_READ_EXTERNAL | MEM_WRITE_INTERNAL);
                break;
                case 3:
                mem_set_mem_state(addr, size, MEM_READ_INTERNAL | MEM_WRITE_INTERNAL);
                break;
        }
        flushmmucache_nopc();        
}


static void i430lx_nx_write(int func, int addr, uint8_t val, void *priv)
{
        if (func)
           return;

        if ((addr >= 0x10) && (addr < 0x4f))
                return;
                
        switch (addr)
        {
                case 0x00: case 0x01: case 0x02: case 0x03:
                case 0x08: case 0x09: case 0x0a: case 0x0b:
                case 0x0c: case 0x0e:
                return;
                
                case 0x04: /*Command register*/
                val &= 0x42;
                val |= 0x04;
                break;
                case 0x05:
                val &= 0x01;
                break;
                
                case 0x06: /*Status*/
                val = 0;
                break;
                case 0x07:
                val = 0x02;
                break;
                
                case 0x59: /*PAM0*/
                if ((card_i430_lx_nx[0x59] ^ val) & 0xf0)
                {
                        i430lx_nx_map(0xf0000, 0x10000, val >> 4);
                        shadowbios = (val & 0x10);
                }
                pclog("i430lx_write : PAM0 write %02X\n", val);
                break;
                case 0x5a: /*PAM1*/
                if ((card_i430_lx_nx[0x5a] ^ val) & 0x0f)
                        i430lx_nx_map(0xc0000, 0x04000, val & 0xf);
                if ((card_i430_lx_nx[0x5a] ^ val) & 0xf0)
                        i430lx_nx_map(0xc4000, 0x04000, val >> 4);
                break;
                case 0x5b: /*PAM2*/
		if (romset == ROM_REVENGE)
		{
	                if ((card_i430_lx_nx[0x5b] ^ val) & 0x0f)
        	                i430lx_nx_map(0xc8000, 0x04000, val & 0xf);
	                if ((card_i430_lx_nx[0x5b] ^ val) & 0xf0)
        	                i430lx_nx_map(0xcc000, 0x04000, val >> 4);
		}
                break;
                case 0x5c: /*PAM3*/
                if ((card_i430_lx_nx[0x5c] ^ val) & 0x0f)
                        i430lx_nx_map(0xd0000, 0x04000, val & 0xf);
                if ((card_i430_lx_nx[0x5c] ^ val) & 0xf0)
                        i430lx_nx_map(0xd4000, 0x04000, val >> 4);
                break;
                case 0x5d: /*PAM4*/
                if ((card_i430_lx_nx[0x5d] ^ val) & 0x0f)
                        i430lx_nx_map(0xd8000, 0x04000, val & 0xf);
                if ((card_i430_lx_nx[0x5d] ^ val) & 0xf0)
                        i430lx_nx_map(0xdc000, 0x04000, val >> 4);
                break;
                case 0x5e: /*PAM5*/
                if ((card_i430_lx_nx[0x5e] ^ val) & 0x0f)
                        i430lx_nx_map(0xe0000, 0x04000, val & 0xf);
                if ((card_i430_lx_nx[0x5e] ^ val) & 0xf0)
                        i430lx_nx_map(0xe4000, 0x04000, val >> 4);
                pclog("i430lx_write : PAM5 write %02X\n", val);
                break;
                case 0x5f: /*PAM6*/
                if ((card_i430_lx_nx[0x5f] ^ val) & 0x0f)
                        i430lx_nx_map(0xe8000, 0x04000, val & 0xf);
                if ((card_i430_lx_nx[0x5f] ^ val) & 0xf0)
                        i430lx_nx_map(0xec000, 0x04000, val >> 4);
                pclog("i430lx_write : PAM6 write %02X\n", val);
                break;
        }
                
        card_i430_lx_nx[addr] = val;
}


static uint8_t i430lx_nx_read(int func, int addr, void *priv)
{
        if (func)
                return 0xff;

        return card_i430_lx_nx[addr];
}


static void i430lx_nx_reset_common(void)
{
        memset(card_i430_lx_nx, 0, 256);
        card_i430_lx_nx[0x00] = 0x86; card_i430_lx_nx[0x01] = 0x80; /*Intel*/
        card_i430_lx_nx[0x02] = 0xa3; card_i430_lx_nx[0x03] = 0x04; /*82434LX/NX*/
        card_i430_lx_nx[0x04] = 0x06; card_i430_lx_nx[0x05] = 0x00;
        card_i430_lx_nx[0x06] = 0x00; card_i430_lx_nx[0x07] = 0x02;
        card_i430_lx_nx[0x09] = 0x00; card_i430_lx_nx[0x0a] = 0x00; card_i430_lx_nx[0x0b] = 0x06;
        card_i430_lx_nx[0x57] = 0x31;
        card_i430_lx_nx[0x60] = card_i430_lx_nx[0x61] = card_i430_lx_nx[0x62] = card_i430_lx_nx[0x63] = card_i430_lx_nx[0x64] = 0x02;
}


static void i430lx_reset(void)
{
	i430lx_nx_reset_common();
        card_i430_lx_nx[0x08] = 0x03; /*A3 stepping*/
        card_i430_lx_nx[0x50] = 0x80;
        card_i430_lx_nx[0x52] = 0x40; /*256kb PLB cache*/
}


static void i430nx_reset(void)
{
	i430lx_nx_reset_common();
        card_i430_lx_nx[0x08] = 0x10; /*A0 stepping*/
        card_i430_lx_nx[0x50] = 0xA0;
        card_i430_lx_nx[0x52] = 0x44; /*256kb PLB cache*/
	card_i430_lx_nx[0x66] = card_i430_lx_nx[0x67] = 0x02;
}


static void i430lx_nx_pci_reset(void)
{
	i430lx_nx_write(0, 0x59, 0x00, NULL);
}


static void i430lx_init(void)
{
        pci_add_card(0, i430lx_nx_read, i430lx_nx_write, NULL);

	i430lx_reset();

	pci_reset_handler.pci_master_reset = i430lx_nx_pci_reset;
}


static void i430nx_init(void)
{
        pci_add_card(0, i430lx_nx_read, i430lx_nx_write, NULL);

	i430nx_reset();

	pci_reset_handler.pci_master_reset = i430lx_nx_pci_reset;
}


static void
machine_at_premiere_common_init(const machine_t *model)
{
        machine_at_common_init(model);
	device_add(&keyboard_ps2_ami_device);

	memregs_init();
        pci_init(PCI_CONFIG_TYPE_2);
	pci_register_slot(0x00, PCI_CARD_SPECIAL, 0, 0, 0, 0);
	pci_register_slot(0x01, PCI_CARD_SPECIAL, 0, 0, 0, 0);
	pci_register_slot(0x06, PCI_CARD_NORMAL, 3, 2, 1, 4);
	pci_register_slot(0x0E, PCI_CARD_NORMAL, 2, 1, 3, 4);
	pci_register_slot(0x0C, PCI_CARD_NORMAL, 1, 3, 2, 4);
	pci_register_slot(0x02, PCI_CARD_SPECIAL, 0, 0, 0, 0);
 	sio_init(2);
        fdc37c665_init();
        intel_batman_init();

        device_add(&intel_flash_bxt_ami_device);
}


void
machine_at_batman_init(const machine_t *model)
{
	machine_at_premiere_common_init(model);

        i430lx_init();
}


void
machine_at_plato_init(const machine_t *model)
{
	machine_at_premiere_common_init(model);

        i430nx_init();
}
