# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 499.5 0.000256 1024 0.18 4140 65536 9.26621 4.39357 274.126 130.699 418.655 418.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 499.5 0.000256 1024 0.18 4140 64512 9.26858 4.37715 328.612 130.055 472.475 472.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 499.5 0.000256 1024 0.18 4140 65280 9.28506 4.39424 344.463 130.853 489.168 489.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 499.5 0.000256 1024 0.18 4140 64512 9.24413 4.3728 317.513 130.211 461.504 461.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 499.5 0.000256 1024 0.18 4140 64000 9.20624 4.35814 317.536 129.186 460.453 460.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 499.5 0.000256 1024 0.18 4140 64512 9.25693 4.37814 330.315 130.078 474.191 474.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 499.5 0.000256 1024 0.18 4140 63360 9.2481 4.34586 326.193 129.185 469.149 469.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 499.5 0.000256 1024 0.18 4140 63488 9.24944 4.35158 313.347 129.567 456.689 456.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 499.5 0.000256 1024 0.18 4140 61440 9.27536 4.31309 308.427 128.252 450.434 450.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 499.5 0.000256 1024 0.18 4140 64000 9.21398 4.3535 350.091 129.215 493.038 493.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 499.5 0.000256 1024 0.18 4140 61440 9.1105 4.26317 383.884 126.99 524.414 524.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 499.5 0.000256 1024 0.18 4140 65536 9.24595 4.38477 283.51 130.683 427.992 428.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 499.5 0.000256 1024 0.18 4140 65280 9.31414 4.39798 285.797 130.816 430.487 430.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 499.5 0.000256 1024 0.18 4140 65280 9.3256 4.4087 283.498 131.178 428.576 428.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 499.5 0.000256 1024 0.18 4140 64512 9.2825 4.37658 288.231 130.158 432.214 432.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 499.5 0.000256 1024 0.18 4140 65536 9.26198 4.38944 282.751 130.825 427.394 427.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 499.5 0.000256 1024 0.18 4140 64512 9.26797 4.37907 332.355 130.076 476.249 476.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 499.5 0.000256 1024 0.18 4140 65280 9.27264 4.40227 329.617 130.86 474.319 474.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 499.5 0.000256 1024 0.18 4140 64512 9.22963 4.36861 347.188 130.089 491.046 491.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 499.5 0.000256 1024 0.18 4140 64000 9.19056 4.3569 341.237 129.185 484.128 484.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 499.5 0.000256 1024 0.18 4140 64512 9.25229 4.37043 347.256 130.234 491.282 491.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 499.5 0.000256 1024 0.18 4140 63360 9.23888 4.3479 334.715 129.074 477.545 477.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 499.5 0.000256 1024 0.18 4140 63488 9.25107 4.352 314.764 129.441 457.973 458.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 499.5 0.000256 1024 0.18 4140 61440 9.272 4.30765 363.134 128.127 505.005 505.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 499.5 0.000256 1024 0.18 4140 64000 9.2153 4.34995 382.938 129.219 525.884 526.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 499.5 0.000256 1024 0.18 4140 61440 9.12342 4.26394 332.083 126.981 472.617 472.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 499.5 0.000256 1024 0.18 4140 64512 9.31978 4.38742 262.684 130.798 407.357 407.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 499.5 0.000256 1024 0.18 4140 64640 9.34979 4.39706 298.439 130.665 443.013 443.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 499.5 0.000256 1024 0.18 4140 64512 9.37046 4.4073 278.41 131.165 423.515 423.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 499.5 0.000256 1024 0.18 4140 63616 9.3409 4.37645 276.862 130.056 420.803 420.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 499.5 0.000256 1024 0.18 4140 64512 9.33488 4.39091 268.359 130.852 413.1 413.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 499.5 0.000256 1024 0.18 4140 63360 9.36141 4.37923 343.879 130.056 487.843 487.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 499.5 0.000256 1024 0.18 4140 62208 9.44419 4.37418 238.582 130.13 382.693 382.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 499.5 0.000256 1024 0.18 4140 64000 9.37149 4.39091 335.543 132.003 481.477 481.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 499.5 0.000256 1024 0.18 4140 64000 9.35997 4.39296 237.75 130.984 382.653 382.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 499.5 0.000256 1024 0.18 4140 62976 9.35747 4.36739 309.204 130.106 453.194 453.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 499.5 0.000256 1024 0.18 4140 61440 9.26314 4.31104 219.23 128.155 361.123 361.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 499.5 0.000256 1024 0.18 4140 62400 9.34944 4.35398 319.891 129.052 462.815 462.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 499.5 0.000256 1024 0.18 4140 60800 9.46758 4.35024 223.151 129.19 366.324 366.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 499.5 0.000256 1024 0.18 4140 62720 9.37632 4.37043 407.919 130.216 552.051 552.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 499.5 0.000256 1024 0.18 4140 60928 9.55501 4.37043 260.166 130.367 404.623 404.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 499.5 0.000256 1024 0.18 4140 63360 9.24947 4.34586 396.176 129.183 539.119 539.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 499.5 0.000256 1024 0.18 4140 61440 9.39005 4.34858 261.598 129.336 404.836 404.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 499.5 0.000256 1024 0.18 4140 63488 9.24442 4.35622 382.908 129.554 526.228 526.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 499.5 0.000256 1024 0.18 4140 61440 9.12042 4.25984 253.975 126.965 394.485 394.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 499.5 0.000256 1024 0.18 4140 61440 9.2712 4.30694 326.124 128.13 468 468.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 499.5 0.000256 1024 0.18 4140 55296 9.33213 4.17773 212.008 124.271 349.954 350.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 499.5 0.000256 1024 0.18 4140 60800 9.47414 4.35389 338.931 129.305 482.236 482.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 499.5 0.000256 1024 0.18 4140 57600 9.73334 4.35462 234.218 129.465 377.934 378.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 499.5 0.000256 1024 0.18 4152 65024 9.28979 4.3872 264.443 130.832 409.12 409.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 499.5 0.000256 1024 0.18 4152 64640 9.36096 4.39885 276.866 130.81 421.597 421.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 499.5 0.000256 1024 0.18 4152 65280 9.31414 4.4072 277.147 131.179 422.213 422.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 499.5 0.000256 1024 0.18 4152 64512 9.22851 4.36966 178.776 130.086 322.624 322.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 499.5 0.000256 1024 0.18 4152 64512 9.26134 4.37693 315.561 130.158 459.526 459.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 499.5 0.000256 1024 0.18 4152 64512 9.2576 4.37322 203.289 130.115 347.201 347.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 499.5 0.000256 1024 0.18 4152 64512 9.33744 4.38832 290.643 130.854 435.402 435.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 499.5 0.000256 1024 0.18 4152 63488 9.24429 4.35059 188.436 129.536 331.725 331.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 499.5 0.000256 1024 0.18 4152 64512 9.27526 4.37968 335.569 130.076 479.468 479.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 499.5 0.000256 1024 0.18 4152 64512 9.26134 4.37299 238.333 130.277 382.409 382.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 499.5 0.000256 1024 0.18 4152 64000 9.37136 4.39328 317.93 130.863 462.732 462.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 499.5 0.000256 1024 0.18 4152 64000 9.36157 4.39494 230.499 130.949 375.365 375.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 499.5 0.000256 1024 0.18 4152 64512 9.22918 4.37043 406.831 130.184 550.783 550.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 499.5 0.000256 1024 0.18 4152 61440 9.27542 4.31152 251.817 128.27 393.838 393.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 499.5 0.000256 1024 0.18 4152 62400 9.33194 4.35254 389.25 129.061 532.163 532.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 499.5 0.000256 1024 0.18 4152 60800 9.48147 4.35302 258.468 129.216 401.685 401.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 499.5 0.000256 1024 0.18 4152 64512 9.24454 4.37408 391.261 130.222 535.272 535.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 499.5 0.000256 1024 0.18 4152 64512 9.2655 4.3712 262.673 130.256 406.736 406.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 499.5 0.000256 1024 0.18 4152 63360 9.24733 4.34704 374.138 129.194 517.091 517.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 499.5 0.000256 1024 0.18 4152 61440 9.38685 4.34806 239.642 129.345 382.885 383.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 499.5 0.000256 1024 0.18 4152 63488 9.24208 4.3536 358.392 129.467 501.622 501.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 499.5 0.000256 1024 0.18 4152 61440 9.11683 4.25914 237.198 126.872 377.616 377.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 499.5 0.000256 1024 0.18 4150 64512 9.31853 4.38704 294.003 130.704 438.576 438.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 499.5 0.000256 1024 0.18 4150 64640 9.35878 4.39939 268.124 130.796 412.848 412.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 499.5 0.000256 1024 0.18 4150 64000 9.37981 4.39251 175.323 130.771 320.029 320.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 499.5 0.000256 1024 0.18 4150 64512 9.38512 4.4073 282.022 131.16 427.141 427.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 499.5 0.000256 1024 0.18 4150 62976 9.3585 4.37005 181.591 130.107 325.589 325.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 499.5 0.000256 1024 0.18 4150 63616 9.3335 4.37869 299 130.055 442.933 443.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 499.5 0.000256 1024 0.18 4150 62720 9.38054 4.37043 190.278 130.105 334.299 334.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 499.5 0.000256 1024 0.18 4150 64512 9.33581 4.39091 300.103 130.853 444.844 444.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 499.5 0.000256 1024 0.18 4150 63488 9.24195 4.35424 195.01 129.425 338.194 338.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 499.5 0.000256 1024 0.18 4150 63360 9.36867 4.37709 329.855 130.044 473.806 473.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 499.5 0.000256 1024 0.18 4150 62208 9.44982 4.37328 235.372 130.141 379.505 379.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 499.5 0.000256 1024 0.18 4150 64000 9.3711 4.39558 323.917 130.877 468.727 468.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 499.5 0.000256 1024 0.18 4150 64000 9.36659 4.39571 231.301 130.883 376.114 376.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 499.5 0.000256 1024 0.18 4150 62976 9.3616 4.36998 388.396 130.108 532.401 532.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 499.5 0.000256 1024 0.18 4150 61440 9.27034 4.31229 254.914 128.277 396.941 397.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 499.5 0.000256 1024 0.18 4150 62400 9.34019 4.35405 382.949 129.06 525.869 526.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 499.5 0.000256 1024 0.18 4150 60800 9.48045 4.35418 253.731 129.307 397.041 397.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 499.5 0.000256 1024 0.18 4150 62720 9.37165 4.37453 372.952 130.229 517.095 517.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 499.5 0.000256 1024 0.18 4150 60928 9.5529 4.37178 240.201 130.356 384.647 384.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 499.5 0.000256 1024 0.18 4150 63360 9.23987 4.34717 366.531 129.188 509.47 509.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 499.5 0.000256 1024 0.18 4150 61440 9.38934 4.34995 238.119 129.25 381.276 381.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 499.5 0.000256 1024 0.18 4150 63488 9.25024 4.35229 352.742 129.566 496.077 496.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 499.5 0.000256 1024 0.18 4150 61440 9.11734 4.25779 240.819 126.979 381.336 381.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 499.5 0.000256 1024 0.18 4160 65024 9.29078 4.38886 261.143 130.714 405.703 405.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 499.5 0.000256 1024 0.18 4160 64512 9.32454 4.38682 170.576 130.702 315.153 315.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 499.5 0.000256 1024 0.18 4160 64640 9.34883 4.40115 266.23 130.703 410.853 410.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 499.5 0.000256 1024 0.18 4160 64000 9.3687 4.39933 172.097 130.848 316.881 317.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 499.5 0.000256 1024 0.18 4160 65280 9.31174 4.4071 293.203 131.143 438.229 438.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 499.5 0.000256 1024 0.18 4160 64512 9.23315 4.36909 187.204 130.206 331.174 331.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 499.5 0.000256 1024 0.18 4160 64512 9.27462 4.37658 285.022 130.018 428.853 428.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 499.5 0.000256 1024 0.18 4160 64512 9.24874 4.36688 183.517 130.088 327.386 327.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 499.5 0.000256 1024 0.18 4160 64512 9.27997 4.37862 153.513 130.205 297.541 297.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 499.5 0.000256 1024 0.18 4160 64512 9.32784 4.38886 276.111 130.862 420.853 420.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 499.5 0.000256 1024 0.18 4160 63488 9.24173 4.35405 179.037 129.424 322.225 322.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 499.5 0.000256 1024 0.18 4160 61440 9.27475 4.30966 145.702 128.253 287.712 287.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 499.5 0.000256 1024 0.18 4160 64512 9.26339 4.38067 407.451 130.058 551.33 551.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 499.5 0.000256 1024 0.18 4160 64512 9.26477 4.37645 260.131 130.371 404.308 404.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 499.5 0.000256 1024 0.18 4160 62208 9.4864 4.3873 209.858 130.36 354.257 354.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 499.5 0.000256 1024 0.18 4160 64000 9.36672 4.39446 379.769 130.866 524.561 524.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 499.5 0.000256 1024 0.18 4160 64000 9.37363 4.39501 257.289 130.957 402.183 402.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 499.5 0.000256 1024 0.18 4160 61440 9.38387 4.3479 209.076 129.246 352.22 352.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 499.5 0.000256 1024 0.18 4160 64512 9.22723 4.37123 360.068 130.104 503.941 504.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 499.5 0.000256 1024 0.18 4160 61440 9.27037 4.31021 228.758 128.173 370.675 370.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 499.5 0.000256 1024 0.18 4160 64512 9.27216 4.37571 210.238 130.339 354.397 354.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 499.5 0.000256 1024 0.18 4160 62400 9.33613 4.35331 347.386 129.086 490.33 490.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 499.5 0.000256 1024 0.18 4160 60800 9.46749 4.35405 235.731 129.317 379.032 379.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 499.5 0.000256 1024 0.18 4160 62400 9.36445 4.36378 204.079 129.456 347.428 347.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 499.5 0.000256 1024 0.18 4160 64512 9.26618 4.36723 346.345 130.22 490.376 490.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 499.5 0.000256 1024 0.18 4160 64512 9.26102 4.37658 244.748 130.258 388.803 388.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 499.5 0.000256 1024 0.18 4160 64512 9.2847 4.37907 204.312 130.409 348.55 348.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 499.5 0.000256 1024 0.18 4160 63360 9.24659 4.3505 331.056 129.2 474.019 474.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 499.5 0.000256 1024 0.18 4160 61440 9.39798 4.34947 235.183 129.342 378.437 378.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 499.5 0.000256 1024 0.18 4160 57600 9.14634 4.18202 185.796 124.285 323.577 323.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 499.5 0.000256 1024 0.18 4160 63488 9.25181 4.35222 338.288 129.466 481.526 481.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 499.5 0.000256 1024 0.18 4160 61440 9.11398 4.25779 227 126.986 367.528 367.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 499.5 0.000256 1024 0.18 4160 55296 9.33974 4.17792 184.265 124.411 322.357 322.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 499.5 0.000256 1024 0.18 4160 63488 9.39168 4.39296 260.243 130.688 404.886 405.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 499.5 0.000256 1024 0.18 4160 63488 9.39837 4.3872 169.821 130.754 314.524 314.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 499.5 0.000256 1024 0.18 4160 63360 9.44851 4.40138 290.34 130.78 435.139 435.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 499.5 0.000256 1024 0.18 4160 62720 9.47734 4.39501 188.76 130.876 333.67 333.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 499.5 0.000256 1024 0.18 4160 61440 9.4056 4.3479 154.115 129.214 297.253 297.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 499.5 0.000256 1024 0.18 4160 63744 9.4345 4.41517 274.409 131.055 419.476 419.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 499.5 0.000256 1024 0.18 4160 62976 9.364 4.37248 181.793 130.088 325.788 325.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 499.5 0.000256 1024 0.18 4160 62208 9.45731 4.3711 149.445 130.25 293.691 293.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 499.5 0.000256 1024 0.18 4160 62720 9.3969 4.37453 388.074 130.166 532.178 532.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 499.5 0.000256 1024 0.18 4160 62720 9.37968 4.37098 245.038 130.232 389.182 389.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 499.5 0.000256 1024 0.18 4160 61824 9.5056 4.37904 198.815 130.189 343.055 343.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 499.5 0.000256 1024 0.18 4160 63488 9.4 4.39094 360.084 130.751 504.799 504.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 499.5 0.000256 1024 0.18 4160 61440 9.40986 4.35434 218.44 129.442 361.814 361.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 499.5 0.000256 1024 0.18 4160 61440 9.27968 4.31104 179.459 128.269 321.487 321.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 499.5 0.000256 1024 0.18 4160 62208 9.45424 4.38067 360.834 130.052 504.883 505.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 499.5 0.000256 1024 0.18 4160 62208 9.45027 4.37658 242.348 130.176 386.516 386.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 499.5 0.000256 1024 0.18 4160 62208 9.48499 4.38685 213.316 130.361 357.717 357.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 499.5 0.000256 1024 0.18 4160 59904 9.6417 4.37437 184.378 130.345 328.898 329.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 499.5 0.000256 1024 0.18 4160 62720 9.49136 4.39296 346.598 130.85 491.498 491.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 499.5 0.000256 1024 0.18 4160 61440 9.58502 4.39661 233.645 130.831 378.621 378.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 499.5 0.000256 1024 0.18 4160 61440 9.38736 4.34586 199.21 129.217 342.326 342.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 499.5 0.000256 1024 0.18 4160 61440 9.63066 4.41139 192.252 131.077 337.539 337.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 499.5 0.000256 1024 0.18 4160 62976 9.37069 4.37043 326.118 130.089 470.113 470.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 499.5 0.000256 1024 0.18 4160 61440 9.26909 4.31309 230.866 128.251 372.872 373.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 499.5 0.000256 1024 0.18 4160 59904 9.63731 4.37658 187.044 130.457 331.684 331.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 499.5 0.000256 1024 0.18 4160 55296 9.32653 4.17709 164.801 124.266 302.736 302.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 499.5 0.000256 1024 0.18 4160 62400 9.34826 4.35187 336.71 129.061 479.639 479.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 499.5 0.000256 1024 0.18 4160 60800 9.47894 4.34995 228.331 129.193 371.521 371.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 499.5 0.000256 1024 0.18 4160 62400 9.36554 4.36224 202.282 129.331 345.505 345.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 499.5 0.000256 1024 0.18 4160 57600 9.73651 4.3561 174.373 129.456 318.087 318.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 499.5 0.000256 1024 0.18 4176 64512 9.31792 4.38474 287.088 130.815 431.767 431.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 499.5 0.000256 1024 0.18 4176 64512 9.32672 4.38886 187.15 130.854 331.884 332.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 499.5 0.000256 1024 0.18 4176 62976 9.35792 4.36851 153.544 130.198 297.634 297.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 499.5 0.000256 1024 0.18 4176 64640 9.34202 4.3991 278.054 130.822 422.781 422.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 499.5 0.000256 1024 0.18 4176 64000 9.37126 4.39296 183.459 130.869 328.255 328.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 499.5 0.000256 1024 0.18 4176 63360 9.24778 4.34586 151.253 129.112 294.122 294.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 499.5 0.000256 1024 0.18 4176 64512 9.35318 4.40934 389.641 131.036 534.608 534.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 499.5 0.000256 1024 0.18 4176 62976 9.35398 4.37043 240.397 130.185 384.468 384.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 499.5 0.000256 1024 0.18 4176 62208 9.44614 4.37459 194.076 130.262 338.326 338.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 499.5 0.000256 1024 0.18 4176 61440 9.27203 4.30989 163.849 128.251 305.848 305.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 499.5 0.000256 1024 0.18 4176 63616 9.32781 4.37981 357.794 130.006 501.677 501.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 499.5 0.000256 1024 0.18 4176 62720 9.38179 4.36947 224.95 130.126 368.995 369.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 499.5 0.000256 1024 0.18 4176 61824 9.51264 4.38086 183.346 130.179 327.579 327.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 499.5 0.000256 1024 0.18 4176 60928 9.5609 4.37158 162.73 130.353 307.183 307.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 499.5 0.000256 1024 0.18 4176 64512 9.3312 4.39091 339.038 130.853 483.78 483.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 499.5 0.000256 1024 0.18 4176 63488 9.24144 4.35622 214.01 129.536 357.317 357.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 499.5 0.000256 1024 0.18 4176 61440 9.27302 4.31293 173.165 128.233 315.153 315.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 499.5 0.000256 1024 0.18 4176 61440 9.12253 4.26035 153.775 126.866 294.186 294.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 499.5 0.000256 1024 0.18 4176 63360 9.3657 4.37475 333.546 130.074 477.527 477.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 499.5 0.000256 1024 0.18 4176 62208 9.45126 4.37142 232.987 130.169 377.147 377.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 499.5 0.000256 1024 0.18 4176 62208 9.47462 4.38064 198.271 130.226 342.517 342.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 499.5 0.000256 1024 0.18 4176 59904 9.64512 4.37866 190.844 130.471 335.5 335.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 499.5 0.000256 1024 0.18 4176 64000 9.37968 4.39338 332.242 130.752 476.93 477.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 499.5 0.000256 1024 0.18 4176 64000 9.36038 4.38973 241.992 130.972 386.882 387.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 499.5 0.000256 1024 0.18 4176 61440 9.38784 4.34653 194.61 129.273 337.786 337.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 499.5 0.000256 1024 0.18 4176 61440 9.6248 4.4073 182.88 131.079 328.154 328.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 499.5 0.000256 1024 0.18 4150 64512 9.32678 4.38445 293.502 130.655 438.037 438.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 499.5 0.000256 1024 0.18 4150 64512 9.32486 4.39187 193.492 130.719 338.096 338.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 499.5 0.000256 1024 0.18 4150 62976 9.34992 4.372 157.373 130.18 301.443 301.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 499.5 0.000256 1024 0.18 4150 64000 9.40352 4.39565 276.331 130.816 421.12 421.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 499.5 0.000256 1024 0.18 4150 64000 9.3759 4.39344 180.746 130.837 325.516 325.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 499.5 0.000256 1024 0.18 4150 61440 9.40182 4.34858 147.554 129.208 290.674 290.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 499.5 0.000256 1024 0.18 4150 64000 9.36531 4.39494 132.75 130.979 277.655 277.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 499.5 0.000256 1024 0.18 4150 64512 9.35274 4.4073 382.649 131.167 527.738 527.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 499.5 0.000256 1024 0.18 4150 62976 9.36006 4.3705 234.553 130.183 378.633 378.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 499.5 0.000256 1024 0.18 4150 62208 9.46102 4.3775 190.307 130.275 334.584 334.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 499.5 0.000256 1024 0.18 4150 61440 9.27677 4.31418 160.992 128.262 303.009 303.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 499.5 0.000256 1024 0.18 4150 63616 9.33034 4.372 347.838 130.127 491.831 491.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 499.5 0.000256 1024 0.18 4150 62720 9.38352 4.37066 219.845 130.221 363.986 364.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 499.5 0.000256 1024 0.18 4150 61824 9.51677 4.37949 179.212 130.295 323.566 323.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 499.5 0.000256 1024 0.18 4150 60928 9.56403 4.37146 159.407 130.263 303.771 303.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 499.5 0.000256 1024 0.18 4150 64512 9.33142 4.38989 338.958 130.853 483.699 483.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 499.5 0.000256 1024 0.18 4150 63488 9.24563 4.35389 218.534 130.687 362.98 363.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 499.5 0.000256 1024 0.18 4150 61440 9.2672 4.30694 176.336 128.248 318.325 318.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 499.5 0.000256 1024 0.18 4150 61440 9.1225 4.26189 156.085 126.974 296.613 296.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 499.5 0.000256 1024 0.18 4150 63360 9.37654 4.37862 348.844 130.165 492.937 493.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 499.5 0.000256 1024 0.18 4150 62208 9.46 4.37638 244.659 130.262 388.926 389.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 499.5 0.000256 1024 0.18 4150 62208 9.48653 4.38067 204.738 130.273 349.041 349.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 499.5 0.000256 1024 0.18 4150 59904 9.64115 4.37536 187.874 130.458 332.513 332.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 499.5 0.000256 1024 0.18 4150 57600 9.1559 4.18202 167.441 124.347 305.29 305.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 499.5 0.000256 1024 0.18 4150 64000 9.3719 4.3991 340.614 130.874 485.43 485.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 499.5 0.000256 1024 0.18 4150 64000 9.36858 4.39149 239.272 130.862 384.063 384.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 499.5 0.000256 1024 0.18 4150 61440 9.39197 4.34902 195.656 129.338 338.896 339.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 499.5 0.000256 1024 0.18 4150 61440 9.62074 4.40918 182.176 131.073 327.445 327.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 499.5 0.000256 1024 0.18 4150 57600 9.72438 4.35616 166.628 129.578 310.453 310.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 499.5 0.000256 1024 0.18 4140 62976 9.45814 4.3865 265.76 130.708 410.484 410.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 499.5 0.000256 1024 0.18 4140 62464 9.50259 4.38762 176.952 130.738 321.74 321.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 499.5 0.000256 1024 0.18 4140 61440 9.48848 4.36803 144.248 130.209 288.482 288.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 499.5 0.000256 1024 0.18 4140 61440 9.40826 4.35597 126.911 129.461 270.303 270.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 499.5 0.000256 1024 0.18 4140 62720 9.50608 4.40038 371.025 130.808 515.909 516.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 499.5 0.000256 1024 0.18 4140 62720 9.49168 4.39232 232.699 130.873 377.622 377.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 499.5 0.000256 1024 0.18 4140 61440 9.40349 4.34586 187.357 129.202 330.475 330.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 499.5 0.000256 1024 0.18 4140 61440 9.58848 4.39197 160.202 130.957 305.308 305.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 499.5 0.000256 1024 0.18 4140 62976 9.49968 4.40374 342.048 131.049 487.168 487.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 499.5 0.000256 1024 0.18 4140 61440 9.49248 4.36493 212.182 130.086 356.291 356.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 499.5 0.000256 1024 0.18 4140 62208 9.45325 4.37453 177.954 130.251 322.201 322.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 499.5 0.000256 1024 0.18 4140 58368 9.53638 4.31309 151.529 128.269 293.812 293.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 499.5 0.000256 1024 0.18 4140 61440 9.39622 4.34819 139.387 129.358 282.653 282.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 499.5 0.000256 1024 0.18 4140 61824 9.4959 4.37542 320.688 130.15 464.877 465.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 499.5 0.000256 1024 0.18 4140 60928 9.55536 4.36634 202.637 130.077 346.807 346.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 499.5 0.000256 1024 0.18 4140 61824 9.5104 4.3831 173.943 130.185 318.191 318.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 499.5 0.000256 1024 0.18 4140 60928 9.5599 4.37043 151.159 130.369 295.625 295.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 499.5 0.000256 1024 0.18 4140 58240 9.41376 4.26093 130.945 126.728 271.513 271.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 499.5 0.000256 1024 0.18 4140 62464 9.50317 4.39296 297.629 130.732 442.422 442.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 499.5 0.000256 1024 0.18 4140 61440 9.41814 4.35568 195.68 129.557 339.177 339.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 499.5 0.000256 1024 0.18 4140 58368 9.53798 4.30854 157.263 128.256 299.534 299.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 499.5 0.000256 1024 0.18 4140 57344 9.48867 4.25667 139.562 126.85 280.318 280.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 499.5 0.000256 1024 0.18 4140 61440 9.6376 4.40589 136.278 131.094 281.584 281.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 499.5 0.000256 1024 0.18 4160 62464 9.48518 4.38682 264.777 130.657 409.477 409.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 499.5 0.000256 1024 0.18 4160 62464 9.4959 4.39037 173.311 130.852 318.218 318.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 499.5 0.000256 1024 0.18 4160 61440 9.49312 4.37043 142.239 130.092 286.364 286.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 499.5 0.000256 1024 0.18 4160 61440 9.41469 4.35194 124.649 129.566 268.15 268.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 499.5 0.000256 1024 0.18 4160 62080 9.55395 4.40109 355.546 130.813 500.479 500.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 499.5 0.000256 1024 0.18 4160 61440 9.59962 4.39715 218.996 130.848 364.01 364.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 499.5 0.000256 1024 0.18 4160 59520 9.57654 4.34518 174.993 129.053 318.131 318.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 499.5 0.000256 1024 0.18 4160 61440 9.59392 4.39408 156.707 130.885 301.751 301.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 499.5 0.000256 1024 0.18 4160 60800 9.48752 4.35046 142.252 129.318 285.574 285.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 499.5 0.000256 1024 0.18 4160 62208 9.5752 4.4032 329.927 131.052 475.122 475.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 499.5 0.000256 1024 0.18 4160 61440 9.50093 4.37382 207.123 130.059 351.224 351.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 499.5 0.000256 1024 0.18 4160 59904 9.64269 4.37709 166.363 130.158 310.706 310.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 499.5 0.000256 1024 0.18 4160 58368 9.53574 4.30694 146.262 128.176 288.453 288.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 499.5 0.000256 1024 0.18 4160 57600 9.72243 4.352 126.909 129.267 270.413 270.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 499.5 0.000256 1024 0.18 4160 61824 9.50218 4.37658 307.053 130.054 451.158 451.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 499.5 0.000256 1024 0.18 4160 60928 9.54829 4.37069 194.44 130.132 338.661 338.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 499.5 0.000256 1024 0.18 4160 61824 9.52486 4.3809 167.87 130.209 312.145 312.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 499.5 0.000256 1024 0.18 4160 60928 9.55888 4.37043 146.331 130.371 290.798 290.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 499.5 0.000256 1024 0.18 4160 58240 9.41123 4.26058 126.958 126.822 267.618 267.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 499.5 0.000256 1024 0.18 4160 62464 9.5103 4.39194 297.553 130.818 442.431 442.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 499.5 0.000256 1024 0.18 4160 61440 9.41498 4.35043 193.445 129.54 336.914 337.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 499.5 0.000256 1024 0.18 4160 58368 9.53523 4.31104 153.061 128.155 295.229 295.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 499.5 0.000256 1024 0.18 4160 57344 9.47258 4.25798 130.874 126.85 271.623 271.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 499.5 0.000256 1024 0.18 4160 61440 9.63754 4.40723 134.153 131.169 279.533 279.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 499.5 0.000256 1024 0.18 4160 55296 9.34861 4.17818 115.483 124.415 253.596 253.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 499.5 0.000256 1024 0.18 4224 61184 9.65197 4.40605 260.015 131.133 405.375 405.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 499.5 0.000256 1024 0.18 4224 60928 9.6248 4.39091 294.899 130.695 439.775 439.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 499.5 0.000256 1024 0.18 4224 60416 9.6617 4.38912 192.31 130.732 337.261 337.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 499.5 0.000256 1024 0.18 4224 59904 9.63408 4.36877 157.647 130.195 302.007 302.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 499.5 0.000256 1024 0.18 4224 59392 9.59341 4.35229 139.422 129.538 283.071 283.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 499.5 0.000256 1024 0.18 4224 58880 9.79795 4.39427 127.895 130.981 273.229 273.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 499.5 0.000256 1024 0.18 4224 58368 9.54192 4.31258 119.269 128.155 261.44 261.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 499.5 0.000256 1024 0.18 4224 57344 9.8591 4.37043 110.505 130.276 255.174 255.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 499.5 0.000256 1024 0.18 4224 57344 9.48538 4.26176 105.727 126.844 246.485 246.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 499.5 0.000256 1024 0.18 4140 60928 9.56022 4.37232 105.068 130.369 249.538 249.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 499.5 0.000256 1024 0.18 4160 60928 9.55379 4.37008 104.283 130.365 248.736 248.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 499.5 0.000256 1024 0.18 4150 58240 9.41552 4.26509 103.887 126.839 244.573 244.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 499.5 0.000256 1024 0.18 4176 58240 9.41238 4.26208 103.589 126.716 244.141 244.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 499.5 0.000256 1024 0.18 4160 63488 9.24854 4.35242 125.459 129.443 268.671 268.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 499.5 0.000256 1024 0.18 4160 53760 9.45165 4.17782 159.715 124.44 297.951 298.078
