<stg><name>biconv16</name>


<trans_list>

<trans id="1556" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %bottom_V_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %bottom_V_offset)

]]></Node>
<StgValue><ssdm name="bottom_V_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %weights_0_V_addr = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_0_V_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weights_0_V_addr_1 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights_0_V_addr_2 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights_0_V_addr_3 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weights_0_V_addr_4 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weights_0_V_addr_5 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weights_0_V_addr_6 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weights_0_V_addr_7 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights_0_V_addr_8 = getelementptr [9 x i2]* %weights_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_0_V_addr_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weights_1_V_addr = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_1_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weights_1_V_addr_1 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %weights_1_V_addr_2 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weights_1_V_addr_3 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weights_1_V_addr_4 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %weights_1_V_addr_5 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %weights_1_V_addr_6 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weights_1_V_addr_7 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %weights_1_V_addr_8 = getelementptr [9 x i2]* %weights_1_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %weights_2_V_addr = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_2_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weights_2_V_addr_1 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %weights_2_V_addr_2 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %weights_2_V_addr_3 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %weights_2_V_addr_4 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weights_2_V_addr_5 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %weights_2_V_addr_6 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %weights_2_V_addr_7 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %weights_2_V_addr_8 = getelementptr [9 x i2]* %weights_2_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %weights_3_V_addr = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_3_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weights_3_V_addr_1 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %weights_3_V_addr_2 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %weights_3_V_addr_3 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %weights_3_V_addr_4 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %weights_3_V_addr_5 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %weights_3_V_addr_6 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %weights_3_V_addr_7 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %weights_3_V_addr_8 = getelementptr [9 x i2]* %weights_3_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_3_V_addr_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %weights_4_V_addr = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_4_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %weights_4_V_addr_1 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %weights_4_V_addr_2 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %weights_4_V_addr_3 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %weights_4_V_addr_4 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %weights_4_V_addr_5 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %weights_4_V_addr_6 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %weights_4_V_addr_7 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %weights_4_V_addr_8 = getelementptr [9 x i2]* %weights_4_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_4_V_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %weights_5_V_addr = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_5_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %weights_5_V_addr_1 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %weights_5_V_addr_2 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %weights_5_V_addr_3 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %weights_5_V_addr_4 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %weights_5_V_addr_5 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %weights_5_V_addr_6 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %weights_5_V_addr_7 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %weights_5_V_addr_8 = getelementptr [9 x i2]* %weights_5_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_5_V_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %weights_6_V_addr = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_6_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %weights_6_V_addr_1 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %weights_6_V_addr_2 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %weights_6_V_addr_3 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %weights_6_V_addr_4 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %weights_6_V_addr_5 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %weights_6_V_addr_6 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_6"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %weights_6_V_addr_7 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %weights_6_V_addr_8 = getelementptr [9 x i2]* %weights_6_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_6_V_addr_8"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %weights_7_V_addr = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_7_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %weights_7_V_addr_1 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %weights_7_V_addr_2 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %weights_7_V_addr_3 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %weights_7_V_addr_4 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %weights_7_V_addr_5 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_5"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %weights_7_V_addr_6 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %weights_7_V_addr_7 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %weights_7_V_addr_8 = getelementptr [9 x i2]* %weights_7_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_7_V_addr_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %weights_8_V_addr = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_8_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %weights_8_V_addr_1 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %weights_8_V_addr_2 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %weights_8_V_addr_3 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %weights_8_V_addr_4 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %weights_8_V_addr_5 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %weights_8_V_addr_6 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %weights_8_V_addr_7 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %weights_8_V_addr_8 = getelementptr [9 x i2]* %weights_8_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_8_V_addr_8"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %weights_9_V_addr = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_9_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %weights_9_V_addr_1 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %weights_9_V_addr_2 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %weights_9_V_addr_3 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %weights_9_V_addr_4 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %weights_9_V_addr_5 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %weights_9_V_addr_6 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %weights_9_V_addr_7 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_7"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %weights_9_V_addr_8 = getelementptr [9 x i2]* %weights_9_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_9_V_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %weights_10_V_addr = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_10_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %weights_10_V_addr_1 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %weights_10_V_addr_2 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %weights_10_V_addr_3 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %weights_10_V_addr_4 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %weights_10_V_addr_5 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %weights_10_V_addr_6 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_6"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %weights_10_V_addr_7 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %weights_10_V_addr_8 = getelementptr [9 x i2]* %weights_10_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_10_V_addr_8"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %weights_11_V_addr = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_11_V_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %weights_11_V_addr_1 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %weights_11_V_addr_2 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %weights_11_V_addr_3 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %weights_11_V_addr_4 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_4"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %weights_11_V_addr_5 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %weights_11_V_addr_6 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %weights_11_V_addr_7 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_7"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %weights_11_V_addr_8 = getelementptr [9 x i2]* %weights_11_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_11_V_addr_8"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %weights_12_V_addr = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_12_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %weights_12_V_addr_1 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %weights_12_V_addr_2 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %weights_12_V_addr_3 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %weights_12_V_addr_4 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %weights_12_V_addr_5 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_5"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %weights_12_V_addr_6 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_6"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %weights_12_V_addr_7 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_7"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %weights_12_V_addr_8 = getelementptr [9 x i2]* %weights_12_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_12_V_addr_8"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %weights_13_V_addr = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_13_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %weights_13_V_addr_1 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %weights_13_V_addr_2 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %weights_13_V_addr_3 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %weights_13_V_addr_4 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %weights_13_V_addr_5 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %weights_13_V_addr_6 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_6"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %weights_13_V_addr_7 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_7"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %weights_13_V_addr_8 = getelementptr [9 x i2]* %weights_13_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_13_V_addr_8"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %weights_14_V_addr = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_14_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %weights_14_V_addr_1 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %weights_14_V_addr_2 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %weights_14_V_addr_3 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %weights_14_V_addr_4 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %weights_14_V_addr_5 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %weights_14_V_addr_6 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_6"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %weights_14_V_addr_7 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_7"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %weights_14_V_addr_8 = getelementptr [9 x i2]* %weights_14_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_14_V_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %weights_15_V_addr = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_15_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %weights_15_V_addr_1 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %weights_15_V_addr_2 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %weights_15_V_addr_3 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %weights_15_V_addr_4 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %weights_15_V_addr_5 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %weights_15_V_addr_6 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_6"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %weights_15_V_addr_7 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_7"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %weights_15_V_addr_8 = getelementptr [9 x i2]* %weights_15_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_15_V_addr_8"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:145  br label %1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln60, %biconv_col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i5 [ 1, %0 ], [ %select_ln65_1, %biconv_col ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %col_0 = phi i5 [ 1, %0 ], [ %col, %biconv_col ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %icmp_ln60 = icmp eq i10 %indvar_flatten, -124

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln60 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln60, label %2, label %biconv_col

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:2  %icmp_ln61 = icmp eq i5 %col_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:3  %select_ln65 = select i1 %icmp_ln61, i5 1, i5 %col_0

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:4  %add_ln73_1 = add i5 1, %row_0

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:5  %select_ln65_1 = select i1 %icmp_ln61, i5 %add_ln73_1, i5 %row_0

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:6  %add_ln67 = add i5 -1, %row_0

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:7  %select_ln65_2 = select i1 %icmp_ln61, i5 %row_0, i5 %add_ln67

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:8  %add_ln73 = add i5 2, %row_0

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:9  %select_ln65_3 = select i1 %icmp_ln61, i5 %add_ln73, i5 %add_ln73_1

]]></Node>
<StgValue><ssdm name="select_ln65_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:13  %tmp_703 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_2, i5 %select_ln65)

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:14  %zext_ln68 = zext i10 %tmp_703 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:15  %bottom_0_V_addr_1 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:22  %bottom_1_V_addr_1 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:25  %bottom_2_V_addr_1 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:28  %bottom_3_V_addr_1 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:31  %bottom_4_V_addr_1 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:34  %bottom_5_V_addr_1 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:53  %add_ln67_1 = add i5 -1, %select_ln65

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:54  %tmp_705 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_2, i5 %add_ln67_1)

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:55  %zext_ln67 = zext i10 %tmp_705 to i64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:56  %bottom_0_V_addr = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:63  %bottom_1_V_addr = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:66  %bottom_2_V_addr = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:69  %bottom_3_V_addr = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:72  %bottom_4_V_addr = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:75  %bottom_5_V_addr = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:104  %bottom_0_V_load = load i16* %bottom_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:105  %bottom_1_V_load = load i16* %bottom_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:106  %bottom_2_V_load = load i16* %bottom_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:107  %bottom_3_V_load = load i16* %bottom_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:108  %bottom_4_V_load = load i16* %bottom_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:109  %bottom_5_V_load = load i16* %bottom_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:111  %weights_0_V_load = load i2* %weights_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:113  %bottom_0_V_load_1 = load i16* %bottom_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:114  %bottom_1_V_load_1 = load i16* %bottom_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:115  %bottom_2_V_load_1 = load i16* %bottom_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:116  %bottom_3_V_load_1 = load i16* %bottom_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:117  %bottom_4_V_load_1 = load i16* %bottom_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:118  %bottom_5_V_load_1 = load i16* %bottom_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:120  %weights_0_V_load_1 = load i2* %weights_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:221  %weights_1_V_load = load i2* %weights_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:223  %weights_1_V_load_1 = load i2* %weights_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:275  %weights_2_V_load = load i2* %weights_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:277  %weights_2_V_load_1 = load i2* %weights_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:329  %weights_3_V_load = load i2* %weights_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:331  %weights_3_V_load_1 = load i2* %weights_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:383  %weights_4_V_load = load i2* %weights_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:385  %weights_4_V_load_1 = load i2* %weights_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_1"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:437  %weights_5_V_load = load i2* %weights_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:439  %weights_5_V_load_1 = load i2* %weights_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_1"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:491  %weights_6_V_load = load i2* %weights_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:493  %weights_6_V_load_1 = load i2* %weights_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:545  %weights_7_V_load = load i2* %weights_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:547  %weights_7_V_load_1 = load i2* %weights_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_1"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:599  %weights_8_V_load = load i2* %weights_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:601  %weights_8_V_load_1 = load i2* %weights_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_1"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:653  %weights_9_V_load = load i2* %weights_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:655  %weights_9_V_load_1 = load i2* %weights_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_1"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:707  %weights_10_V_load = load i2* %weights_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:709  %weights_10_V_load_1 = load i2* %weights_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:761  %weights_11_V_load = load i2* %weights_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:763  %weights_11_V_load_1 = load i2* %weights_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_1"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:815  %weights_12_V_load = load i2* %weights_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:817  %weights_12_V_load_1 = load i2* %weights_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_1"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:869  %weights_13_V_load = load i2* %weights_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:871  %weights_13_V_load_1 = load i2* %weights_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_1"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:923  %weights_14_V_load = load i2* %weights_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:925  %weights_14_V_load_1 = load i2* %weights_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_1"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:977  %weights_15_V_load = load i2* %weights_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:979  %weights_15_V_load_1 = load i2* %weights_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:57  %tmp_706 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_1, i5 %add_ln67_1)

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:58  %zext_ln70 = zext i10 %tmp_706 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:59  %bottom_0_V_addr_3 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_3"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:64  %bottom_1_V_addr_3 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:67  %bottom_2_V_addr_3 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:70  %bottom_3_V_addr_3 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_3"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:73  %bottom_4_V_addr_3 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:76  %bottom_5_V_addr_3 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_3"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:78  %col = add i5 1, %select_ln65

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:79  %tmp_708 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_2, i5 %col)

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:80  %zext_ln69 = zext i10 %tmp_708 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:81  %bottom_0_V_addr_2 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:88  %bottom_1_V_addr_2 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:91  %bottom_2_V_addr_2 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:94  %bottom_3_V_addr_2 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:97  %bottom_4_V_addr_2 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:100  %bottom_5_V_addr_2 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:104  %bottom_0_V_load = load i16* %bottom_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:105  %bottom_1_V_load = load i16* %bottom_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:106  %bottom_2_V_load = load i16* %bottom_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:107  %bottom_3_V_load = load i16* %bottom_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:108  %bottom_4_V_load = load i16* %bottom_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:109  %bottom_5_V_load = load i16* %bottom_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:110  %tmp_178 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load, i16 %bottom_1_V_load, i16 %bottom_2_V_load, i16 %bottom_3_V_load, i16 %bottom_4_V_load, i16 %bottom_5_V_load, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:111  %weights_0_V_load = load i2* %weights_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:112  %p_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_0_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:113  %bottom_0_V_load_1 = load i16* %bottom_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:114  %bottom_1_V_load_1 = load i16* %bottom_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:115  %bottom_2_V_load_1 = load i16* %bottom_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:116  %bottom_3_V_load_1 = load i16* %bottom_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_1"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:117  %bottom_4_V_load_1 = load i16* %bottom_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:118  %bottom_5_V_load_1 = load i16* %bottom_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:119  %tmp_179 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_1, i16 %bottom_1_V_load_1, i16 %bottom_2_V_load_1, i16 %bottom_3_V_load_1, i16 %bottom_4_V_load_1, i16 %bottom_5_V_load_1, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:120  %weights_0_V_load_1 = load i2* %weights_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:121  %tmp1_V = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_0_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:122  %bottom_0_V_load_2 = load i16* %bottom_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_2"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:123  %bottom_1_V_load_2 = load i16* %bottom_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_2"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:124  %bottom_2_V_load_2 = load i16* %bottom_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_2"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:125  %bottom_3_V_load_2 = load i16* %bottom_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_2"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:126  %bottom_4_V_load_2 = load i16* %bottom_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_2"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:127  %bottom_5_V_load_2 = load i16* %bottom_5_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_2"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:129  %weights_0_V_load_2 = load i2* %weights_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_2"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:131  %bottom_0_V_load_3 = load i16* %bottom_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_3"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:132  %bottom_1_V_load_3 = load i16* %bottom_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:133  %bottom_2_V_load_3 = load i16* %bottom_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_3"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:134  %bottom_3_V_load_3 = load i16* %bottom_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_3"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:135  %bottom_4_V_load_3 = load i16* %bottom_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_3"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:136  %bottom_5_V_load_3 = load i16* %bottom_5_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_3"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:138  %weights_0_V_load_3 = load i2* %weights_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_3"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:221  %weights_1_V_load = load i2* %weights_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:222  %p_028_1 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_1_V_load)

]]></Node>
<StgValue><ssdm name="p_028_1"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:223  %weights_1_V_load_1 = load i2* %weights_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:224  %tmp1_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_1_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:225  %weights_1_V_load_2 = load i2* %weights_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_2"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:227  %weights_1_V_load_3 = load i2* %weights_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_3"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:275  %weights_2_V_load = load i2* %weights_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:276  %p_028_2 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_2_V_load)

]]></Node>
<StgValue><ssdm name="p_028_2"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:277  %weights_2_V_load_1 = load i2* %weights_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_1"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:278  %tmp1_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_2_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:279  %weights_2_V_load_2 = load i2* %weights_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_2"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:281  %weights_2_V_load_3 = load i2* %weights_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_3"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:329  %weights_3_V_load = load i2* %weights_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:330  %p_028_3 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_3_V_load)

]]></Node>
<StgValue><ssdm name="p_028_3"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:331  %weights_3_V_load_1 = load i2* %weights_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_1"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:332  %tmp1_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_3_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:333  %weights_3_V_load_2 = load i2* %weights_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:335  %weights_3_V_load_3 = load i2* %weights_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_3"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:383  %weights_4_V_load = load i2* %weights_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:384  %p_028_4 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_4_V_load)

]]></Node>
<StgValue><ssdm name="p_028_4"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:385  %weights_4_V_load_1 = load i2* %weights_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_1"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:386  %tmp1_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_4_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:387  %weights_4_V_load_2 = load i2* %weights_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_2"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:389  %weights_4_V_load_3 = load i2* %weights_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_3"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:437  %weights_5_V_load = load i2* %weights_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:438  %p_028_5 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_5_V_load)

]]></Node>
<StgValue><ssdm name="p_028_5"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:439  %weights_5_V_load_1 = load i2* %weights_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_1"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:440  %tmp1_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_5_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:441  %weights_5_V_load_2 = load i2* %weights_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_2"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:443  %weights_5_V_load_3 = load i2* %weights_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_3"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:491  %weights_6_V_load = load i2* %weights_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:492  %p_028_6 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_6_V_load)

]]></Node>
<StgValue><ssdm name="p_028_6"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:493  %weights_6_V_load_1 = load i2* %weights_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_1"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:494  %tmp1_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_6_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:495  %weights_6_V_load_2 = load i2* %weights_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_2"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:497  %weights_6_V_load_3 = load i2* %weights_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_3"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:545  %weights_7_V_load = load i2* %weights_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:546  %p_028_7 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_7_V_load)

]]></Node>
<StgValue><ssdm name="p_028_7"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:547  %weights_7_V_load_1 = load i2* %weights_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_1"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:548  %tmp1_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_7_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:549  %weights_7_V_load_2 = load i2* %weights_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_2"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:551  %weights_7_V_load_3 = load i2* %weights_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_3"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:599  %weights_8_V_load = load i2* %weights_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:600  %p_028_8 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_8_V_load)

]]></Node>
<StgValue><ssdm name="p_028_8"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:601  %weights_8_V_load_1 = load i2* %weights_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_1"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:602  %tmp1_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_8_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:603  %weights_8_V_load_2 = load i2* %weights_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_2"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:605  %weights_8_V_load_3 = load i2* %weights_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:653  %weights_9_V_load = load i2* %weights_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:654  %p_028_9 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_9_V_load)

]]></Node>
<StgValue><ssdm name="p_028_9"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:655  %weights_9_V_load_1 = load i2* %weights_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_1"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:656  %tmp1_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_9_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:657  %weights_9_V_load_2 = load i2* %weights_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_2"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:659  %weights_9_V_load_3 = load i2* %weights_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_3"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:707  %weights_10_V_load = load i2* %weights_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:708  %p_028_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_10_V_load)

]]></Node>
<StgValue><ssdm name="p_028_s"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:709  %weights_10_V_load_1 = load i2* %weights_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:710  %tmp1_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_10_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:711  %weights_10_V_load_2 = load i2* %weights_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_2"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:713  %weights_10_V_load_3 = load i2* %weights_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_3"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:761  %weights_11_V_load = load i2* %weights_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:762  %p_028_10 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_11_V_load)

]]></Node>
<StgValue><ssdm name="p_028_10"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:763  %weights_11_V_load_1 = load i2* %weights_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_1"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:764  %tmp1_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_11_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:765  %weights_11_V_load_2 = load i2* %weights_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_2"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:767  %weights_11_V_load_3 = load i2* %weights_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_3"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:815  %weights_12_V_load = load i2* %weights_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:816  %p_028_11 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_12_V_load)

]]></Node>
<StgValue><ssdm name="p_028_11"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:817  %weights_12_V_load_1 = load i2* %weights_12_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_1"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:818  %tmp1_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_12_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:819  %weights_12_V_load_2 = load i2* %weights_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_2"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:821  %weights_12_V_load_3 = load i2* %weights_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_3"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:869  %weights_13_V_load = load i2* %weights_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:870  %p_028_12 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_13_V_load)

]]></Node>
<StgValue><ssdm name="p_028_12"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:871  %weights_13_V_load_1 = load i2* %weights_13_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_1"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:872  %tmp1_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_13_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:873  %weights_13_V_load_2 = load i2* %weights_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:875  %weights_13_V_load_3 = load i2* %weights_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_3"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:923  %weights_14_V_load = load i2* %weights_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:924  %p_028_13 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_14_V_load)

]]></Node>
<StgValue><ssdm name="p_028_13"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:925  %weights_14_V_load_1 = load i2* %weights_14_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_1"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:927  %weights_14_V_load_2 = load i2* %weights_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_2"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:929  %weights_14_V_load_3 = load i2* %weights_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_3"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:977  %weights_15_V_load = load i2* %weights_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:979  %weights_15_V_load_1 = load i2* %weights_15_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_1"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:981  %weights_15_V_load_2 = load i2* %weights_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_2"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:983  %weights_15_V_load_3 = load i2* %weights_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:16  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_1, i5 %select_ln65)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:17  %zext_ln71 = zext i10 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:18  %bottom_0_V_addr_4 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_4"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:23  %bottom_1_V_addr_4 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:26  %bottom_2_V_addr_4 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_4"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:29  %bottom_3_V_addr_4 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_4"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:32  %bottom_4_V_addr_4 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_4"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:35  %bottom_5_V_addr_4 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:82  %tmp_709 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_1, i5 %col)

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:83  %zext_ln72 = zext i10 %tmp_709 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:84  %bottom_0_V_addr_5 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_5"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:89  %bottom_1_V_addr_5 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_5"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:92  %bottom_2_V_addr_5 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_5"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:95  %bottom_3_V_addr_5 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_5"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:98  %bottom_4_V_addr_5 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_5"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:101  %bottom_5_V_addr_5 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_5"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:112  %p_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_0_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:121  %tmp1_V = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_0_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:122  %bottom_0_V_load_2 = load i16* %bottom_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_2"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:123  %bottom_1_V_load_2 = load i16* %bottom_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_2"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:124  %bottom_2_V_load_2 = load i16* %bottom_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_2"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:125  %bottom_3_V_load_2 = load i16* %bottom_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_2"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:126  %bottom_4_V_load_2 = load i16* %bottom_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_2"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:127  %bottom_5_V_load_2 = load i16* %bottom_5_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_2"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:128  %tmp_180 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_2, i16 %bottom_1_V_load_2, i16 %bottom_2_V_load_2, i16 %bottom_3_V_load_2, i16 %bottom_4_V_load_2, i16 %bottom_5_V_load_2, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:129  %weights_0_V_load_2 = load i2* %weights_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_2"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:130  %tmp2_V = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_0_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:131  %bottom_0_V_load_3 = load i16* %bottom_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_3"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:132  %bottom_1_V_load_3 = load i16* %bottom_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_3"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:133  %bottom_2_V_load_3 = load i16* %bottom_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_3"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:134  %bottom_3_V_load_3 = load i16* %bottom_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_3"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:135  %bottom_4_V_load_3 = load i16* %bottom_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_3"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:136  %bottom_5_V_load_3 = load i16* %bottom_5_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_3"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:137  %tmp_181 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_3, i16 %bottom_1_V_load_3, i16 %bottom_2_V_load_3, i16 %bottom_3_V_load_3, i16 %bottom_4_V_load_3, i16 %bottom_5_V_load_3, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:138  %weights_0_V_load_3 = load i2* %weights_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_3"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:139  %tmp3_V = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_0_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:140  %bottom_0_V_load_4 = load i16* %bottom_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_4"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:141  %bottom_1_V_load_4 = load i16* %bottom_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_4"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:142  %bottom_2_V_load_4 = load i16* %bottom_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_4"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:143  %bottom_3_V_load_4 = load i16* %bottom_3_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_4"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:144  %bottom_4_V_load_4 = load i16* %bottom_4_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_4"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:145  %bottom_5_V_load_4 = load i16* %bottom_5_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_4"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:147  %weights_0_V_load_4 = load i2* %weights_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_4"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:149  %bottom_0_V_load_5 = load i16* %bottom_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_5"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:150  %bottom_1_V_load_5 = load i16* %bottom_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_5"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:151  %bottom_2_V_load_5 = load i16* %bottom_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_5"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:152  %bottom_3_V_load_5 = load i16* %bottom_3_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_5"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:153  %bottom_4_V_load_5 = load i16* %bottom_4_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_5"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:154  %bottom_5_V_load_5 = load i16* %bottom_5_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_5"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:156  %weights_0_V_load_5 = load i2* %weights_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_5"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:222  %p_028_1 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_1_V_load)

]]></Node>
<StgValue><ssdm name="p_028_1"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:224  %tmp1_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_1_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:225  %weights_1_V_load_2 = load i2* %weights_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_2"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:226  %tmp2_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_1_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:227  %weights_1_V_load_3 = load i2* %weights_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_3"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:228  %tmp3_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_1_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:229  %weights_1_V_load_4 = load i2* %weights_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_4"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:231  %weights_1_V_load_5 = load i2* %weights_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_5"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:276  %p_028_2 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_2_V_load)

]]></Node>
<StgValue><ssdm name="p_028_2"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:278  %tmp1_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_2_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:279  %weights_2_V_load_2 = load i2* %weights_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_2"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:280  %tmp2_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_2_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:281  %weights_2_V_load_3 = load i2* %weights_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_3"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:282  %tmp3_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_2_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:283  %weights_2_V_load_4 = load i2* %weights_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_4"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:285  %weights_2_V_load_5 = load i2* %weights_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_5"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:330  %p_028_3 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_3_V_load)

]]></Node>
<StgValue><ssdm name="p_028_3"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:332  %tmp1_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_3_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:333  %weights_3_V_load_2 = load i2* %weights_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_2"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:334  %tmp2_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_3_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_3"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:335  %weights_3_V_load_3 = load i2* %weights_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_3"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:336  %tmp3_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_3_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_3"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:337  %weights_3_V_load_4 = load i2* %weights_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_4"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:339  %weights_3_V_load_5 = load i2* %weights_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_5"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:384  %p_028_4 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_4_V_load)

]]></Node>
<StgValue><ssdm name="p_028_4"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:386  %tmp1_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_4_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:387  %weights_4_V_load_2 = load i2* %weights_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_2"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:388  %tmp2_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_4_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_4"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:389  %weights_4_V_load_3 = load i2* %weights_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_3"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:390  %tmp3_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_4_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_4"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:391  %weights_4_V_load_4 = load i2* %weights_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_4"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:393  %weights_4_V_load_5 = load i2* %weights_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_5"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:438  %p_028_5 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_5_V_load)

]]></Node>
<StgValue><ssdm name="p_028_5"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:440  %tmp1_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_5_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:441  %weights_5_V_load_2 = load i2* %weights_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_2"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:442  %tmp2_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_5_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_5"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:443  %weights_5_V_load_3 = load i2* %weights_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_3"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:444  %tmp3_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_5_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_5"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:445  %weights_5_V_load_4 = load i2* %weights_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_4"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:447  %weights_5_V_load_5 = load i2* %weights_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_5"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:492  %p_028_6 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_6_V_load)

]]></Node>
<StgValue><ssdm name="p_028_6"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:494  %tmp1_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_6_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:495  %weights_6_V_load_2 = load i2* %weights_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_2"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:496  %tmp2_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_6_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_6"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:497  %weights_6_V_load_3 = load i2* %weights_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_3"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:498  %tmp3_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_6_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_6"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:499  %weights_6_V_load_4 = load i2* %weights_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_4"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:501  %weights_6_V_load_5 = load i2* %weights_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_5"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:546  %p_028_7 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_7_V_load)

]]></Node>
<StgValue><ssdm name="p_028_7"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:548  %tmp1_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_7_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:549  %weights_7_V_load_2 = load i2* %weights_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_2"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:550  %tmp2_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_7_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_7"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:551  %weights_7_V_load_3 = load i2* %weights_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_3"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:552  %tmp3_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_7_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_7"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:553  %weights_7_V_load_4 = load i2* %weights_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_4"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:555  %weights_7_V_load_5 = load i2* %weights_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_5"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:600  %p_028_8 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_8_V_load)

]]></Node>
<StgValue><ssdm name="p_028_8"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:602  %tmp1_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_8_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:603  %weights_8_V_load_2 = load i2* %weights_8_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_2"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:604  %tmp2_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_8_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_8"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:605  %weights_8_V_load_3 = load i2* %weights_8_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_3"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:606  %tmp3_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_8_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_8"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:607  %weights_8_V_load_4 = load i2* %weights_8_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_4"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:609  %weights_8_V_load_5 = load i2* %weights_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_5"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:654  %p_028_9 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_9_V_load)

]]></Node>
<StgValue><ssdm name="p_028_9"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:656  %tmp1_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_9_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:657  %weights_9_V_load_2 = load i2* %weights_9_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_2"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:658  %tmp2_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_9_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_9"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:659  %weights_9_V_load_3 = load i2* %weights_9_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_3"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:660  %tmp3_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_9_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_9"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:661  %weights_9_V_load_4 = load i2* %weights_9_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_4"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:663  %weights_9_V_load_5 = load i2* %weights_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_5"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:708  %p_028_s = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_10_V_load)

]]></Node>
<StgValue><ssdm name="p_028_s"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:710  %tmp1_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_10_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:711  %weights_10_V_load_2 = load i2* %weights_10_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_2"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:712  %tmp2_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_10_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_10"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:713  %weights_10_V_load_3 = load i2* %weights_10_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_3"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:714  %tmp3_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_10_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_10"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:715  %weights_10_V_load_4 = load i2* %weights_10_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_4"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:717  %weights_10_V_load_5 = load i2* %weights_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_5"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:762  %p_028_10 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_11_V_load)

]]></Node>
<StgValue><ssdm name="p_028_10"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:764  %tmp1_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_11_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:765  %weights_11_V_load_2 = load i2* %weights_11_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_2"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:766  %tmp2_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_11_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_11"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:767  %weights_11_V_load_3 = load i2* %weights_11_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_3"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:768  %tmp3_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_11_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_11"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:769  %weights_11_V_load_4 = load i2* %weights_11_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_4"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:771  %weights_11_V_load_5 = load i2* %weights_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_5"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:816  %p_028_11 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_12_V_load)

]]></Node>
<StgValue><ssdm name="p_028_11"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:818  %tmp1_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_12_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:819  %weights_12_V_load_2 = load i2* %weights_12_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_2"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:820  %tmp2_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_12_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_12"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:821  %weights_12_V_load_3 = load i2* %weights_12_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_3"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:822  %tmp3_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_12_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_12"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:823  %weights_12_V_load_4 = load i2* %weights_12_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_4"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:825  %weights_12_V_load_5 = load i2* %weights_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_5"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:870  %p_028_12 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_13_V_load)

]]></Node>
<StgValue><ssdm name="p_028_12"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:872  %tmp1_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_13_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:873  %weights_13_V_load_2 = load i2* %weights_13_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_2"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:874  %tmp2_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_13_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_13"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:875  %weights_13_V_load_3 = load i2* %weights_13_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_3"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:876  %tmp3_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_13_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_13"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:877  %weights_13_V_load_4 = load i2* %weights_13_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_4"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:879  %weights_13_V_load_5 = load i2* %weights_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_5"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:924  %p_028_13 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_14_V_load)

]]></Node>
<StgValue><ssdm name="p_028_13"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:926  %tmp1_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_14_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:927  %weights_14_V_load_2 = load i2* %weights_14_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_2"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:929  %weights_14_V_load_3 = load i2* %weights_14_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_3"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:931  %weights_14_V_load_4 = load i2* %weights_14_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_4"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:933  %weights_14_V_load_5 = load i2* %weights_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_5"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:981  %weights_15_V_load_2 = load i2* %weights_15_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_2"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:983  %weights_15_V_load_3 = load i2* %weights_15_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_3"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:985  %weights_15_V_load_4 = load i2* %weights_15_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_4"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:987  %weights_15_V_load_5 = load i2* %weights_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:19  %tmp_704 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_3, i5 %select_ln65)

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:20  %zext_ln74 = zext i10 %tmp_704 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:21  %bottom_0_V_addr_7 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_7"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:24  %bottom_1_V_addr_7 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_7"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:27  %bottom_2_V_addr_7 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_7"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:30  %bottom_3_V_addr_7 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_7"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:33  %bottom_4_V_addr_7 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_7"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:36  %bottom_5_V_addr_7 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_7"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:60  %tmp_707 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_3, i5 %add_ln67_1)

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:61  %zext_ln73 = zext i10 %tmp_707 to i64

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:62  %bottom_0_V_addr_6 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_6"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:65  %bottom_1_V_addr_6 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_6"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:68  %bottom_2_V_addr_6 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_6"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:71  %bottom_3_V_addr_6 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_6"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:74  %bottom_4_V_addr_6 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_6"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:77  %bottom_5_V_addr_6 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_6"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:130  %tmp2_V = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_0_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:139  %tmp3_V = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_0_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:140  %bottom_0_V_load_4 = load i16* %bottom_0_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_4"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:141  %bottom_1_V_load_4 = load i16* %bottom_1_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_4"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:142  %bottom_2_V_load_4 = load i16* %bottom_2_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_4"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:143  %bottom_3_V_load_4 = load i16* %bottom_3_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_4"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:144  %bottom_4_V_load_4 = load i16* %bottom_4_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_4"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:145  %bottom_5_V_load_4 = load i16* %bottom_5_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_4"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:146  %tmp_182 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_4, i16 %bottom_1_V_load_4, i16 %bottom_2_V_load_4, i16 %bottom_3_V_load_4, i16 %bottom_4_V_load_4, i16 %bottom_5_V_load_4, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:147  %weights_0_V_load_4 = load i2* %weights_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_4"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:148  %tmp4_V = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_0_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:149  %bottom_0_V_load_5 = load i16* %bottom_0_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_5"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:150  %bottom_1_V_load_5 = load i16* %bottom_1_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_5"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:151  %bottom_2_V_load_5 = load i16* %bottom_2_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_5"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:152  %bottom_3_V_load_5 = load i16* %bottom_3_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_5"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:153  %bottom_4_V_load_5 = load i16* %bottom_4_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_5"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:154  %bottom_5_V_load_5 = load i16* %bottom_5_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_5"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:155  %tmp_183 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_5, i16 %bottom_1_V_load_5, i16 %bottom_2_V_load_5, i16 %bottom_3_V_load_5, i16 %bottom_4_V_load_5, i16 %bottom_5_V_load_5, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:156  %weights_0_V_load_5 = load i2* %weights_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_5"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:157  %tmp5_V = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_0_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:158  %bottom_0_V_load_6 = load i16* %bottom_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_6"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:159  %bottom_1_V_load_6 = load i16* %bottom_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_6"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:160  %bottom_2_V_load_6 = load i16* %bottom_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_6"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:161  %bottom_3_V_load_6 = load i16* %bottom_3_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_6"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:162  %bottom_4_V_load_6 = load i16* %bottom_4_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_6"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:163  %bottom_5_V_load_6 = load i16* %bottom_5_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_6"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:165  %weights_0_V_load_6 = load i2* %weights_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_6"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:167  %bottom_0_V_load_7 = load i16* %bottom_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_7"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:168  %bottom_1_V_load_7 = load i16* %bottom_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_7"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:169  %bottom_2_V_load_7 = load i16* %bottom_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_7"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:170  %bottom_3_V_load_7 = load i16* %bottom_3_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_7"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:171  %bottom_4_V_load_7 = load i16* %bottom_4_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_7"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:172  %bottom_5_V_load_7 = load i16* %bottom_5_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_7"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:174  %weights_0_V_load_7 = load i2* %weights_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_7"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:226  %tmp2_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_1_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_1"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:228  %tmp3_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_1_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_1"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:229  %weights_1_V_load_4 = load i2* %weights_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_4"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:230  %tmp4_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_1_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:231  %weights_1_V_load_5 = load i2* %weights_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_5"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:232  %tmp5_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_1_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:233  %weights_1_V_load_6 = load i2* %weights_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_6"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:235  %weights_1_V_load_7 = load i2* %weights_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_7"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:280  %tmp2_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_2_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:282  %tmp3_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_2_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_2"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:283  %weights_2_V_load_4 = load i2* %weights_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_4"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:284  %tmp4_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_2_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:285  %weights_2_V_load_5 = load i2* %weights_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_5"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:286  %tmp5_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_2_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:287  %weights_2_V_load_6 = load i2* %weights_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_6"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:289  %weights_2_V_load_7 = load i2* %weights_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_7"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:334  %tmp2_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_3_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_3"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:336  %tmp3_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_3_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_3"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:337  %weights_3_V_load_4 = load i2* %weights_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_4"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:338  %tmp4_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_3_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_3"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:339  %weights_3_V_load_5 = load i2* %weights_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_5"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:340  %tmp5_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_3_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_3"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:341  %weights_3_V_load_6 = load i2* %weights_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_6"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:343  %weights_3_V_load_7 = load i2* %weights_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_7"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:388  %tmp2_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_4_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_4"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:390  %tmp3_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_4_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_4"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:391  %weights_4_V_load_4 = load i2* %weights_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_4"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:392  %tmp4_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_4_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_4"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:393  %weights_4_V_load_5 = load i2* %weights_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_5"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:394  %tmp5_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_4_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_4"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:395  %weights_4_V_load_6 = load i2* %weights_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_6"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:397  %weights_4_V_load_7 = load i2* %weights_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_7"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:442  %tmp2_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_5_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_5"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:444  %tmp3_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_5_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_5"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:445  %weights_5_V_load_4 = load i2* %weights_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_4"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:446  %tmp4_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_5_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_5"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:447  %weights_5_V_load_5 = load i2* %weights_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_5"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:448  %tmp5_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_5_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_5"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:449  %weights_5_V_load_6 = load i2* %weights_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_6"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:451  %weights_5_V_load_7 = load i2* %weights_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_7"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:496  %tmp2_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_6_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_6"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:498  %tmp3_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_6_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_6"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:499  %weights_6_V_load_4 = load i2* %weights_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_4"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:500  %tmp4_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_6_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_6"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:501  %weights_6_V_load_5 = load i2* %weights_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_5"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:502  %tmp5_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_6_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_6"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:503  %weights_6_V_load_6 = load i2* %weights_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_6"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:505  %weights_6_V_load_7 = load i2* %weights_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_7"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:550  %tmp2_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_7_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_7"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:552  %tmp3_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_7_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_7"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:553  %weights_7_V_load_4 = load i2* %weights_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_4"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:554  %tmp4_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_7_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_7"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:555  %weights_7_V_load_5 = load i2* %weights_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_5"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:556  %tmp5_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_7_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_7"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:557  %weights_7_V_load_6 = load i2* %weights_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_6"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:559  %weights_7_V_load_7 = load i2* %weights_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_7"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:604  %tmp2_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_8_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_8"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:606  %tmp3_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_8_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_8"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:607  %weights_8_V_load_4 = load i2* %weights_8_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_4"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:608  %tmp4_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_8_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_8"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:609  %weights_8_V_load_5 = load i2* %weights_8_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_5"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:610  %tmp5_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_8_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_8"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:611  %weights_8_V_load_6 = load i2* %weights_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_6"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:613  %weights_8_V_load_7 = load i2* %weights_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_7"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:658  %tmp2_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_9_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_9"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:660  %tmp3_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_9_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_9"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:661  %weights_9_V_load_4 = load i2* %weights_9_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_4"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:662  %tmp4_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_9_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_9"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:663  %weights_9_V_load_5 = load i2* %weights_9_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_5"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:664  %tmp5_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_9_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_9"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:665  %weights_9_V_load_6 = load i2* %weights_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_6"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:667  %weights_9_V_load_7 = load i2* %weights_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_7"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:712  %tmp2_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_10_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_10"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:714  %tmp3_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_10_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_10"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:715  %weights_10_V_load_4 = load i2* %weights_10_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_4"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:716  %tmp4_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_10_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_10"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:717  %weights_10_V_load_5 = load i2* %weights_10_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_5"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:718  %tmp5_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_10_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_10"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:719  %weights_10_V_load_6 = load i2* %weights_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_6"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:721  %weights_10_V_load_7 = load i2* %weights_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_7"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:766  %tmp2_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_11_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_11"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:768  %tmp3_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_11_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_11"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:769  %weights_11_V_load_4 = load i2* %weights_11_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_4"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:770  %tmp4_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_11_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_11"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:771  %weights_11_V_load_5 = load i2* %weights_11_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_5"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:772  %tmp5_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_11_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_11"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:773  %weights_11_V_load_6 = load i2* %weights_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_6"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:775  %weights_11_V_load_7 = load i2* %weights_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_7"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:820  %tmp2_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_12_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_12"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:822  %tmp3_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_12_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_12"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:823  %weights_12_V_load_4 = load i2* %weights_12_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_4"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:824  %tmp4_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_12_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_12"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:825  %weights_12_V_load_5 = load i2* %weights_12_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_5"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:826  %tmp5_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_12_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_12"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:827  %weights_12_V_load_6 = load i2* %weights_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_6"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:829  %weights_12_V_load_7 = load i2* %weights_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_7"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:874  %tmp2_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_13_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_13"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:876  %tmp3_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_13_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_13"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:877  %weights_13_V_load_4 = load i2* %weights_13_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_4"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:878  %tmp4_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_13_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_13"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:879  %weights_13_V_load_5 = load i2* %weights_13_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_5"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:880  %tmp5_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_13_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_13"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:881  %weights_13_V_load_6 = load i2* %weights_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_6"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:883  %weights_13_V_load_7 = load i2* %weights_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_7"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:926  %tmp1_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_14_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:928  %tmp2_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_14_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_14"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:931  %weights_14_V_load_4 = load i2* %weights_14_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_4"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:933  %weights_14_V_load_5 = load i2* %weights_14_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_5"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:935  %weights_14_V_load_6 = load i2* %weights_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_6"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:937  %weights_14_V_load_7 = load i2* %weights_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_7"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:985  %weights_15_V_load_4 = load i2* %weights_15_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_4"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:987  %weights_15_V_load_5 = load i2* %weights_15_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_5"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:989  %weights_15_V_load_6 = load i2* %weights_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_6"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:991  %weights_15_V_load_7 = load i2* %weights_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:85  %tmp_710 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln65_3, i5 %col)

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="10">
<![CDATA[
biconv_col:86  %zext_ln75 = zext i10 %tmp_710 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:87  %bottom_0_V_addr_8 = getelementptr [1024 x i16]* %bottom_0_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="bottom_0_V_addr_8"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:90  %bottom_1_V_addr_8 = getelementptr [1024 x i16]* %bottom_1_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr_8"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:93  %bottom_2_V_addr_8 = getelementptr [1024 x i16]* %bottom_2_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr_8"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:96  %bottom_3_V_addr_8 = getelementptr [1024 x i16]* %bottom_3_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr_8"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:99  %bottom_4_V_addr_8 = getelementptr [1024 x i16]* %bottom_4_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr_8"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:102  %bottom_5_V_addr_8 = getelementptr [1024 x i16]* %bottom_5_V, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr_8"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:148  %tmp4_V = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_0_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:157  %tmp5_V = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_0_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:158  %bottom_0_V_load_6 = load i16* %bottom_0_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_6"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:159  %bottom_1_V_load_6 = load i16* %bottom_1_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_6"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:160  %bottom_2_V_load_6 = load i16* %bottom_2_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_6"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:161  %bottom_3_V_load_6 = load i16* %bottom_3_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_6"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:162  %bottom_4_V_load_6 = load i16* %bottom_4_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_6"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:163  %bottom_5_V_load_6 = load i16* %bottom_5_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_6"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:164  %tmp_184 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_6, i16 %bottom_1_V_load_6, i16 %bottom_2_V_load_6, i16 %bottom_3_V_load_6, i16 %bottom_4_V_load_6, i16 %bottom_5_V_load_6, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:165  %weights_0_V_load_6 = load i2* %weights_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_6"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:166  %tmp6_V = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_0_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:167  %bottom_0_V_load_7 = load i16* %bottom_0_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_7"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:168  %bottom_1_V_load_7 = load i16* %bottom_1_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_7"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:169  %bottom_2_V_load_7 = load i16* %bottom_2_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_7"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:170  %bottom_3_V_load_7 = load i16* %bottom_3_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_7"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:171  %bottom_4_V_load_7 = load i16* %bottom_4_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_7"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:172  %bottom_5_V_load_7 = load i16* %bottom_5_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_7"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:173  %tmp_185 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_7, i16 %bottom_1_V_load_7, i16 %bottom_2_V_load_7, i16 %bottom_3_V_load_7, i16 %bottom_4_V_load_7, i16 %bottom_5_V_load_7, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:174  %weights_0_V_load_7 = load i2* %weights_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_7"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:175  %tmp7_V = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_0_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:176  %bottom_0_V_load_8 = load i16* %bottom_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_8"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:177  %bottom_1_V_load_8 = load i16* %bottom_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_8"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:178  %bottom_2_V_load_8 = load i16* %bottom_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_8"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:179  %bottom_3_V_load_8 = load i16* %bottom_3_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_8"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:180  %bottom_4_V_load_8 = load i16* %bottom_4_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_8"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:181  %bottom_5_V_load_8 = load i16* %bottom_5_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_8"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:183  %weights_0_V_load_8 = load i2* %weights_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_8"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:230  %tmp4_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_1_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_1"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:232  %tmp5_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_1_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_1"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:233  %weights_1_V_load_6 = load i2* %weights_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_6"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:234  %tmp6_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_1_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:235  %weights_1_V_load_7 = load i2* %weights_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_7"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:236  %tmp7_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_1_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:237  %weights_1_V_load_8 = load i2* %weights_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_8"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:284  %tmp4_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_2_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_2"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:286  %tmp5_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_2_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_2"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:287  %weights_2_V_load_6 = load i2* %weights_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_6"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:288  %tmp6_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_2_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:289  %weights_2_V_load_7 = load i2* %weights_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_7"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:290  %tmp7_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_2_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:291  %weights_2_V_load_8 = load i2* %weights_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_8"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:338  %tmp4_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_3_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_3"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:340  %tmp5_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_3_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_3"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:341  %weights_3_V_load_6 = load i2* %weights_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_6"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:342  %tmp6_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_3_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_3"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:343  %weights_3_V_load_7 = load i2* %weights_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_7"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:344  %tmp7_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_3_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_3"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:345  %weights_3_V_load_8 = load i2* %weights_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_8"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:392  %tmp4_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_4_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_4"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:394  %tmp5_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_4_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_4"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:395  %weights_4_V_load_6 = load i2* %weights_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_6"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:396  %tmp6_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_4_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_4"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:397  %weights_4_V_load_7 = load i2* %weights_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_7"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:398  %tmp7_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_4_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_4"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:399  %weights_4_V_load_8 = load i2* %weights_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_8"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:446  %tmp4_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_5_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_5"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:448  %tmp5_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_5_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_5"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:449  %weights_5_V_load_6 = load i2* %weights_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_6"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:450  %tmp6_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_5_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_5"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:451  %weights_5_V_load_7 = load i2* %weights_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_7"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:452  %tmp7_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_5_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_5"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:453  %weights_5_V_load_8 = load i2* %weights_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_8"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:500  %tmp4_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_6_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_6"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:502  %tmp5_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_6_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_6"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:503  %weights_6_V_load_6 = load i2* %weights_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_6"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:504  %tmp6_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_6_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_6"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:505  %weights_6_V_load_7 = load i2* %weights_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_7"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:506  %tmp7_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_6_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_6"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:507  %weights_6_V_load_8 = load i2* %weights_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_8"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:554  %tmp4_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_7_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_7"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:556  %tmp5_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_7_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_7"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:557  %weights_7_V_load_6 = load i2* %weights_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_6"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:558  %tmp6_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_7_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_7"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:559  %weights_7_V_load_7 = load i2* %weights_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_7"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:560  %tmp7_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_7_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_7"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:561  %weights_7_V_load_8 = load i2* %weights_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_8"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:608  %tmp4_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_8_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_8"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:610  %tmp5_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_8_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_8"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:611  %weights_8_V_load_6 = load i2* %weights_8_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_6"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:612  %tmp6_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_8_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_8"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:613  %weights_8_V_load_7 = load i2* %weights_8_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_7"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:614  %tmp7_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_8_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_8"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:615  %weights_8_V_load_8 = load i2* %weights_8_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_8"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:662  %tmp4_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_9_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_9"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:664  %tmp5_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_9_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_9"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:665  %weights_9_V_load_6 = load i2* %weights_9_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_6"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:666  %tmp6_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_9_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_9"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:667  %weights_9_V_load_7 = load i2* %weights_9_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_7"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:668  %tmp7_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_9_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_9"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:669  %weights_9_V_load_8 = load i2* %weights_9_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_8"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:716  %tmp4_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_10_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_10"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:718  %tmp5_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_10_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_10"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:719  %weights_10_V_load_6 = load i2* %weights_10_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_6"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:720  %tmp6_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_10_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_10"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:721  %weights_10_V_load_7 = load i2* %weights_10_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_7"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:722  %tmp7_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_10_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_10"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:723  %weights_10_V_load_8 = load i2* %weights_10_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_8"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:770  %tmp4_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_11_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_11"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:772  %tmp5_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_11_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_11"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:773  %weights_11_V_load_6 = load i2* %weights_11_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_6"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:774  %tmp6_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_11_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_11"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:775  %weights_11_V_load_7 = load i2* %weights_11_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_7"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:776  %tmp7_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_11_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_11"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:777  %weights_11_V_load_8 = load i2* %weights_11_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_8"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:824  %tmp4_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_12_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_12"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:826  %tmp5_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_12_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_12"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:827  %weights_12_V_load_6 = load i2* %weights_12_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_6"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:828  %tmp6_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_12_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_12"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:829  %weights_12_V_load_7 = load i2* %weights_12_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_7"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:830  %tmp7_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_12_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_12"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:831  %weights_12_V_load_8 = load i2* %weights_12_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_8"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:878  %tmp4_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_13_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_13"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:880  %tmp5_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_13_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_13"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:881  %weights_13_V_load_6 = load i2* %weights_13_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_6"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:882  %tmp6_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_13_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_13"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:883  %weights_13_V_load_7 = load i2* %weights_13_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_7"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:884  %tmp7_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_13_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_13"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:885  %weights_13_V_load_8 = load i2* %weights_13_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_8"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:928  %tmp2_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_14_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_14"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:930  %tmp3_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_14_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_14"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:935  %weights_14_V_load_6 = load i2* %weights_14_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_6"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:937  %weights_14_V_load_7 = load i2* %weights_14_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_7"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:939  %weights_14_V_load_8 = load i2* %weights_14_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_8"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:989  %weights_15_V_load_6 = load i2* %weights_15_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_6"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:991  %weights_15_V_load_7 = load i2* %weights_15_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_7"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:993  %weights_15_V_load_8 = load i2* %weights_15_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:37  %top_0_V_addr = getelementptr [1024 x i12]* %top_0_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_0_V_addr"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:38  %top_1_V_addr = getelementptr [1024 x i12]* %top_1_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_1_V_addr"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:39  %top_2_V_addr = getelementptr [1024 x i12]* %top_2_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_2_V_addr"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:40  %top_3_V_addr = getelementptr [1024 x i12]* %top_3_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_3_V_addr"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:41  %top_4_V_addr = getelementptr [1024 x i12]* %top_4_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_4_V_addr"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:42  %top_5_V_addr = getelementptr [1024 x i12]* %top_5_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_5_V_addr"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:43  %top_6_V_addr = getelementptr [1024 x i12]* %top_6_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_6_V_addr"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:44  %top_7_V_addr = getelementptr [1024 x i12]* %top_7_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_7_V_addr"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:45  %top_8_V_addr = getelementptr [1024 x i12]* %top_8_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_8_V_addr"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:46  %top_9_V_addr = getelementptr [1024 x i12]* %top_9_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_9_V_addr"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:47  %top_10_V_addr = getelementptr [1024 x i12]* %top_10_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_10_V_addr"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:48  %top_11_V_addr = getelementptr [1024 x i12]* %top_11_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_11_V_addr"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:49  %top_12_V_addr = getelementptr [1024 x i12]* %top_12_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_12_V_addr"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:50  %top_13_V_addr = getelementptr [1024 x i12]* %top_13_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_13_V_addr"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:51  %top_14_V_addr = getelementptr [1024 x i12]* %top_14_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_14_V_addr"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:52  %top_15_V_addr = getelementptr [1024 x i12]* %top_15_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="top_15_V_addr"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:103  %top_0_V_load = load i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:166  %tmp6_V = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_0_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:175  %tmp7_V = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_0_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:176  %bottom_0_V_load_8 = load i16* %bottom_0_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_0_V_load_8"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:177  %bottom_1_V_load_8 = load i16* %bottom_1_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_8"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:178  %bottom_2_V_load_8 = load i16* %bottom_2_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_8"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:179  %bottom_3_V_load_8 = load i16* %bottom_3_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_8"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:180  %bottom_4_V_load_8 = load i16* %bottom_4_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_8"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="10">
<![CDATA[
biconv_col:181  %bottom_5_V_load_8 = load i16* %bottom_5_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_8"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3">
<![CDATA[
biconv_col:182  %tmp_186 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %bottom_0_V_load_8, i16 %bottom_1_V_load_8, i16 %bottom_2_V_load_8, i16 %bottom_3_V_load_8, i16 %bottom_4_V_load_8, i16 %bottom_5_V_load_8, i3 %bottom_V_offset_read)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:183  %weights_0_V_load_8 = load i2* %weights_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_0_V_load_8"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:184  %tmp8_V = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_0_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:220  %top_1_V_load = load i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:234  %tmp6_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_1_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_1"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:236  %tmp7_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_1_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_1"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:237  %weights_1_V_load_8 = load i2* %weights_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_1_V_load_8"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:238  %tmp8_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_1_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:274  %top_2_V_load = load i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:288  %tmp6_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_2_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_2"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:290  %tmp7_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_2_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_2"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:291  %weights_2_V_load_8 = load i2* %weights_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_2_V_load_8"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:292  %tmp8_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_2_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:328  %top_3_V_load = load i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:342  %tmp6_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_3_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_3"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:344  %tmp7_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_3_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_3"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:345  %weights_3_V_load_8 = load i2* %weights_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_3_V_load_8"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:346  %tmp8_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_3_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_3"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:382  %top_4_V_load = load i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:396  %tmp6_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_4_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_4"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:398  %tmp7_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_4_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_4"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:399  %weights_4_V_load_8 = load i2* %weights_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_4_V_load_8"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:400  %tmp8_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_4_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_4"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:436  %top_5_V_load = load i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:450  %tmp6_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_5_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_5"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:452  %tmp7_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_5_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_5"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:453  %weights_5_V_load_8 = load i2* %weights_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_5_V_load_8"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:454  %tmp8_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_5_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_5"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:490  %top_6_V_load = load i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:504  %tmp6_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_6_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_6"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:506  %tmp7_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_6_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_6"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:507  %weights_6_V_load_8 = load i2* %weights_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_6_V_load_8"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:508  %tmp8_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_6_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_6"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:544  %top_7_V_load = load i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:558  %tmp6_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_7_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_7"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:560  %tmp7_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_7_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_7"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:561  %weights_7_V_load_8 = load i2* %weights_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_7_V_load_8"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:562  %tmp8_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_7_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_7"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:598  %top_8_V_load = load i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:612  %tmp6_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_8_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_8"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:614  %tmp7_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_8_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_8"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:615  %weights_8_V_load_8 = load i2* %weights_8_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_8_V_load_8"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:616  %tmp8_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_8_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_8"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:652  %top_9_V_load = load i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:666  %tmp6_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_9_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_9"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:668  %tmp7_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_9_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_9"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:669  %weights_9_V_load_8 = load i2* %weights_9_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_9_V_load_8"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:670  %tmp8_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_9_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_9"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:706  %top_10_V_load = load i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:720  %tmp6_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_10_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_10"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:722  %tmp7_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_10_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_10"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:723  %weights_10_V_load_8 = load i2* %weights_10_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_10_V_load_8"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:724  %tmp8_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_10_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_10"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:760  %top_11_V_load = load i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:774  %tmp6_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_11_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_11"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:776  %tmp7_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_11_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_11"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:777  %weights_11_V_load_8 = load i2* %weights_11_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_11_V_load_8"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:778  %tmp8_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_11_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_11"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:814  %top_12_V_load = load i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:828  %tmp6_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_12_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_12"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:830  %tmp7_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_12_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_12"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:831  %weights_12_V_load_8 = load i2* %weights_12_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_12_V_load_8"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:832  %tmp8_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_12_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_12"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:868  %top_13_V_load = load i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:882  %tmp6_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_13_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_13"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:884  %tmp7_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_13_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_13"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:885  %weights_13_V_load_8 = load i2* %weights_13_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_13_V_load_8"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:886  %tmp8_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_13_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_13"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:922  %top_14_V_load = load i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:930  %tmp3_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_14_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_14"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:932  %tmp4_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_14_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_14"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:934  %tmp5_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_14_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_14"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:936  %tmp6_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_14_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_14"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:938  %tmp7_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_14_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_14"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:939  %weights_14_V_load_8 = load i2* %weights_14_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_14_V_load_8"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:940  %tmp8_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_14_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_14"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:976  %top_15_V_load = load i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:978  %p_028_14 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_15_V_load)

]]></Node>
<StgValue><ssdm name="p_028_14"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:980  %tmp1_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_15_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:982  %tmp2_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_15_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_s"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:984  %tmp3_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_15_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_s"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:986  %tmp4_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_15_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_s"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:988  %tmp5_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_15_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_s"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:990  %tmp6_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_15_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_s"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:992  %tmp7_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_15_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_s"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="2" op_0_bw="4">
<![CDATA[
biconv_col:993  %weights_15_V_load_8 = load i2* %weights_15_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weights_15_V_load_8"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:994  %tmp8_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_15_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="944" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:103  %top_0_V_load = load i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:184  %tmp8_V = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_0_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:185  %sext_ln77 = sext i5 %p_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:186  %sext_ln77_1 = sext i5 %tmp1_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_1"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:187  %sext_ln77_2 = sext i5 %tmp2_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_2"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:188  %sext_ln77_3 = sext i5 %tmp3_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_3"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:189  %sext_ln77_4 = sext i5 %tmp4_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_4"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:190  %sext_ln77_5 = sext i5 %tmp5_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_5"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:191  %sext_ln77_6 = sext i5 %tmp6_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_6"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:192  %sext_ln77_7 = sext i5 %tmp7_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_7"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:193  %sext_ln77_8 = sext i5 %tmp8_V to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_8"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:194  %p_3 = call fastcc i8 @sum_engine(i6 %sext_ln77, i6 %sext_ln77_1, i6 %sext_ln77_2, i6 %sext_ln77_3, i6 %sext_ln77_4, i6 %sext_ln77_5, i6 %sext_ln77_6, i6 %sext_ln77_7, i6 %sext_ln77_8)

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:195  %sext_ln703 = sext i12 %top_0_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:196  %shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_3, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:197  %zext_ln728 = zext i16 %shl_ln to i18

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:198  %trunc_ln1192 = trunc i8 %p_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:199  %trunc_ln = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:200  %add_ln1192 = add nsw i18 %zext_ln728, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:201  %tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:202  %add_ln703 = add i12 %top_0_V_load, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:203  %tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:204  %p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="966" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:205  %icmp_ln785 = icmp ne i6 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="967" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:210  %icmp_ln786 = icmp ne i6 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="968" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:220  %top_1_V_load = load i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="969" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:238  %tmp8_V_0_1 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_1_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_1"/></StgValue>
</operation>

<operation id="970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:239  %sext_ln77_9 = sext i5 %p_028_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_9"/></StgValue>
</operation>

<operation id="971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:240  %sext_ln77_10 = sext i5 %tmp1_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_10"/></StgValue>
</operation>

<operation id="972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:241  %sext_ln77_11 = sext i5 %tmp2_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_11"/></StgValue>
</operation>

<operation id="973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:242  %sext_ln77_12 = sext i5 %tmp3_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_12"/></StgValue>
</operation>

<operation id="974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:243  %sext_ln77_13 = sext i5 %tmp4_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_13"/></StgValue>
</operation>

<operation id="975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:244  %sext_ln77_14 = sext i5 %tmp5_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_14"/></StgValue>
</operation>

<operation id="976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:245  %sext_ln77_15 = sext i5 %tmp6_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_15"/></StgValue>
</operation>

<operation id="977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:246  %sext_ln77_16 = sext i5 %tmp7_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_16"/></StgValue>
</operation>

<operation id="978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:247  %sext_ln77_17 = sext i5 %tmp8_V_0_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_17"/></StgValue>
</operation>

<operation id="979" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:248  %p_029_1 = call fastcc i8 @sum_engine(i6 %sext_ln77_9, i6 %sext_ln77_10, i6 %sext_ln77_11, i6 %sext_ln77_12, i6 %sext_ln77_13, i6 %sext_ln77_14, i6 %sext_ln77_15, i6 %sext_ln77_16, i6 %sext_ln77_17)

]]></Node>
<StgValue><ssdm name="p_029_1"/></StgValue>
</operation>

<operation id="980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:249  %sext_ln703_142 = sext i12 %top_1_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_142"/></StgValue>
</operation>

<operation id="981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:250  %shl_ln728_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_1, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:251  %zext_ln728_1 = zext i16 %shl_ln728_s to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:252  %trunc_ln1192_40 = trunc i8 %p_029_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_40"/></StgValue>
</operation>

<operation id="984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:253  %trunc_ln1192_2 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_40, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_2"/></StgValue>
</operation>

<operation id="985" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:254  %add_ln1192_133 = add nsw i18 %zext_ln728_1, %sext_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:255  %tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_133, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="987" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:256  %add_ln703_76 = add i12 %top_1_V_load, %trunc_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:257  %tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_76, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:258  %p_Result_82_1 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_133, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_1"/></StgValue>
</operation>

<operation id="990" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:259  %icmp_ln785_1 = icmp ne i6 %p_Result_82_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="991" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:264  %icmp_ln786_1 = icmp ne i6 %p_Result_82_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_1"/></StgValue>
</operation>

<operation id="992" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:274  %top_2_V_load = load i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="993" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:292  %tmp8_V_0_2 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_2_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_2"/></StgValue>
</operation>

<operation id="994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:293  %sext_ln77_18 = sext i5 %p_028_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_18"/></StgValue>
</operation>

<operation id="995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:294  %sext_ln77_19 = sext i5 %tmp1_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_19"/></StgValue>
</operation>

<operation id="996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:295  %sext_ln77_20 = sext i5 %tmp2_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_20"/></StgValue>
</operation>

<operation id="997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:296  %sext_ln77_21 = sext i5 %tmp3_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_21"/></StgValue>
</operation>

<operation id="998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:297  %sext_ln77_22 = sext i5 %tmp4_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_22"/></StgValue>
</operation>

<operation id="999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:298  %sext_ln77_23 = sext i5 %tmp5_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_23"/></StgValue>
</operation>

<operation id="1000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:299  %sext_ln77_24 = sext i5 %tmp6_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_24"/></StgValue>
</operation>

<operation id="1001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:300  %sext_ln77_25 = sext i5 %tmp7_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_25"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:301  %sext_ln77_26 = sext i5 %tmp8_V_0_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_26"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:302  %p_029_2 = call fastcc i8 @sum_engine(i6 %sext_ln77_18, i6 %sext_ln77_19, i6 %sext_ln77_20, i6 %sext_ln77_21, i6 %sext_ln77_22, i6 %sext_ln77_23, i6 %sext_ln77_24, i6 %sext_ln77_25, i6 %sext_ln77_26)

]]></Node>
<StgValue><ssdm name="p_029_2"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:303  %sext_ln703_143 = sext i12 %top_2_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_143"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:304  %shl_ln728_39 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:305  %zext_ln728_2 = zext i16 %shl_ln728_39 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:306  %trunc_ln1192_41 = trunc i8 %p_029_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_41"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:307  %trunc_ln1192_3 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_41, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_3"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:308  %add_ln1192_134 = add nsw i18 %zext_ln728_2, %sext_ln703_143

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:309  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_134, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:310  %add_ln703_77 = add i12 %top_2_V_load, %trunc_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:311  %tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_77, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:312  %p_Result_82_2 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_134, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_2"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:313  %icmp_ln785_2 = icmp ne i6 %p_Result_82_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_2"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:318  %icmp_ln786_2 = icmp ne i6 %p_Result_82_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_2"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:328  %top_3_V_load = load i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:346  %tmp8_V_0_3 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_3_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_3"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:347  %sext_ln77_27 = sext i5 %p_028_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_27"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:348  %sext_ln77_28 = sext i5 %tmp1_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_28"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:349  %sext_ln77_29 = sext i5 %tmp2_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_29"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:350  %sext_ln77_30 = sext i5 %tmp3_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_30"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:351  %sext_ln77_31 = sext i5 %tmp4_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_31"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:352  %sext_ln77_32 = sext i5 %tmp5_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_32"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:353  %sext_ln77_33 = sext i5 %tmp6_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_33"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:354  %sext_ln77_34 = sext i5 %tmp7_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_34"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:355  %sext_ln77_35 = sext i5 %tmp8_V_0_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_35"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:356  %p_029_3 = call fastcc i8 @sum_engine(i6 %sext_ln77_27, i6 %sext_ln77_28, i6 %sext_ln77_29, i6 %sext_ln77_30, i6 %sext_ln77_31, i6 %sext_ln77_32, i6 %sext_ln77_33, i6 %sext_ln77_34, i6 %sext_ln77_35)

]]></Node>
<StgValue><ssdm name="p_029_3"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:357  %sext_ln703_144 = sext i12 %top_3_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_144"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:358  %shl_ln728_40 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_3, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:359  %zext_ln728_3 = zext i16 %shl_ln728_40 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:360  %trunc_ln1192_42 = trunc i8 %p_029_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_42"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:361  %trunc_ln1192_4 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_42, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_4"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:362  %add_ln1192_135 = add nsw i18 %zext_ln728_3, %sext_ln703_144

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:363  %tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_135, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:364  %add_ln703_78 = add i12 %top_3_V_load, %trunc_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln703_78"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:365  %tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_78, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:366  %p_Result_82_3 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_135, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_3"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:367  %icmp_ln785_3 = icmp ne i6 %p_Result_82_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_3"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:372  %icmp_ln786_3 = icmp ne i6 %p_Result_82_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_3"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:382  %top_4_V_load = load i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:400  %tmp8_V_0_4 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_4_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_4"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:436  %top_5_V_load = load i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:454  %tmp8_V_0_5 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_5_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_5"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:490  %top_6_V_load = load i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:508  %tmp8_V_0_6 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_6_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_6"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:544  %top_7_V_load = load i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:562  %tmp8_V_0_7 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_7_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_7"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:598  %top_8_V_load = load i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:616  %tmp8_V_0_8 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_8_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_8"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:652  %top_9_V_load = load i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:670  %tmp8_V_0_9 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_9_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_9"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:706  %top_10_V_load = load i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:724  %tmp8_V_0_10 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_10_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_10"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:760  %top_11_V_load = load i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:778  %tmp8_V_0_11 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_11_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_11"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:814  %top_12_V_load = load i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:832  %tmp8_V_0_12 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_12_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_12"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:868  %top_13_V_load = load i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:886  %tmp8_V_0_13 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_13_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_13"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:922  %top_14_V_load = load i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:932  %tmp4_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_14_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_14"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:934  %tmp5_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_14_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_14"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:936  %tmp6_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_14_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_14"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:938  %tmp7_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_14_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_14"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:940  %tmp8_V_0_14 = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_14_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_14"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="10">
<![CDATA[
biconv_col:976  %top_15_V_load = load i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:978  %p_028_14 = call fastcc i5 @compute_engine_16(i16 %tmp_178, i2 %weights_15_V_load)

]]></Node>
<StgValue><ssdm name="p_028_14"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:980  %tmp1_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_179, i2 %weights_15_V_load_1)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:982  %tmp2_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_180, i2 %weights_15_V_load_2)

]]></Node>
<StgValue><ssdm name="tmp2_V_0_s"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:984  %tmp3_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_181, i2 %weights_15_V_load_3)

]]></Node>
<StgValue><ssdm name="tmp3_V_0_s"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:986  %tmp4_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_182, i2 %weights_15_V_load_4)

]]></Node>
<StgValue><ssdm name="tmp4_V_0_s"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:988  %tmp5_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_183, i2 %weights_15_V_load_5)

]]></Node>
<StgValue><ssdm name="tmp5_V_0_s"/></StgValue>
</operation>

<operation id="1073" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:990  %tmp6_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_184, i2 %weights_15_V_load_6)

]]></Node>
<StgValue><ssdm name="tmp6_V_0_s"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:992  %tmp7_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_185, i2 %weights_15_V_load_7)

]]></Node>
<StgValue><ssdm name="tmp7_V_0_s"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="2" op_3_bw="3">
<![CDATA[
biconv_col:994  %tmp8_V_0_s = call fastcc i5 @compute_engine_16(i16 %tmp_186, i2 %weights_15_V_load_8)

]]></Node>
<StgValue><ssdm name="tmp8_V_0_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1076" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:206  %or_ln785 = or i1 %tmp_712, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="1077" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:207  %xor_ln785 = xor i1 %tmp_711, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="1078" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:208  %and_ln785 = and i1 %or_ln785, %xor_ln785

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="1079" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:209  %xor_ln786 = xor i1 %tmp_712, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="1080" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:211  %or_ln786 = or i1 %icmp_ln786, %xor_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="1081" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:212  %and_ln786 = and i1 %or_ln786, %tmp_711

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="1082" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:213  %or_ln340 = or i1 %and_ln786, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="1083" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:214  %xor_ln340 = xor i1 %and_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="1084" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:215  %or_ln340_248 = or i1 %and_ln785, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_248"/></StgValue>
</operation>

<operation id="1085" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:216  %select_ln340 = select i1 %or_ln340, i12 2047, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="1086" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:217  %select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="1087" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:218  %select_ln340_158 = select i1 %or_ln340_248, i12 %select_ln340, i12 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_158"/></StgValue>
</operation>

<operation id="1088" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:219  store i12 %select_ln340_158, i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1089" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:260  %or_ln785_1 = or i1 %tmp_714, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="1090" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:261  %xor_ln785_1 = xor i1 %tmp_713, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="1091" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:262  %and_ln785_55 = and i1 %or_ln785_1, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785_55"/></StgValue>
</operation>

<operation id="1092" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:263  %xor_ln786_1 = xor i1 %tmp_714, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="1093" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:265  %or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="1094" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:266  %and_ln786_140 = and i1 %or_ln786_1, %tmp_713

]]></Node>
<StgValue><ssdm name="and_ln786_140"/></StgValue>
</operation>

<operation id="1095" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:267  %or_ln340_1 = or i1 %and_ln786_140, %and_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="1096" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:268  %xor_ln340_1 = xor i1 %and_ln786_140, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="1097" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:269  %or_ln340_249 = or i1 %and_ln785_55, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_249"/></StgValue>
</operation>

<operation id="1098" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:270  %select_ln340_1 = select i1 %or_ln340_1, i12 2047, i12 %add_ln703_76

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="1099" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:271  %select_ln388_1 = select i1 %and_ln786_140, i12 -2048, i12 %add_ln703_76

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="1100" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:272  %select_ln340_159 = select i1 %or_ln340_249, i12 %select_ln340_1, i12 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_159"/></StgValue>
</operation>

<operation id="1101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:273  store i12 %select_ln340_159, i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1102" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:314  %or_ln785_2 = or i1 %tmp_716, %icmp_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="1103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:315  %xor_ln785_2 = xor i1 %tmp_715, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="1104" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:316  %and_ln785_56 = and i1 %or_ln785_2, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="and_ln785_56"/></StgValue>
</operation>

<operation id="1105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:317  %xor_ln786_2 = xor i1 %tmp_716, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="1106" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:319  %or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="1107" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:320  %and_ln786_141 = and i1 %or_ln786_2, %tmp_715

]]></Node>
<StgValue><ssdm name="and_ln786_141"/></StgValue>
</operation>

<operation id="1108" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:321  %or_ln340_2 = or i1 %and_ln786_141, %and_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="1109" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:322  %xor_ln340_2 = xor i1 %and_ln786_141, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="1110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:323  %or_ln340_250 = or i1 %and_ln785_56, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_250"/></StgValue>
</operation>

<operation id="1111" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:324  %select_ln340_2 = select i1 %or_ln340_2, i12 2047, i12 %add_ln703_77

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="1112" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:325  %select_ln388_2 = select i1 %and_ln786_141, i12 -2048, i12 %add_ln703_77

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="1113" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:326  %select_ln340_160 = select i1 %or_ln340_250, i12 %select_ln340_2, i12 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_160"/></StgValue>
</operation>

<operation id="1114" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:327  store i12 %select_ln340_160, i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:368  %or_ln785_3 = or i1 %tmp_718, %icmp_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="1116" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:369  %xor_ln785_3 = xor i1 %tmp_717, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="1117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:370  %and_ln785_57 = and i1 %or_ln785_3, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_57"/></StgValue>
</operation>

<operation id="1118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:371  %xor_ln786_3 = xor i1 %tmp_718, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="1119" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:373  %or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="1120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:374  %and_ln786_142 = and i1 %or_ln786_3, %tmp_717

]]></Node>
<StgValue><ssdm name="and_ln786_142"/></StgValue>
</operation>

<operation id="1121" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:375  %or_ln340_3 = or i1 %and_ln786_142, %and_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="1122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:376  %xor_ln340_3 = xor i1 %and_ln786_142, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="1123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:377  %or_ln340_251 = or i1 %and_ln785_57, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_251"/></StgValue>
</operation>

<operation id="1124" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:378  %select_ln340_3 = select i1 %or_ln340_3, i12 2047, i12 %add_ln703_78

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="1125" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:379  %select_ln388_3 = select i1 %and_ln786_142, i12 -2048, i12 %add_ln703_78

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="1126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:380  %select_ln340_161 = select i1 %or_ln340_251, i12 %select_ln340_3, i12 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_161"/></StgValue>
</operation>

<operation id="1127" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:381  store i12 %select_ln340_161, i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:401  %sext_ln77_36 = sext i5 %p_028_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_36"/></StgValue>
</operation>

<operation id="1129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:402  %sext_ln77_37 = sext i5 %tmp1_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_37"/></StgValue>
</operation>

<operation id="1130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:403  %sext_ln77_38 = sext i5 %tmp2_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_38"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:404  %sext_ln77_39 = sext i5 %tmp3_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_39"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:405  %sext_ln77_40 = sext i5 %tmp4_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_40"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:406  %sext_ln77_41 = sext i5 %tmp5_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_41"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:407  %sext_ln77_42 = sext i5 %tmp6_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_42"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:408  %sext_ln77_43 = sext i5 %tmp7_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_43"/></StgValue>
</operation>

<operation id="1136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:409  %sext_ln77_44 = sext i5 %tmp8_V_0_4 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_44"/></StgValue>
</operation>

<operation id="1137" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:410  %p_029_4 = call fastcc i8 @sum_engine(i6 %sext_ln77_36, i6 %sext_ln77_37, i6 %sext_ln77_38, i6 %sext_ln77_39, i6 %sext_ln77_40, i6 %sext_ln77_41, i6 %sext_ln77_42, i6 %sext_ln77_43, i6 %sext_ln77_44)

]]></Node>
<StgValue><ssdm name="p_029_4"/></StgValue>
</operation>

<operation id="1138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:411  %sext_ln703_145 = sext i12 %top_4_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_145"/></StgValue>
</operation>

<operation id="1139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:412  %shl_ln728_41 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_4, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="1140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:413  %zext_ln728_4 = zext i16 %shl_ln728_41 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="1141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:414  %trunc_ln1192_43 = trunc i8 %p_029_4 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_43"/></StgValue>
</operation>

<operation id="1142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:415  %trunc_ln1192_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_43, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_5"/></StgValue>
</operation>

<operation id="1143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:416  %add_ln1192_136 = add nsw i18 %zext_ln728_4, %sext_ln703_145

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="1144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:417  %tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_136, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="1145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:418  %add_ln703_79 = add i12 %top_4_V_load, %trunc_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="1146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:419  %tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_79, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="1147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:420  %p_Result_82_4 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_136, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_4"/></StgValue>
</operation>

<operation id="1148" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:421  %icmp_ln785_4 = icmp ne i6 %p_Result_82_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_4"/></StgValue>
</operation>

<operation id="1149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:422  %or_ln785_4 = or i1 %tmp_720, %icmp_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="1150" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:423  %xor_ln785_4 = xor i1 %tmp_719, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="1151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:424  %and_ln785_58 = and i1 %or_ln785_4, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="and_ln785_58"/></StgValue>
</operation>

<operation id="1152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:425  %xor_ln786_4 = xor i1 %tmp_720, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="1153" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:426  %icmp_ln786_4 = icmp ne i6 %p_Result_82_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_4"/></StgValue>
</operation>

<operation id="1154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:427  %or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="1155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:428  %and_ln786_143 = and i1 %or_ln786_4, %tmp_719

]]></Node>
<StgValue><ssdm name="and_ln786_143"/></StgValue>
</operation>

<operation id="1156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:429  %or_ln340_4 = or i1 %and_ln786_143, %and_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="1157" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:430  %xor_ln340_4 = xor i1 %and_ln786_143, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="1158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:431  %or_ln340_252 = or i1 %and_ln785_58, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_252"/></StgValue>
</operation>

<operation id="1159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:432  %select_ln340_4 = select i1 %or_ln340_4, i12 2047, i12 %add_ln703_79

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="1160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:433  %select_ln388_4 = select i1 %and_ln786_143, i12 -2048, i12 %add_ln703_79

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="1161" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:434  %select_ln340_162 = select i1 %or_ln340_252, i12 %select_ln340_4, i12 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_162"/></StgValue>
</operation>

<operation id="1162" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:435  store i12 %select_ln340_162, i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:455  %sext_ln77_45 = sext i5 %p_028_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_45"/></StgValue>
</operation>

<operation id="1164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:456  %sext_ln77_46 = sext i5 %tmp1_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_46"/></StgValue>
</operation>

<operation id="1165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:457  %sext_ln77_47 = sext i5 %tmp2_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_47"/></StgValue>
</operation>

<operation id="1166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:458  %sext_ln77_48 = sext i5 %tmp3_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_48"/></StgValue>
</operation>

<operation id="1167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:459  %sext_ln77_49 = sext i5 %tmp4_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_49"/></StgValue>
</operation>

<operation id="1168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:460  %sext_ln77_50 = sext i5 %tmp5_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_50"/></StgValue>
</operation>

<operation id="1169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:461  %sext_ln77_51 = sext i5 %tmp6_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_51"/></StgValue>
</operation>

<operation id="1170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:462  %sext_ln77_52 = sext i5 %tmp7_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_52"/></StgValue>
</operation>

<operation id="1171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:463  %sext_ln77_53 = sext i5 %tmp8_V_0_5 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_53"/></StgValue>
</operation>

<operation id="1172" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:464  %p_029_5 = call fastcc i8 @sum_engine(i6 %sext_ln77_45, i6 %sext_ln77_46, i6 %sext_ln77_47, i6 %sext_ln77_48, i6 %sext_ln77_49, i6 %sext_ln77_50, i6 %sext_ln77_51, i6 %sext_ln77_52, i6 %sext_ln77_53)

]]></Node>
<StgValue><ssdm name="p_029_5"/></StgValue>
</operation>

<operation id="1173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:465  %sext_ln703_146 = sext i12 %top_5_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_146"/></StgValue>
</operation>

<operation id="1174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:466  %shl_ln728_42 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_5, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:467  %zext_ln728_5 = zext i16 %shl_ln728_42 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_5"/></StgValue>
</operation>

<operation id="1176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:468  %trunc_ln1192_44 = trunc i8 %p_029_5 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_44"/></StgValue>
</operation>

<operation id="1177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:469  %trunc_ln1192_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_44, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_6"/></StgValue>
</operation>

<operation id="1178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:470  %add_ln1192_137 = add nsw i18 %zext_ln728_5, %sext_ln703_146

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="1179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:471  %tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_137, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1180" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:472  %add_ln703_80 = add i12 %top_5_V_load, %trunc_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="1181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:473  %tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_80, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="1182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:474  %p_Result_82_5 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_137, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_5"/></StgValue>
</operation>

<operation id="1183" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:475  %icmp_ln785_5 = icmp ne i6 %p_Result_82_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_5"/></StgValue>
</operation>

<operation id="1184" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:476  %or_ln785_5 = or i1 %tmp_722, %icmp_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="1185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:477  %xor_ln785_5 = xor i1 %tmp_721, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="1186" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:478  %and_ln785_59 = and i1 %or_ln785_5, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_59"/></StgValue>
</operation>

<operation id="1187" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:479  %xor_ln786_5 = xor i1 %tmp_722, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="1188" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:480  %icmp_ln786_5 = icmp ne i6 %p_Result_82_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_5"/></StgValue>
</operation>

<operation id="1189" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:481  %or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="1190" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:482  %and_ln786_144 = and i1 %or_ln786_5, %tmp_721

]]></Node>
<StgValue><ssdm name="and_ln786_144"/></StgValue>
</operation>

<operation id="1191" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:483  %or_ln340_5 = or i1 %and_ln786_144, %and_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="1192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:484  %xor_ln340_5 = xor i1 %and_ln786_144, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="1193" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:485  %or_ln340_253 = or i1 %and_ln785_59, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_253"/></StgValue>
</operation>

<operation id="1194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:486  %select_ln340_5 = select i1 %or_ln340_5, i12 2047, i12 %add_ln703_80

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="1195" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:487  %select_ln388_5 = select i1 %and_ln786_144, i12 -2048, i12 %add_ln703_80

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="1196" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:488  %select_ln340_163 = select i1 %or_ln340_253, i12 %select_ln340_5, i12 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_163"/></StgValue>
</operation>

<operation id="1197" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:489  store i12 %select_ln340_163, i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:509  %sext_ln77_54 = sext i5 %p_028_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_54"/></StgValue>
</operation>

<operation id="1199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:510  %sext_ln77_55 = sext i5 %tmp1_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_55"/></StgValue>
</operation>

<operation id="1200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:511  %sext_ln77_56 = sext i5 %tmp2_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_56"/></StgValue>
</operation>

<operation id="1201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:512  %sext_ln77_57 = sext i5 %tmp3_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_57"/></StgValue>
</operation>

<operation id="1202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:513  %sext_ln77_58 = sext i5 %tmp4_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_58"/></StgValue>
</operation>

<operation id="1203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:514  %sext_ln77_59 = sext i5 %tmp5_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_59"/></StgValue>
</operation>

<operation id="1204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:515  %sext_ln77_60 = sext i5 %tmp6_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_60"/></StgValue>
</operation>

<operation id="1205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:516  %sext_ln77_61 = sext i5 %tmp7_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_61"/></StgValue>
</operation>

<operation id="1206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:517  %sext_ln77_62 = sext i5 %tmp8_V_0_6 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_62"/></StgValue>
</operation>

<operation id="1207" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:518  %p_029_6 = call fastcc i8 @sum_engine(i6 %sext_ln77_54, i6 %sext_ln77_55, i6 %sext_ln77_56, i6 %sext_ln77_57, i6 %sext_ln77_58, i6 %sext_ln77_59, i6 %sext_ln77_60, i6 %sext_ln77_61, i6 %sext_ln77_62)

]]></Node>
<StgValue><ssdm name="p_029_6"/></StgValue>
</operation>

<operation id="1208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:519  %sext_ln703_147 = sext i12 %top_6_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_147"/></StgValue>
</operation>

<operation id="1209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:520  %shl_ln728_43 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_6, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="1210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:521  %zext_ln728_6 = zext i16 %shl_ln728_43 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_6"/></StgValue>
</operation>

<operation id="1211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:522  %trunc_ln1192_45 = trunc i8 %p_029_6 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_45"/></StgValue>
</operation>

<operation id="1212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:523  %trunc_ln1192_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_45, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_7"/></StgValue>
</operation>

<operation id="1213" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:524  %add_ln1192_138 = add nsw i18 %zext_ln728_6, %sext_ln703_147

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="1214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:525  %tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_138, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="1215" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:526  %add_ln703_81 = add i12 %top_6_V_load, %trunc_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="1216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:527  %tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_81, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="1217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:528  %p_Result_82_6 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_138, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_6"/></StgValue>
</operation>

<operation id="1218" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:529  %icmp_ln785_6 = icmp ne i6 %p_Result_82_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_6"/></StgValue>
</operation>

<operation id="1219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:530  %or_ln785_6 = or i1 %tmp_724, %icmp_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="1220" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:531  %xor_ln785_6 = xor i1 %tmp_723, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="1221" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:532  %and_ln785_60 = and i1 %or_ln785_6, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="and_ln785_60"/></StgValue>
</operation>

<operation id="1222" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:533  %xor_ln786_6 = xor i1 %tmp_724, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="1223" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:534  %icmp_ln786_6 = icmp ne i6 %p_Result_82_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_6"/></StgValue>
</operation>

<operation id="1224" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:535  %or_ln786_6 = or i1 %icmp_ln786_6, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="1225" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:536  %and_ln786_145 = and i1 %or_ln786_6, %tmp_723

]]></Node>
<StgValue><ssdm name="and_ln786_145"/></StgValue>
</operation>

<operation id="1226" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:537  %or_ln340_6 = or i1 %and_ln786_145, %and_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="1227" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:538  %xor_ln340_6 = xor i1 %and_ln786_145, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="1228" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:539  %or_ln340_254 = or i1 %and_ln785_60, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_254"/></StgValue>
</operation>

<operation id="1229" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:540  %select_ln340_6 = select i1 %or_ln340_6, i12 2047, i12 %add_ln703_81

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="1230" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:541  %select_ln388_6 = select i1 %and_ln786_145, i12 -2048, i12 %add_ln703_81

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="1231" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:542  %select_ln340_164 = select i1 %or_ln340_254, i12 %select_ln340_6, i12 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_164"/></StgValue>
</operation>

<operation id="1232" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:543  store i12 %select_ln340_164, i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:563  %sext_ln77_63 = sext i5 %p_028_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_63"/></StgValue>
</operation>

<operation id="1234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:564  %sext_ln77_64 = sext i5 %tmp1_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_64"/></StgValue>
</operation>

<operation id="1235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:565  %sext_ln77_65 = sext i5 %tmp2_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_65"/></StgValue>
</operation>

<operation id="1236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:566  %sext_ln77_66 = sext i5 %tmp3_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_66"/></StgValue>
</operation>

<operation id="1237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:567  %sext_ln77_67 = sext i5 %tmp4_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_67"/></StgValue>
</operation>

<operation id="1238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:568  %sext_ln77_68 = sext i5 %tmp5_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_68"/></StgValue>
</operation>

<operation id="1239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:569  %sext_ln77_69 = sext i5 %tmp6_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_69"/></StgValue>
</operation>

<operation id="1240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:570  %sext_ln77_70 = sext i5 %tmp7_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_70"/></StgValue>
</operation>

<operation id="1241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:571  %sext_ln77_71 = sext i5 %tmp8_V_0_7 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_71"/></StgValue>
</operation>

<operation id="1242" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:572  %p_029_7 = call fastcc i8 @sum_engine(i6 %sext_ln77_63, i6 %sext_ln77_64, i6 %sext_ln77_65, i6 %sext_ln77_66, i6 %sext_ln77_67, i6 %sext_ln77_68, i6 %sext_ln77_69, i6 %sext_ln77_70, i6 %sext_ln77_71)

]]></Node>
<StgValue><ssdm name="p_029_7"/></StgValue>
</operation>

<operation id="1243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:573  %sext_ln703_148 = sext i12 %top_7_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_148"/></StgValue>
</operation>

<operation id="1244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:574  %shl_ln728_44 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_7, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:575  %zext_ln728_7 = zext i16 %shl_ln728_44 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_7"/></StgValue>
</operation>

<operation id="1246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:576  %trunc_ln1192_46 = trunc i8 %p_029_7 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_46"/></StgValue>
</operation>

<operation id="1247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:577  %trunc_ln1192_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_46, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_8"/></StgValue>
</operation>

<operation id="1248" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:578  %add_ln1192_139 = add nsw i18 %zext_ln728_7, %sext_ln703_148

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="1249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:579  %tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_139, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1250" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:580  %add_ln703_82 = add i12 %top_7_V_load, %trunc_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="1251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:581  %tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_82, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="1252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:582  %p_Result_82_7 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_139, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_7"/></StgValue>
</operation>

<operation id="1253" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:583  %icmp_ln785_7 = icmp ne i6 %p_Result_82_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_7"/></StgValue>
</operation>

<operation id="1254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:584  %or_ln785_7 = or i1 %tmp_726, %icmp_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="1255" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:585  %xor_ln785_7 = xor i1 %tmp_725, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="1256" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:586  %and_ln785_61 = and i1 %or_ln785_7, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_61"/></StgValue>
</operation>

<operation id="1257" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:587  %xor_ln786_7 = xor i1 %tmp_726, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="1258" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:588  %icmp_ln786_7 = icmp ne i6 %p_Result_82_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_7"/></StgValue>
</operation>

<operation id="1259" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:589  %or_ln786_7 = or i1 %icmp_ln786_7, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="1260" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:590  %and_ln786_146 = and i1 %or_ln786_7, %tmp_725

]]></Node>
<StgValue><ssdm name="and_ln786_146"/></StgValue>
</operation>

<operation id="1261" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:591  %or_ln340_7 = or i1 %and_ln786_146, %and_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="1262" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:592  %xor_ln340_7 = xor i1 %and_ln786_146, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="1263" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:593  %or_ln340_255 = or i1 %and_ln785_61, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_255"/></StgValue>
</operation>

<operation id="1264" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:594  %select_ln340_7 = select i1 %or_ln340_7, i12 2047, i12 %add_ln703_82

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="1265" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:595  %select_ln388_7 = select i1 %and_ln786_146, i12 -2048, i12 %add_ln703_82

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="1266" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:596  %select_ln340_165 = select i1 %or_ln340_255, i12 %select_ln340_7, i12 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_165"/></StgValue>
</operation>

<operation id="1267" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:597  store i12 %select_ln340_165, i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:617  %sext_ln77_72 = sext i5 %p_028_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_72"/></StgValue>
</operation>

<operation id="1269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:618  %sext_ln77_73 = sext i5 %tmp1_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_73"/></StgValue>
</operation>

<operation id="1270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:619  %sext_ln77_74 = sext i5 %tmp2_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_74"/></StgValue>
</operation>

<operation id="1271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:620  %sext_ln77_75 = sext i5 %tmp3_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_75"/></StgValue>
</operation>

<operation id="1272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:621  %sext_ln77_76 = sext i5 %tmp4_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_76"/></StgValue>
</operation>

<operation id="1273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:622  %sext_ln77_77 = sext i5 %tmp5_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_77"/></StgValue>
</operation>

<operation id="1274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:623  %sext_ln77_78 = sext i5 %tmp6_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_78"/></StgValue>
</operation>

<operation id="1275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:624  %sext_ln77_79 = sext i5 %tmp7_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_79"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:625  %sext_ln77_80 = sext i5 %tmp8_V_0_8 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_80"/></StgValue>
</operation>

<operation id="1277" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:626  %p_029_8 = call fastcc i8 @sum_engine(i6 %sext_ln77_72, i6 %sext_ln77_73, i6 %sext_ln77_74, i6 %sext_ln77_75, i6 %sext_ln77_76, i6 %sext_ln77_77, i6 %sext_ln77_78, i6 %sext_ln77_79, i6 %sext_ln77_80)

]]></Node>
<StgValue><ssdm name="p_029_8"/></StgValue>
</operation>

<operation id="1278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:627  %sext_ln703_149 = sext i12 %top_8_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_149"/></StgValue>
</operation>

<operation id="1279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:628  %shl_ln728_45 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_8, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:629  %zext_ln728_8 = zext i16 %shl_ln728_45 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_8"/></StgValue>
</operation>

<operation id="1281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:630  %trunc_ln1192_47 = trunc i8 %p_029_8 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_47"/></StgValue>
</operation>

<operation id="1282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:631  %trunc_ln1192_9 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_47, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_9"/></StgValue>
</operation>

<operation id="1283" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:632  %add_ln1192_140 = add nsw i18 %zext_ln728_8, %sext_ln703_149

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="1284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:633  %tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_140, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="1285" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:634  %add_ln703_83 = add i12 %top_8_V_load, %trunc_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="1286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:635  %tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_83, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="1287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:636  %p_Result_82_8 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_140, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_8"/></StgValue>
</operation>

<operation id="1288" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:637  %icmp_ln785_8 = icmp ne i6 %p_Result_82_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_8"/></StgValue>
</operation>

<operation id="1289" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:638  %or_ln785_8 = or i1 %tmp_728, %icmp_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="1290" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:639  %xor_ln785_8 = xor i1 %tmp_727, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="1291" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:640  %and_ln785_62 = and i1 %or_ln785_8, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="and_ln785_62"/></StgValue>
</operation>

<operation id="1292" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:641  %xor_ln786_8 = xor i1 %tmp_728, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="1293" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:642  %icmp_ln786_8 = icmp ne i6 %p_Result_82_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_8"/></StgValue>
</operation>

<operation id="1294" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:643  %or_ln786_8 = or i1 %icmp_ln786_8, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="1295" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:644  %and_ln786_147 = and i1 %or_ln786_8, %tmp_727

]]></Node>
<StgValue><ssdm name="and_ln786_147"/></StgValue>
</operation>

<operation id="1296" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:645  %or_ln340_8 = or i1 %and_ln786_147, %and_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="1297" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:646  %xor_ln340_8 = xor i1 %and_ln786_147, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="1298" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:647  %or_ln340_256 = or i1 %and_ln785_62, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_256"/></StgValue>
</operation>

<operation id="1299" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:648  %select_ln340_8 = select i1 %or_ln340_8, i12 2047, i12 %add_ln703_83

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="1300" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:649  %select_ln388_8 = select i1 %and_ln786_147, i12 -2048, i12 %add_ln703_83

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="1301" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:650  %select_ln340_166 = select i1 %or_ln340_256, i12 %select_ln340_8, i12 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_166"/></StgValue>
</operation>

<operation id="1302" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:651  store i12 %select_ln340_166, i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:671  %sext_ln77_81 = sext i5 %p_028_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_81"/></StgValue>
</operation>

<operation id="1304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:672  %sext_ln77_82 = sext i5 %tmp1_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_82"/></StgValue>
</operation>

<operation id="1305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:673  %sext_ln77_83 = sext i5 %tmp2_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_83"/></StgValue>
</operation>

<operation id="1306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:674  %sext_ln77_84 = sext i5 %tmp3_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_84"/></StgValue>
</operation>

<operation id="1307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:675  %sext_ln77_85 = sext i5 %tmp4_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_85"/></StgValue>
</operation>

<operation id="1308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:676  %sext_ln77_86 = sext i5 %tmp5_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_86"/></StgValue>
</operation>

<operation id="1309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:677  %sext_ln77_87 = sext i5 %tmp6_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_87"/></StgValue>
</operation>

<operation id="1310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:678  %sext_ln77_88 = sext i5 %tmp7_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_88"/></StgValue>
</operation>

<operation id="1311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:679  %sext_ln77_89 = sext i5 %tmp8_V_0_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_89"/></StgValue>
</operation>

<operation id="1312" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:680  %p_029_9 = call fastcc i8 @sum_engine(i6 %sext_ln77_81, i6 %sext_ln77_82, i6 %sext_ln77_83, i6 %sext_ln77_84, i6 %sext_ln77_85, i6 %sext_ln77_86, i6 %sext_ln77_87, i6 %sext_ln77_88, i6 %sext_ln77_89)

]]></Node>
<StgValue><ssdm name="p_029_9"/></StgValue>
</operation>

<operation id="1313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:681  %sext_ln703_150 = sext i12 %top_9_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_150"/></StgValue>
</operation>

<operation id="1314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:682  %shl_ln728_46 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_9, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:683  %zext_ln728_9 = zext i16 %shl_ln728_46 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_9"/></StgValue>
</operation>

<operation id="1316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:684  %trunc_ln1192_48 = trunc i8 %p_029_9 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_48"/></StgValue>
</operation>

<operation id="1317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:685  %trunc_ln1192_s = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_48, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_s"/></StgValue>
</operation>

<operation id="1318" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:686  %add_ln1192_141 = add nsw i18 %zext_ln728_9, %sext_ln703_150

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="1319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:687  %tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_141, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1320" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:688  %add_ln703_84 = add i12 %top_9_V_load, %trunc_ln1192_s

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="1321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:689  %tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_84, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="1322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:690  %p_Result_82_9 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_141, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_9"/></StgValue>
</operation>

<operation id="1323" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:691  %icmp_ln785_9 = icmp ne i6 %p_Result_82_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_9"/></StgValue>
</operation>

<operation id="1324" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:692  %or_ln785_9 = or i1 %tmp_730, %icmp_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="1325" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:693  %xor_ln785_9 = xor i1 %tmp_729, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="1326" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:694  %and_ln785_63 = and i1 %or_ln785_9, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_63"/></StgValue>
</operation>

<operation id="1327" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:695  %xor_ln786_9 = xor i1 %tmp_730, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="1328" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:696  %icmp_ln786_9 = icmp ne i6 %p_Result_82_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_9"/></StgValue>
</operation>

<operation id="1329" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:697  %or_ln786_9 = or i1 %icmp_ln786_9, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="1330" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:698  %and_ln786_148 = and i1 %or_ln786_9, %tmp_729

]]></Node>
<StgValue><ssdm name="and_ln786_148"/></StgValue>
</operation>

<operation id="1331" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:699  %or_ln340_9 = or i1 %and_ln786_148, %and_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="1332" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:700  %xor_ln340_9 = xor i1 %and_ln786_148, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="1333" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:701  %or_ln340_257 = or i1 %and_ln785_63, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_257"/></StgValue>
</operation>

<operation id="1334" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:702  %select_ln340_9 = select i1 %or_ln340_9, i12 2047, i12 %add_ln703_84

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="1335" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:703  %select_ln388_9 = select i1 %and_ln786_148, i12 -2048, i12 %add_ln703_84

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="1336" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:704  %select_ln340_167 = select i1 %or_ln340_257, i12 %select_ln340_9, i12 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_167"/></StgValue>
</operation>

<operation id="1337" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:705  store i12 %select_ln340_167, i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:725  %sext_ln77_90 = sext i5 %p_028_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_90"/></StgValue>
</operation>

<operation id="1339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:726  %sext_ln77_91 = sext i5 %tmp1_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_91"/></StgValue>
</operation>

<operation id="1340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:727  %sext_ln77_92 = sext i5 %tmp2_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_92"/></StgValue>
</operation>

<operation id="1341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:728  %sext_ln77_93 = sext i5 %tmp3_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_93"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:729  %sext_ln77_94 = sext i5 %tmp4_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_94"/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:730  %sext_ln77_95 = sext i5 %tmp5_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_95"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:731  %sext_ln77_96 = sext i5 %tmp6_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_96"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:732  %sext_ln77_97 = sext i5 %tmp7_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_97"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:733  %sext_ln77_98 = sext i5 %tmp8_V_0_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_98"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:734  %p_029_s = call fastcc i8 @sum_engine(i6 %sext_ln77_90, i6 %sext_ln77_91, i6 %sext_ln77_92, i6 %sext_ln77_93, i6 %sext_ln77_94, i6 %sext_ln77_95, i6 %sext_ln77_96, i6 %sext_ln77_97, i6 %sext_ln77_98)

]]></Node>
<StgValue><ssdm name="p_029_s"/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:735  %sext_ln703_151 = sext i12 %top_10_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_151"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:736  %shl_ln728_47 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_s, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:737  %zext_ln728_10 = zext i16 %shl_ln728_47 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_10"/></StgValue>
</operation>

<operation id="1351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:738  %trunc_ln1192_49 = trunc i8 %p_029_s to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_49"/></StgValue>
</operation>

<operation id="1352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:739  %trunc_ln1192_1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_49, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>

<operation id="1353" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:740  %add_ln1192_142 = add nsw i18 %zext_ln728_10, %sext_ln703_151

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="1354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:741  %tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_142, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1355" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:742  %add_ln703_85 = add i12 %top_10_V_load, %trunc_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="1356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:743  %tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_85, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="1357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:744  %p_Result_82_s = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_142, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_s"/></StgValue>
</operation>

<operation id="1358" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:745  %icmp_ln785_10 = icmp ne i6 %p_Result_82_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_10"/></StgValue>
</operation>

<operation id="1359" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:746  %or_ln785_10 = or i1 %tmp_732, %icmp_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="1360" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:747  %xor_ln785_10 = xor i1 %tmp_731, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="1361" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:748  %and_ln785_64 = and i1 %or_ln785_10, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="and_ln785_64"/></StgValue>
</operation>

<operation id="1362" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:749  %xor_ln786_10 = xor i1 %tmp_732, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="1363" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:750  %icmp_ln786_10 = icmp ne i6 %p_Result_82_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_10"/></StgValue>
</operation>

<operation id="1364" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:751  %or_ln786_10 = or i1 %icmp_ln786_10, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="1365" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:752  %and_ln786_149 = and i1 %or_ln786_10, %tmp_731

]]></Node>
<StgValue><ssdm name="and_ln786_149"/></StgValue>
</operation>

<operation id="1366" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:753  %or_ln340_10 = or i1 %and_ln786_149, %and_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="1367" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:754  %xor_ln340_10 = xor i1 %and_ln786_149, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="1368" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:755  %or_ln340_258 = or i1 %and_ln785_64, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_258"/></StgValue>
</operation>

<operation id="1369" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:756  %select_ln340_10 = select i1 %or_ln340_10, i12 2047, i12 %add_ln703_85

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="1370" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:757  %select_ln388_10 = select i1 %and_ln786_149, i12 -2048, i12 %add_ln703_85

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="1371" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:758  %select_ln340_168 = select i1 %or_ln340_258, i12 %select_ln340_10, i12 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_168"/></StgValue>
</operation>

<operation id="1372" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:759  store i12 %select_ln340_168, i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:779  %sext_ln77_99 = sext i5 %p_028_10 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_99"/></StgValue>
</operation>

<operation id="1374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:780  %sext_ln77_100 = sext i5 %tmp1_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_100"/></StgValue>
</operation>

<operation id="1375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:781  %sext_ln77_101 = sext i5 %tmp2_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_101"/></StgValue>
</operation>

<operation id="1376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:782  %sext_ln77_102 = sext i5 %tmp3_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_102"/></StgValue>
</operation>

<operation id="1377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:783  %sext_ln77_103 = sext i5 %tmp4_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_103"/></StgValue>
</operation>

<operation id="1378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:784  %sext_ln77_104 = sext i5 %tmp5_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_104"/></StgValue>
</operation>

<operation id="1379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:785  %sext_ln77_105 = sext i5 %tmp6_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_105"/></StgValue>
</operation>

<operation id="1380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:786  %sext_ln77_106 = sext i5 %tmp7_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_106"/></StgValue>
</operation>

<operation id="1381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:787  %sext_ln77_107 = sext i5 %tmp8_V_0_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_107"/></StgValue>
</operation>

<operation id="1382" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:788  %p_029_10 = call fastcc i8 @sum_engine(i6 %sext_ln77_99, i6 %sext_ln77_100, i6 %sext_ln77_101, i6 %sext_ln77_102, i6 %sext_ln77_103, i6 %sext_ln77_104, i6 %sext_ln77_105, i6 %sext_ln77_106, i6 %sext_ln77_107)

]]></Node>
<StgValue><ssdm name="p_029_10"/></StgValue>
</operation>

<operation id="1383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:789  %sext_ln703_152 = sext i12 %top_11_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_152"/></StgValue>
</operation>

<operation id="1384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:790  %shl_ln728_48 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_10, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:791  %zext_ln728_11 = zext i16 %shl_ln728_48 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_11"/></StgValue>
</operation>

<operation id="1386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:792  %trunc_ln1192_50 = trunc i8 %p_029_10 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_50"/></StgValue>
</operation>

<operation id="1387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:793  %trunc_ln1192_10 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_50, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_10"/></StgValue>
</operation>

<operation id="1388" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:794  %add_ln1192_143 = add nsw i18 %zext_ln728_11, %sext_ln703_152

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="1389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:795  %tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_143, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="1390" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:796  %add_ln703_86 = add i12 %top_11_V_load, %trunc_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="1391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:797  %tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_86, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="1392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:798  %p_Result_82_10 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_143, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_10"/></StgValue>
</operation>

<operation id="1393" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:799  %icmp_ln785_11 = icmp ne i6 %p_Result_82_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_11"/></StgValue>
</operation>

<operation id="1394" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:800  %or_ln785_11 = or i1 %tmp_734, %icmp_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="1395" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:801  %xor_ln785_11 = xor i1 %tmp_733, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="1396" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:802  %and_ln785_65 = and i1 %or_ln785_11, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_65"/></StgValue>
</operation>

<operation id="1397" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:803  %xor_ln786_11 = xor i1 %tmp_734, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="1398" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:804  %icmp_ln786_11 = icmp ne i6 %p_Result_82_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_11"/></StgValue>
</operation>

<operation id="1399" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:805  %or_ln786_11 = or i1 %icmp_ln786_11, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="1400" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:806  %and_ln786_150 = and i1 %or_ln786_11, %tmp_733

]]></Node>
<StgValue><ssdm name="and_ln786_150"/></StgValue>
</operation>

<operation id="1401" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:807  %or_ln340_11 = or i1 %and_ln786_150, %and_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="1402" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:808  %xor_ln340_11 = xor i1 %and_ln786_150, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="1403" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:809  %or_ln340_259 = or i1 %and_ln785_65, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_259"/></StgValue>
</operation>

<operation id="1404" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:810  %select_ln340_11 = select i1 %or_ln340_11, i12 2047, i12 %add_ln703_86

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="1405" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:811  %select_ln388_11 = select i1 %and_ln786_150, i12 -2048, i12 %add_ln703_86

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="1406" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:812  %select_ln340_169 = select i1 %or_ln340_259, i12 %select_ln340_11, i12 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_169"/></StgValue>
</operation>

<operation id="1407" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:813  store i12 %select_ln340_169, i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
biconv_col:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
biconv_col:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
biconv_col:10  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4278) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="1411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
biconv_col:11  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4278)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
biconv_col:12  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str2276) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="1413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:833  %sext_ln77_108 = sext i5 %p_028_11 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_108"/></StgValue>
</operation>

<operation id="1414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:834  %sext_ln77_109 = sext i5 %tmp1_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_109"/></StgValue>
</operation>

<operation id="1415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:835  %sext_ln77_110 = sext i5 %tmp2_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_110"/></StgValue>
</operation>

<operation id="1416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:836  %sext_ln77_111 = sext i5 %tmp3_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_111"/></StgValue>
</operation>

<operation id="1417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:837  %sext_ln77_112 = sext i5 %tmp4_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_112"/></StgValue>
</operation>

<operation id="1418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:838  %sext_ln77_113 = sext i5 %tmp5_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_113"/></StgValue>
</operation>

<operation id="1419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:839  %sext_ln77_114 = sext i5 %tmp6_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_114"/></StgValue>
</operation>

<operation id="1420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:840  %sext_ln77_115 = sext i5 %tmp7_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_115"/></StgValue>
</operation>

<operation id="1421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:841  %sext_ln77_116 = sext i5 %tmp8_V_0_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_116"/></StgValue>
</operation>

<operation id="1422" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:842  %p_029_11 = call fastcc i8 @sum_engine(i6 %sext_ln77_108, i6 %sext_ln77_109, i6 %sext_ln77_110, i6 %sext_ln77_111, i6 %sext_ln77_112, i6 %sext_ln77_113, i6 %sext_ln77_114, i6 %sext_ln77_115, i6 %sext_ln77_116)

]]></Node>
<StgValue><ssdm name="p_029_11"/></StgValue>
</operation>

<operation id="1423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:843  %sext_ln703_153 = sext i12 %top_12_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_153"/></StgValue>
</operation>

<operation id="1424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:844  %shl_ln728_49 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_11, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:845  %zext_ln728_12 = zext i16 %shl_ln728_49 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_12"/></StgValue>
</operation>

<operation id="1426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:846  %trunc_ln1192_51 = trunc i8 %p_029_11 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_51"/></StgValue>
</operation>

<operation id="1427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:847  %trunc_ln1192_11 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_51, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_11"/></StgValue>
</operation>

<operation id="1428" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:848  %add_ln1192_144 = add nsw i18 %zext_ln728_12, %sext_ln703_153

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="1429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:849  %tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_144, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="1430" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:850  %add_ln703_87 = add i12 %top_12_V_load, %trunc_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="1431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:851  %tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_87, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1432" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:852  %p_Result_82_11 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_144, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_11"/></StgValue>
</operation>

<operation id="1433" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:853  %icmp_ln785_12 = icmp ne i6 %p_Result_82_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_12"/></StgValue>
</operation>

<operation id="1434" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:854  %or_ln785_12 = or i1 %tmp_736, %icmp_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="1435" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:855  %xor_ln785_12 = xor i1 %tmp_735, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="1436" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:856  %and_ln785_66 = and i1 %or_ln785_12, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="and_ln785_66"/></StgValue>
</operation>

<operation id="1437" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:857  %xor_ln786_12 = xor i1 %tmp_736, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="1438" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:858  %icmp_ln786_12 = icmp ne i6 %p_Result_82_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_12"/></StgValue>
</operation>

<operation id="1439" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:859  %or_ln786_12 = or i1 %icmp_ln786_12, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="1440" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:860  %and_ln786_151 = and i1 %or_ln786_12, %tmp_735

]]></Node>
<StgValue><ssdm name="and_ln786_151"/></StgValue>
</operation>

<operation id="1441" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:861  %or_ln340_12 = or i1 %and_ln786_151, %and_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="1442" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:862  %xor_ln340_12 = xor i1 %and_ln786_151, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="1443" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:863  %or_ln340_260 = or i1 %and_ln785_66, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_260"/></StgValue>
</operation>

<operation id="1444" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:864  %select_ln340_12 = select i1 %or_ln340_12, i12 2047, i12 %add_ln703_87

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="1445" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:865  %select_ln388_12 = select i1 %and_ln786_151, i12 -2048, i12 %add_ln703_87

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="1446" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:866  %select_ln340_170 = select i1 %or_ln340_260, i12 %select_ln340_12, i12 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_170"/></StgValue>
</operation>

<operation id="1447" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:867  store i12 %select_ln340_170, i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:887  %sext_ln77_117 = sext i5 %p_028_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_117"/></StgValue>
</operation>

<operation id="1449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:888  %sext_ln77_118 = sext i5 %tmp1_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_118"/></StgValue>
</operation>

<operation id="1450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:889  %sext_ln77_119 = sext i5 %tmp2_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_119"/></StgValue>
</operation>

<operation id="1451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:890  %sext_ln77_120 = sext i5 %tmp3_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_120"/></StgValue>
</operation>

<operation id="1452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:891  %sext_ln77_121 = sext i5 %tmp4_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_121"/></StgValue>
</operation>

<operation id="1453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:892  %sext_ln77_122 = sext i5 %tmp5_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_122"/></StgValue>
</operation>

<operation id="1454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:893  %sext_ln77_123 = sext i5 %tmp6_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_123"/></StgValue>
</operation>

<operation id="1455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:894  %sext_ln77_124 = sext i5 %tmp7_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_124"/></StgValue>
</operation>

<operation id="1456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:895  %sext_ln77_125 = sext i5 %tmp8_V_0_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_125"/></StgValue>
</operation>

<operation id="1457" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:896  %p_029_12 = call fastcc i8 @sum_engine(i6 %sext_ln77_117, i6 %sext_ln77_118, i6 %sext_ln77_119, i6 %sext_ln77_120, i6 %sext_ln77_121, i6 %sext_ln77_122, i6 %sext_ln77_123, i6 %sext_ln77_124, i6 %sext_ln77_125)

]]></Node>
<StgValue><ssdm name="p_029_12"/></StgValue>
</operation>

<operation id="1458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:897  %sext_ln703_154 = sext i12 %top_13_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_154"/></StgValue>
</operation>

<operation id="1459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:898  %shl_ln728_50 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_12, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:899  %zext_ln728_13 = zext i16 %shl_ln728_50 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_13"/></StgValue>
</operation>

<operation id="1461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:900  %trunc_ln1192_52 = trunc i8 %p_029_12 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_52"/></StgValue>
</operation>

<operation id="1462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:901  %trunc_ln1192_12 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_52, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_12"/></StgValue>
</operation>

<operation id="1463" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:902  %add_ln1192_145 = add nsw i18 %zext_ln728_13, %sext_ln703_154

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="1464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:903  %tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_145, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="1465" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:904  %add_ln703_88 = add i12 %top_13_V_load, %trunc_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="1466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:905  %tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_88, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="1467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:906  %p_Result_82_12 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_145, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_12"/></StgValue>
</operation>

<operation id="1468" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:907  %icmp_ln785_13 = icmp ne i6 %p_Result_82_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_13"/></StgValue>
</operation>

<operation id="1469" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:908  %or_ln785_13 = or i1 %tmp_738, %icmp_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="1470" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:909  %xor_ln785_13 = xor i1 %tmp_737, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="1471" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:910  %and_ln785_67 = and i1 %or_ln785_13, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="and_ln785_67"/></StgValue>
</operation>

<operation id="1472" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:911  %xor_ln786_13 = xor i1 %tmp_738, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="1473" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:912  %icmp_ln786_13 = icmp ne i6 %p_Result_82_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_13"/></StgValue>
</operation>

<operation id="1474" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:913  %or_ln786_13 = or i1 %icmp_ln786_13, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_13"/></StgValue>
</operation>

<operation id="1475" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:914  %and_ln786_152 = and i1 %or_ln786_13, %tmp_737

]]></Node>
<StgValue><ssdm name="and_ln786_152"/></StgValue>
</operation>

<operation id="1476" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:915  %or_ln340_13 = or i1 %and_ln786_152, %and_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="1477" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:916  %xor_ln340_13 = xor i1 %and_ln786_152, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="1478" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:917  %or_ln340_261 = or i1 %and_ln785_67, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_261"/></StgValue>
</operation>

<operation id="1479" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:918  %select_ln340_13 = select i1 %or_ln340_13, i12 2047, i12 %add_ln703_88

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="1480" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:919  %select_ln388_13 = select i1 %and_ln786_152, i12 -2048, i12 %add_ln703_88

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="1481" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:920  %select_ln340_171 = select i1 %or_ln340_261, i12 %select_ln340_13, i12 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_171"/></StgValue>
</operation>

<operation id="1482" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:921  store i12 %select_ln340_171, i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1483" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:941  %sext_ln77_126 = sext i5 %p_028_13 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_126"/></StgValue>
</operation>

<operation id="1484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:942  %sext_ln77_127 = sext i5 %tmp1_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_127"/></StgValue>
</operation>

<operation id="1485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:943  %sext_ln77_128 = sext i5 %tmp2_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_128"/></StgValue>
</operation>

<operation id="1486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:944  %sext_ln77_129 = sext i5 %tmp3_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_129"/></StgValue>
</operation>

<operation id="1487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:945  %sext_ln77_130 = sext i5 %tmp4_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_130"/></StgValue>
</operation>

<operation id="1488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:946  %sext_ln77_131 = sext i5 %tmp5_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_131"/></StgValue>
</operation>

<operation id="1489" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:947  %sext_ln77_132 = sext i5 %tmp6_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_132"/></StgValue>
</operation>

<operation id="1490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:948  %sext_ln77_133 = sext i5 %tmp7_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_133"/></StgValue>
</operation>

<operation id="1491" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:949  %sext_ln77_134 = sext i5 %tmp8_V_0_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_134"/></StgValue>
</operation>

<operation id="1492" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:950  %p_029_13 = call fastcc i8 @sum_engine(i6 %sext_ln77_126, i6 %sext_ln77_127, i6 %sext_ln77_128, i6 %sext_ln77_129, i6 %sext_ln77_130, i6 %sext_ln77_131, i6 %sext_ln77_132, i6 %sext_ln77_133, i6 %sext_ln77_134)

]]></Node>
<StgValue><ssdm name="p_029_13"/></StgValue>
</operation>

<operation id="1493" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:951  %sext_ln703_155 = sext i12 %top_14_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_155"/></StgValue>
</operation>

<operation id="1494" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:952  %shl_ln728_51 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_13, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:953  %zext_ln728_14 = zext i16 %shl_ln728_51 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_14"/></StgValue>
</operation>

<operation id="1496" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:954  %trunc_ln1192_53 = trunc i8 %p_029_13 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_53"/></StgValue>
</operation>

<operation id="1497" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:955  %trunc_ln1192_13 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_53, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_13"/></StgValue>
</operation>

<operation id="1498" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:956  %add_ln1192_146 = add nsw i18 %zext_ln728_14, %sext_ln703_155

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="1499" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:957  %tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_146, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="1500" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:958  %add_ln703_89 = add i12 %top_14_V_load, %trunc_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="1501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:959  %tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_89, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="1502" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:960  %p_Result_82_13 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_146, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_13"/></StgValue>
</operation>

<operation id="1503" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:961  %icmp_ln785_14 = icmp ne i6 %p_Result_82_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_14"/></StgValue>
</operation>

<operation id="1504" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:962  %or_ln785_14 = or i1 %tmp_740, %icmp_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="1505" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:963  %xor_ln785_14 = xor i1 %tmp_739, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="1506" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:964  %and_ln785_68 = and i1 %or_ln785_14, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="and_ln785_68"/></StgValue>
</operation>

<operation id="1507" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:965  %xor_ln786_14 = xor i1 %tmp_740, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="1508" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:966  %icmp_ln786_14 = icmp ne i6 %p_Result_82_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_14"/></StgValue>
</operation>

<operation id="1509" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:967  %or_ln786_14 = or i1 %icmp_ln786_14, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_14"/></StgValue>
</operation>

<operation id="1510" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:968  %and_ln786_153 = and i1 %or_ln786_14, %tmp_739

]]></Node>
<StgValue><ssdm name="and_ln786_153"/></StgValue>
</operation>

<operation id="1511" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:969  %or_ln340_14 = or i1 %and_ln786_153, %and_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="1512" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:970  %xor_ln340_14 = xor i1 %and_ln786_153, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="1513" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:971  %or_ln340_262 = or i1 %and_ln785_68, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_262"/></StgValue>
</operation>

<operation id="1514" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:972  %select_ln340_14 = select i1 %or_ln340_14, i12 2047, i12 %add_ln703_89

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="1515" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:973  %select_ln388_14 = select i1 %and_ln786_153, i12 -2048, i12 %add_ln703_89

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="1516" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:974  %select_ln340_172 = select i1 %or_ln340_262, i12 %select_ln340_14, i12 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_172"/></StgValue>
</operation>

<operation id="1517" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:975  store i12 %select_ln340_172, i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:995  %sext_ln77_135 = sext i5 %p_028_14 to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_135"/></StgValue>
</operation>

<operation id="1519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:996  %sext_ln77_136 = sext i5 %tmp1_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_136"/></StgValue>
</operation>

<operation id="1520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:997  %sext_ln77_137 = sext i5 %tmp2_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_137"/></StgValue>
</operation>

<operation id="1521" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:998  %sext_ln77_138 = sext i5 %tmp3_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_138"/></StgValue>
</operation>

<operation id="1522" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:999  %sext_ln77_139 = sext i5 %tmp4_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_139"/></StgValue>
</operation>

<operation id="1523" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:1000  %sext_ln77_140 = sext i5 %tmp5_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_140"/></StgValue>
</operation>

<operation id="1524" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:1001  %sext_ln77_141 = sext i5 %tmp6_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_141"/></StgValue>
</operation>

<operation id="1525" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:1002  %sext_ln77_142 = sext i5 %tmp7_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_142"/></StgValue>
</operation>

<operation id="1526" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="6" op_0_bw="5">
<![CDATA[
biconv_col:1003  %sext_ln77_143 = sext i5 %tmp8_V_0_s to i6

]]></Node>
<StgValue><ssdm name="sext_ln77_143"/></StgValue>
</operation>

<operation id="1527" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:1004  %p_029_14 = call fastcc i8 @sum_engine(i6 %sext_ln77_135, i6 %sext_ln77_136, i6 %sext_ln77_137, i6 %sext_ln77_138, i6 %sext_ln77_139, i6 %sext_ln77_140, i6 %sext_ln77_141, i6 %sext_ln77_142, i6 %sext_ln77_143)

]]></Node>
<StgValue><ssdm name="p_029_14"/></StgValue>
</operation>

<operation id="1528" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="18" op_0_bw="12">
<![CDATA[
biconv_col:1005  %sext_ln703_156 = sext i12 %top_15_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_156"/></StgValue>
</operation>

<operation id="1529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:1006  %shl_ln728_52 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_029_14, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="18" op_0_bw="16">
<![CDATA[
biconv_col:1007  %zext_ln728_15 = zext i16 %shl_ln728_52 to i18

]]></Node>
<StgValue><ssdm name="zext_ln728_15"/></StgValue>
</operation>

<operation id="1531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="4" op_0_bw="8">
<![CDATA[
biconv_col:1008  %trunc_ln1192_54 = trunc i8 %p_029_14 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1192_54"/></StgValue>
</operation>

<operation id="1532" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
biconv_col:1009  %trunc_ln1192_14 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln1192_54, i8 0)

]]></Node>
<StgValue><ssdm name="trunc_ln1192_14"/></StgValue>
</operation>

<operation id="1533" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
biconv_col:1010  %add_ln1192_147 = add nsw i18 %zext_ln728_15, %sext_ln703_156

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="1534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
biconv_col:1011  %tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln1192_147, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="1535" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:1012  %add_ln703_90 = add i12 %top_15_V_load, %trunc_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln703_90"/></StgValue>
</operation>

<operation id="1536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:1013  %tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_90, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="1537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="6" op_0_bw="6" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:1014  %p_Result_82_14 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %add_ln1192_147, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_82_14"/></StgValue>
</operation>

<operation id="1538" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:1015  %icmp_ln785_15 = icmp ne i6 %p_Result_82_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_15"/></StgValue>
</operation>

<operation id="1539" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1016  %or_ln785_15 = or i1 %tmp_742, %icmp_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="1540" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1017  %xor_ln785_15 = xor i1 %tmp_741, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="1541" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1018  %and_ln785_69 = and i1 %or_ln785_15, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_69"/></StgValue>
</operation>

<operation id="1542" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1019  %xor_ln786_15 = xor i1 %tmp_742, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="1543" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
biconv_col:1020  %icmp_ln786_15 = icmp ne i6 %p_Result_82_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_15"/></StgValue>
</operation>

<operation id="1544" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1021  %or_ln786_15 = or i1 %icmp_ln786_15, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_15"/></StgValue>
</operation>

<operation id="1545" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1022  %and_ln786_154 = and i1 %or_ln786_15, %tmp_741

]]></Node>
<StgValue><ssdm name="and_ln786_154"/></StgValue>
</operation>

<operation id="1546" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1023  %or_ln340_15 = or i1 %and_ln786_154, %and_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="1547" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1024  %xor_ln340_15 = xor i1 %and_ln786_154, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="1548" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:1025  %or_ln340_263 = or i1 %and_ln785_69, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_263"/></StgValue>
</operation>

<operation id="1549" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:1026  %select_ln340_15 = select i1 %or_ln340_15, i12 2047, i12 %add_ln703_90

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="1550" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:1027  %select_ln388_15 = select i1 %and_ln786_154, i12 -2048, i12 %add_ln703_90

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="1551" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:1028  %select_ln340_173 = select i1 %or_ln340_263, i12 %select_ln340_15, i12 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_173"/></StgValue>
</operation>

<operation id="1552" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="12" op_1_bw="10" op_2_bw="12">
<![CDATA[
biconv_col:1029  store i12 %select_ln340_173, i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="1553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
biconv_col:1030  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4278, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
biconv_col:1031  br label %1

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
