
DMA_with_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002eb8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003058  08003058  00004058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003154  08003154  0000507c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003154  08003154  00004154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800315c  0800315c  0000507c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800315c  0800315c  0000415c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003160  08003160  00004160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08003164  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  2000007c  080031e0  0000507c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000204  080031e0  00005204  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000507c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000400b  00000000  00000000  000050ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e6c  00000000  00000000  000090b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000310  00000000  00000000  00009f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000225  00000000  00000000  0000a238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000100be  00000000  00000000  0000a45d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004177  00000000  00000000  0001a51b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005668b  00000000  00000000  0001e692  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00074d1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012a8  00000000  00000000  00074d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00076008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003040 	.word	0x08003040

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08003040 	.word	0x08003040

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <SystemInit+0x20>)
 8000a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <SystemInit+0x20>)
 8000a68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b087      	sub	sp, #28
 8000a84:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	617b      	str	r3, [r7, #20]
 8000a8e:	2302      	movs	r3, #2
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	2302      	movs	r3, #2
 8000a98:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000a9a:	4b34      	ldr	r3, [pc, #208]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	f003 030c 	and.w	r3, r3, #12
 8000aa2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	2b08      	cmp	r3, #8
 8000aa8:	d011      	beq.n	8000ace <SystemCoreClockUpdate+0x4e>
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	2b08      	cmp	r3, #8
 8000aae:	d844      	bhi.n	8000b3a <SystemCoreClockUpdate+0xba>
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <SystemCoreClockUpdate+0x3e>
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	2b04      	cmp	r3, #4
 8000aba:	d004      	beq.n	8000ac6 <SystemCoreClockUpdate+0x46>
 8000abc:	e03d      	b.n	8000b3a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000abe:	4b2c      	ldr	r3, [pc, #176]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000ac0:	4a2c      	ldr	r2, [pc, #176]	@ (8000b74 <SystemCoreClockUpdate+0xf4>)
 8000ac2:	601a      	str	r2, [r3, #0]
      break;
 8000ac4:	e03d      	b.n	8000b42 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8000b78 <SystemCoreClockUpdate+0xf8>)
 8000aca:	601a      	str	r2, [r3, #0]
      break;
 8000acc:	e039      	b.n	8000b42 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000ace:	4b27      	ldr	r3, [pc, #156]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	0d9b      	lsrs	r3, r3, #22
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ada:	4b24      	ldr	r3, [pc, #144]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ae2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d00c      	beq.n	8000b04 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000aea:	4a23      	ldr	r2, [pc, #140]	@ (8000b78 <SystemCoreClockUpdate+0xf8>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000af4:	6852      	ldr	r2, [r2, #4]
 8000af6:	0992      	lsrs	r2, r2, #6
 8000af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000afc:	fb02 f303 	mul.w	r3, r2, r3
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	e00b      	b.n	8000b1c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b04:	4a1b      	ldr	r2, [pc, #108]	@ (8000b74 <SystemCoreClockUpdate+0xf4>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0c:	4a17      	ldr	r2, [pc, #92]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000b0e:	6852      	ldr	r2, [r2, #4]
 8000b10:	0992      	lsrs	r2, r2, #6
 8000b12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b16:	fb02 f303 	mul.w	r3, r2, r3
 8000b1a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b1c:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	0c1b      	lsrs	r3, r3, #16
 8000b22:	f003 0303 	and.w	r3, r3, #3
 8000b26:	3301      	adds	r3, #1
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000b2c:	697a      	ldr	r2, [r7, #20]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b34:	4a0e      	ldr	r2, [pc, #56]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b36:	6013      	str	r3, [r2, #0]
      break;
 8000b38:	e003      	b.n	8000b42 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b74 <SystemCoreClockUpdate+0xf4>)
 8000b3e:	601a      	str	r2, [r3, #0]
      break;
 8000b40:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000b42:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	091b      	lsrs	r3, r3, #4
 8000b48:	f003 030f 	and.w	r3, r3, #15
 8000b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b7c <SystemCoreClockUpdate+0xfc>)
 8000b4e:	5cd3      	ldrb	r3, [r2, r3]
 8000b50:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000b52:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	fa22 f303 	lsr.w	r3, r2, r3
 8000b5c:	4a04      	ldr	r2, [pc, #16]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b5e:	6013      	str	r3, [r2, #0]
}
 8000b60:	bf00      	nop
 8000b62:	371c      	adds	r7, #28
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	20000000 	.word	0x20000000
 8000b74:	00f42400 	.word	0x00f42400
 8000b78:	007a1200 	.word	0x007a1200
 8000b7c:	08003110 	.word	0x08003110

08000b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	6039      	str	r1, [r7, #0]
 8000b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	db0a      	blt.n	8000baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	490c      	ldr	r1, [pc, #48]	@ (8000bcc <__NVIC_SetPriority+0x4c>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	0112      	lsls	r2, r2, #4
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	440b      	add	r3, r1
 8000ba4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ba8:	e00a      	b.n	8000bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4908      	ldr	r1, [pc, #32]	@ (8000bd0 <__NVIC_SetPriority+0x50>)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	f003 030f 	and.w	r3, r3, #15
 8000bb6:	3b04      	subs	r3, #4
 8000bb8:	0112      	lsls	r2, r2, #4
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	440b      	add	r3, r1
 8000bbe:	761a      	strb	r2, [r3, #24]
}
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000e100 	.word	0xe000e100
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <Delay_Init>:
	return uwTick;
}

// Inicializamos Systick e interrupción
void Delay_Init(uint32_t ticks)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	SysTick -> CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//Dehabilitamos systick
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <Delay_Init+0x54>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a11      	ldr	r2, [pc, #68]	@ (8000c28 <Delay_Init+0x54>)
 8000be2:	f023 0301 	bic.w	r3, r3, #1
 8000be6:	6013      	str	r3, [r2, #0]
	SysTick -> LOAD = ticks - 1;				 	//Cargamos valor LOAD
 8000be8:	4a0f      	ldr	r2, [pc, #60]	@ (8000c28 <Delay_Init+0x54>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	3b01      	subs	r3, #1
 8000bee:	6053      	str	r3, [r2, #4]
	SysTick -> CTRL |= 1U<<2; 						//Escogemos fuente de reloj
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c28 <Delay_Init+0x54>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c28 <Delay_Init+0x54>)
 8000bf6:	f043 0304 	orr.w	r3, r3, #4
 8000bfa:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(SysTick_IRQn, 7);				//Asignamos prioridad de 7
 8000bfc:	2107      	movs	r1, #7
 8000bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8000c02:	f7ff ffbd 	bl	8000b80 <__NVIC_SetPriority>
	SysTick -> CTRL |= 1<<1;						//Activamos interrupción por conteo
 8000c06:	4b08      	ldr	r3, [pc, #32]	@ (8000c28 <Delay_Init+0x54>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a07      	ldr	r2, [pc, #28]	@ (8000c28 <Delay_Init+0x54>)
 8000c0c:	f043 0302 	orr.w	r3, r3, #2
 8000c10:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= SysTick_CTRL_ENABLE_Msk;		//Habilitamos conteo
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <Delay_Init+0x54>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a04      	ldr	r2, [pc, #16]	@ (8000c28 <Delay_Init+0x54>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6013      	str	r3, [r2, #0]
	return;
 8000c1e:	bf00      	nop
}
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	e000e010 	.word	0xe000e010

08000c2c <__NVIC_EnableIRQ>:
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	db0b      	blt.n	8000c56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	f003 021f 	and.w	r2, r3, #31
 8000c44:	4907      	ldr	r1, [pc, #28]	@ (8000c64 <__NVIC_EnableIRQ+0x38>)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	095b      	lsrs	r3, r3, #5
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000e100 	.word	0xe000e100

08000c68 <__NVIC_ClearPendingIRQ>:
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db0c      	blt.n	8000c94 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	f003 021f 	and.w	r2, r3, #31
 8000c80:	4907      	ldr	r1, [pc, #28]	@ (8000ca0 <__NVIC_ClearPendingIRQ+0x38>)
 8000c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c86:	095b      	lsrs	r3, r3, #5
 8000c88:	2001      	movs	r0, #1
 8000c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c8e:	3360      	adds	r3, #96	@ 0x60
 8000c90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000e100 	.word	0xe000e100

08000ca4 <__NVIC_SetPriority>:
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	6039      	str	r1, [r7, #0]
 8000cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	db0a      	blt.n	8000cce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	490c      	ldr	r1, [pc, #48]	@ (8000cf0 <__NVIC_SetPriority+0x4c>)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	0112      	lsls	r2, r2, #4
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	440b      	add	r3, r1
 8000cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000ccc:	e00a      	b.n	8000ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4908      	ldr	r1, [pc, #32]	@ (8000cf4 <__NVIC_SetPriority+0x50>)
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	3b04      	subs	r3, #4
 8000cdc:	0112      	lsls	r2, r2, #4
 8000cde:	b2d2      	uxtb	r2, r2
 8000ce0:	440b      	add	r3, r1
 8000ce2:	761a      	strb	r2, [r3, #24]
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000e100 	.word	0xe000e100
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <GPIO_Input_Config>:
 * In main(): GPIO_Input_Config(GPIOB, 13, PULL_NONE , &exti13);
 *
 */

void GPIO_Input_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, Input_Trigger_t Pull, EXTI_Config_t *exti_t)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	460b      	mov	r3, r1
 8000d04:	72fb      	strb	r3, [r7, #11]
 8000d06:	4613      	mov	r3, r2
 8000d08:	72bb      	strb	r3, [r7, #10]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	4a46      	ldr	r2, [pc, #280]	@ (8000e28 <GPIO_Input_Config+0x130>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d106      	bne.n	8000d20 <GPIO_Input_Config+0x28>
 8000d12:	4b46      	ldr	r3, [pc, #280]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	4a45      	ldr	r2, [pc, #276]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d1e:	e035      	b.n	8000d8c <GPIO_Input_Config+0x94>
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	4a43      	ldr	r2, [pc, #268]	@ (8000e30 <GPIO_Input_Config+0x138>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d106      	bne.n	8000d36 <GPIO_Input_Config+0x3e>
 8000d28:	4b40      	ldr	r3, [pc, #256]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2c:	4a3f      	ldr	r2, [pc, #252]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d2e:	f043 0302 	orr.w	r3, r3, #2
 8000d32:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d34:	e02a      	b.n	8000d8c <GPIO_Input_Config+0x94>
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	4a3e      	ldr	r2, [pc, #248]	@ (8000e34 <GPIO_Input_Config+0x13c>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d106      	bne.n	8000d4c <GPIO_Input_Config+0x54>
 8000d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d42:	4a3a      	ldr	r2, [pc, #232]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d44:	f043 0304 	orr.w	r3, r3, #4
 8000d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4a:	e01f      	b.n	8000d8c <GPIO_Input_Config+0x94>
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4a3a      	ldr	r2, [pc, #232]	@ (8000e38 <GPIO_Input_Config+0x140>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d106      	bne.n	8000d62 <GPIO_Input_Config+0x6a>
 8000d54:	4b35      	ldr	r3, [pc, #212]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d58:	4a34      	ldr	r2, [pc, #208]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d5a:	f043 0308 	orr.w	r3, r3, #8
 8000d5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d60:	e014      	b.n	8000d8c <GPIO_Input_Config+0x94>
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4a35      	ldr	r2, [pc, #212]	@ (8000e3c <GPIO_Input_Config+0x144>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d106      	bne.n	8000d78 <GPIO_Input_Config+0x80>
 8000d6a:	4b30      	ldr	r3, [pc, #192]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	4a2f      	ldr	r2, [pc, #188]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d70:	f043 0310 	orr.w	r3, r3, #16
 8000d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d76:	e009      	b.n	8000d8c <GPIO_Input_Config+0x94>
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4a31      	ldr	r2, [pc, #196]	@ (8000e40 <GPIO_Input_Config+0x148>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d105      	bne.n	8000d8c <GPIO_Input_Config+0x94>
 8000d80:	4b2a      	ldr	r3, [pc, #168]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d84:	4a29      	ldr	r2, [pc, #164]	@ (8000e2c <GPIO_Input_Config+0x134>)
 8000d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d8a:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	7afb      	ldrb	r3, [r7, #11]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	2103      	movs	r1, #3
 8000d96:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_INPUT<<(2*Pin));
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	601a      	str	r2, [r3, #0]

	//PuLL
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	68da      	ldr	r2, [r3, #12]
 8000dae:	7afb      	ldrb	r3, [r7, #11]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	2103      	movs	r1, #3
 8000db4:	fa01 f303 	lsl.w	r3, r1, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	401a      	ands	r2, r3
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	60da      	str	r2, [r3, #12]

	switch(Pull)
 8000dc0:	7abb      	ldrb	r3, [r7, #10]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d012      	beq.n	8000dec <GPIO_Input_Config+0xf4>
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	dc1c      	bgt.n	8000e04 <GPIO_Input_Config+0x10c>
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d01c      	beq.n	8000e08 <GPIO_Input_Config+0x110>
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d000      	beq.n	8000dd4 <GPIO_Input_Config+0xdc>
			GPIOx->PUPDR &= ~(PUPDR_PU<<(2*Pin));
			break;
		case PULL_PD:
			GPIOx->PUPDR &= ~(PUPDR_PD<<(2*Pin));
			break;
		default: break;
 8000dd2:	e017      	b.n	8000e04 <GPIO_Input_Config+0x10c>
			GPIOx->PUPDR &= ~(PUPDR_PU<<(2*Pin));
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	68da      	ldr	r2, [r3, #12]
 8000dd8:	7afb      	ldrb	r3, [r7, #11]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	2101      	movs	r1, #1
 8000dde:	fa01 f303 	lsl.w	r3, r1, r3
 8000de2:	43db      	mvns	r3, r3
 8000de4:	401a      	ands	r2, r3
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	60da      	str	r2, [r3, #12]
			break;
 8000dea:	e00e      	b.n	8000e0a <GPIO_Input_Config+0x112>
			GPIOx->PUPDR &= ~(PUPDR_PD<<(2*Pin));
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	7afb      	ldrb	r3, [r7, #11]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	2102      	movs	r1, #2
 8000df6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	60da      	str	r2, [r3, #12]
			break;
 8000e02:	e002      	b.n	8000e0a <GPIO_Input_Config+0x112>
		default: break;
 8000e04:	bf00      	nop
 8000e06:	e000      	b.n	8000e0a <GPIO_Input_Config+0x112>
			break;
 8000e08:	bf00      	nop
	}

	//EXTI configuration

	if (exti_t->en)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d006      	beq.n	8000e20 <GPIO_Input_Config+0x128>
	{
		//Exti_Config
		exti_t->exti_pin = Pin;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	7afa      	ldrb	r2, [r7, #11]
 8000e16:	705a      	strb	r2, [r3, #1]
		EXTI_Config(GPIOx , exti_t);
 8000e18:	6879      	ldr	r1, [r7, #4]
 8000e1a:	68f8      	ldr	r0, [r7, #12]
 8000e1c:	f000 f8c6 	bl	8000fac <EXTI_Config>
	else
	{
		//Nothing
	}

}
 8000e20:	bf00      	nop
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40020000 	.word	0x40020000
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	40020400 	.word	0x40020400
 8000e34:	40020800 	.word	0x40020800
 8000e38:	40020c00 	.word	0x40020c00
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	40021c00 	.word	0x40021c00

08000e44 <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	4611      	mov	r1, r2
 8000e50:	461a      	mov	r2, r3
 8000e52:	4603      	mov	r3, r0
 8000e54:	70fb      	strb	r3, [r7, #3]
 8000e56:	460b      	mov	r3, r1
 8000e58:	70bb      	strb	r3, [r7, #2]
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a4b      	ldr	r2, [pc, #300]	@ (8000f90 <GPIO_Output_Config+0x14c>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d106      	bne.n	8000e74 <GPIO_Output_Config+0x30>
 8000e66:	4b4b      	ldr	r3, [pc, #300]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	e035      	b.n	8000ee0 <GPIO_Output_Config+0x9c>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4a48      	ldr	r2, [pc, #288]	@ (8000f98 <GPIO_Output_Config+0x154>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d106      	bne.n	8000e8a <GPIO_Output_Config+0x46>
 8000e7c:	4b45      	ldr	r3, [pc, #276]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e80:	4a44      	ldr	r2, [pc, #272]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000e82:	f043 0302 	orr.w	r3, r3, #2
 8000e86:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e88:	e02a      	b.n	8000ee0 <GPIO_Output_Config+0x9c>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a43      	ldr	r2, [pc, #268]	@ (8000f9c <GPIO_Output_Config+0x158>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d106      	bne.n	8000ea0 <GPIO_Output_Config+0x5c>
 8000e92:	4b40      	ldr	r3, [pc, #256]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a3f      	ldr	r2, [pc, #252]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000e98:	f043 0304 	orr.w	r3, r3, #4
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	e01f      	b.n	8000ee0 <GPIO_Output_Config+0x9c>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a3f      	ldr	r2, [pc, #252]	@ (8000fa0 <GPIO_Output_Config+0x15c>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d106      	bne.n	8000eb6 <GPIO_Output_Config+0x72>
 8000ea8:	4b3a      	ldr	r3, [pc, #232]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eac:	4a39      	ldr	r2, [pc, #228]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000eae:	f043 0308 	orr.w	r3, r3, #8
 8000eb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb4:	e014      	b.n	8000ee0 <GPIO_Output_Config+0x9c>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a3a      	ldr	r2, [pc, #232]	@ (8000fa4 <GPIO_Output_Config+0x160>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d106      	bne.n	8000ecc <GPIO_Output_Config+0x88>
 8000ebe:	4b35      	ldr	r3, [pc, #212]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec2:	4a34      	ldr	r2, [pc, #208]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000ec4:	f043 0310 	orr.w	r3, r3, #16
 8000ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eca:	e009      	b.n	8000ee0 <GPIO_Output_Config+0x9c>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	4a36      	ldr	r2, [pc, #216]	@ (8000fa8 <GPIO_Output_Config+0x164>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d105      	bne.n	8000ee0 <GPIO_Output_Config+0x9c>
 8000ed4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed8:	4a2e      	ldr	r2, [pc, #184]	@ (8000f94 <GPIO_Output_Config+0x150>)
 8000eda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ede:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	78fb      	ldrb	r3, [r7, #3]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	2103      	movs	r1, #3
 8000eea:	fa01 f303 	lsl.w	r3, r1, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	401a      	ands	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	78fb      	ldrb	r3, [r7, #3]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2101      	movs	r1, #1
 8000f00:	fa01 f303 	lsl.w	r3, r1, r3
 8000f04:	431a      	orrs	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	68da      	ldr	r2, [r3, #12]
 8000f0e:	78fb      	ldrb	r3, [r7, #3]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	2103      	movs	r1, #3
 8000f14:	fa01 f303 	lsl.w	r3, r1, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	78b9      	ldrb	r1, [r7, #2]
 8000f26:	78fa      	ldrb	r2, [r7, #3]
 8000f28:	0052      	lsls	r2, r2, #1
 8000f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	78fb      	ldrb	r3, [r7, #3]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	2103      	movs	r1, #3
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	401a      	ands	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	7879      	ldrb	r1, [r7, #1]
 8000f50:	78fa      	ldrb	r2, [r7, #3]
 8000f52:	0052      	lsls	r2, r2, #1
 8000f54:	fa01 f202 	lsl.w	r2, r1, r2
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	78fb      	ldrb	r3, [r7, #3]
 8000f64:	2103      	movs	r1, #3
 8000f66:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	7c39      	ldrb	r1, [r7, #16]
 8000f78:	78fa      	ldrb	r2, [r7, #3]
 8000f7a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	605a      	str	r2, [r3, #4]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	40020000 	.word	0x40020000
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020400 	.word	0x40020400
 8000f9c:	40020800 	.word	0x40020800
 8000fa0:	40020c00 	.word	0x40020c00
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40021c00 	.word	0x40021c00

08000fac <EXTI_Config>:
 *
 *	EXTI_Config is in GPIO_Input_Config();
 */

void EXTI_Config(GPIO_TypeDef *GPIOx ,EXTI_Config_t *exti_t)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
	uint8_t exti_index_r = (uint8_t)(exti_t->exti_pin/4.0);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	785b      	ldrb	r3, [r3, #1]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fab2 	bl	8000524 <__aeabi_i2d>
 8000fc0:	f04f 0200 	mov.w	r2, #0
 8000fc4:	4b9d      	ldr	r3, [pc, #628]	@ (800123c <EXTI_Config+0x290>)
 8000fc6:	f7ff fc41 	bl	800084c <__aeabi_ddiv>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	460b      	mov	r3, r1
 8000fce:	4610      	mov	r0, r2
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f7ff fd23 	bl	8000a1c <__aeabi_d2uiz>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	73fb      	strb	r3, [r7, #15]
	uint8_t exti_index_p = (uint8_t)((exti_t->exti_pin%4)*4);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	f003 0303 	and.w	r3, r3, #3
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	73bb      	strb	r3, [r7, #14]

	//Enable SYSCFG
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000fe8:	4b95      	ldr	r3, [pc, #596]	@ (8001240 <EXTI_Config+0x294>)
 8000fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fec:	4a94      	ldr	r2, [pc, #592]	@ (8001240 <EXTI_Config+0x294>)
 8000fee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff2:	6453      	str	r3, [r2, #68]	@ 0x44
	 * EXTICR[3] 12 13 	14 	15
	 *
	 */

	//Enable EXTI
	EXTI->IMR |= (1<<exti_t->exti_pin);
 8000ff4:	4b93      	ldr	r3, [pc, #588]	@ (8001244 <EXTI_Config+0x298>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	7852      	ldrb	r2, [r2, #1]
 8000ffc:	4611      	mov	r1, r2
 8000ffe:	2201      	movs	r2, #1
 8001000:	408a      	lsls	r2, r1
 8001002:	4611      	mov	r1, r2
 8001004:	4a8f      	ldr	r2, [pc, #572]	@ (8001244 <EXTI_Config+0x298>)
 8001006:	430b      	orrs	r3, r1
 8001008:	6013      	str	r3, [r2, #0]
	SYSCFG -> EXTICR[exti_index_r] &= ~(EXTI_PMASK<<(2*exti_t->exti_pin));
 800100a:	4a8f      	ldr	r2, [pc, #572]	@ (8001248 <EXTI_Config+0x29c>)
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	3302      	adds	r3, #2
 8001010:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	785b      	ldrb	r3, [r3, #1]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	210f      	movs	r1, #15
 800101c:	fa01 f303 	lsl.w	r3, r1, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	4618      	mov	r0, r3
 8001024:	4988      	ldr	r1, [pc, #544]	@ (8001248 <EXTI_Config+0x29c>)
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	4002      	ands	r2, r0
 800102a:	3302      	adds	r3, #2
 800102c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Conect Pin to Exti Pin

	if (GPIOx == GPIOA)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a86      	ldr	r2, [pc, #536]	@ (800124c <EXTI_Config+0x2a0>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d10a      	bne.n	800104e <EXTI_Config+0xa2>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PA<<exti_index_p);
 8001038:	4883      	ldr	r0, [pc, #524]	@ (8001248 <EXTI_Config+0x29c>)
 800103a:	7bfa      	ldrb	r2, [r7, #15]
 800103c:	4982      	ldr	r1, [pc, #520]	@ (8001248 <EXTI_Config+0x29c>)
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	3202      	adds	r2, #2
 8001042:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8001046:	3302      	adds	r3, #2
 8001048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800104c:	e067      	b.n	800111e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOB)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a7f      	ldr	r2, [pc, #508]	@ (8001250 <EXTI_Config+0x2a4>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d110      	bne.n	8001078 <EXTI_Config+0xcc>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PB<<exti_index_p);
 8001056:	4a7c      	ldr	r2, [pc, #496]	@ (8001248 <EXTI_Config+0x29c>)
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	3302      	adds	r3, #2
 800105c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001060:	7bbb      	ldrb	r3, [r7, #14]
 8001062:	2101      	movs	r1, #1
 8001064:	fa01 f303 	lsl.w	r3, r1, r3
 8001068:	4618      	mov	r0, r3
 800106a:	4977      	ldr	r1, [pc, #476]	@ (8001248 <EXTI_Config+0x29c>)
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	4302      	orrs	r2, r0
 8001070:	3302      	adds	r3, #2
 8001072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001076:	e052      	b.n	800111e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOC)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4a76      	ldr	r2, [pc, #472]	@ (8001254 <EXTI_Config+0x2a8>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d110      	bne.n	80010a2 <EXTI_Config+0xf6>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PC<<exti_index_p);
 8001080:	4a71      	ldr	r2, [pc, #452]	@ (8001248 <EXTI_Config+0x29c>)
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	3302      	adds	r3, #2
 8001086:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800108a:	7bbb      	ldrb	r3, [r7, #14]
 800108c:	2102      	movs	r1, #2
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	4618      	mov	r0, r3
 8001094:	496c      	ldr	r1, [pc, #432]	@ (8001248 <EXTI_Config+0x29c>)
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	4302      	orrs	r2, r0
 800109a:	3302      	adds	r3, #2
 800109c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010a0:	e03d      	b.n	800111e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOD)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a6c      	ldr	r2, [pc, #432]	@ (8001258 <EXTI_Config+0x2ac>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d110      	bne.n	80010cc <EXTI_Config+0x120>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PD<<exti_index_p);
 80010aa:	4a67      	ldr	r2, [pc, #412]	@ (8001248 <EXTI_Config+0x29c>)
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
 80010ae:	3302      	adds	r3, #2
 80010b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010b4:	7bbb      	ldrb	r3, [r7, #14]
 80010b6:	2103      	movs	r1, #3
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	4962      	ldr	r1, [pc, #392]	@ (8001248 <EXTI_Config+0x29c>)
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4302      	orrs	r2, r0
 80010c4:	3302      	adds	r3, #2
 80010c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010ca:	e028      	b.n	800111e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a63      	ldr	r2, [pc, #396]	@ (800125c <EXTI_Config+0x2b0>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d110      	bne.n	80010f6 <EXTI_Config+0x14a>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PE<<exti_index_p);
 80010d4:	4a5c      	ldr	r2, [pc, #368]	@ (8001248 <EXTI_Config+0x29c>)
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	3302      	adds	r3, #2
 80010da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010de:	7bbb      	ldrb	r3, [r7, #14]
 80010e0:	2104      	movs	r1, #4
 80010e2:	fa01 f303 	lsl.w	r3, r1, r3
 80010e6:	4618      	mov	r0, r3
 80010e8:	4957      	ldr	r1, [pc, #348]	@ (8001248 <EXTI_Config+0x29c>)
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	4302      	orrs	r2, r0
 80010ee:	3302      	adds	r3, #2
 80010f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010f4:	e013      	b.n	800111e <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOH)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a59      	ldr	r2, [pc, #356]	@ (8001260 <EXTI_Config+0x2b4>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d10f      	bne.n	800111e <EXTI_Config+0x172>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PH<<exti_index_p);
 80010fe:	4a52      	ldr	r2, [pc, #328]	@ (8001248 <EXTI_Config+0x29c>)
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	3302      	adds	r3, #2
 8001104:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2107      	movs	r1, #7
 800110c:	fa01 f303 	lsl.w	r3, r1, r3
 8001110:	4618      	mov	r0, r3
 8001112:	494d      	ldr	r1, [pc, #308]	@ (8001248 <EXTI_Config+0x29c>)
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	4302      	orrs	r2, r0
 8001118:	3302      	adds	r3, #2
 800111a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	//Configure Trigger
	switch(exti_t->trigger)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	789b      	ldrb	r3, [r3, #2]
 8001122:	2b02      	cmp	r3, #2
 8001124:	d01e      	beq.n	8001164 <EXTI_Config+0x1b8>
 8001126:	2b02      	cmp	r3, #2
 8001128:	dc33      	bgt.n	8001192 <EXTI_Config+0x1e6>
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <EXTI_Config+0x188>
 800112e:	2b01      	cmp	r3, #1
 8001130:	d00c      	beq.n	800114c <EXTI_Config+0x1a0>
		break;
	case FALLING_RISING_IT:
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
		EXTI -> RTSR |= (1<<exti_t->exti_pin);
		break;
	default: break;
 8001132:	e02e      	b.n	8001192 <EXTI_Config+0x1e6>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 8001134:	4b43      	ldr	r3, [pc, #268]	@ (8001244 <EXTI_Config+0x298>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	7852      	ldrb	r2, [r2, #1]
 800113c:	4611      	mov	r1, r2
 800113e:	2201      	movs	r2, #1
 8001140:	408a      	lsls	r2, r1
 8001142:	4611      	mov	r1, r2
 8001144:	4a3f      	ldr	r2, [pc, #252]	@ (8001244 <EXTI_Config+0x298>)
 8001146:	430b      	orrs	r3, r1
 8001148:	60d3      	str	r3, [r2, #12]
		break;
 800114a:	e023      	b.n	8001194 <EXTI_Config+0x1e8>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 800114c:	4b3d      	ldr	r3, [pc, #244]	@ (8001244 <EXTI_Config+0x298>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	7852      	ldrb	r2, [r2, #1]
 8001154:	4611      	mov	r1, r2
 8001156:	2201      	movs	r2, #1
 8001158:	408a      	lsls	r2, r1
 800115a:	4611      	mov	r1, r2
 800115c:	4a39      	ldr	r2, [pc, #228]	@ (8001244 <EXTI_Config+0x298>)
 800115e:	430b      	orrs	r3, r1
 8001160:	60d3      	str	r3, [r2, #12]
		break;
 8001162:	e017      	b.n	8001194 <EXTI_Config+0x1e8>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 8001164:	4b37      	ldr	r3, [pc, #220]	@ (8001244 <EXTI_Config+0x298>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	7852      	ldrb	r2, [r2, #1]
 800116c:	4611      	mov	r1, r2
 800116e:	2201      	movs	r2, #1
 8001170:	408a      	lsls	r2, r1
 8001172:	4611      	mov	r1, r2
 8001174:	4a33      	ldr	r2, [pc, #204]	@ (8001244 <EXTI_Config+0x298>)
 8001176:	430b      	orrs	r3, r1
 8001178:	60d3      	str	r3, [r2, #12]
		EXTI -> RTSR |= (1<<exti_t->exti_pin);
 800117a:	4b32      	ldr	r3, [pc, #200]	@ (8001244 <EXTI_Config+0x298>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	7852      	ldrb	r2, [r2, #1]
 8001182:	4611      	mov	r1, r2
 8001184:	2201      	movs	r2, #1
 8001186:	408a      	lsls	r2, r1
 8001188:	4611      	mov	r1, r2
 800118a:	4a2e      	ldr	r2, [pc, #184]	@ (8001244 <EXTI_Config+0x298>)
 800118c:	430b      	orrs	r3, r1
 800118e:	6093      	str	r3, [r2, #8]
		break;
 8001190:	e000      	b.n	8001194 <EXTI_Config+0x1e8>
	default: break;
 8001192:	bf00      	nop
	}

	//NVIC
	if(exti_t->exti_pin == 0)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	785b      	ldrb	r3, [r3, #1]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d117      	bne.n	80011cc <EXTI_Config+0x220>
	{
		NVIC_SetPriority(EXTI0_IRQn, exti_t->priority);
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	78db      	ldrb	r3, [r3, #3]
 80011a0:	4619      	mov	r1, r3
 80011a2:	2006      	movs	r0, #6
 80011a4:	f7ff fd7e 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI0_IRQn);
 80011a8:	2006      	movs	r0, #6
 80011aa:	f7ff fd3f 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80011ae:	4b25      	ldr	r3, [pc, #148]	@ (8001244 <EXTI_Config+0x298>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	7852      	ldrb	r2, [r2, #1]
 80011b6:	4611      	mov	r1, r2
 80011b8:	2201      	movs	r2, #1
 80011ba:	408a      	lsls	r2, r1
 80011bc:	4611      	mov	r1, r2
 80011be:	4a21      	ldr	r2, [pc, #132]	@ (8001244 <EXTI_Config+0x298>)
 80011c0:	430b      	orrs	r3, r1
 80011c2:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80011c4:	2006      	movs	r0, #6
 80011c6:	f7ff fd4f 	bl	8000c68 <__NVIC_ClearPendingIRQ>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
		EXTI -> PR |= (1<<exti_t->exti_pin);
		NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
	}

}
 80011ca:	e0c2      	b.n	8001352 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 1)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	785b      	ldrb	r3, [r3, #1]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d117      	bne.n	8001204 <EXTI_Config+0x258>
		NVIC_SetPriority(EXTI1_IRQn, exti_t->priority);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	78db      	ldrb	r3, [r3, #3]
 80011d8:	4619      	mov	r1, r3
 80011da:	2007      	movs	r0, #7
 80011dc:	f7ff fd62 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI1_IRQn);
 80011e0:	2007      	movs	r0, #7
 80011e2:	f7ff fd23 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80011e6:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <EXTI_Config+0x298>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	7852      	ldrb	r2, [r2, #1]
 80011ee:	4611      	mov	r1, r2
 80011f0:	2201      	movs	r2, #1
 80011f2:	408a      	lsls	r2, r1
 80011f4:	4611      	mov	r1, r2
 80011f6:	4a13      	ldr	r2, [pc, #76]	@ (8001244 <EXTI_Config+0x298>)
 80011f8:	430b      	orrs	r3, r1
 80011fa:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80011fc:	2007      	movs	r0, #7
 80011fe:	f7ff fd33 	bl	8000c68 <__NVIC_ClearPendingIRQ>
}
 8001202:	e0a6      	b.n	8001352 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 2)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	785b      	ldrb	r3, [r3, #1]
 8001208:	2b02      	cmp	r3, #2
 800120a:	d12b      	bne.n	8001264 <EXTI_Config+0x2b8>
		NVIC_SetPriority(EXTI2_IRQn, exti_t->priority);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	78db      	ldrb	r3, [r3, #3]
 8001210:	4619      	mov	r1, r3
 8001212:	2008      	movs	r0, #8
 8001214:	f7ff fd46 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI2_IRQn);
 8001218:	2008      	movs	r0, #8
 800121a:	f7ff fd07 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800121e:	4b09      	ldr	r3, [pc, #36]	@ (8001244 <EXTI_Config+0x298>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	7852      	ldrb	r2, [r2, #1]
 8001226:	4611      	mov	r1, r2
 8001228:	2201      	movs	r2, #1
 800122a:	408a      	lsls	r2, r1
 800122c:	4611      	mov	r1, r2
 800122e:	4a05      	ldr	r2, [pc, #20]	@ (8001244 <EXTI_Config+0x298>)
 8001230:	430b      	orrs	r3, r1
 8001232:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8001234:	2008      	movs	r0, #8
 8001236:	f7ff fd17 	bl	8000c68 <__NVIC_ClearPendingIRQ>
}
 800123a:	e08a      	b.n	8001352 <EXTI_Config+0x3a6>
 800123c:	40100000 	.word	0x40100000
 8001240:	40023800 	.word	0x40023800
 8001244:	40013c00 	.word	0x40013c00
 8001248:	40013800 	.word	0x40013800
 800124c:	40020000 	.word	0x40020000
 8001250:	40020400 	.word	0x40020400
 8001254:	40020800 	.word	0x40020800
 8001258:	40020c00 	.word	0x40020c00
 800125c:	40021000 	.word	0x40021000
 8001260:	40021c00 	.word	0x40021c00
	else if(exti_t->exti_pin == 3)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	785b      	ldrb	r3, [r3, #1]
 8001268:	2b03      	cmp	r3, #3
 800126a:	d117      	bne.n	800129c <EXTI_Config+0x2f0>
		NVIC_SetPriority(EXTI3_IRQn, exti_t->priority);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	78db      	ldrb	r3, [r3, #3]
 8001270:	4619      	mov	r1, r3
 8001272:	2009      	movs	r0, #9
 8001274:	f7ff fd16 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI3_IRQn);
 8001278:	2009      	movs	r0, #9
 800127a:	f7ff fcd7 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800127e:	4b37      	ldr	r3, [pc, #220]	@ (800135c <EXTI_Config+0x3b0>)
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	7852      	ldrb	r2, [r2, #1]
 8001286:	4611      	mov	r1, r2
 8001288:	2201      	movs	r2, #1
 800128a:	408a      	lsls	r2, r1
 800128c:	4611      	mov	r1, r2
 800128e:	4a33      	ldr	r2, [pc, #204]	@ (800135c <EXTI_Config+0x3b0>)
 8001290:	430b      	orrs	r3, r1
 8001292:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI3_IRQn);
 8001294:	2009      	movs	r0, #9
 8001296:	f7ff fce7 	bl	8000c68 <__NVIC_ClearPendingIRQ>
}
 800129a:	e05a      	b.n	8001352 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 4)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	d117      	bne.n	80012d4 <EXTI_Config+0x328>
		NVIC_SetPriority(EXTI4_IRQn,exti_t->priority);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	78db      	ldrb	r3, [r3, #3]
 80012a8:	4619      	mov	r1, r3
 80012aa:	200a      	movs	r0, #10
 80012ac:	f7ff fcfa 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI4_IRQn);
 80012b0:	200a      	movs	r0, #10
 80012b2:	f7ff fcbb 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80012b6:	4b29      	ldr	r3, [pc, #164]	@ (800135c <EXTI_Config+0x3b0>)
 80012b8:	695b      	ldr	r3, [r3, #20]
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	7852      	ldrb	r2, [r2, #1]
 80012be:	4611      	mov	r1, r2
 80012c0:	2201      	movs	r2, #1
 80012c2:	408a      	lsls	r2, r1
 80012c4:	4611      	mov	r1, r2
 80012c6:	4a25      	ldr	r2, [pc, #148]	@ (800135c <EXTI_Config+0x3b0>)
 80012c8:	430b      	orrs	r3, r1
 80012ca:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI4_IRQn);
 80012cc:	200a      	movs	r0, #10
 80012ce:	f7ff fccb 	bl	8000c68 <__NVIC_ClearPendingIRQ>
}
 80012d2:	e03e      	b.n	8001352 <EXTI_Config+0x3a6>
	else if((exti_t->exti_pin>=5) && (exti_t->exti_pin<=9))
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	785b      	ldrb	r3, [r3, #1]
 80012d8:	2b04      	cmp	r3, #4
 80012da:	d91b      	bls.n	8001314 <EXTI_Config+0x368>
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	785b      	ldrb	r3, [r3, #1]
 80012e0:	2b09      	cmp	r3, #9
 80012e2:	d817      	bhi.n	8001314 <EXTI_Config+0x368>
		NVIC_SetPriority(EXTI9_5_IRQn, exti_t->priority);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	78db      	ldrb	r3, [r3, #3]
 80012e8:	4619      	mov	r1, r3
 80012ea:	2017      	movs	r0, #23
 80012ec:	f7ff fcda 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012f0:	2017      	movs	r0, #23
 80012f2:	f7ff fc9b 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80012f6:	4b19      	ldr	r3, [pc, #100]	@ (800135c <EXTI_Config+0x3b0>)
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	7852      	ldrb	r2, [r2, #1]
 80012fe:	4611      	mov	r1, r2
 8001300:	2201      	movs	r2, #1
 8001302:	408a      	lsls	r2, r1
 8001304:	4611      	mov	r1, r2
 8001306:	4a15      	ldr	r2, [pc, #84]	@ (800135c <EXTI_Config+0x3b0>)
 8001308:	430b      	orrs	r3, r1
 800130a:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 800130c:	2017      	movs	r0, #23
 800130e:	f7ff fcab 	bl	8000c68 <__NVIC_ClearPendingIRQ>
}
 8001312:	e01e      	b.n	8001352 <EXTI_Config+0x3a6>
	else if((exti_t->exti_pin>=10) && (exti_t->exti_pin<=15))
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	785b      	ldrb	r3, [r3, #1]
 8001318:	2b09      	cmp	r3, #9
 800131a:	d91a      	bls.n	8001352 <EXTI_Config+0x3a6>
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	785b      	ldrb	r3, [r3, #1]
 8001320:	2b0f      	cmp	r3, #15
 8001322:	d816      	bhi.n	8001352 <EXTI_Config+0x3a6>
		NVIC_SetPriority(EXTI15_10_IRQn, exti_t->priority);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	78db      	ldrb	r3, [r3, #3]
 8001328:	4619      	mov	r1, r3
 800132a:	2028      	movs	r0, #40	@ 0x28
 800132c:	f7ff fcba 	bl	8000ca4 <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001330:	2028      	movs	r0, #40	@ 0x28
 8001332:	f7ff fc7b 	bl	8000c2c <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <EXTI_Config+0x3b0>)
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	7852      	ldrb	r2, [r2, #1]
 800133e:	4611      	mov	r1, r2
 8001340:	2201      	movs	r2, #1
 8001342:	408a      	lsls	r2, r1
 8001344:	4611      	mov	r1, r2
 8001346:	4a05      	ldr	r2, [pc, #20]	@ (800135c <EXTI_Config+0x3b0>)
 8001348:	430b      	orrs	r3, r1
 800134a:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 800134c:	2028      	movs	r0, #40	@ 0x28
 800134e:	f7ff fc8b 	bl	8000c68 <__NVIC_ClearPendingIRQ>
}
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40013c00 	.word	0x40013c00

08001360 <GPIO_Analog_Config>:

void GPIO_Analog_Config(GPIO_TypeDef *GPIOx, uint8_t Pin, ADC1_Sample_Ch_e sample_ch)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	70fb      	strb	r3, [r7, #3]
 800136c:	4613      	mov	r3, r2
 800136e:	70bb      	strb	r3, [r7, #2]
	//Enable Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a54      	ldr	r2, [pc, #336]	@ (80014c4 <GPIO_Analog_Config+0x164>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d106      	bne.n	8001386 <GPIO_Analog_Config+0x26>
 8001378:	4b53      	ldr	r3, [pc, #332]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 800137a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137c:	4a52      	ldr	r2, [pc, #328]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6313      	str	r3, [r2, #48]	@ 0x30
 8001384:	e035      	b.n	80013f2 <GPIO_Analog_Config+0x92>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a50      	ldr	r2, [pc, #320]	@ (80014cc <GPIO_Analog_Config+0x16c>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d106      	bne.n	800139c <GPIO_Analog_Config+0x3c>
 800138e:	4b4e      	ldr	r3, [pc, #312]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a4d      	ldr	r2, [pc, #308]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	e02a      	b.n	80013f2 <GPIO_Analog_Config+0x92>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4a4c      	ldr	r2, [pc, #304]	@ (80014d0 <GPIO_Analog_Config+0x170>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d106      	bne.n	80013b2 <GPIO_Analog_Config+0x52>
 80013a4:	4b48      	ldr	r3, [pc, #288]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a8:	4a47      	ldr	r2, [pc, #284]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b0:	e01f      	b.n	80013f2 <GPIO_Analog_Config+0x92>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a47      	ldr	r2, [pc, #284]	@ (80014d4 <GPIO_Analog_Config+0x174>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d106      	bne.n	80013c8 <GPIO_Analog_Config+0x68>
 80013ba:	4b43      	ldr	r3, [pc, #268]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a42      	ldr	r2, [pc, #264]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013c0:	f043 0308 	orr.w	r3, r3, #8
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	e014      	b.n	80013f2 <GPIO_Analog_Config+0x92>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a43      	ldr	r2, [pc, #268]	@ (80014d8 <GPIO_Analog_Config+0x178>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d106      	bne.n	80013de <GPIO_Analog_Config+0x7e>
 80013d0:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d4:	4a3c      	ldr	r2, [pc, #240]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013d6:	f043 0310 	orr.w	r3, r3, #16
 80013da:	6313      	str	r3, [r2, #48]	@ 0x30
 80013dc:	e009      	b.n	80013f2 <GPIO_Analog_Config+0x92>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a3e      	ldr	r2, [pc, #248]	@ (80014dc <GPIO_Analog_Config+0x17c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d105      	bne.n	80013f2 <GPIO_Analog_Config+0x92>
 80013e6:	4b38      	ldr	r3, [pc, #224]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a37      	ldr	r2, [pc, #220]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30

	//Habilitamos ADC para configurar
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80013f2:	4b35      	ldr	r3, [pc, #212]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f6:	4a34      	ldr	r2, [pc, #208]	@ (80014c8 <GPIO_Analog_Config+0x168>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fc:	6453      	str	r3, [r2, #68]	@ 0x44

	//Analog Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	78fb      	ldrb	r3, [r7, #3]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	2103      	movs	r1, #3
 8001408:	fa01 f303 	lsl.w	r3, r1, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	401a      	ands	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_ANALOG<<(2*Pin));
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	78fb      	ldrb	r3, [r7, #3]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	2103      	movs	r1, #3
 800141e:	fa01 f303 	lsl.w	r3, r1, r3
 8001422:	431a      	orrs	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	601a      	str	r2, [r3, #0]

	//No pull-down
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	2103      	movs	r1, #3
 8001432:	fa01 f303 	lsl.w	r3, r1, r3
 8001436:	43db      	mvns	r3, r3
 8001438:	401a      	ands	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	60da      	str	r2, [r3, #12]

	//Ch Sampling Time
	if(Pin>=0 && Pin<=9)
 800143e:	78fb      	ldrb	r3, [r7, #3]
 8001440:	2b09      	cmp	r3, #9
 8001442:	d819      	bhi.n	8001478 <GPIO_Analog_Config+0x118>
	{
		ADC1->SMPR2 &= ~(ADC1_SMPR_Msk<<(3*Pin));
 8001444:	4b26      	ldr	r3, [pc, #152]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 8001446:	6919      	ldr	r1, [r3, #16]
 8001448:	78fa      	ldrb	r2, [r7, #3]
 800144a:	4613      	mov	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	2207      	movs	r2, #7
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43db      	mvns	r3, r3
 8001458:	4a21      	ldr	r2, [pc, #132]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 800145a:	400b      	ands	r3, r1
 800145c:	6113      	str	r3, [r2, #16]
		ADC1->SMPR2 |= (sample_ch<<(3*Pin));
 800145e:	4b20      	ldr	r3, [pc, #128]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 8001460:	6919      	ldr	r1, [r3, #16]
 8001462:	78b8      	ldrb	r0, [r7, #2]
 8001464:	78fa      	ldrb	r2, [r7, #3]
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	fa00 f303 	lsl.w	r3, r0, r3
 8001470:	4a1b      	ldr	r2, [pc, #108]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 8001472:	430b      	orrs	r3, r1
 8001474:	6113      	str	r3, [r2, #16]
	else
	{
		//Nothing
	}

}
 8001476:	e01e      	b.n	80014b6 <GPIO_Analog_Config+0x156>
	else if(Pin>=10 && Pin<=18)
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b09      	cmp	r3, #9
 800147c:	d91b      	bls.n	80014b6 <GPIO_Analog_Config+0x156>
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	2b12      	cmp	r3, #18
 8001482:	d818      	bhi.n	80014b6 <GPIO_Analog_Config+0x156>
		ADC1->SMPR1 &= ~(ADC1_SMPR_Msk<<(3*Pin));
 8001484:	4b16      	ldr	r3, [pc, #88]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 8001486:	68d9      	ldr	r1, [r3, #12]
 8001488:	78fa      	ldrb	r2, [r7, #3]
 800148a:	4613      	mov	r3, r2
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4413      	add	r3, r2
 8001490:	2207      	movs	r2, #7
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	43db      	mvns	r3, r3
 8001498:	4a11      	ldr	r2, [pc, #68]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 800149a:	400b      	ands	r3, r1
 800149c:	60d3      	str	r3, [r2, #12]
		ADC1->SMPR1 |= (sample_ch<<(3*Pin));
 800149e:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 80014a0:	68d9      	ldr	r1, [r3, #12]
 80014a2:	78b8      	ldrb	r0, [r7, #2]
 80014a4:	78fa      	ldrb	r2, [r7, #3]
 80014a6:	4613      	mov	r3, r2
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4413      	add	r3, r2
 80014ac:	fa00 f303 	lsl.w	r3, r0, r3
 80014b0:	4a0b      	ldr	r2, [pc, #44]	@ (80014e0 <GPIO_Analog_Config+0x180>)
 80014b2:	430b      	orrs	r3, r1
 80014b4:	60d3      	str	r3, [r2, #12]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40020000 	.word	0x40020000
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020400 	.word	0x40020400
 80014d0:	40020800 	.word	0x40020800
 80014d4:	40020c00 	.word	0x40020c00
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40021c00 	.word	0x40021c00
 80014e0:	40012000 	.word	0x40012000

080014e4 <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 80014e8:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <flash_config+0x4c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a10      	ldr	r2, [pc, #64]	@ (8001530 <flash_config+0x4c>)
 80014ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014f2:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 80014f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001530 <flash_config+0x4c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001530 <flash_config+0x4c>)
 80014fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014fe:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 8001500:	4b0b      	ldr	r3, [pc, #44]	@ (8001530 <flash_config+0x4c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <flash_config+0x4c>)
 8001506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800150a:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800150c:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <flash_config+0x50>)
 800150e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001510:	4a08      	ldr	r2, [pc, #32]	@ (8001534 <flash_config+0x50>)
 8001512:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001516:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001518:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <flash_config+0x50>)
 800151a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151c:	4a05      	ldr	r2, [pc, #20]	@ (8001534 <flash_config+0x50>)
 800151e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001522:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40023c00 	.word	0x40023c00
 8001534:	40023800 	.word	0x40023800

08001538 <HSI_Config_PLL>:
#endif

#ifdef PLL_ON

void HSI_Config_PLL(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 800153c:	4b0b      	ldr	r3, [pc, #44]	@ (800156c <HSI_Config_PLL+0x34>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0a      	ldr	r2, [pc, #40]	@ (800156c <HSI_Config_PLL+0x34>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 8001548:	bf00      	nop
 800154a:	4b08      	ldr	r3, [pc, #32]	@ (800156c <HSI_Config_PLL+0x34>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f9      	beq.n	800154a <HSI_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8001556:	4b05      	ldr	r3, [pc, #20]	@ (800156c <HSI_Config_PLL+0x34>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	4a04      	ldr	r2, [pc, #16]	@ (800156c <HSI_Config_PLL+0x34>)
 800155c:	f023 0303 	bic.w	r3, r3, #3
 8001560:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8001562:	f7ff fa8d 	bl	8000a80 <SystemCoreClockUpdate>
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800

08001570 <HSE_Config_PLL>:

void HSE_Config_PLL(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <HSE_Config_PLL+0x34>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a0a      	ldr	r2, [pc, #40]	@ (80015a4 <HSE_Config_PLL+0x34>)
 800157a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800157e:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 8001580:	bf00      	nop
 8001582:	4b08      	ldr	r3, [pc, #32]	@ (80015a4 <HSE_Config_PLL+0x34>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d0f9      	beq.n	8001582 <HSE_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 800158e:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HSE_Config_PLL+0x34>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	4a04      	ldr	r2, [pc, #16]	@ (80015a4 <HSE_Config_PLL+0x34>)
 8001594:	f023 0303 	bic.w	r3, r3, #3
 8001598:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 800159a:	f7ff fa71 	bl	8000a80 <SystemCoreClockUpdate>
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800

080015a8 <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 80015b2:	4b58      	ldr	r3, [pc, #352]	@ (8001714 <PLL_Config+0x16c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a57      	ldr	r2, [pc, #348]	@ (8001714 <PLL_Config+0x16c>)
 80015b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015bc:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/

	switch(Source)
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d030      	beq.n	8001626 <PLL_Config+0x7e>
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d15b      	bne.n	8001680 <PLL_Config+0xd8>
	{
		case HSE_SOURCE:

			HSE_Config_PLL(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 80015c8:	f7ff ffd2 	bl	8001570 <HSE_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 80015cc:	4b51      	ldr	r3, [pc, #324]	@ (8001714 <PLL_Config+0x16c>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	4a50      	ldr	r2, [pc, #320]	@ (8001714 <PLL_Config+0x16c>)
 80015d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015d6:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80015d8:	4b4e      	ldr	r3, [pc, #312]	@ (8001714 <PLL_Config+0x16c>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	4a4d      	ldr	r2, [pc, #308]	@ (8001714 <PLL_Config+0x16c>)
 80015de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015e2:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 80015e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001714 <PLL_Config+0x16c>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	4a4a      	ldr	r2, [pc, #296]	@ (8001714 <PLL_Config+0x16c>)
 80015ea:	f043 0304 	orr.w	r3, r3, #4
 80015ee:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80015f0:	4b48      	ldr	r3, [pc, #288]	@ (8001714 <PLL_Config+0x16c>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	4a47      	ldr	r2, [pc, #284]	@ (8001714 <PLL_Config+0x16c>)
 80015f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80015fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80015fe:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 8001600:	4b44      	ldr	r3, [pc, #272]	@ (8001714 <PLL_Config+0x16c>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	4a43      	ldr	r2, [pc, #268]	@ (8001714 <PLL_Config+0x16c>)
 8001606:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 800160a:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 800160c:	4b41      	ldr	r3, [pc, #260]	@ (8001714 <PLL_Config+0x16c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	4a40      	ldr	r2, [pc, #256]	@ (8001714 <PLL_Config+0x16c>)
 8001612:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001616:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8001618:	4b3e      	ldr	r3, [pc, #248]	@ (8001714 <PLL_Config+0x16c>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	4a3d      	ldr	r2, [pc, #244]	@ (8001714 <PLL_Config+0x16c>)
 800161e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001622:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8001624:	e02d      	b.n	8001682 <PLL_Config+0xda>

		case HSI_SOURCE:

			HSI_Config_PLL(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 8001626:	f7ff ff87 	bl	8001538 <HSI_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 800162a:	4b3a      	ldr	r3, [pc, #232]	@ (8001714 <PLL_Config+0x16c>)
 800162c:	4a39      	ldr	r2, [pc, #228]	@ (8001714 <PLL_Config+0x16c>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 16Mhz / 8 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8001632:	4b38      	ldr	r3, [pc, #224]	@ (8001714 <PLL_Config+0x16c>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4a37      	ldr	r2, [pc, #220]	@ (8001714 <PLL_Config+0x16c>)
 8001638:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800163c:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (8<<0); //M 1-2Mhz
 800163e:	4b35      	ldr	r3, [pc, #212]	@ (8001714 <PLL_Config+0x16c>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a34      	ldr	r2, [pc, #208]	@ (8001714 <PLL_Config+0x16c>)
 8001644:	f043 0308 	orr.w	r3, r3, #8
 8001648:	6053      	str	r3, [r2, #4]

			//2Mhz * 168 = 336Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 800164a:	4b32      	ldr	r3, [pc, #200]	@ (8001714 <PLL_Config+0x16c>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4a31      	ldr	r2, [pc, #196]	@ (8001714 <PLL_Config+0x16c>)
 8001650:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001658:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 800165a:	4b2e      	ldr	r3, [pc, #184]	@ (8001714 <PLL_Config+0x16c>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	4a2d      	ldr	r2, [pc, #180]	@ (8001714 <PLL_Config+0x16c>)
 8001660:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8001664:	6053      	str	r3, [r2, #4]

			//336Mhz / 4 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8001666:	4b2b      	ldr	r3, [pc, #172]	@ (8001714 <PLL_Config+0x16c>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	4a2a      	ldr	r2, [pc, #168]	@ (8001714 <PLL_Config+0x16c>)
 800166c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001670:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8001672:	4b28      	ldr	r3, [pc, #160]	@ (8001714 <PLL_Config+0x16c>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	4a27      	ldr	r2, [pc, #156]	@ (8001714 <PLL_Config+0x16c>)
 8001678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800167c:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 800167e:	e000      	b.n	8001682 <PLL_Config+0xda>
		default: break;
 8001680:	bf00      	nop
	}

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 8001682:	4b24      	ldr	r3, [pc, #144]	@ (8001714 <PLL_Config+0x16c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a23      	ldr	r2, [pc, #140]	@ (8001714 <PLL_Config+0x16c>)
 8001688:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800168c:	6013      	str	r3, [r2, #0]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 800168e:	bf00      	nop
 8001690:	4b20      	ldr	r3, [pc, #128]	@ (8001714 <PLL_Config+0x16c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d0f9      	beq.n	8001690 <PLL_Config+0xe8>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 800169c:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <PLL_Config+0x16c>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001714 <PLL_Config+0x16c>)
 80016a2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80016a6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 80016a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <PLL_Config+0x16c>)
 80016aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001714 <PLL_Config+0x16c>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 80016b0:	4b18      	ldr	r3, [pc, #96]	@ (8001714 <PLL_Config+0x16c>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4a17      	ldr	r2, [pc, #92]	@ (8001714 <PLL_Config+0x16c>)
 80016b6:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80016ba:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 80016bc:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <PLL_Config+0x16c>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	4a14      	ldr	r2, [pc, #80]	@ (8001714 <PLL_Config+0x16c>)
 80016c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016c6:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 80016c8:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <PLL_Config+0x170>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <PLL_Config+0x170>)
 80016ce:	f023 0307 	bic.w	r3, r3, #7
 80016d2:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 80016d4:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <PLL_Config+0x170>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001718 <PLL_Config+0x170>)
 80016da:	f043 0302 	orr.w	r3, r3, #2
 80016de:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <PLL_Config+0x16c>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001714 <PLL_Config+0x16c>)
 80016e6:	f023 0303 	bic.w	r3, r3, #3
 80016ea:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <PLL_Config+0x16c>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	4a08      	ldr	r2, [pc, #32]	@ (8001714 <PLL_Config+0x16c>)
 80016f2:	f043 0302 	orr.w	r3, r3, #2
 80016f6:	6093      	str	r3, [r2, #8]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 80016f8:	bf00      	nop
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <PLL_Config+0x16c>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 0308 	and.w	r3, r3, #8
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0f9      	beq.n	80016fa <PLL_Config+0x152>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8001706:	f7ff f9bb 	bl	8000a80 <SystemCoreClockUpdate>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	40023c00 	.word	0x40023c00

0800171c <__NVIC_EnableIRQ>:
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172a:	2b00      	cmp	r3, #0
 800172c:	db0b      	blt.n	8001746 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	f003 021f 	and.w	r2, r3, #31
 8001734:	4907      	ldr	r1, [pc, #28]	@ (8001754 <__NVIC_EnableIRQ+0x38>)
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	095b      	lsrs	r3, r3, #5
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000e100 	.word	0xe000e100

08001758 <adc1_config>:
 * @param	*adc1_params	Puntero a una estructura de datos que contiene las directrices
 * 							para la configuración del ADC1
 *
 */
void adc1_config(ADC1_Params_t *adc1_params)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	uint8_t interr = adc1_params->adc_interrupt;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	799b      	ldrb	r3, [r3, #6]
 8001764:	73fb      	strb	r3, [r7, #15]
	uint8_t dma_en = adc1_params->adc_dma;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	79db      	ldrb	r3, [r3, #7]
 800176a:	73bb      	strb	r3, [r7, #14]
	uint8_t scan_on = adc1_params->scan_mode;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	791b      	ldrb	r3, [r3, #4]
 8001770:	737b      	strb	r3, [r7, #13]

	//Configuración Incial
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; //Habilitamos el periférico
 8001772:	4b4e      	ldr	r3, [pc, #312]	@ (80018ac <adc1_config+0x154>)
 8001774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001776:	4a4d      	ldr	r2, [pc, #308]	@ (80018ac <adc1_config+0x154>)
 8001778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800177c:	6453      	str	r3, [r2, #68]	@ 0x44
	ADC1->CR2 &= ~ADC_CR2_ADON_Msk; //Apagamos ADC
 800177e:	4b4c      	ldr	r3, [pc, #304]	@ (80018b0 <adc1_config+0x158>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	4a4b      	ldr	r2, [pc, #300]	@ (80018b0 <adc1_config+0x158>)
 8001784:	f023 0301 	bic.w	r3, r3, #1
 8001788:	6093      	str	r3, [r2, #8]
	ADC1->CR1 &= ~ADC_CR1_EOCIE_Msk; //Desactivamos interrupcion
 800178a:	4b49      	ldr	r3, [pc, #292]	@ (80018b0 <adc1_config+0x158>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	4a48      	ldr	r2, [pc, #288]	@ (80018b0 <adc1_config+0x158>)
 8001790:	f023 0320 	bic.w	r3, r3, #32
 8001794:	6053      	str	r3, [r2, #4]
	ADC1->SR = 0; //Limpiamos flags
 8001796:	4b46      	ldr	r3, [pc, #280]	@ (80018b0 <adc1_config+0x158>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]

	//Resolution
	ADC1->CR1 &= ~ADC_CR1_RES_Msk;
 800179c:	4b44      	ldr	r3, [pc, #272]	@ (80018b0 <adc1_config+0x158>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	4a43      	ldr	r2, [pc, #268]	@ (80018b0 <adc1_config+0x158>)
 80017a2:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80017a6:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= ((uint32_t)adc1_params->resolution<<ADC_CR1_RES_Pos);
 80017a8:	4b41      	ldr	r3, [pc, #260]	@ (80018b0 <adc1_config+0x158>)
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	061b      	lsls	r3, r3, #24
 80017b2:	493f      	ldr	r1, [pc, #252]	@ (80018b0 <adc1_config+0x158>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	604b      	str	r3, [r1, #4]

	//Alignment
	ADC1->CR2 &= ~ADC_CR2_ALIGN_Msk; //Clear
 80017b8:	4b3d      	ldr	r3, [pc, #244]	@ (80018b0 <adc1_config+0x158>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	4a3c      	ldr	r2, [pc, #240]	@ (80018b0 <adc1_config+0x158>)
 80017be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80017c2:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ((uint32_t)adc1_params->align_mode<<ADC_CR2_ALIGN_Pos);
 80017c4:	4b3a      	ldr	r3, [pc, #232]	@ (80018b0 <adc1_config+0x158>)
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	785b      	ldrb	r3, [r3, #1]
 80017cc:	02db      	lsls	r3, r3, #11
 80017ce:	4938      	ldr	r1, [pc, #224]	@ (80018b0 <adc1_config+0x158>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	608b      	str	r3, [r1, #8]

	//Configurar ADCCLK
	ADC1_COMMON->CCR &= ~ADC_CCR_ADCPRE_Msk; //Clear
 80017d4:	4b37      	ldr	r3, [pc, #220]	@ (80018b4 <adc1_config+0x15c>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	4a36      	ldr	r2, [pc, #216]	@ (80018b4 <adc1_config+0x15c>)
 80017da:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80017de:	6053      	str	r3, [r2, #4]
	ADC1_COMMON->CCR |= ((uint32_t)adc1_params->clk_div<<ADC_CCR_ADCPRE_Pos);
 80017e0:	4b34      	ldr	r3, [pc, #208]	@ (80018b4 <adc1_config+0x15c>)
 80017e2:	685a      	ldr	r2, [r3, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	789b      	ldrb	r3, [r3, #2]
 80017e8:	041b      	lsls	r3, r3, #16
 80017ea:	4932      	ldr	r1, [pc, #200]	@ (80018b4 <adc1_config+0x15c>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	604b      	str	r3, [r1, #4]

	//Modo de conversión
	ADC1->CR2 &= ~ADC_CR2_CONT_Msk; //Clear
 80017f0:	4b2f      	ldr	r3, [pc, #188]	@ (80018b0 <adc1_config+0x158>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	4a2e      	ldr	r2, [pc, #184]	@ (80018b0 <adc1_config+0x158>)
 80017f6:	f023 0302 	bic.w	r3, r3, #2
 80017fa:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ((uint32_t)adc1_params->conversion_mode<<ADC_CR2_CONT_Pos);
 80017fc:	4b2c      	ldr	r3, [pc, #176]	@ (80018b0 <adc1_config+0x158>)
 80017fe:	689a      	ldr	r2, [r3, #8]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	78db      	ldrb	r3, [r3, #3]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	492a      	ldr	r1, [pc, #168]	@ (80018b0 <adc1_config+0x158>)
 8001808:	4313      	orrs	r3, r2
 800180a:	608b      	str	r3, [r1, #8]

	//Scan
	ADC1->CR1 &= ~ADC_CR1_SCAN_Msk; //Clear
 800180c:	4b28      	ldr	r3, [pc, #160]	@ (80018b0 <adc1_config+0x158>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	4a27      	ldr	r2, [pc, #156]	@ (80018b0 <adc1_config+0x158>)
 8001812:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001816:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= (1U<<ADC_CR1_SCAN_Pos);
 8001818:	4b25      	ldr	r3, [pc, #148]	@ (80018b0 <adc1_config+0x158>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	4a24      	ldr	r2, [pc, #144]	@ (80018b0 <adc1_config+0x158>)
 800181e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001822:	6053      	str	r3, [r2, #4]

	if(scan_on)
 8001824:	7b7b      	ldrb	r3, [r7, #13]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d002      	beq.n	8001830 <adc1_config+0xd8>
	{
		Sequence_config(adc1_params);
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f000 f844 	bl	80018b8 <Sequence_config>
	}

	//EOC se activa al final de cada secuencia regular finalizada.
	ADC1->CR2 &= ~ADC_CR2_EOCS_Msk; //Clear
 8001830:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <adc1_config+0x158>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a1e      	ldr	r2, [pc, #120]	@ (80018b0 <adc1_config+0x158>)
 8001836:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800183a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ((uint32_t)adc1_params->eocs_var<<ADC_CR2_EOCS_Pos);
 800183c:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <adc1_config+0x158>)
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	795b      	ldrb	r3, [r3, #5]
 8001844:	029b      	lsls	r3, r3, #10
 8001846:	491a      	ldr	r1, [pc, #104]	@ (80018b0 <adc1_config+0x158>)
 8001848:	4313      	orrs	r3, r2
 800184a:	608b      	str	r3, [r1, #8]

	//Interrupt and DMA
	if(interr & !dma_en) //No se activa Interrup con DMA activado
 800184c:	7bfb      	ldrb	r3, [r7, #15]
 800184e:	7bba      	ldrb	r2, [r7, #14]
 8001850:	2a00      	cmp	r2, #0
 8001852:	bf0c      	ite	eq
 8001854:	2201      	moveq	r2, #1
 8001856:	2200      	movne	r2, #0
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	4013      	ands	r3, r2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00b      	beq.n	8001878 <adc1_config+0x120>
	{
		ADC1->CR1 |= ((uint32_t)adc1_params->adc_interrupt<<ADC_CR1_EOCIE_Pos);
 8001860:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <adc1_config+0x158>)
 8001862:	685a      	ldr	r2, [r3, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	799b      	ldrb	r3, [r3, #6]
 8001868:	015b      	lsls	r3, r3, #5
 800186a:	4911      	ldr	r1, [pc, #68]	@ (80018b0 <adc1_config+0x158>)
 800186c:	4313      	orrs	r3, r2
 800186e:	604b      	str	r3, [r1, #4]
		NVIC_EnableIRQ(ADC_IRQn);
 8001870:	2012      	movs	r0, #18
 8001872:	f7ff ff53 	bl	800171c <__NVIC_EnableIRQ>
 8001876:	e00e      	b.n	8001896 <adc1_config+0x13e>
	}
	else if(dma_en)
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00b      	beq.n	8001896 <adc1_config+0x13e>
	{
		ADC1->CR2 |= (1U<<ADC_CR2_DMA_Pos); //DMA request for hardware
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <adc1_config+0x158>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <adc1_config+0x158>)
 8001884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001888:	6093      	str	r3, [r2, #8]
		ADC1->CR2 |= (1U<<ADC_CR2_DDS_Pos); //DMA request vuelve luego de la conversión
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <adc1_config+0x158>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <adc1_config+0x158>)
 8001890:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001894:	6093      	str	r3, [r2, #8]
	}

	//Encendemos ADC
	ADC1->CR2 |= ADC_CR2_ADON;
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <adc1_config+0x158>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <adc1_config+0x158>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6093      	str	r3, [r2, #8]

}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40012000 	.word	0x40012000
 80018b4:	40012300 	.word	0x40012300

080018b8 <Sequence_config>:
/*
 * @brief Se configura los registros asociados a la secuencia
 */

void Sequence_config(ADC1_Params_t *adc1_params)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	uint8_t lenght = adc1_params->seq_config.seq_lenght;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7a1b      	ldrb	r3, [r3, #8]
 80018c4:	72fb      	strb	r3, [r7, #11]
	uint8_t idx = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	73fb      	strb	r3, [r7, #15]


	ADC1->SQR1 = 0;
 80018ca:	4b61      	ldr	r3, [pc, #388]	@ (8001a50 <Sequence_config+0x198>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	ADC1->SQR2 = 0;
 80018d0:	4b5f      	ldr	r3, [pc, #380]	@ (8001a50 <Sequence_config+0x198>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	631a      	str	r2, [r3, #48]	@ 0x30
	ADC1->SQR3 = 0;
 80018d6:	4b5e      	ldr	r3, [pc, #376]	@ (8001a50 <Sequence_config+0x198>)
 80018d8:	2200      	movs	r2, #0
 80018da:	635a      	str	r2, [r3, #52]	@ 0x34

	//Configuramos longitud
	if(lenght>0 && lenght<=16)
 80018dc:	7afb      	ldrb	r3, [r7, #11]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00a      	beq.n	80018f8 <Sequence_config+0x40>
 80018e2:	7afb      	ldrb	r3, [r7, #11]
 80018e4:	2b10      	cmp	r3, #16
 80018e6:	d807      	bhi.n	80018f8 <Sequence_config+0x40>
	{
		ADC1->SQR1 |= (uint32_t)(lenght-1)<<ADC_SQR1_L_Pos;
 80018e8:	4b59      	ldr	r3, [pc, #356]	@ (8001a50 <Sequence_config+0x198>)
 80018ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018ec:	7afb      	ldrb	r3, [r7, #11]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	051b      	lsls	r3, r3, #20
 80018f2:	4957      	ldr	r1, [pc, #348]	@ (8001a50 <Sequence_config+0x198>)
 80018f4:	4313      	orrs	r3, r2
 80018f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

	//Configuramos secuencia


	//Primeros 6 elementos
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5) //Condición para evitar desbordamiento en array
 80018f8:	2300      	movs	r3, #0
 80018fa:	73bb      	strb	r3, [r7, #14]
 80018fc:	e020      	b.n	8001940 <Sequence_config+0x88>
	{
		idx = (uint8_t)(i/5.0);
 80018fe:	7bbb      	ldrb	r3, [r7, #14]
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fe0f 	bl	8000524 <__aeabi_i2d>
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	4b52      	ldr	r3, [pc, #328]	@ (8001a54 <Sequence_config+0x19c>)
 800190c:	f7fe ff9e 	bl	800084c <__aeabi_ddiv>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f7ff f880 	bl	8000a1c <__aeabi_d2uiz>
 800191c:	4603      	mov	r3, r0
 800191e:	73fb      	strb	r3, [r7, #15]
		ADC1->SQR3 |= (uint32_t)adc1_params->seq_config.seq[idx]<<i;
 8001920:	4b4b      	ldr	r3, [pc, #300]	@ (8001a50 <Sequence_config+0x198>)
 8001922:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001924:	7bfb      	ldrb	r3, [r7, #15]
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	440b      	add	r3, r1
 800192a:	7a5b      	ldrb	r3, [r3, #9]
 800192c:	4619      	mov	r1, r3
 800192e:	7bbb      	ldrb	r3, [r7, #14]
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	4946      	ldr	r1, [pc, #280]	@ (8001a50 <Sequence_config+0x198>)
 8001936:	4313      	orrs	r3, r2
 8001938:	634b      	str	r3, [r1, #52]	@ 0x34
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5) //Condición para evitar desbordamiento en array
 800193a:	7bbb      	ldrb	r3, [r7, #14]
 800193c:	3305      	adds	r3, #5
 800193e:	73bb      	strb	r3, [r7, #14]
 8001940:	7bbb      	ldrb	r3, [r7, #14]
 8001942:	2b1d      	cmp	r3, #29
 8001944:	bf94      	ite	ls
 8001946:	2301      	movls	r3, #1
 8001948:	2300      	movhi	r3, #0
 800194a:	b2da      	uxtb	r2, r3
 800194c:	7bf9      	ldrb	r1, [r7, #15]
 800194e:	7afb      	ldrb	r3, [r7, #11]
 8001950:	4299      	cmp	r1, r3
 8001952:	bf34      	ite	cc
 8001954:	2301      	movcc	r3, #1
 8001956:	2300      	movcs	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	4013      	ands	r3, r2
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1cd      	bne.n	80018fe <Sequence_config+0x46>
	}

	idx = 0; //reinicio idx
 8001962:	2300      	movs	r3, #0
 8001964:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5)
 8001966:	2300      	movs	r3, #0
 8001968:	737b      	strb	r3, [r7, #13]
 800196a:	e022      	b.n	80019b2 <Sequence_config+0xfa>
	{
		idx = (uint8_t)(i/5.0) + 6; //Debe empezar en 6 (7to elemento) hasta el 11 (12vo elemento)
 800196c:	7b7b      	ldrb	r3, [r7, #13]
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fdd8 	bl	8000524 <__aeabi_i2d>
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	4b36      	ldr	r3, [pc, #216]	@ (8001a54 <Sequence_config+0x19c>)
 800197a:	f7fe ff67 	bl	800084c <__aeabi_ddiv>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4610      	mov	r0, r2
 8001984:	4619      	mov	r1, r3
 8001986:	f7ff f849 	bl	8000a1c <__aeabi_d2uiz>
 800198a:	4603      	mov	r3, r0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	3306      	adds	r3, #6
 8001990:	73fb      	strb	r3, [r7, #15]
		ADC1->SQR2 |= (uint32_t)adc1_params->seq_config.seq[idx]<<i;
 8001992:	4b2f      	ldr	r3, [pc, #188]	@ (8001a50 <Sequence_config+0x198>)
 8001994:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001996:	7bfb      	ldrb	r3, [r7, #15]
 8001998:	6879      	ldr	r1, [r7, #4]
 800199a:	440b      	add	r3, r1
 800199c:	7a5b      	ldrb	r3, [r3, #9]
 800199e:	4619      	mov	r1, r3
 80019a0:	7b7b      	ldrb	r3, [r7, #13]
 80019a2:	fa01 f303 	lsl.w	r3, r1, r3
 80019a6:	492a      	ldr	r1, [pc, #168]	@ (8001a50 <Sequence_config+0x198>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	630b      	str	r3, [r1, #48]	@ 0x30
	for(uint8_t i=0; (i<30) & (idx<lenght); i+=5)
 80019ac:	7b7b      	ldrb	r3, [r7, #13]
 80019ae:	3305      	adds	r3, #5
 80019b0:	737b      	strb	r3, [r7, #13]
 80019b2:	7b7b      	ldrb	r3, [r7, #13]
 80019b4:	2b1d      	cmp	r3, #29
 80019b6:	bf94      	ite	ls
 80019b8:	2301      	movls	r3, #1
 80019ba:	2300      	movhi	r3, #0
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	7bf9      	ldrb	r1, [r7, #15]
 80019c0:	7afb      	ldrb	r3, [r7, #11]
 80019c2:	4299      	cmp	r1, r3
 80019c4:	bf34      	ite	cc
 80019c6:	2301      	movcc	r3, #1
 80019c8:	2300      	movcs	r3, #0
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	4013      	ands	r3, r2
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1cb      	bne.n	800196c <Sequence_config+0xb4>
	}

	idx = 0; //reinicio idx
 80019d4:	2300      	movs	r3, #0
 80019d6:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; (i<20) & (idx<lenght); i+=5)
 80019d8:	2300      	movs	r3, #0
 80019da:	733b      	strb	r3, [r7, #12]
 80019dc:	e022      	b.n	8001a24 <Sequence_config+0x16c>
	{
		idx = (uint8_t)(i/5.0) + 12; //Debe empezar en 6 (7to elemento)
 80019de:	7b3b      	ldrb	r3, [r7, #12]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fd9f 	bl	8000524 <__aeabi_i2d>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001a54 <Sequence_config+0x19c>)
 80019ec:	f7fe ff2e 	bl	800084c <__aeabi_ddiv>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4610      	mov	r0, r2
 80019f6:	4619      	mov	r1, r3
 80019f8:	f7ff f810 	bl	8000a1c <__aeabi_d2uiz>
 80019fc:	4603      	mov	r3, r0
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	330c      	adds	r3, #12
 8001a02:	73fb      	strb	r3, [r7, #15]
		ADC1->SQR1 |= (uint32_t)adc1_params->seq_config.seq[idx]<<i;
 8001a04:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <Sequence_config+0x198>)
 8001a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	440b      	add	r3, r1
 8001a0e:	7a5b      	ldrb	r3, [r3, #9]
 8001a10:	4619      	mov	r1, r3
 8001a12:	7b3b      	ldrb	r3, [r7, #12]
 8001a14:	fa01 f303 	lsl.w	r3, r1, r3
 8001a18:	490d      	ldr	r1, [pc, #52]	@ (8001a50 <Sequence_config+0x198>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	62cb      	str	r3, [r1, #44]	@ 0x2c
	for(uint8_t i=0; (i<20) & (idx<lenght); i+=5)
 8001a1e:	7b3b      	ldrb	r3, [r7, #12]
 8001a20:	3305      	adds	r3, #5
 8001a22:	733b      	strb	r3, [r7, #12]
 8001a24:	7b3b      	ldrb	r3, [r7, #12]
 8001a26:	2b13      	cmp	r3, #19
 8001a28:	bf94      	ite	ls
 8001a2a:	2301      	movls	r3, #1
 8001a2c:	2300      	movhi	r3, #0
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	7bf9      	ldrb	r1, [r7, #15]
 8001a32:	7afb      	ldrb	r3, [r7, #11]
 8001a34:	4299      	cmp	r1, r3
 8001a36:	bf34      	ite	cc
 8001a38:	2301      	movcc	r3, #1
 8001a3a:	2300      	movcs	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	4013      	ands	r3, r2
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1cb      	bne.n	80019de <Sequence_config+0x126>
	}


}
 8001a46:	bf00      	nop
 8001a48:	bf00      	nop
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40012000 	.word	0x40012000
 8001a54:	40140000 	.word	0x40140000

08001a58 <adc1_enable>:

void adc1_enable(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
	//Habilitamos ADC
	ADC1->CR2 |= ADC_CR2_ADON;
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <adc1_enable+0x1c>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <adc1_enable+0x1c>)
 8001a62:	f043 0301 	orr.w	r3, r3, #1
 8001a66:	6093      	str	r3, [r2, #8]
	return;
 8001a68:	bf00      	nop
}
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40012000 	.word	0x40012000

08001a78 <adc1_disable>:

/*
 * @brief Disable ADC by ADON bit
 */
void adc1_disable(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
	//Deshabilitamos ADC
	ADC1->CR2 &= ~ADC_CR2_ADON_Msk;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	@ (8001a94 <adc1_disable+0x1c>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <adc1_disable+0x1c>)
 8001a82:	f023 0301 	bic.w	r3, r3, #1
 8001a86:	6093      	str	r3, [r2, #8]
	return;
 8001a88:	bf00      	nop
}
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40012000 	.word	0x40012000

08001a98 <__NVIC_EnableIRQ>:
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	db0b      	blt.n	8001ac2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	f003 021f 	and.w	r2, r3, #31
 8001ab0:	4907      	ldr	r1, [pc, #28]	@ (8001ad0 <__NVIC_EnableIRQ+0x38>)
 8001ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab6:	095b      	lsrs	r3, r3, #5
 8001ab8:	2001      	movs	r0, #1
 8001aba:	fa00 f202 	lsl.w	r2, r0, r2
 8001abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000e100 	.word	0xe000e100

08001ad4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001adc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ae0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d013      	beq.n	8001b14 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001aec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001af0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001af4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d00b      	beq.n	8001b14 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001afc:	e000      	b.n	8001b00 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001afe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001b00:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0f9      	beq.n	8001afe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001b0a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	b2d2      	uxtb	r2, r2
 8001b12:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001b14:	687b      	ldr	r3, [r7, #4]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <main>:

void timer2_trgo(void);

/* Función principal */
int main(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af02      	add	r7, sp, #8
	flash_config();
 8001b2a:	f7ff fcdb 	bl	80014e4 <flash_config>
	PLL_Config(HSI_SOURCE);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f7ff fd3a 	bl	80015a8 <PLL_Config>
	#if USE_DELAY_US == 1
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
 8001b34:	4b41      	ldr	r3, [pc, #260]	@ (8001c3c <main+0x118>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a41      	ldr	r2, [pc, #260]	@ (8001c40 <main+0x11c>)
 8001b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3e:	099b      	lsrs	r3, r3, #6
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff f847 	bl	8000bd4 <Delay_Init>
	#endif

	printf("Configuracion del systick System Clock -> %lu\n",SystemCoreClock);
 8001b46:	4b3d      	ldr	r3, [pc, #244]	@ (8001c3c <main+0x118>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	483d      	ldr	r0, [pc, #244]	@ (8001c44 <main+0x120>)
 8001b4e:	f000 fbad 	bl	80022ac <iprintf>

	/*DMA*/
	DMA2_Stream4_Config();
 8001b52:	f000 f8bf 	bl	8001cd4 <DMA2_Stream4_Config>
	printf("Configuracion del DMA\n");
 8001b56:	483c      	ldr	r0, [pc, #240]	@ (8001c48 <main+0x124>)
 8001b58:	f000 fc10 	bl	800237c <puts>

	/*GPIO Config*/
	GPIO_Output_Config(GPIOA, 5, PUPDR_NONE, OSPEEDR_HIGH, OTYPER_PP);
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2302      	movs	r3, #2
 8001b62:	2200      	movs	r2, #0
 8001b64:	2105      	movs	r1, #5
 8001b66:	4839      	ldr	r0, [pc, #228]	@ (8001c4c <main+0x128>)
 8001b68:	f7ff f96c 	bl	8000e44 <GPIO_Output_Config>
	GPIO_Input_Config(BUTTON_GPIO, BUTTON_PIN, PULL_NONE, &button_exti);
 8001b6c:	4b38      	ldr	r3, [pc, #224]	@ (8001c50 <main+0x12c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	210d      	movs	r1, #13
 8001b72:	4838      	ldr	r0, [pc, #224]	@ (8001c54 <main+0x130>)
 8001b74:	f7ff f8c0 	bl	8000cf8 <GPIO_Input_Config>
	GPIO_Analog_Config(AN0_GPIO, AN0_Pin, ADC1_Cycles_84);
 8001b78:	2204      	movs	r2, #4
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4833      	ldr	r0, [pc, #204]	@ (8001c4c <main+0x128>)
 8001b7e:	f7ff fbef 	bl	8001360 <GPIO_Analog_Config>
	GPIO_Analog_Config(AN1_GPIO, AN1_Pin, ADC1_Cycles_84);
 8001b82:	2204      	movs	r2, #4
 8001b84:	2101      	movs	r1, #1
 8001b86:	4831      	ldr	r0, [pc, #196]	@ (8001c4c <main+0x128>)
 8001b88:	f7ff fbea 	bl	8001360 <GPIO_Analog_Config>
	GPIO_Analog_Config(AN2_GPIO, AN2_Pin, ADC1_Cycles_84);
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	2104      	movs	r1, #4
 8001b90:	482e      	ldr	r0, [pc, #184]	@ (8001c4c <main+0x128>)
 8001b92:	f7ff fbe5 	bl	8001360 <GPIO_Analog_Config>
	GPIO_Analog_Config(AN3_GPIO, AN3_Pin, ADC1_Cycles_84);
 8001b96:	2204      	movs	r2, #4
 8001b98:	2100      	movs	r1, #0
 8001b9a:	482f      	ldr	r0, [pc, #188]	@ (8001c58 <main+0x134>)
 8001b9c:	f7ff fbe0 	bl	8001360 <GPIO_Analog_Config>
	GPIO_Analog_Config(AN4_GPIO, AN4_Pin, ADC1_Cycles_84);
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	482b      	ldr	r0, [pc, #172]	@ (8001c54 <main+0x130>)
 8001ba6:	f7ff fbdb 	bl	8001360 <GPIO_Analog_Config>
	GPIO_Analog_Config(AN5_GPIO, AN5_Pin, ADC1_Cycles_84);
 8001baa:	2204      	movs	r2, #4
 8001bac:	2100      	movs	r1, #0
 8001bae:	4829      	ldr	r0, [pc, #164]	@ (8001c54 <main+0x130>)
 8001bb0:	f7ff fbd6 	bl	8001360 <GPIO_Analog_Config>

	adc1_config(&adc1_config1);
 8001bb4:	4829      	ldr	r0, [pc, #164]	@ (8001c5c <main+0x138>)
 8001bb6:	f7ff fdcf 	bl	8001758 <adc1_config>
	adc1_disable();
 8001bba:	f7ff ff5d 	bl	8001a78 <adc1_disable>
	ADC1->CR2 |= 1U<<ADC_CR2_EXTEN_Pos; //Rising
 8001bbe:	4b28      	ldr	r3, [pc, #160]	@ (8001c60 <main+0x13c>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	4a27      	ldr	r2, [pc, #156]	@ (8001c60 <main+0x13c>)
 8001bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc8:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= 6U<<ADC_CR2_EXTSEL_Pos; //timer2 trgo
 8001bca:	4b25      	ldr	r3, [pc, #148]	@ (8001c60 <main+0x13c>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	4a24      	ldr	r2, [pc, #144]	@ (8001c60 <main+0x13c>)
 8001bd0:	f043 63c0 	orr.w	r3, r3, #100663296	@ 0x6000000
 8001bd4:	6093      	str	r3, [r2, #8]
	adc1_enable();
 8001bd6:	f7ff ff3f 	bl	8001a58 <adc1_enable>
	timer2_trgo();
 8001bda:	f000 f909 	bl	8001df0 <timer2_trgo>

	printf("Configuracion de ADC\n");
 8001bde:	4821      	ldr	r0, [pc, #132]	@ (8001c64 <main+0x140>)
 8001be0:	f000 fbcc 	bl	800237c <puts>

	while(1)
	{
		if(end_of_conversion)
 8001be4:	4b20      	ldr	r3, [pc, #128]	@ (8001c68 <main+0x144>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0fb      	beq.n	8001be4 <main+0xc0>
		{
			end_of_conversion = 0;
 8001bec:	4b1e      	ldr	r3, [pc, #120]	@ (8001c68 <main+0x144>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
			printf("Ch 0: %u\r\n", adcData[0]);
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c6c <main+0x148>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	481d      	ldr	r0, [pc, #116]	@ (8001c70 <main+0x14c>)
 8001bfa:	f000 fb57 	bl	80022ac <iprintf>
			printf("Ch 1: %u\r\n", adcData[1]);
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <main+0x148>)
 8001c00:	885b      	ldrh	r3, [r3, #2]
 8001c02:	4619      	mov	r1, r3
 8001c04:	481b      	ldr	r0, [pc, #108]	@ (8001c74 <main+0x150>)
 8001c06:	f000 fb51 	bl	80022ac <iprintf>
			printf("Ch 2: %u\r\n", adcData[2]);
 8001c0a:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <main+0x148>)
 8001c0c:	889b      	ldrh	r3, [r3, #4]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4819      	ldr	r0, [pc, #100]	@ (8001c78 <main+0x154>)
 8001c12:	f000 fb4b 	bl	80022ac <iprintf>
			printf("Ch 3: %u\r\n", adcData[3]);
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <main+0x148>)
 8001c18:	88db      	ldrh	r3, [r3, #6]
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4817      	ldr	r0, [pc, #92]	@ (8001c7c <main+0x158>)
 8001c1e:	f000 fb45 	bl	80022ac <iprintf>
			printf("Ch 4: %u\r\n", adcData[4]);
 8001c22:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <main+0x148>)
 8001c24:	891b      	ldrh	r3, [r3, #8]
 8001c26:	4619      	mov	r1, r3
 8001c28:	4815      	ldr	r0, [pc, #84]	@ (8001c80 <main+0x15c>)
 8001c2a:	f000 fb3f 	bl	80022ac <iprintf>
			printf("Ch 5: %u\r\n\n", adcData[5]);
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <main+0x148>)
 8001c30:	895b      	ldrh	r3, [r3, #10]
 8001c32:	4619      	mov	r1, r3
 8001c34:	4813      	ldr	r0, [pc, #76]	@ (8001c84 <main+0x160>)
 8001c36:	f000 fb39 	bl	80022ac <iprintf>
		if(end_of_conversion)
 8001c3a:	e7d3      	b.n	8001be4 <main+0xc0>
 8001c3c:	20000000 	.word	0x20000000
 8001c40:	10624dd3 	.word	0x10624dd3
 8001c44:	08003058 	.word	0x08003058
 8001c48:	08003088 	.word	0x08003088
 8001c4c:	40020000 	.word	0x40020000
 8001c50:	2000009c 	.word	0x2000009c
 8001c54:	40020800 	.word	0x40020800
 8001c58:	40020400 	.word	0x40020400
 8001c5c:	20000004 	.word	0x20000004
 8001c60:	40012000 	.word	0x40012000
 8001c64:	080030a0 	.word	0x080030a0
 8001c68:	200000b0 	.word	0x200000b0
 8001c6c:	200000a4 	.word	0x200000a4
 8001c70:	080030b8 	.word	0x080030b8
 8001c74:	080030c4 	.word	0x080030c4
 8001c78:	080030d0 	.word	0x080030d0
 8001c7c:	080030dc 	.word	0x080030dc
 8001c80:	080030e8 	.word	0x080030e8
 8001c84:	080030f4 	.word	0x080030f4

08001c88 <__io_putchar>:
	}
}

/* Definición de funciones */
int __io_putchar(int ch)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
	uint8_t c = ch & 0xFF;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	73fb      	strb	r3, [r7, #15]
	ITM_SendChar(c);
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff ff1c 	bl	8001ad4 <ITM_SendChar>
	return ch;
 8001c9c:	687b      	ldr	r3, [r7, #4]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <adc_user_handler>:


void adc_user_handler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
	//Luego de empezar el start, se esperará a que realice la conversión e ingresará a la función
	pot0 = ((uint16_t)(ADC1->DR & 0x0000FFFF));
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <adc_user_handler+0x20>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <adc_user_handler+0x24>)
 8001cb4:	801a      	strh	r2, [r3, #0]
	printf("Pot 0 -> %u\n", pot0);
 8001cb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <adc_user_handler+0x24>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4804      	ldr	r0, [pc, #16]	@ (8001cd0 <adc_user_handler+0x28>)
 8001cbe:	f000 faf5 	bl	80022ac <iprintf>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40012000 	.word	0x40012000
 8001ccc:	200000a0 	.word	0x200000a0
 8001cd0:	08003100 	.word	0x08003100

08001cd4 <DMA2_Stream4_Config>:

void DMA2_Stream4_Config(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	//Habilitar reloj
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001cd8:	4b40      	ldr	r3, [pc, #256]	@ (8001ddc <DMA2_Stream4_Config+0x108>)
 8001cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cdc:	4a3f      	ldr	r2, [pc, #252]	@ (8001ddc <DMA2_Stream4_Config+0x108>)
 8001cde:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ce2:	6313      	str	r3, [r2, #48]	@ 0x30

	//Deshabilitar stream en caso está habilitado
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8001ce4:	4b3e      	ldr	r3, [pc, #248]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a3d      	ldr	r2, [pc, #244]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001cea:	f023 0301 	bic.w	r3, r3, #1
 8001cee:	6013      	str	r3, [r2, #0]

	//Verificar cambio (demora un poco debido a que termina de transferir data anterior)
	while(DMA2_Stream4->CR & DMA_SxCR_EN);
 8001cf0:	bf00      	nop
 8001cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f9      	bne.n	8001cf2 <DMA2_Stream4_Config+0x1e>

	//Deshabilitar LISR o HISR antes de habilitar stream
	DMA2->HIFCR |= ((0xF<<2) + 1U);
 8001cfe:	4b39      	ldr	r3, [pc, #228]	@ (8001de4 <DMA2_Stream4_Config+0x110>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	4a38      	ldr	r2, [pc, #224]	@ (8001de4 <DMA2_Stream4_Config+0x110>)
 8001d04:	f043 033d 	orr.w	r3, r3, #61	@ 0x3d
 8001d08:	60d3      	str	r3, [r2, #12]

	//Seleccionar el peripheral address (En este caso del ADC en Memory Map + registro a leer)
	DMA2_Stream4->PAR = (uint32_t)(0x40012000 + 0x4C); //ADC Base + DR register
 8001d0a:	4b35      	ldr	r3, [pc, #212]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d0c:	4a36      	ldr	r2, [pc, #216]	@ (8001de8 <DMA2_Stream4_Config+0x114>)
 8001d0e:	609a      	str	r2, [r3, #8]
	//DMA2_Stream4->PAR = (uint32_t)&(ADC1->DR) //Equivalente

	//Seleccionar el memory address(Dirección del buffer donde se almacena)
	DMA2_Stream4->M0AR = (uint32_t)adcData;
 8001d10:	4b33      	ldr	r3, [pc, #204]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d12:	4a36      	ldr	r2, [pc, #216]	@ (8001dec <DMA2_Stream4_Config+0x118>)
 8001d14:	60da      	str	r2, [r3, #12]

	//Configurar el total número de datos a transferirse
	DMA2_Stream4->NDTR = 6U;
 8001d16:	4b32      	ldr	r3, [pc, #200]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d18:	2206      	movs	r2, #6
 8001d1a:	605a      	str	r2, [r3, #4]

	//Seleccionar el canal DMA
	DMA2_Stream4->CR &= ~DMA_SxCR_CHSEL_Msk; //Channel 0 del Stream 4
 8001d1c:	4b30      	ldr	r3, [pc, #192]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a2f      	ldr	r2, [pc, #188]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d22:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8001d26:	6013      	str	r3, [r2, #0]

	//Se omite aquí un paso del reference manual

	//Configurar prioridad
	DMA2_Stream4->CR &= ~DMA_SxCR_PL;
 8001d28:	4b2d      	ldr	r3, [pc, #180]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a2c      	ldr	r2, [pc, #176]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d2e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001d32:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= (0b11U<<DMA_SxCR_PL_Pos); //High priority
 8001d34:	4b2a      	ldr	r3, [pc, #168]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a29      	ldr	r2, [pc, #164]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d3a:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8001d3e:	6013      	str	r3, [r2, #0]

	//Configurar Directo Mode o FIFO
	DMA2_Stream4->FCR &= ~DMA_SxFCR_DMDIS; //Direct mode
 8001d40:	4b27      	ldr	r3, [pc, #156]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d42:	695b      	ldr	r3, [r3, #20]
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d46:	f023 0304 	bic.w	r3, r3, #4
 8001d4a:	6153      	str	r3, [r2, #20]
	//Fifo threshold (no afecta en nada si utilizamos el direct mode)

	/*Configurar modo de transferencia, tamaño de datos, modo circutlar, etc*/

	//Peripheral address size offset
	DMA2_Stream4->CR &= ~DMA_SxCR_PINCOS; //None
 8001d4c:	4b24      	ldr	r3, [pc, #144]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a23      	ldr	r2, [pc, #140]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d52:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d56:	6013      	str	r3, [r2, #0]

	//Memory data size
	DMA2_Stream4->CR &= ~DMA_SxCR_MSIZE;
 8001d58:	4b21      	ldr	r3, [pc, #132]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a20      	ldr	r2, [pc, #128]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d5e:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001d62:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= (0b01U<<DMA_SxCR_MSIZE_Pos); //half word - 16 bit
 8001d64:	4b1e      	ldr	r3, [pc, #120]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d6a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d6e:	6013      	str	r3, [r2, #0]

	//Peripheral data size
	DMA2_Stream4->CR &= ~DMA_SxCR_PSIZE;
 8001d70:	4b1b      	ldr	r3, [pc, #108]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a1a      	ldr	r2, [pc, #104]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d76:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8001d7a:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= (0b01U<<DMA_SxCR_PSIZE_Pos); //half word - 16 bit
 8001d7c:	4b18      	ldr	r3, [pc, #96]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a17      	ldr	r2, [pc, #92]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d82:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d86:	6013      	str	r3, [r2, #0]

	//Peripheral increment mode (el periférico es fijo)
	DMA2_Stream4->CR &= ~DMA_SxCR_PINC_Msk;
 8001d88:	4b15      	ldr	r3, [pc, #84]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a14      	ldr	r2, [pc, #80]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d8e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d92:	6013      	str	r3, [r2, #0]

	//Memory increment mode
	DMA2_Stream4->CR &= ~DMA_SxCR_MINC_Msk;
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a11      	ldr	r2, [pc, #68]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001d9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001d9e:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= (1U<<DMA_SxCR_MINC_Pos);
 8001da0:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a0e      	ldr	r2, [pc, #56]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001da6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001daa:	6013      	str	r3, [r2, #0]

	//Modo circular
	DMA2_Stream4->CR |= (1U<<DMA_SxCR_CIRC_Pos);
 8001dac:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a0b      	ldr	r2, [pc, #44]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001db2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001db6:	6013      	str	r3, [r2, #0]

	//Configurar interrupciones
	DMA2_Stream4->CR |= ((1U<<DMA_SxCR_DMEIE_Pos)|(1U<<DMA_SxCR_TEIE_Pos)|(1U<<DMA_SxCR_HTIE_Pos)|(1U<<DMA_SxCR_TCIE_Pos));
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001dbe:	f043 031e 	orr.w	r3, r3, #30
 8001dc2:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001dc4:	203c      	movs	r0, #60	@ 0x3c
 8001dc6:	f7ff fe67 	bl	8001a98 <__NVIC_EnableIRQ>

	//Habilitar el stream
	DMA2_Stream4->CR |= DMA_SxCR_EN;
 8001dca:	4b05      	ldr	r3, [pc, #20]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a04      	ldr	r2, [pc, #16]	@ (8001de0 <DMA2_Stream4_Config+0x10c>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6013      	str	r3, [r2, #0]

}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40026470 	.word	0x40026470
 8001de4:	40026400 	.word	0x40026400
 8001de8:	4001204c 	.word	0x4001204c
 8001dec:	200000a4 	.word	0x200000a4

08001df0 <timer2_trgo>:


void timer2_trgo(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
	/*Activamos RCC del TIM4*/
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001df4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e70 <timer2_trgo+0x80>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	4a1d      	ldr	r2, [pc, #116]	@ (8001e70 <timer2_trgo+0x80>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6413      	str	r3, [r2, #64]	@ 0x40
	/*Calculo del prescaler*/
	TIM2->CR1 &= ~TIM_CR1_CEN; //Deshabilitamos timer
 8001e00:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e0a:	f023 0301 	bic.w	r3, r3, #1
 8001e0e:	6013      	str	r3, [r2, #0]
	TIM2->PSC = 8400U - 1U;
 8001e10:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e14:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001e18:	629a      	str	r2, [r3, #40]	@ 0x28
	/*Calculo del auto-reload*/
	TIM2->ARR = 10000U - 1U;
 8001e1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e1e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e22:	62da      	str	r2, [r3, #44]	@ 0x2c
	/**/
	TIM2->EGR |= TIM_EGR_UG;
 8001e24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6153      	str	r3, [r2, #20]
	/*Master TRGO*/
	TIM2->CR2 &= ~TIM_CR2_MMS_Msk;
 8001e34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e42:	6053      	str	r3, [r2, #4]
	TIM2->CR2 |= 0b010U<<TIM_CR2_MMS_Pos; //In Update
 8001e44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e4e:	f043 0320 	orr.w	r3, r3, #32
 8001e52:	6053      	str	r3, [r2, #4]
	/*Activamos conteo*/
	TIM2->CR1 |= TIM_CR1_CEN;
 8001e54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6013      	str	r3, [r2, #0]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800

08001e74 <DMA_TransmitCpltCallback>:

void DMA_TransmitCpltCallback(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
	end_of_conversion = 1;
 8001e78:	4b03      	ldr	r3, [pc, #12]	@ (8001e88 <DMA_TransmitCpltCallback+0x14>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	701a      	strb	r2, [r3, #0]
	return;
 8001e7e:	bf00      	nop
}
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	200000b0 	.word	0x200000b0

08001e8c <DMA_HalfTransmitCpltCallback>:

void DMA_HalfTransmitCpltCallback(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
	return;
 8001e90:	bf00      	nop
}
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	af00      	add	r7, sp, #0
  while (1)
 8001e9e:	bf00      	nop
 8001ea0:	e7fd      	b.n	8001e9e <NMI_Handler+0x4>

08001ea2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	af00      	add	r7, sp, #0

  while (1)
 8001ea6:	bf00      	nop
 8001ea8:	e7fd      	b.n	8001ea6 <HardFault_Handler+0x4>

08001eaa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  while (1)
 8001eae:	bf00      	nop
 8001eb0:	e7fd      	b.n	8001eae <MemManage_Handler+0x4>

08001eb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  while (1)
 8001eb6:	bf00      	nop
 8001eb8:	e7fd      	b.n	8001eb6 <BusFault_Handler+0x4>

08001eba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	af00      	add	r7, sp, #0
  while (1)
 8001ebe:	bf00      	nop
 8001ec0:	e7fd      	b.n	8001ebe <UsageFault_Handler+0x4>

08001ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0

}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0

}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	af00      	add	r7, sp, #0

}
 8001ee2:	bf00      	nop
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
	uwTick++;
 8001ef0:	4b04      	ldr	r3, [pc, #16]	@ (8001f04 <SysTick_Handler+0x18>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	4a03      	ldr	r2, [pc, #12]	@ (8001f04 <SysTick_Handler+0x18>)
 8001ef8:	6013      	str	r3, [r2, #0]
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	20000098 	.word	0x20000098

08001f08 <ADC_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

void ADC_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
	adc_user_handler();
 8001f0c:	f7ff fecc 	bl	8001ca8 <adc_user_handler>
	return;
 8001f10:	bf00      	nop
}
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler()
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
	//Transfer Complete
	if(DMA2->HISR & (1<<DMA_HISR_TCIF4_Pos))
 8001f18:	4b1b      	ldr	r3, [pc, #108]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0320 	and.w	r3, r3, #32
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d007      	beq.n	8001f34 <DMA2_Stream4_IRQHandler+0x20>
	{
		//Clear flag
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 8001f24:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	4a17      	ldr	r2, [pc, #92]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f2a:	f043 0320 	orr.w	r3, r3, #32
 8001f2e:	60d3      	str	r3, [r2, #12]
		//Evaluar
		DMA_TransmitCpltCallback();
 8001f30:	f7ff ffa0 	bl	8001e74 <DMA_TransmitCpltCallback>
	}
	//Half Complete
	if(DMA2->HISR & (1<<DMA_HISR_HTIF4_Pos))
 8001f34:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d007      	beq.n	8001f50 <DMA2_Stream4_IRQHandler+0x3c>
	{
		//Clear flag
		DMA2->HIFCR |= DMA_HIFCR_CHTIF4;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	4a10      	ldr	r2, [pc, #64]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f46:	f043 0310 	orr.w	r3, r3, #16
 8001f4a:	60d3      	str	r3, [r2, #12]
		//Evaluar
		DMA_HalfTransmitCpltCallback();
 8001f4c:	f7ff ff9e 	bl	8001e8c <DMA_HalfTransmitCpltCallback>
	}
	//Error Complete
	if(DMA2->HISR & (1<<DMA_HISR_TEIF4_Pos))
 8001f50:	4b0d      	ldr	r3, [pc, #52]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0308 	and.w	r3, r3, #8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <DMA2_Stream4_IRQHandler+0x54>
	{
		//Clear flag
		DMA2->HIFCR |= DMA_HIFCR_CTEIF4;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4a09      	ldr	r2, [pc, #36]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f62:	f043 0308 	orr.w	r3, r3, #8
 8001f66:	60d3      	str	r3, [r2, #12]
		//Evaluar

	}
	//Direct Mode Error
	if(DMA2->HISR & (1<<DMA_HISR_DMEIF4))
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 0310 	and.w	r3, r3, #16
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d006      	beq.n	8001f82 <DMA2_Stream4_IRQHandler+0x6e>
	{
		//Clear flag
		DMA2->HIFCR |= DMA_HIFCR_CDMEIF4;
 8001f74:	4b04      	ldr	r3, [pc, #16]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	4a03      	ldr	r2, [pc, #12]	@ (8001f88 <DMA2_Stream4_IRQHandler+0x74>)
 8001f7a:	f043 0304 	orr.w	r3, r3, #4
 8001f7e:	60d3      	str	r3, [r2, #12]
		//Evaluar

	}

	return;
 8001f80:	bf00      	nop
 8001f82:	bf00      	nop
}
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40026400 	.word	0x40026400

08001f8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	e00a      	b.n	8001fb4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f9e:	f3af 8000 	nop.w
 8001fa2:	4601      	mov	r1, r0
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	60ba      	str	r2, [r7, #8]
 8001faa:	b2ca      	uxtb	r2, r1
 8001fac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	dbf0      	blt.n	8001f9e <_read+0x12>
  }

  return len;
 8001fbc:	687b      	ldr	r3, [r7, #4]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b086      	sub	sp, #24
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	60f8      	str	r0, [r7, #12]
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	e009      	b.n	8001fec <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	1c5a      	adds	r2, r3, #1
 8001fdc:	60ba      	str	r2, [r7, #8]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fe51 	bl	8001c88 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	dbf1      	blt.n	8001fd8 <_write+0x12>
  }
  return len;
 8001ff4:	687b      	ldr	r3, [r7, #4]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <_close>:

int _close(int file)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
}
 800200a:	4618      	mov	r0, r3
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002016:	b480      	push	{r7}
 8002018:	b083      	sub	sp, #12
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002026:	605a      	str	r2, [r3, #4]
  return 0;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <_isatty>:

int _isatty(int file)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800203e:	2301      	movs	r3, #1
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002070:	4a14      	ldr	r2, [pc, #80]	@ (80020c4 <_sbrk+0x5c>)
 8002072:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <_sbrk+0x60>)
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800207c:	4b13      	ldr	r3, [pc, #76]	@ (80020cc <_sbrk+0x64>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d102      	bne.n	800208a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002084:	4b11      	ldr	r3, [pc, #68]	@ (80020cc <_sbrk+0x64>)
 8002086:	4a12      	ldr	r2, [pc, #72]	@ (80020d0 <_sbrk+0x68>)
 8002088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800208a:	4b10      	ldr	r3, [pc, #64]	@ (80020cc <_sbrk+0x64>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	429a      	cmp	r2, r3
 8002096:	d207      	bcs.n	80020a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002098:	f000 fa9e 	bl	80025d8 <__errno>
 800209c:	4603      	mov	r3, r0
 800209e:	220c      	movs	r2, #12
 80020a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020a2:	f04f 33ff 	mov.w	r3, #4294967295
 80020a6:	e009      	b.n	80020bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a8:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <_sbrk+0x64>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ae:	4b07      	ldr	r3, [pc, #28]	@ (80020cc <_sbrk+0x64>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	4a05      	ldr	r2, [pc, #20]	@ (80020cc <_sbrk+0x64>)
 80020b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ba:	68fb      	ldr	r3, [r7, #12]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	20018000 	.word	0x20018000
 80020c8:	00000400 	.word	0x00000400
 80020cc:	200000b4 	.word	0x200000b4
 80020d0:	20000208 	.word	0x20000208

080020d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020d4:	480d      	ldr	r0, [pc, #52]	@ (800210c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80020d8:	f7fe fcc0 	bl	8000a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020dc:	480c      	ldr	r0, [pc, #48]	@ (8002110 <LoopForever+0x6>)
  ldr r1, =_edata
 80020de:	490d      	ldr	r1, [pc, #52]	@ (8002114 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002118 <LoopForever+0xe>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <LoopForever+0x12>)
  ldr r4, =_ebss
 80020f4:	4c0a      	ldr	r4, [pc, #40]	@ (8002120 <LoopForever+0x16>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002102:	f000 fa6f 	bl	80025e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002106:	f7ff fd0d 	bl	8001b24 <main>

0800210a <LoopForever>:

LoopForever:
  b LoopForever
 800210a:	e7fe      	b.n	800210a <LoopForever>
  ldr   r0, =_estack
 800210c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002114:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002118:	08003164 	.word	0x08003164
  ldr r2, =_sbss
 800211c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002120:	20000204 	.word	0x20000204

08002124 <DMA1_Stream0_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002124:	e7fe      	b.n	8002124 <DMA1_Stream0_IRQHandler>
	...

08002128 <std>:
 8002128:	2300      	movs	r3, #0
 800212a:	b510      	push	{r4, lr}
 800212c:	4604      	mov	r4, r0
 800212e:	e9c0 3300 	strd	r3, r3, [r0]
 8002132:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002136:	6083      	str	r3, [r0, #8]
 8002138:	8181      	strh	r1, [r0, #12]
 800213a:	6643      	str	r3, [r0, #100]	@ 0x64
 800213c:	81c2      	strh	r2, [r0, #14]
 800213e:	6183      	str	r3, [r0, #24]
 8002140:	4619      	mov	r1, r3
 8002142:	2208      	movs	r2, #8
 8002144:	305c      	adds	r0, #92	@ 0x5c
 8002146:	f000 f9f9 	bl	800253c <memset>
 800214a:	4b0d      	ldr	r3, [pc, #52]	@ (8002180 <std+0x58>)
 800214c:	6263      	str	r3, [r4, #36]	@ 0x24
 800214e:	4b0d      	ldr	r3, [pc, #52]	@ (8002184 <std+0x5c>)
 8002150:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <std+0x60>)
 8002154:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002156:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <std+0x64>)
 8002158:	6323      	str	r3, [r4, #48]	@ 0x30
 800215a:	4b0d      	ldr	r3, [pc, #52]	@ (8002190 <std+0x68>)
 800215c:	6224      	str	r4, [r4, #32]
 800215e:	429c      	cmp	r4, r3
 8002160:	d006      	beq.n	8002170 <std+0x48>
 8002162:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002166:	4294      	cmp	r4, r2
 8002168:	d002      	beq.n	8002170 <std+0x48>
 800216a:	33d0      	adds	r3, #208	@ 0xd0
 800216c:	429c      	cmp	r4, r3
 800216e:	d105      	bne.n	800217c <std+0x54>
 8002170:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002174:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002178:	f000 ba58 	b.w	800262c <__retarget_lock_init_recursive>
 800217c:	bd10      	pop	{r4, pc}
 800217e:	bf00      	nop
 8002180:	0800238d 	.word	0x0800238d
 8002184:	080023af 	.word	0x080023af
 8002188:	080023e7 	.word	0x080023e7
 800218c:	0800240b 	.word	0x0800240b
 8002190:	200000b8 	.word	0x200000b8

08002194 <stdio_exit_handler>:
 8002194:	4a02      	ldr	r2, [pc, #8]	@ (80021a0 <stdio_exit_handler+0xc>)
 8002196:	4903      	ldr	r1, [pc, #12]	@ (80021a4 <stdio_exit_handler+0x10>)
 8002198:	4803      	ldr	r0, [pc, #12]	@ (80021a8 <stdio_exit_handler+0x14>)
 800219a:	f000 b869 	b.w	8002270 <_fwalk_sglue>
 800219e:	bf00      	nop
 80021a0:	20000020 	.word	0x20000020
 80021a4:	08002ec9 	.word	0x08002ec9
 80021a8:	20000030 	.word	0x20000030

080021ac <cleanup_stdio>:
 80021ac:	6841      	ldr	r1, [r0, #4]
 80021ae:	4b0c      	ldr	r3, [pc, #48]	@ (80021e0 <cleanup_stdio+0x34>)
 80021b0:	4299      	cmp	r1, r3
 80021b2:	b510      	push	{r4, lr}
 80021b4:	4604      	mov	r4, r0
 80021b6:	d001      	beq.n	80021bc <cleanup_stdio+0x10>
 80021b8:	f000 fe86 	bl	8002ec8 <_fflush_r>
 80021bc:	68a1      	ldr	r1, [r4, #8]
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <cleanup_stdio+0x38>)
 80021c0:	4299      	cmp	r1, r3
 80021c2:	d002      	beq.n	80021ca <cleanup_stdio+0x1e>
 80021c4:	4620      	mov	r0, r4
 80021c6:	f000 fe7f 	bl	8002ec8 <_fflush_r>
 80021ca:	68e1      	ldr	r1, [r4, #12]
 80021cc:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <cleanup_stdio+0x3c>)
 80021ce:	4299      	cmp	r1, r3
 80021d0:	d004      	beq.n	80021dc <cleanup_stdio+0x30>
 80021d2:	4620      	mov	r0, r4
 80021d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021d8:	f000 be76 	b.w	8002ec8 <_fflush_r>
 80021dc:	bd10      	pop	{r4, pc}
 80021de:	bf00      	nop
 80021e0:	200000b8 	.word	0x200000b8
 80021e4:	20000120 	.word	0x20000120
 80021e8:	20000188 	.word	0x20000188

080021ec <global_stdio_init.part.0>:
 80021ec:	b510      	push	{r4, lr}
 80021ee:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <global_stdio_init.part.0+0x30>)
 80021f0:	4c0b      	ldr	r4, [pc, #44]	@ (8002220 <global_stdio_init.part.0+0x34>)
 80021f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002224 <global_stdio_init.part.0+0x38>)
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	4620      	mov	r0, r4
 80021f8:	2200      	movs	r2, #0
 80021fa:	2104      	movs	r1, #4
 80021fc:	f7ff ff94 	bl	8002128 <std>
 8002200:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002204:	2201      	movs	r2, #1
 8002206:	2109      	movs	r1, #9
 8002208:	f7ff ff8e 	bl	8002128 <std>
 800220c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002210:	2202      	movs	r2, #2
 8002212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002216:	2112      	movs	r1, #18
 8002218:	f7ff bf86 	b.w	8002128 <std>
 800221c:	200001f0 	.word	0x200001f0
 8002220:	200000b8 	.word	0x200000b8
 8002224:	08002195 	.word	0x08002195

08002228 <__sfp_lock_acquire>:
 8002228:	4801      	ldr	r0, [pc, #4]	@ (8002230 <__sfp_lock_acquire+0x8>)
 800222a:	f000 ba00 	b.w	800262e <__retarget_lock_acquire_recursive>
 800222e:	bf00      	nop
 8002230:	200001f9 	.word	0x200001f9

08002234 <__sfp_lock_release>:
 8002234:	4801      	ldr	r0, [pc, #4]	@ (800223c <__sfp_lock_release+0x8>)
 8002236:	f000 b9fb 	b.w	8002630 <__retarget_lock_release_recursive>
 800223a:	bf00      	nop
 800223c:	200001f9 	.word	0x200001f9

08002240 <__sinit>:
 8002240:	b510      	push	{r4, lr}
 8002242:	4604      	mov	r4, r0
 8002244:	f7ff fff0 	bl	8002228 <__sfp_lock_acquire>
 8002248:	6a23      	ldr	r3, [r4, #32]
 800224a:	b11b      	cbz	r3, 8002254 <__sinit+0x14>
 800224c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002250:	f7ff bff0 	b.w	8002234 <__sfp_lock_release>
 8002254:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <__sinit+0x28>)
 8002256:	6223      	str	r3, [r4, #32]
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <__sinit+0x2c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1f5      	bne.n	800224c <__sinit+0xc>
 8002260:	f7ff ffc4 	bl	80021ec <global_stdio_init.part.0>
 8002264:	e7f2      	b.n	800224c <__sinit+0xc>
 8002266:	bf00      	nop
 8002268:	080021ad 	.word	0x080021ad
 800226c:	200001f0 	.word	0x200001f0

08002270 <_fwalk_sglue>:
 8002270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002274:	4607      	mov	r7, r0
 8002276:	4688      	mov	r8, r1
 8002278:	4614      	mov	r4, r2
 800227a:	2600      	movs	r6, #0
 800227c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002280:	f1b9 0901 	subs.w	r9, r9, #1
 8002284:	d505      	bpl.n	8002292 <_fwalk_sglue+0x22>
 8002286:	6824      	ldr	r4, [r4, #0]
 8002288:	2c00      	cmp	r4, #0
 800228a:	d1f7      	bne.n	800227c <_fwalk_sglue+0xc>
 800228c:	4630      	mov	r0, r6
 800228e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002292:	89ab      	ldrh	r3, [r5, #12]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d907      	bls.n	80022a8 <_fwalk_sglue+0x38>
 8002298:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800229c:	3301      	adds	r3, #1
 800229e:	d003      	beq.n	80022a8 <_fwalk_sglue+0x38>
 80022a0:	4629      	mov	r1, r5
 80022a2:	4638      	mov	r0, r7
 80022a4:	47c0      	blx	r8
 80022a6:	4306      	orrs	r6, r0
 80022a8:	3568      	adds	r5, #104	@ 0x68
 80022aa:	e7e9      	b.n	8002280 <_fwalk_sglue+0x10>

080022ac <iprintf>:
 80022ac:	b40f      	push	{r0, r1, r2, r3}
 80022ae:	b507      	push	{r0, r1, r2, lr}
 80022b0:	4906      	ldr	r1, [pc, #24]	@ (80022cc <iprintf+0x20>)
 80022b2:	ab04      	add	r3, sp, #16
 80022b4:	6808      	ldr	r0, [r1, #0]
 80022b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80022ba:	6881      	ldr	r1, [r0, #8]
 80022bc:	9301      	str	r3, [sp, #4]
 80022be:	f000 fadb 	bl	8002878 <_vfiprintf_r>
 80022c2:	b003      	add	sp, #12
 80022c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80022c8:	b004      	add	sp, #16
 80022ca:	4770      	bx	lr
 80022cc:	2000002c 	.word	0x2000002c

080022d0 <_puts_r>:
 80022d0:	6a03      	ldr	r3, [r0, #32]
 80022d2:	b570      	push	{r4, r5, r6, lr}
 80022d4:	6884      	ldr	r4, [r0, #8]
 80022d6:	4605      	mov	r5, r0
 80022d8:	460e      	mov	r6, r1
 80022da:	b90b      	cbnz	r3, 80022e0 <_puts_r+0x10>
 80022dc:	f7ff ffb0 	bl	8002240 <__sinit>
 80022e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022e2:	07db      	lsls	r3, r3, #31
 80022e4:	d405      	bmi.n	80022f2 <_puts_r+0x22>
 80022e6:	89a3      	ldrh	r3, [r4, #12]
 80022e8:	0598      	lsls	r0, r3, #22
 80022ea:	d402      	bmi.n	80022f2 <_puts_r+0x22>
 80022ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022ee:	f000 f99e 	bl	800262e <__retarget_lock_acquire_recursive>
 80022f2:	89a3      	ldrh	r3, [r4, #12]
 80022f4:	0719      	lsls	r1, r3, #28
 80022f6:	d502      	bpl.n	80022fe <_puts_r+0x2e>
 80022f8:	6923      	ldr	r3, [r4, #16]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d135      	bne.n	800236a <_puts_r+0x9a>
 80022fe:	4621      	mov	r1, r4
 8002300:	4628      	mov	r0, r5
 8002302:	f000 f8c5 	bl	8002490 <__swsetup_r>
 8002306:	b380      	cbz	r0, 800236a <_puts_r+0x9a>
 8002308:	f04f 35ff 	mov.w	r5, #4294967295
 800230c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800230e:	07da      	lsls	r2, r3, #31
 8002310:	d405      	bmi.n	800231e <_puts_r+0x4e>
 8002312:	89a3      	ldrh	r3, [r4, #12]
 8002314:	059b      	lsls	r3, r3, #22
 8002316:	d402      	bmi.n	800231e <_puts_r+0x4e>
 8002318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800231a:	f000 f989 	bl	8002630 <__retarget_lock_release_recursive>
 800231e:	4628      	mov	r0, r5
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2b00      	cmp	r3, #0
 8002324:	da04      	bge.n	8002330 <_puts_r+0x60>
 8002326:	69a2      	ldr	r2, [r4, #24]
 8002328:	429a      	cmp	r2, r3
 800232a:	dc17      	bgt.n	800235c <_puts_r+0x8c>
 800232c:	290a      	cmp	r1, #10
 800232e:	d015      	beq.n	800235c <_puts_r+0x8c>
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	6022      	str	r2, [r4, #0]
 8002336:	7019      	strb	r1, [r3, #0]
 8002338:	68a3      	ldr	r3, [r4, #8]
 800233a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800233e:	3b01      	subs	r3, #1
 8002340:	60a3      	str	r3, [r4, #8]
 8002342:	2900      	cmp	r1, #0
 8002344:	d1ed      	bne.n	8002322 <_puts_r+0x52>
 8002346:	2b00      	cmp	r3, #0
 8002348:	da11      	bge.n	800236e <_puts_r+0x9e>
 800234a:	4622      	mov	r2, r4
 800234c:	210a      	movs	r1, #10
 800234e:	4628      	mov	r0, r5
 8002350:	f000 f85f 	bl	8002412 <__swbuf_r>
 8002354:	3001      	adds	r0, #1
 8002356:	d0d7      	beq.n	8002308 <_puts_r+0x38>
 8002358:	250a      	movs	r5, #10
 800235a:	e7d7      	b.n	800230c <_puts_r+0x3c>
 800235c:	4622      	mov	r2, r4
 800235e:	4628      	mov	r0, r5
 8002360:	f000 f857 	bl	8002412 <__swbuf_r>
 8002364:	3001      	adds	r0, #1
 8002366:	d1e7      	bne.n	8002338 <_puts_r+0x68>
 8002368:	e7ce      	b.n	8002308 <_puts_r+0x38>
 800236a:	3e01      	subs	r6, #1
 800236c:	e7e4      	b.n	8002338 <_puts_r+0x68>
 800236e:	6823      	ldr	r3, [r4, #0]
 8002370:	1c5a      	adds	r2, r3, #1
 8002372:	6022      	str	r2, [r4, #0]
 8002374:	220a      	movs	r2, #10
 8002376:	701a      	strb	r2, [r3, #0]
 8002378:	e7ee      	b.n	8002358 <_puts_r+0x88>
	...

0800237c <puts>:
 800237c:	4b02      	ldr	r3, [pc, #8]	@ (8002388 <puts+0xc>)
 800237e:	4601      	mov	r1, r0
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	f7ff bfa5 	b.w	80022d0 <_puts_r>
 8002386:	bf00      	nop
 8002388:	2000002c 	.word	0x2000002c

0800238c <__sread>:
 800238c:	b510      	push	{r4, lr}
 800238e:	460c      	mov	r4, r1
 8002390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002394:	f000 f8fc 	bl	8002590 <_read_r>
 8002398:	2800      	cmp	r0, #0
 800239a:	bfab      	itete	ge
 800239c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800239e:	89a3      	ldrhlt	r3, [r4, #12]
 80023a0:	181b      	addge	r3, r3, r0
 80023a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80023a6:	bfac      	ite	ge
 80023a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80023aa:	81a3      	strhlt	r3, [r4, #12]
 80023ac:	bd10      	pop	{r4, pc}

080023ae <__swrite>:
 80023ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023b2:	461f      	mov	r7, r3
 80023b4:	898b      	ldrh	r3, [r1, #12]
 80023b6:	05db      	lsls	r3, r3, #23
 80023b8:	4605      	mov	r5, r0
 80023ba:	460c      	mov	r4, r1
 80023bc:	4616      	mov	r6, r2
 80023be:	d505      	bpl.n	80023cc <__swrite+0x1e>
 80023c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023c4:	2302      	movs	r3, #2
 80023c6:	2200      	movs	r2, #0
 80023c8:	f000 f8d0 	bl	800256c <_lseek_r>
 80023cc:	89a3      	ldrh	r3, [r4, #12]
 80023ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80023d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80023d6:	81a3      	strh	r3, [r4, #12]
 80023d8:	4632      	mov	r2, r6
 80023da:	463b      	mov	r3, r7
 80023dc:	4628      	mov	r0, r5
 80023de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80023e2:	f000 b8e7 	b.w	80025b4 <_write_r>

080023e6 <__sseek>:
 80023e6:	b510      	push	{r4, lr}
 80023e8:	460c      	mov	r4, r1
 80023ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023ee:	f000 f8bd 	bl	800256c <_lseek_r>
 80023f2:	1c43      	adds	r3, r0, #1
 80023f4:	89a3      	ldrh	r3, [r4, #12]
 80023f6:	bf15      	itete	ne
 80023f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80023fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80023fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002402:	81a3      	strheq	r3, [r4, #12]
 8002404:	bf18      	it	ne
 8002406:	81a3      	strhne	r3, [r4, #12]
 8002408:	bd10      	pop	{r4, pc}

0800240a <__sclose>:
 800240a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800240e:	f000 b89d 	b.w	800254c <_close_r>

08002412 <__swbuf_r>:
 8002412:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002414:	460e      	mov	r6, r1
 8002416:	4614      	mov	r4, r2
 8002418:	4605      	mov	r5, r0
 800241a:	b118      	cbz	r0, 8002424 <__swbuf_r+0x12>
 800241c:	6a03      	ldr	r3, [r0, #32]
 800241e:	b90b      	cbnz	r3, 8002424 <__swbuf_r+0x12>
 8002420:	f7ff ff0e 	bl	8002240 <__sinit>
 8002424:	69a3      	ldr	r3, [r4, #24]
 8002426:	60a3      	str	r3, [r4, #8]
 8002428:	89a3      	ldrh	r3, [r4, #12]
 800242a:	071a      	lsls	r2, r3, #28
 800242c:	d501      	bpl.n	8002432 <__swbuf_r+0x20>
 800242e:	6923      	ldr	r3, [r4, #16]
 8002430:	b943      	cbnz	r3, 8002444 <__swbuf_r+0x32>
 8002432:	4621      	mov	r1, r4
 8002434:	4628      	mov	r0, r5
 8002436:	f000 f82b 	bl	8002490 <__swsetup_r>
 800243a:	b118      	cbz	r0, 8002444 <__swbuf_r+0x32>
 800243c:	f04f 37ff 	mov.w	r7, #4294967295
 8002440:	4638      	mov	r0, r7
 8002442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002444:	6823      	ldr	r3, [r4, #0]
 8002446:	6922      	ldr	r2, [r4, #16]
 8002448:	1a98      	subs	r0, r3, r2
 800244a:	6963      	ldr	r3, [r4, #20]
 800244c:	b2f6      	uxtb	r6, r6
 800244e:	4283      	cmp	r3, r0
 8002450:	4637      	mov	r7, r6
 8002452:	dc05      	bgt.n	8002460 <__swbuf_r+0x4e>
 8002454:	4621      	mov	r1, r4
 8002456:	4628      	mov	r0, r5
 8002458:	f000 fd36 	bl	8002ec8 <_fflush_r>
 800245c:	2800      	cmp	r0, #0
 800245e:	d1ed      	bne.n	800243c <__swbuf_r+0x2a>
 8002460:	68a3      	ldr	r3, [r4, #8]
 8002462:	3b01      	subs	r3, #1
 8002464:	60a3      	str	r3, [r4, #8]
 8002466:	6823      	ldr	r3, [r4, #0]
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	6022      	str	r2, [r4, #0]
 800246c:	701e      	strb	r6, [r3, #0]
 800246e:	6962      	ldr	r2, [r4, #20]
 8002470:	1c43      	adds	r3, r0, #1
 8002472:	429a      	cmp	r2, r3
 8002474:	d004      	beq.n	8002480 <__swbuf_r+0x6e>
 8002476:	89a3      	ldrh	r3, [r4, #12]
 8002478:	07db      	lsls	r3, r3, #31
 800247a:	d5e1      	bpl.n	8002440 <__swbuf_r+0x2e>
 800247c:	2e0a      	cmp	r6, #10
 800247e:	d1df      	bne.n	8002440 <__swbuf_r+0x2e>
 8002480:	4621      	mov	r1, r4
 8002482:	4628      	mov	r0, r5
 8002484:	f000 fd20 	bl	8002ec8 <_fflush_r>
 8002488:	2800      	cmp	r0, #0
 800248a:	d0d9      	beq.n	8002440 <__swbuf_r+0x2e>
 800248c:	e7d6      	b.n	800243c <__swbuf_r+0x2a>
	...

08002490 <__swsetup_r>:
 8002490:	b538      	push	{r3, r4, r5, lr}
 8002492:	4b29      	ldr	r3, [pc, #164]	@ (8002538 <__swsetup_r+0xa8>)
 8002494:	4605      	mov	r5, r0
 8002496:	6818      	ldr	r0, [r3, #0]
 8002498:	460c      	mov	r4, r1
 800249a:	b118      	cbz	r0, 80024a4 <__swsetup_r+0x14>
 800249c:	6a03      	ldr	r3, [r0, #32]
 800249e:	b90b      	cbnz	r3, 80024a4 <__swsetup_r+0x14>
 80024a0:	f7ff fece 	bl	8002240 <__sinit>
 80024a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024a8:	0719      	lsls	r1, r3, #28
 80024aa:	d422      	bmi.n	80024f2 <__swsetup_r+0x62>
 80024ac:	06da      	lsls	r2, r3, #27
 80024ae:	d407      	bmi.n	80024c0 <__swsetup_r+0x30>
 80024b0:	2209      	movs	r2, #9
 80024b2:	602a      	str	r2, [r5, #0]
 80024b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024b8:	81a3      	strh	r3, [r4, #12]
 80024ba:	f04f 30ff 	mov.w	r0, #4294967295
 80024be:	e033      	b.n	8002528 <__swsetup_r+0x98>
 80024c0:	0758      	lsls	r0, r3, #29
 80024c2:	d512      	bpl.n	80024ea <__swsetup_r+0x5a>
 80024c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80024c6:	b141      	cbz	r1, 80024da <__swsetup_r+0x4a>
 80024c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80024cc:	4299      	cmp	r1, r3
 80024ce:	d002      	beq.n	80024d6 <__swsetup_r+0x46>
 80024d0:	4628      	mov	r0, r5
 80024d2:	f000 f8af 	bl	8002634 <_free_r>
 80024d6:	2300      	movs	r3, #0
 80024d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80024da:	89a3      	ldrh	r3, [r4, #12]
 80024dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80024e0:	81a3      	strh	r3, [r4, #12]
 80024e2:	2300      	movs	r3, #0
 80024e4:	6063      	str	r3, [r4, #4]
 80024e6:	6923      	ldr	r3, [r4, #16]
 80024e8:	6023      	str	r3, [r4, #0]
 80024ea:	89a3      	ldrh	r3, [r4, #12]
 80024ec:	f043 0308 	orr.w	r3, r3, #8
 80024f0:	81a3      	strh	r3, [r4, #12]
 80024f2:	6923      	ldr	r3, [r4, #16]
 80024f4:	b94b      	cbnz	r3, 800250a <__swsetup_r+0x7a>
 80024f6:	89a3      	ldrh	r3, [r4, #12]
 80024f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80024fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002500:	d003      	beq.n	800250a <__swsetup_r+0x7a>
 8002502:	4621      	mov	r1, r4
 8002504:	4628      	mov	r0, r5
 8002506:	f000 fd2d 	bl	8002f64 <__smakebuf_r>
 800250a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800250e:	f013 0201 	ands.w	r2, r3, #1
 8002512:	d00a      	beq.n	800252a <__swsetup_r+0x9a>
 8002514:	2200      	movs	r2, #0
 8002516:	60a2      	str	r2, [r4, #8]
 8002518:	6962      	ldr	r2, [r4, #20]
 800251a:	4252      	negs	r2, r2
 800251c:	61a2      	str	r2, [r4, #24]
 800251e:	6922      	ldr	r2, [r4, #16]
 8002520:	b942      	cbnz	r2, 8002534 <__swsetup_r+0xa4>
 8002522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002526:	d1c5      	bne.n	80024b4 <__swsetup_r+0x24>
 8002528:	bd38      	pop	{r3, r4, r5, pc}
 800252a:	0799      	lsls	r1, r3, #30
 800252c:	bf58      	it	pl
 800252e:	6962      	ldrpl	r2, [r4, #20]
 8002530:	60a2      	str	r2, [r4, #8]
 8002532:	e7f4      	b.n	800251e <__swsetup_r+0x8e>
 8002534:	2000      	movs	r0, #0
 8002536:	e7f7      	b.n	8002528 <__swsetup_r+0x98>
 8002538:	2000002c 	.word	0x2000002c

0800253c <memset>:
 800253c:	4402      	add	r2, r0
 800253e:	4603      	mov	r3, r0
 8002540:	4293      	cmp	r3, r2
 8002542:	d100      	bne.n	8002546 <memset+0xa>
 8002544:	4770      	bx	lr
 8002546:	f803 1b01 	strb.w	r1, [r3], #1
 800254a:	e7f9      	b.n	8002540 <memset+0x4>

0800254c <_close_r>:
 800254c:	b538      	push	{r3, r4, r5, lr}
 800254e:	4d06      	ldr	r5, [pc, #24]	@ (8002568 <_close_r+0x1c>)
 8002550:	2300      	movs	r3, #0
 8002552:	4604      	mov	r4, r0
 8002554:	4608      	mov	r0, r1
 8002556:	602b      	str	r3, [r5, #0]
 8002558:	f7ff fd51 	bl	8001ffe <_close>
 800255c:	1c43      	adds	r3, r0, #1
 800255e:	d102      	bne.n	8002566 <_close_r+0x1a>
 8002560:	682b      	ldr	r3, [r5, #0]
 8002562:	b103      	cbz	r3, 8002566 <_close_r+0x1a>
 8002564:	6023      	str	r3, [r4, #0]
 8002566:	bd38      	pop	{r3, r4, r5, pc}
 8002568:	200001f4 	.word	0x200001f4

0800256c <_lseek_r>:
 800256c:	b538      	push	{r3, r4, r5, lr}
 800256e:	4d07      	ldr	r5, [pc, #28]	@ (800258c <_lseek_r+0x20>)
 8002570:	4604      	mov	r4, r0
 8002572:	4608      	mov	r0, r1
 8002574:	4611      	mov	r1, r2
 8002576:	2200      	movs	r2, #0
 8002578:	602a      	str	r2, [r5, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	f7ff fd66 	bl	800204c <_lseek>
 8002580:	1c43      	adds	r3, r0, #1
 8002582:	d102      	bne.n	800258a <_lseek_r+0x1e>
 8002584:	682b      	ldr	r3, [r5, #0]
 8002586:	b103      	cbz	r3, 800258a <_lseek_r+0x1e>
 8002588:	6023      	str	r3, [r4, #0]
 800258a:	bd38      	pop	{r3, r4, r5, pc}
 800258c:	200001f4 	.word	0x200001f4

08002590 <_read_r>:
 8002590:	b538      	push	{r3, r4, r5, lr}
 8002592:	4d07      	ldr	r5, [pc, #28]	@ (80025b0 <_read_r+0x20>)
 8002594:	4604      	mov	r4, r0
 8002596:	4608      	mov	r0, r1
 8002598:	4611      	mov	r1, r2
 800259a:	2200      	movs	r2, #0
 800259c:	602a      	str	r2, [r5, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	f7ff fcf4 	bl	8001f8c <_read>
 80025a4:	1c43      	adds	r3, r0, #1
 80025a6:	d102      	bne.n	80025ae <_read_r+0x1e>
 80025a8:	682b      	ldr	r3, [r5, #0]
 80025aa:	b103      	cbz	r3, 80025ae <_read_r+0x1e>
 80025ac:	6023      	str	r3, [r4, #0]
 80025ae:	bd38      	pop	{r3, r4, r5, pc}
 80025b0:	200001f4 	.word	0x200001f4

080025b4 <_write_r>:
 80025b4:	b538      	push	{r3, r4, r5, lr}
 80025b6:	4d07      	ldr	r5, [pc, #28]	@ (80025d4 <_write_r+0x20>)
 80025b8:	4604      	mov	r4, r0
 80025ba:	4608      	mov	r0, r1
 80025bc:	4611      	mov	r1, r2
 80025be:	2200      	movs	r2, #0
 80025c0:	602a      	str	r2, [r5, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	f7ff fcff 	bl	8001fc6 <_write>
 80025c8:	1c43      	adds	r3, r0, #1
 80025ca:	d102      	bne.n	80025d2 <_write_r+0x1e>
 80025cc:	682b      	ldr	r3, [r5, #0]
 80025ce:	b103      	cbz	r3, 80025d2 <_write_r+0x1e>
 80025d0:	6023      	str	r3, [r4, #0]
 80025d2:	bd38      	pop	{r3, r4, r5, pc}
 80025d4:	200001f4 	.word	0x200001f4

080025d8 <__errno>:
 80025d8:	4b01      	ldr	r3, [pc, #4]	@ (80025e0 <__errno+0x8>)
 80025da:	6818      	ldr	r0, [r3, #0]
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	2000002c 	.word	0x2000002c

080025e4 <__libc_init_array>:
 80025e4:	b570      	push	{r4, r5, r6, lr}
 80025e6:	4d0d      	ldr	r5, [pc, #52]	@ (800261c <__libc_init_array+0x38>)
 80025e8:	4c0d      	ldr	r4, [pc, #52]	@ (8002620 <__libc_init_array+0x3c>)
 80025ea:	1b64      	subs	r4, r4, r5
 80025ec:	10a4      	asrs	r4, r4, #2
 80025ee:	2600      	movs	r6, #0
 80025f0:	42a6      	cmp	r6, r4
 80025f2:	d109      	bne.n	8002608 <__libc_init_array+0x24>
 80025f4:	4d0b      	ldr	r5, [pc, #44]	@ (8002624 <__libc_init_array+0x40>)
 80025f6:	4c0c      	ldr	r4, [pc, #48]	@ (8002628 <__libc_init_array+0x44>)
 80025f8:	f000 fd22 	bl	8003040 <_init>
 80025fc:	1b64      	subs	r4, r4, r5
 80025fe:	10a4      	asrs	r4, r4, #2
 8002600:	2600      	movs	r6, #0
 8002602:	42a6      	cmp	r6, r4
 8002604:	d105      	bne.n	8002612 <__libc_init_array+0x2e>
 8002606:	bd70      	pop	{r4, r5, r6, pc}
 8002608:	f855 3b04 	ldr.w	r3, [r5], #4
 800260c:	4798      	blx	r3
 800260e:	3601      	adds	r6, #1
 8002610:	e7ee      	b.n	80025f0 <__libc_init_array+0xc>
 8002612:	f855 3b04 	ldr.w	r3, [r5], #4
 8002616:	4798      	blx	r3
 8002618:	3601      	adds	r6, #1
 800261a:	e7f2      	b.n	8002602 <__libc_init_array+0x1e>
 800261c:	0800315c 	.word	0x0800315c
 8002620:	0800315c 	.word	0x0800315c
 8002624:	0800315c 	.word	0x0800315c
 8002628:	08003160 	.word	0x08003160

0800262c <__retarget_lock_init_recursive>:
 800262c:	4770      	bx	lr

0800262e <__retarget_lock_acquire_recursive>:
 800262e:	4770      	bx	lr

08002630 <__retarget_lock_release_recursive>:
 8002630:	4770      	bx	lr
	...

08002634 <_free_r>:
 8002634:	b538      	push	{r3, r4, r5, lr}
 8002636:	4605      	mov	r5, r0
 8002638:	2900      	cmp	r1, #0
 800263a:	d041      	beq.n	80026c0 <_free_r+0x8c>
 800263c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002640:	1f0c      	subs	r4, r1, #4
 8002642:	2b00      	cmp	r3, #0
 8002644:	bfb8      	it	lt
 8002646:	18e4      	addlt	r4, r4, r3
 8002648:	f000 f8e0 	bl	800280c <__malloc_lock>
 800264c:	4a1d      	ldr	r2, [pc, #116]	@ (80026c4 <_free_r+0x90>)
 800264e:	6813      	ldr	r3, [r2, #0]
 8002650:	b933      	cbnz	r3, 8002660 <_free_r+0x2c>
 8002652:	6063      	str	r3, [r4, #4]
 8002654:	6014      	str	r4, [r2, #0]
 8002656:	4628      	mov	r0, r5
 8002658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800265c:	f000 b8dc 	b.w	8002818 <__malloc_unlock>
 8002660:	42a3      	cmp	r3, r4
 8002662:	d908      	bls.n	8002676 <_free_r+0x42>
 8002664:	6820      	ldr	r0, [r4, #0]
 8002666:	1821      	adds	r1, r4, r0
 8002668:	428b      	cmp	r3, r1
 800266a:	bf01      	itttt	eq
 800266c:	6819      	ldreq	r1, [r3, #0]
 800266e:	685b      	ldreq	r3, [r3, #4]
 8002670:	1809      	addeq	r1, r1, r0
 8002672:	6021      	streq	r1, [r4, #0]
 8002674:	e7ed      	b.n	8002652 <_free_r+0x1e>
 8002676:	461a      	mov	r2, r3
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	b10b      	cbz	r3, 8002680 <_free_r+0x4c>
 800267c:	42a3      	cmp	r3, r4
 800267e:	d9fa      	bls.n	8002676 <_free_r+0x42>
 8002680:	6811      	ldr	r1, [r2, #0]
 8002682:	1850      	adds	r0, r2, r1
 8002684:	42a0      	cmp	r0, r4
 8002686:	d10b      	bne.n	80026a0 <_free_r+0x6c>
 8002688:	6820      	ldr	r0, [r4, #0]
 800268a:	4401      	add	r1, r0
 800268c:	1850      	adds	r0, r2, r1
 800268e:	4283      	cmp	r3, r0
 8002690:	6011      	str	r1, [r2, #0]
 8002692:	d1e0      	bne.n	8002656 <_free_r+0x22>
 8002694:	6818      	ldr	r0, [r3, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	6053      	str	r3, [r2, #4]
 800269a:	4408      	add	r0, r1
 800269c:	6010      	str	r0, [r2, #0]
 800269e:	e7da      	b.n	8002656 <_free_r+0x22>
 80026a0:	d902      	bls.n	80026a8 <_free_r+0x74>
 80026a2:	230c      	movs	r3, #12
 80026a4:	602b      	str	r3, [r5, #0]
 80026a6:	e7d6      	b.n	8002656 <_free_r+0x22>
 80026a8:	6820      	ldr	r0, [r4, #0]
 80026aa:	1821      	adds	r1, r4, r0
 80026ac:	428b      	cmp	r3, r1
 80026ae:	bf04      	itt	eq
 80026b0:	6819      	ldreq	r1, [r3, #0]
 80026b2:	685b      	ldreq	r3, [r3, #4]
 80026b4:	6063      	str	r3, [r4, #4]
 80026b6:	bf04      	itt	eq
 80026b8:	1809      	addeq	r1, r1, r0
 80026ba:	6021      	streq	r1, [r4, #0]
 80026bc:	6054      	str	r4, [r2, #4]
 80026be:	e7ca      	b.n	8002656 <_free_r+0x22>
 80026c0:	bd38      	pop	{r3, r4, r5, pc}
 80026c2:	bf00      	nop
 80026c4:	20000200 	.word	0x20000200

080026c8 <sbrk_aligned>:
 80026c8:	b570      	push	{r4, r5, r6, lr}
 80026ca:	4e0f      	ldr	r6, [pc, #60]	@ (8002708 <sbrk_aligned+0x40>)
 80026cc:	460c      	mov	r4, r1
 80026ce:	6831      	ldr	r1, [r6, #0]
 80026d0:	4605      	mov	r5, r0
 80026d2:	b911      	cbnz	r1, 80026da <sbrk_aligned+0x12>
 80026d4:	f000 fca4 	bl	8003020 <_sbrk_r>
 80026d8:	6030      	str	r0, [r6, #0]
 80026da:	4621      	mov	r1, r4
 80026dc:	4628      	mov	r0, r5
 80026de:	f000 fc9f 	bl	8003020 <_sbrk_r>
 80026e2:	1c43      	adds	r3, r0, #1
 80026e4:	d103      	bne.n	80026ee <sbrk_aligned+0x26>
 80026e6:	f04f 34ff 	mov.w	r4, #4294967295
 80026ea:	4620      	mov	r0, r4
 80026ec:	bd70      	pop	{r4, r5, r6, pc}
 80026ee:	1cc4      	adds	r4, r0, #3
 80026f0:	f024 0403 	bic.w	r4, r4, #3
 80026f4:	42a0      	cmp	r0, r4
 80026f6:	d0f8      	beq.n	80026ea <sbrk_aligned+0x22>
 80026f8:	1a21      	subs	r1, r4, r0
 80026fa:	4628      	mov	r0, r5
 80026fc:	f000 fc90 	bl	8003020 <_sbrk_r>
 8002700:	3001      	adds	r0, #1
 8002702:	d1f2      	bne.n	80026ea <sbrk_aligned+0x22>
 8002704:	e7ef      	b.n	80026e6 <sbrk_aligned+0x1e>
 8002706:	bf00      	nop
 8002708:	200001fc 	.word	0x200001fc

0800270c <_malloc_r>:
 800270c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002710:	1ccd      	adds	r5, r1, #3
 8002712:	f025 0503 	bic.w	r5, r5, #3
 8002716:	3508      	adds	r5, #8
 8002718:	2d0c      	cmp	r5, #12
 800271a:	bf38      	it	cc
 800271c:	250c      	movcc	r5, #12
 800271e:	2d00      	cmp	r5, #0
 8002720:	4606      	mov	r6, r0
 8002722:	db01      	blt.n	8002728 <_malloc_r+0x1c>
 8002724:	42a9      	cmp	r1, r5
 8002726:	d904      	bls.n	8002732 <_malloc_r+0x26>
 8002728:	230c      	movs	r3, #12
 800272a:	6033      	str	r3, [r6, #0]
 800272c:	2000      	movs	r0, #0
 800272e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002732:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002808 <_malloc_r+0xfc>
 8002736:	f000 f869 	bl	800280c <__malloc_lock>
 800273a:	f8d8 3000 	ldr.w	r3, [r8]
 800273e:	461c      	mov	r4, r3
 8002740:	bb44      	cbnz	r4, 8002794 <_malloc_r+0x88>
 8002742:	4629      	mov	r1, r5
 8002744:	4630      	mov	r0, r6
 8002746:	f7ff ffbf 	bl	80026c8 <sbrk_aligned>
 800274a:	1c43      	adds	r3, r0, #1
 800274c:	4604      	mov	r4, r0
 800274e:	d158      	bne.n	8002802 <_malloc_r+0xf6>
 8002750:	f8d8 4000 	ldr.w	r4, [r8]
 8002754:	4627      	mov	r7, r4
 8002756:	2f00      	cmp	r7, #0
 8002758:	d143      	bne.n	80027e2 <_malloc_r+0xd6>
 800275a:	2c00      	cmp	r4, #0
 800275c:	d04b      	beq.n	80027f6 <_malloc_r+0xea>
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	4639      	mov	r1, r7
 8002762:	4630      	mov	r0, r6
 8002764:	eb04 0903 	add.w	r9, r4, r3
 8002768:	f000 fc5a 	bl	8003020 <_sbrk_r>
 800276c:	4581      	cmp	r9, r0
 800276e:	d142      	bne.n	80027f6 <_malloc_r+0xea>
 8002770:	6821      	ldr	r1, [r4, #0]
 8002772:	1a6d      	subs	r5, r5, r1
 8002774:	4629      	mov	r1, r5
 8002776:	4630      	mov	r0, r6
 8002778:	f7ff ffa6 	bl	80026c8 <sbrk_aligned>
 800277c:	3001      	adds	r0, #1
 800277e:	d03a      	beq.n	80027f6 <_malloc_r+0xea>
 8002780:	6823      	ldr	r3, [r4, #0]
 8002782:	442b      	add	r3, r5
 8002784:	6023      	str	r3, [r4, #0]
 8002786:	f8d8 3000 	ldr.w	r3, [r8]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	bb62      	cbnz	r2, 80027e8 <_malloc_r+0xdc>
 800278e:	f8c8 7000 	str.w	r7, [r8]
 8002792:	e00f      	b.n	80027b4 <_malloc_r+0xa8>
 8002794:	6822      	ldr	r2, [r4, #0]
 8002796:	1b52      	subs	r2, r2, r5
 8002798:	d420      	bmi.n	80027dc <_malloc_r+0xd0>
 800279a:	2a0b      	cmp	r2, #11
 800279c:	d917      	bls.n	80027ce <_malloc_r+0xc2>
 800279e:	1961      	adds	r1, r4, r5
 80027a0:	42a3      	cmp	r3, r4
 80027a2:	6025      	str	r5, [r4, #0]
 80027a4:	bf18      	it	ne
 80027a6:	6059      	strne	r1, [r3, #4]
 80027a8:	6863      	ldr	r3, [r4, #4]
 80027aa:	bf08      	it	eq
 80027ac:	f8c8 1000 	streq.w	r1, [r8]
 80027b0:	5162      	str	r2, [r4, r5]
 80027b2:	604b      	str	r3, [r1, #4]
 80027b4:	4630      	mov	r0, r6
 80027b6:	f000 f82f 	bl	8002818 <__malloc_unlock>
 80027ba:	f104 000b 	add.w	r0, r4, #11
 80027be:	1d23      	adds	r3, r4, #4
 80027c0:	f020 0007 	bic.w	r0, r0, #7
 80027c4:	1ac2      	subs	r2, r0, r3
 80027c6:	bf1c      	itt	ne
 80027c8:	1a1b      	subne	r3, r3, r0
 80027ca:	50a3      	strne	r3, [r4, r2]
 80027cc:	e7af      	b.n	800272e <_malloc_r+0x22>
 80027ce:	6862      	ldr	r2, [r4, #4]
 80027d0:	42a3      	cmp	r3, r4
 80027d2:	bf0c      	ite	eq
 80027d4:	f8c8 2000 	streq.w	r2, [r8]
 80027d8:	605a      	strne	r2, [r3, #4]
 80027da:	e7eb      	b.n	80027b4 <_malloc_r+0xa8>
 80027dc:	4623      	mov	r3, r4
 80027de:	6864      	ldr	r4, [r4, #4]
 80027e0:	e7ae      	b.n	8002740 <_malloc_r+0x34>
 80027e2:	463c      	mov	r4, r7
 80027e4:	687f      	ldr	r7, [r7, #4]
 80027e6:	e7b6      	b.n	8002756 <_malloc_r+0x4a>
 80027e8:	461a      	mov	r2, r3
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	42a3      	cmp	r3, r4
 80027ee:	d1fb      	bne.n	80027e8 <_malloc_r+0xdc>
 80027f0:	2300      	movs	r3, #0
 80027f2:	6053      	str	r3, [r2, #4]
 80027f4:	e7de      	b.n	80027b4 <_malloc_r+0xa8>
 80027f6:	230c      	movs	r3, #12
 80027f8:	6033      	str	r3, [r6, #0]
 80027fa:	4630      	mov	r0, r6
 80027fc:	f000 f80c 	bl	8002818 <__malloc_unlock>
 8002800:	e794      	b.n	800272c <_malloc_r+0x20>
 8002802:	6005      	str	r5, [r0, #0]
 8002804:	e7d6      	b.n	80027b4 <_malloc_r+0xa8>
 8002806:	bf00      	nop
 8002808:	20000200 	.word	0x20000200

0800280c <__malloc_lock>:
 800280c:	4801      	ldr	r0, [pc, #4]	@ (8002814 <__malloc_lock+0x8>)
 800280e:	f7ff bf0e 	b.w	800262e <__retarget_lock_acquire_recursive>
 8002812:	bf00      	nop
 8002814:	200001f8 	.word	0x200001f8

08002818 <__malloc_unlock>:
 8002818:	4801      	ldr	r0, [pc, #4]	@ (8002820 <__malloc_unlock+0x8>)
 800281a:	f7ff bf09 	b.w	8002630 <__retarget_lock_release_recursive>
 800281e:	bf00      	nop
 8002820:	200001f8 	.word	0x200001f8

08002824 <__sfputc_r>:
 8002824:	6893      	ldr	r3, [r2, #8]
 8002826:	3b01      	subs	r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	b410      	push	{r4}
 800282c:	6093      	str	r3, [r2, #8]
 800282e:	da08      	bge.n	8002842 <__sfputc_r+0x1e>
 8002830:	6994      	ldr	r4, [r2, #24]
 8002832:	42a3      	cmp	r3, r4
 8002834:	db01      	blt.n	800283a <__sfputc_r+0x16>
 8002836:	290a      	cmp	r1, #10
 8002838:	d103      	bne.n	8002842 <__sfputc_r+0x1e>
 800283a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800283e:	f7ff bde8 	b.w	8002412 <__swbuf_r>
 8002842:	6813      	ldr	r3, [r2, #0]
 8002844:	1c58      	adds	r0, r3, #1
 8002846:	6010      	str	r0, [r2, #0]
 8002848:	7019      	strb	r1, [r3, #0]
 800284a:	4608      	mov	r0, r1
 800284c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002850:	4770      	bx	lr

08002852 <__sfputs_r>:
 8002852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002854:	4606      	mov	r6, r0
 8002856:	460f      	mov	r7, r1
 8002858:	4614      	mov	r4, r2
 800285a:	18d5      	adds	r5, r2, r3
 800285c:	42ac      	cmp	r4, r5
 800285e:	d101      	bne.n	8002864 <__sfputs_r+0x12>
 8002860:	2000      	movs	r0, #0
 8002862:	e007      	b.n	8002874 <__sfputs_r+0x22>
 8002864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002868:	463a      	mov	r2, r7
 800286a:	4630      	mov	r0, r6
 800286c:	f7ff ffda 	bl	8002824 <__sfputc_r>
 8002870:	1c43      	adds	r3, r0, #1
 8002872:	d1f3      	bne.n	800285c <__sfputs_r+0xa>
 8002874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002878 <_vfiprintf_r>:
 8002878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800287c:	460d      	mov	r5, r1
 800287e:	b09d      	sub	sp, #116	@ 0x74
 8002880:	4614      	mov	r4, r2
 8002882:	4698      	mov	r8, r3
 8002884:	4606      	mov	r6, r0
 8002886:	b118      	cbz	r0, 8002890 <_vfiprintf_r+0x18>
 8002888:	6a03      	ldr	r3, [r0, #32]
 800288a:	b90b      	cbnz	r3, 8002890 <_vfiprintf_r+0x18>
 800288c:	f7ff fcd8 	bl	8002240 <__sinit>
 8002890:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002892:	07d9      	lsls	r1, r3, #31
 8002894:	d405      	bmi.n	80028a2 <_vfiprintf_r+0x2a>
 8002896:	89ab      	ldrh	r3, [r5, #12]
 8002898:	059a      	lsls	r2, r3, #22
 800289a:	d402      	bmi.n	80028a2 <_vfiprintf_r+0x2a>
 800289c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800289e:	f7ff fec6 	bl	800262e <__retarget_lock_acquire_recursive>
 80028a2:	89ab      	ldrh	r3, [r5, #12]
 80028a4:	071b      	lsls	r3, r3, #28
 80028a6:	d501      	bpl.n	80028ac <_vfiprintf_r+0x34>
 80028a8:	692b      	ldr	r3, [r5, #16]
 80028aa:	b99b      	cbnz	r3, 80028d4 <_vfiprintf_r+0x5c>
 80028ac:	4629      	mov	r1, r5
 80028ae:	4630      	mov	r0, r6
 80028b0:	f7ff fdee 	bl	8002490 <__swsetup_r>
 80028b4:	b170      	cbz	r0, 80028d4 <_vfiprintf_r+0x5c>
 80028b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80028b8:	07dc      	lsls	r4, r3, #31
 80028ba:	d504      	bpl.n	80028c6 <_vfiprintf_r+0x4e>
 80028bc:	f04f 30ff 	mov.w	r0, #4294967295
 80028c0:	b01d      	add	sp, #116	@ 0x74
 80028c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028c6:	89ab      	ldrh	r3, [r5, #12]
 80028c8:	0598      	lsls	r0, r3, #22
 80028ca:	d4f7      	bmi.n	80028bc <_vfiprintf_r+0x44>
 80028cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028ce:	f7ff feaf 	bl	8002630 <__retarget_lock_release_recursive>
 80028d2:	e7f3      	b.n	80028bc <_vfiprintf_r+0x44>
 80028d4:	2300      	movs	r3, #0
 80028d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80028d8:	2320      	movs	r3, #32
 80028da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028de:	f8cd 800c 	str.w	r8, [sp, #12]
 80028e2:	2330      	movs	r3, #48	@ 0x30
 80028e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002a94 <_vfiprintf_r+0x21c>
 80028e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80028ec:	f04f 0901 	mov.w	r9, #1
 80028f0:	4623      	mov	r3, r4
 80028f2:	469a      	mov	sl, r3
 80028f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028f8:	b10a      	cbz	r2, 80028fe <_vfiprintf_r+0x86>
 80028fa:	2a25      	cmp	r2, #37	@ 0x25
 80028fc:	d1f9      	bne.n	80028f2 <_vfiprintf_r+0x7a>
 80028fe:	ebba 0b04 	subs.w	fp, sl, r4
 8002902:	d00b      	beq.n	800291c <_vfiprintf_r+0xa4>
 8002904:	465b      	mov	r3, fp
 8002906:	4622      	mov	r2, r4
 8002908:	4629      	mov	r1, r5
 800290a:	4630      	mov	r0, r6
 800290c:	f7ff ffa1 	bl	8002852 <__sfputs_r>
 8002910:	3001      	adds	r0, #1
 8002912:	f000 80a7 	beq.w	8002a64 <_vfiprintf_r+0x1ec>
 8002916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002918:	445a      	add	r2, fp
 800291a:	9209      	str	r2, [sp, #36]	@ 0x24
 800291c:	f89a 3000 	ldrb.w	r3, [sl]
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 809f 	beq.w	8002a64 <_vfiprintf_r+0x1ec>
 8002926:	2300      	movs	r3, #0
 8002928:	f04f 32ff 	mov.w	r2, #4294967295
 800292c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002930:	f10a 0a01 	add.w	sl, sl, #1
 8002934:	9304      	str	r3, [sp, #16]
 8002936:	9307      	str	r3, [sp, #28]
 8002938:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800293c:	931a      	str	r3, [sp, #104]	@ 0x68
 800293e:	4654      	mov	r4, sl
 8002940:	2205      	movs	r2, #5
 8002942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002946:	4853      	ldr	r0, [pc, #332]	@ (8002a94 <_vfiprintf_r+0x21c>)
 8002948:	f7fd fc4a 	bl	80001e0 <memchr>
 800294c:	9a04      	ldr	r2, [sp, #16]
 800294e:	b9d8      	cbnz	r0, 8002988 <_vfiprintf_r+0x110>
 8002950:	06d1      	lsls	r1, r2, #27
 8002952:	bf44      	itt	mi
 8002954:	2320      	movmi	r3, #32
 8002956:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800295a:	0713      	lsls	r3, r2, #28
 800295c:	bf44      	itt	mi
 800295e:	232b      	movmi	r3, #43	@ 0x2b
 8002960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002964:	f89a 3000 	ldrb.w	r3, [sl]
 8002968:	2b2a      	cmp	r3, #42	@ 0x2a
 800296a:	d015      	beq.n	8002998 <_vfiprintf_r+0x120>
 800296c:	9a07      	ldr	r2, [sp, #28]
 800296e:	4654      	mov	r4, sl
 8002970:	2000      	movs	r0, #0
 8002972:	f04f 0c0a 	mov.w	ip, #10
 8002976:	4621      	mov	r1, r4
 8002978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800297c:	3b30      	subs	r3, #48	@ 0x30
 800297e:	2b09      	cmp	r3, #9
 8002980:	d94b      	bls.n	8002a1a <_vfiprintf_r+0x1a2>
 8002982:	b1b0      	cbz	r0, 80029b2 <_vfiprintf_r+0x13a>
 8002984:	9207      	str	r2, [sp, #28]
 8002986:	e014      	b.n	80029b2 <_vfiprintf_r+0x13a>
 8002988:	eba0 0308 	sub.w	r3, r0, r8
 800298c:	fa09 f303 	lsl.w	r3, r9, r3
 8002990:	4313      	orrs	r3, r2
 8002992:	9304      	str	r3, [sp, #16]
 8002994:	46a2      	mov	sl, r4
 8002996:	e7d2      	b.n	800293e <_vfiprintf_r+0xc6>
 8002998:	9b03      	ldr	r3, [sp, #12]
 800299a:	1d19      	adds	r1, r3, #4
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	9103      	str	r1, [sp, #12]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	bfbb      	ittet	lt
 80029a4:	425b      	neglt	r3, r3
 80029a6:	f042 0202 	orrlt.w	r2, r2, #2
 80029aa:	9307      	strge	r3, [sp, #28]
 80029ac:	9307      	strlt	r3, [sp, #28]
 80029ae:	bfb8      	it	lt
 80029b0:	9204      	strlt	r2, [sp, #16]
 80029b2:	7823      	ldrb	r3, [r4, #0]
 80029b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80029b6:	d10a      	bne.n	80029ce <_vfiprintf_r+0x156>
 80029b8:	7863      	ldrb	r3, [r4, #1]
 80029ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80029bc:	d132      	bne.n	8002a24 <_vfiprintf_r+0x1ac>
 80029be:	9b03      	ldr	r3, [sp, #12]
 80029c0:	1d1a      	adds	r2, r3, #4
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	9203      	str	r2, [sp, #12]
 80029c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80029ca:	3402      	adds	r4, #2
 80029cc:	9305      	str	r3, [sp, #20]
 80029ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002aa4 <_vfiprintf_r+0x22c>
 80029d2:	7821      	ldrb	r1, [r4, #0]
 80029d4:	2203      	movs	r2, #3
 80029d6:	4650      	mov	r0, sl
 80029d8:	f7fd fc02 	bl	80001e0 <memchr>
 80029dc:	b138      	cbz	r0, 80029ee <_vfiprintf_r+0x176>
 80029de:	9b04      	ldr	r3, [sp, #16]
 80029e0:	eba0 000a 	sub.w	r0, r0, sl
 80029e4:	2240      	movs	r2, #64	@ 0x40
 80029e6:	4082      	lsls	r2, r0
 80029e8:	4313      	orrs	r3, r2
 80029ea:	3401      	adds	r4, #1
 80029ec:	9304      	str	r3, [sp, #16]
 80029ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029f2:	4829      	ldr	r0, [pc, #164]	@ (8002a98 <_vfiprintf_r+0x220>)
 80029f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80029f8:	2206      	movs	r2, #6
 80029fa:	f7fd fbf1 	bl	80001e0 <memchr>
 80029fe:	2800      	cmp	r0, #0
 8002a00:	d03f      	beq.n	8002a82 <_vfiprintf_r+0x20a>
 8002a02:	4b26      	ldr	r3, [pc, #152]	@ (8002a9c <_vfiprintf_r+0x224>)
 8002a04:	bb1b      	cbnz	r3, 8002a4e <_vfiprintf_r+0x1d6>
 8002a06:	9b03      	ldr	r3, [sp, #12]
 8002a08:	3307      	adds	r3, #7
 8002a0a:	f023 0307 	bic.w	r3, r3, #7
 8002a0e:	3308      	adds	r3, #8
 8002a10:	9303      	str	r3, [sp, #12]
 8002a12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a14:	443b      	add	r3, r7
 8002a16:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a18:	e76a      	b.n	80028f0 <_vfiprintf_r+0x78>
 8002a1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a1e:	460c      	mov	r4, r1
 8002a20:	2001      	movs	r0, #1
 8002a22:	e7a8      	b.n	8002976 <_vfiprintf_r+0xfe>
 8002a24:	2300      	movs	r3, #0
 8002a26:	3401      	adds	r4, #1
 8002a28:	9305      	str	r3, [sp, #20]
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f04f 0c0a 	mov.w	ip, #10
 8002a30:	4620      	mov	r0, r4
 8002a32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a36:	3a30      	subs	r2, #48	@ 0x30
 8002a38:	2a09      	cmp	r2, #9
 8002a3a:	d903      	bls.n	8002a44 <_vfiprintf_r+0x1cc>
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0c6      	beq.n	80029ce <_vfiprintf_r+0x156>
 8002a40:	9105      	str	r1, [sp, #20]
 8002a42:	e7c4      	b.n	80029ce <_vfiprintf_r+0x156>
 8002a44:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a48:	4604      	mov	r4, r0
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e7f0      	b.n	8002a30 <_vfiprintf_r+0x1b8>
 8002a4e:	ab03      	add	r3, sp, #12
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	462a      	mov	r2, r5
 8002a54:	4b12      	ldr	r3, [pc, #72]	@ (8002aa0 <_vfiprintf_r+0x228>)
 8002a56:	a904      	add	r1, sp, #16
 8002a58:	4630      	mov	r0, r6
 8002a5a:	f3af 8000 	nop.w
 8002a5e:	4607      	mov	r7, r0
 8002a60:	1c78      	adds	r0, r7, #1
 8002a62:	d1d6      	bne.n	8002a12 <_vfiprintf_r+0x19a>
 8002a64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a66:	07d9      	lsls	r1, r3, #31
 8002a68:	d405      	bmi.n	8002a76 <_vfiprintf_r+0x1fe>
 8002a6a:	89ab      	ldrh	r3, [r5, #12]
 8002a6c:	059a      	lsls	r2, r3, #22
 8002a6e:	d402      	bmi.n	8002a76 <_vfiprintf_r+0x1fe>
 8002a70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a72:	f7ff fddd 	bl	8002630 <__retarget_lock_release_recursive>
 8002a76:	89ab      	ldrh	r3, [r5, #12]
 8002a78:	065b      	lsls	r3, r3, #25
 8002a7a:	f53f af1f 	bmi.w	80028bc <_vfiprintf_r+0x44>
 8002a7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a80:	e71e      	b.n	80028c0 <_vfiprintf_r+0x48>
 8002a82:	ab03      	add	r3, sp, #12
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	462a      	mov	r2, r5
 8002a88:	4b05      	ldr	r3, [pc, #20]	@ (8002aa0 <_vfiprintf_r+0x228>)
 8002a8a:	a904      	add	r1, sp, #16
 8002a8c:	4630      	mov	r0, r6
 8002a8e:	f000 f879 	bl	8002b84 <_printf_i>
 8002a92:	e7e4      	b.n	8002a5e <_vfiprintf_r+0x1e6>
 8002a94:	08003120 	.word	0x08003120
 8002a98:	0800312a 	.word	0x0800312a
 8002a9c:	00000000 	.word	0x00000000
 8002aa0:	08002853 	.word	0x08002853
 8002aa4:	08003126 	.word	0x08003126

08002aa8 <_printf_common>:
 8002aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002aac:	4616      	mov	r6, r2
 8002aae:	4698      	mov	r8, r3
 8002ab0:	688a      	ldr	r2, [r1, #8]
 8002ab2:	690b      	ldr	r3, [r1, #16]
 8002ab4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	bfb8      	it	lt
 8002abc:	4613      	movlt	r3, r2
 8002abe:	6033      	str	r3, [r6, #0]
 8002ac0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ac4:	4607      	mov	r7, r0
 8002ac6:	460c      	mov	r4, r1
 8002ac8:	b10a      	cbz	r2, 8002ace <_printf_common+0x26>
 8002aca:	3301      	adds	r3, #1
 8002acc:	6033      	str	r3, [r6, #0]
 8002ace:	6823      	ldr	r3, [r4, #0]
 8002ad0:	0699      	lsls	r1, r3, #26
 8002ad2:	bf42      	ittt	mi
 8002ad4:	6833      	ldrmi	r3, [r6, #0]
 8002ad6:	3302      	addmi	r3, #2
 8002ad8:	6033      	strmi	r3, [r6, #0]
 8002ada:	6825      	ldr	r5, [r4, #0]
 8002adc:	f015 0506 	ands.w	r5, r5, #6
 8002ae0:	d106      	bne.n	8002af0 <_printf_common+0x48>
 8002ae2:	f104 0a19 	add.w	sl, r4, #25
 8002ae6:	68e3      	ldr	r3, [r4, #12]
 8002ae8:	6832      	ldr	r2, [r6, #0]
 8002aea:	1a9b      	subs	r3, r3, r2
 8002aec:	42ab      	cmp	r3, r5
 8002aee:	dc26      	bgt.n	8002b3e <_printf_common+0x96>
 8002af0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002af4:	6822      	ldr	r2, [r4, #0]
 8002af6:	3b00      	subs	r3, #0
 8002af8:	bf18      	it	ne
 8002afa:	2301      	movne	r3, #1
 8002afc:	0692      	lsls	r2, r2, #26
 8002afe:	d42b      	bmi.n	8002b58 <_printf_common+0xb0>
 8002b00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002b04:	4641      	mov	r1, r8
 8002b06:	4638      	mov	r0, r7
 8002b08:	47c8      	blx	r9
 8002b0a:	3001      	adds	r0, #1
 8002b0c:	d01e      	beq.n	8002b4c <_printf_common+0xa4>
 8002b0e:	6823      	ldr	r3, [r4, #0]
 8002b10:	6922      	ldr	r2, [r4, #16]
 8002b12:	f003 0306 	and.w	r3, r3, #6
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	bf02      	ittt	eq
 8002b1a:	68e5      	ldreq	r5, [r4, #12]
 8002b1c:	6833      	ldreq	r3, [r6, #0]
 8002b1e:	1aed      	subeq	r5, r5, r3
 8002b20:	68a3      	ldr	r3, [r4, #8]
 8002b22:	bf0c      	ite	eq
 8002b24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b28:	2500      	movne	r5, #0
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	bfc4      	itt	gt
 8002b2e:	1a9b      	subgt	r3, r3, r2
 8002b30:	18ed      	addgt	r5, r5, r3
 8002b32:	2600      	movs	r6, #0
 8002b34:	341a      	adds	r4, #26
 8002b36:	42b5      	cmp	r5, r6
 8002b38:	d11a      	bne.n	8002b70 <_printf_common+0xc8>
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	e008      	b.n	8002b50 <_printf_common+0xa8>
 8002b3e:	2301      	movs	r3, #1
 8002b40:	4652      	mov	r2, sl
 8002b42:	4641      	mov	r1, r8
 8002b44:	4638      	mov	r0, r7
 8002b46:	47c8      	blx	r9
 8002b48:	3001      	adds	r0, #1
 8002b4a:	d103      	bne.n	8002b54 <_printf_common+0xac>
 8002b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b54:	3501      	adds	r5, #1
 8002b56:	e7c6      	b.n	8002ae6 <_printf_common+0x3e>
 8002b58:	18e1      	adds	r1, r4, r3
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	2030      	movs	r0, #48	@ 0x30
 8002b5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002b62:	4422      	add	r2, r4
 8002b64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002b68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	e7c7      	b.n	8002b00 <_printf_common+0x58>
 8002b70:	2301      	movs	r3, #1
 8002b72:	4622      	mov	r2, r4
 8002b74:	4641      	mov	r1, r8
 8002b76:	4638      	mov	r0, r7
 8002b78:	47c8      	blx	r9
 8002b7a:	3001      	adds	r0, #1
 8002b7c:	d0e6      	beq.n	8002b4c <_printf_common+0xa4>
 8002b7e:	3601      	adds	r6, #1
 8002b80:	e7d9      	b.n	8002b36 <_printf_common+0x8e>
	...

08002b84 <_printf_i>:
 8002b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b88:	7e0f      	ldrb	r7, [r1, #24]
 8002b8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002b8c:	2f78      	cmp	r7, #120	@ 0x78
 8002b8e:	4691      	mov	r9, r2
 8002b90:	4680      	mov	r8, r0
 8002b92:	460c      	mov	r4, r1
 8002b94:	469a      	mov	sl, r3
 8002b96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002b9a:	d807      	bhi.n	8002bac <_printf_i+0x28>
 8002b9c:	2f62      	cmp	r7, #98	@ 0x62
 8002b9e:	d80a      	bhi.n	8002bb6 <_printf_i+0x32>
 8002ba0:	2f00      	cmp	r7, #0
 8002ba2:	f000 80d1 	beq.w	8002d48 <_printf_i+0x1c4>
 8002ba6:	2f58      	cmp	r7, #88	@ 0x58
 8002ba8:	f000 80b8 	beq.w	8002d1c <_printf_i+0x198>
 8002bac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002bb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002bb4:	e03a      	b.n	8002c2c <_printf_i+0xa8>
 8002bb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002bba:	2b15      	cmp	r3, #21
 8002bbc:	d8f6      	bhi.n	8002bac <_printf_i+0x28>
 8002bbe:	a101      	add	r1, pc, #4	@ (adr r1, 8002bc4 <_printf_i+0x40>)
 8002bc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002bc4:	08002c1d 	.word	0x08002c1d
 8002bc8:	08002c31 	.word	0x08002c31
 8002bcc:	08002bad 	.word	0x08002bad
 8002bd0:	08002bad 	.word	0x08002bad
 8002bd4:	08002bad 	.word	0x08002bad
 8002bd8:	08002bad 	.word	0x08002bad
 8002bdc:	08002c31 	.word	0x08002c31
 8002be0:	08002bad 	.word	0x08002bad
 8002be4:	08002bad 	.word	0x08002bad
 8002be8:	08002bad 	.word	0x08002bad
 8002bec:	08002bad 	.word	0x08002bad
 8002bf0:	08002d2f 	.word	0x08002d2f
 8002bf4:	08002c5b 	.word	0x08002c5b
 8002bf8:	08002ce9 	.word	0x08002ce9
 8002bfc:	08002bad 	.word	0x08002bad
 8002c00:	08002bad 	.word	0x08002bad
 8002c04:	08002d51 	.word	0x08002d51
 8002c08:	08002bad 	.word	0x08002bad
 8002c0c:	08002c5b 	.word	0x08002c5b
 8002c10:	08002bad 	.word	0x08002bad
 8002c14:	08002bad 	.word	0x08002bad
 8002c18:	08002cf1 	.word	0x08002cf1
 8002c1c:	6833      	ldr	r3, [r6, #0]
 8002c1e:	1d1a      	adds	r2, r3, #4
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6032      	str	r2, [r6, #0]
 8002c24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e09c      	b.n	8002d6a <_printf_i+0x1e6>
 8002c30:	6833      	ldr	r3, [r6, #0]
 8002c32:	6820      	ldr	r0, [r4, #0]
 8002c34:	1d19      	adds	r1, r3, #4
 8002c36:	6031      	str	r1, [r6, #0]
 8002c38:	0606      	lsls	r6, r0, #24
 8002c3a:	d501      	bpl.n	8002c40 <_printf_i+0xbc>
 8002c3c:	681d      	ldr	r5, [r3, #0]
 8002c3e:	e003      	b.n	8002c48 <_printf_i+0xc4>
 8002c40:	0645      	lsls	r5, r0, #25
 8002c42:	d5fb      	bpl.n	8002c3c <_printf_i+0xb8>
 8002c44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002c48:	2d00      	cmp	r5, #0
 8002c4a:	da03      	bge.n	8002c54 <_printf_i+0xd0>
 8002c4c:	232d      	movs	r3, #45	@ 0x2d
 8002c4e:	426d      	negs	r5, r5
 8002c50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c54:	4858      	ldr	r0, [pc, #352]	@ (8002db8 <_printf_i+0x234>)
 8002c56:	230a      	movs	r3, #10
 8002c58:	e011      	b.n	8002c7e <_printf_i+0xfa>
 8002c5a:	6821      	ldr	r1, [r4, #0]
 8002c5c:	6833      	ldr	r3, [r6, #0]
 8002c5e:	0608      	lsls	r0, r1, #24
 8002c60:	f853 5b04 	ldr.w	r5, [r3], #4
 8002c64:	d402      	bmi.n	8002c6c <_printf_i+0xe8>
 8002c66:	0649      	lsls	r1, r1, #25
 8002c68:	bf48      	it	mi
 8002c6a:	b2ad      	uxthmi	r5, r5
 8002c6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002c6e:	4852      	ldr	r0, [pc, #328]	@ (8002db8 <_printf_i+0x234>)
 8002c70:	6033      	str	r3, [r6, #0]
 8002c72:	bf14      	ite	ne
 8002c74:	230a      	movne	r3, #10
 8002c76:	2308      	moveq	r3, #8
 8002c78:	2100      	movs	r1, #0
 8002c7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c7e:	6866      	ldr	r6, [r4, #4]
 8002c80:	60a6      	str	r6, [r4, #8]
 8002c82:	2e00      	cmp	r6, #0
 8002c84:	db05      	blt.n	8002c92 <_printf_i+0x10e>
 8002c86:	6821      	ldr	r1, [r4, #0]
 8002c88:	432e      	orrs	r6, r5
 8002c8a:	f021 0104 	bic.w	r1, r1, #4
 8002c8e:	6021      	str	r1, [r4, #0]
 8002c90:	d04b      	beq.n	8002d2a <_printf_i+0x1a6>
 8002c92:	4616      	mov	r6, r2
 8002c94:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c98:	fb03 5711 	mls	r7, r3, r1, r5
 8002c9c:	5dc7      	ldrb	r7, [r0, r7]
 8002c9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ca2:	462f      	mov	r7, r5
 8002ca4:	42bb      	cmp	r3, r7
 8002ca6:	460d      	mov	r5, r1
 8002ca8:	d9f4      	bls.n	8002c94 <_printf_i+0x110>
 8002caa:	2b08      	cmp	r3, #8
 8002cac:	d10b      	bne.n	8002cc6 <_printf_i+0x142>
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	07df      	lsls	r7, r3, #31
 8002cb2:	d508      	bpl.n	8002cc6 <_printf_i+0x142>
 8002cb4:	6923      	ldr	r3, [r4, #16]
 8002cb6:	6861      	ldr	r1, [r4, #4]
 8002cb8:	4299      	cmp	r1, r3
 8002cba:	bfde      	ittt	le
 8002cbc:	2330      	movle	r3, #48	@ 0x30
 8002cbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002cc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002cc6:	1b92      	subs	r2, r2, r6
 8002cc8:	6122      	str	r2, [r4, #16]
 8002cca:	f8cd a000 	str.w	sl, [sp]
 8002cce:	464b      	mov	r3, r9
 8002cd0:	aa03      	add	r2, sp, #12
 8002cd2:	4621      	mov	r1, r4
 8002cd4:	4640      	mov	r0, r8
 8002cd6:	f7ff fee7 	bl	8002aa8 <_printf_common>
 8002cda:	3001      	adds	r0, #1
 8002cdc:	d14a      	bne.n	8002d74 <_printf_i+0x1f0>
 8002cde:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce2:	b004      	add	sp, #16
 8002ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ce8:	6823      	ldr	r3, [r4, #0]
 8002cea:	f043 0320 	orr.w	r3, r3, #32
 8002cee:	6023      	str	r3, [r4, #0]
 8002cf0:	4832      	ldr	r0, [pc, #200]	@ (8002dbc <_printf_i+0x238>)
 8002cf2:	2778      	movs	r7, #120	@ 0x78
 8002cf4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	6831      	ldr	r1, [r6, #0]
 8002cfc:	061f      	lsls	r7, r3, #24
 8002cfe:	f851 5b04 	ldr.w	r5, [r1], #4
 8002d02:	d402      	bmi.n	8002d0a <_printf_i+0x186>
 8002d04:	065f      	lsls	r7, r3, #25
 8002d06:	bf48      	it	mi
 8002d08:	b2ad      	uxthmi	r5, r5
 8002d0a:	6031      	str	r1, [r6, #0]
 8002d0c:	07d9      	lsls	r1, r3, #31
 8002d0e:	bf44      	itt	mi
 8002d10:	f043 0320 	orrmi.w	r3, r3, #32
 8002d14:	6023      	strmi	r3, [r4, #0]
 8002d16:	b11d      	cbz	r5, 8002d20 <_printf_i+0x19c>
 8002d18:	2310      	movs	r3, #16
 8002d1a:	e7ad      	b.n	8002c78 <_printf_i+0xf4>
 8002d1c:	4826      	ldr	r0, [pc, #152]	@ (8002db8 <_printf_i+0x234>)
 8002d1e:	e7e9      	b.n	8002cf4 <_printf_i+0x170>
 8002d20:	6823      	ldr	r3, [r4, #0]
 8002d22:	f023 0320 	bic.w	r3, r3, #32
 8002d26:	6023      	str	r3, [r4, #0]
 8002d28:	e7f6      	b.n	8002d18 <_printf_i+0x194>
 8002d2a:	4616      	mov	r6, r2
 8002d2c:	e7bd      	b.n	8002caa <_printf_i+0x126>
 8002d2e:	6833      	ldr	r3, [r6, #0]
 8002d30:	6825      	ldr	r5, [r4, #0]
 8002d32:	6961      	ldr	r1, [r4, #20]
 8002d34:	1d18      	adds	r0, r3, #4
 8002d36:	6030      	str	r0, [r6, #0]
 8002d38:	062e      	lsls	r6, r5, #24
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	d501      	bpl.n	8002d42 <_printf_i+0x1be>
 8002d3e:	6019      	str	r1, [r3, #0]
 8002d40:	e002      	b.n	8002d48 <_printf_i+0x1c4>
 8002d42:	0668      	lsls	r0, r5, #25
 8002d44:	d5fb      	bpl.n	8002d3e <_printf_i+0x1ba>
 8002d46:	8019      	strh	r1, [r3, #0]
 8002d48:	2300      	movs	r3, #0
 8002d4a:	6123      	str	r3, [r4, #16]
 8002d4c:	4616      	mov	r6, r2
 8002d4e:	e7bc      	b.n	8002cca <_printf_i+0x146>
 8002d50:	6833      	ldr	r3, [r6, #0]
 8002d52:	1d1a      	adds	r2, r3, #4
 8002d54:	6032      	str	r2, [r6, #0]
 8002d56:	681e      	ldr	r6, [r3, #0]
 8002d58:	6862      	ldr	r2, [r4, #4]
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	f7fd fa3f 	bl	80001e0 <memchr>
 8002d62:	b108      	cbz	r0, 8002d68 <_printf_i+0x1e4>
 8002d64:	1b80      	subs	r0, r0, r6
 8002d66:	6060      	str	r0, [r4, #4]
 8002d68:	6863      	ldr	r3, [r4, #4]
 8002d6a:	6123      	str	r3, [r4, #16]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d72:	e7aa      	b.n	8002cca <_printf_i+0x146>
 8002d74:	6923      	ldr	r3, [r4, #16]
 8002d76:	4632      	mov	r2, r6
 8002d78:	4649      	mov	r1, r9
 8002d7a:	4640      	mov	r0, r8
 8002d7c:	47d0      	blx	sl
 8002d7e:	3001      	adds	r0, #1
 8002d80:	d0ad      	beq.n	8002cde <_printf_i+0x15a>
 8002d82:	6823      	ldr	r3, [r4, #0]
 8002d84:	079b      	lsls	r3, r3, #30
 8002d86:	d413      	bmi.n	8002db0 <_printf_i+0x22c>
 8002d88:	68e0      	ldr	r0, [r4, #12]
 8002d8a:	9b03      	ldr	r3, [sp, #12]
 8002d8c:	4298      	cmp	r0, r3
 8002d8e:	bfb8      	it	lt
 8002d90:	4618      	movlt	r0, r3
 8002d92:	e7a6      	b.n	8002ce2 <_printf_i+0x15e>
 8002d94:	2301      	movs	r3, #1
 8002d96:	4632      	mov	r2, r6
 8002d98:	4649      	mov	r1, r9
 8002d9a:	4640      	mov	r0, r8
 8002d9c:	47d0      	blx	sl
 8002d9e:	3001      	adds	r0, #1
 8002da0:	d09d      	beq.n	8002cde <_printf_i+0x15a>
 8002da2:	3501      	adds	r5, #1
 8002da4:	68e3      	ldr	r3, [r4, #12]
 8002da6:	9903      	ldr	r1, [sp, #12]
 8002da8:	1a5b      	subs	r3, r3, r1
 8002daa:	42ab      	cmp	r3, r5
 8002dac:	dcf2      	bgt.n	8002d94 <_printf_i+0x210>
 8002dae:	e7eb      	b.n	8002d88 <_printf_i+0x204>
 8002db0:	2500      	movs	r5, #0
 8002db2:	f104 0619 	add.w	r6, r4, #25
 8002db6:	e7f5      	b.n	8002da4 <_printf_i+0x220>
 8002db8:	08003131 	.word	0x08003131
 8002dbc:	08003142 	.word	0x08003142

08002dc0 <__sflush_r>:
 8002dc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dc8:	0716      	lsls	r6, r2, #28
 8002dca:	4605      	mov	r5, r0
 8002dcc:	460c      	mov	r4, r1
 8002dce:	d454      	bmi.n	8002e7a <__sflush_r+0xba>
 8002dd0:	684b      	ldr	r3, [r1, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	dc02      	bgt.n	8002ddc <__sflush_r+0x1c>
 8002dd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	dd48      	ble.n	8002e6e <__sflush_r+0xae>
 8002ddc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002dde:	2e00      	cmp	r6, #0
 8002de0:	d045      	beq.n	8002e6e <__sflush_r+0xae>
 8002de2:	2300      	movs	r3, #0
 8002de4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002de8:	682f      	ldr	r7, [r5, #0]
 8002dea:	6a21      	ldr	r1, [r4, #32]
 8002dec:	602b      	str	r3, [r5, #0]
 8002dee:	d030      	beq.n	8002e52 <__sflush_r+0x92>
 8002df0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002df2:	89a3      	ldrh	r3, [r4, #12]
 8002df4:	0759      	lsls	r1, r3, #29
 8002df6:	d505      	bpl.n	8002e04 <__sflush_r+0x44>
 8002df8:	6863      	ldr	r3, [r4, #4]
 8002dfa:	1ad2      	subs	r2, r2, r3
 8002dfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002dfe:	b10b      	cbz	r3, 8002e04 <__sflush_r+0x44>
 8002e00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e02:	1ad2      	subs	r2, r2, r3
 8002e04:	2300      	movs	r3, #0
 8002e06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e08:	6a21      	ldr	r1, [r4, #32]
 8002e0a:	4628      	mov	r0, r5
 8002e0c:	47b0      	blx	r6
 8002e0e:	1c43      	adds	r3, r0, #1
 8002e10:	89a3      	ldrh	r3, [r4, #12]
 8002e12:	d106      	bne.n	8002e22 <__sflush_r+0x62>
 8002e14:	6829      	ldr	r1, [r5, #0]
 8002e16:	291d      	cmp	r1, #29
 8002e18:	d82b      	bhi.n	8002e72 <__sflush_r+0xb2>
 8002e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8002ec4 <__sflush_r+0x104>)
 8002e1c:	40ca      	lsrs	r2, r1
 8002e1e:	07d6      	lsls	r6, r2, #31
 8002e20:	d527      	bpl.n	8002e72 <__sflush_r+0xb2>
 8002e22:	2200      	movs	r2, #0
 8002e24:	6062      	str	r2, [r4, #4]
 8002e26:	04d9      	lsls	r1, r3, #19
 8002e28:	6922      	ldr	r2, [r4, #16]
 8002e2a:	6022      	str	r2, [r4, #0]
 8002e2c:	d504      	bpl.n	8002e38 <__sflush_r+0x78>
 8002e2e:	1c42      	adds	r2, r0, #1
 8002e30:	d101      	bne.n	8002e36 <__sflush_r+0x76>
 8002e32:	682b      	ldr	r3, [r5, #0]
 8002e34:	b903      	cbnz	r3, 8002e38 <__sflush_r+0x78>
 8002e36:	6560      	str	r0, [r4, #84]	@ 0x54
 8002e38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e3a:	602f      	str	r7, [r5, #0]
 8002e3c:	b1b9      	cbz	r1, 8002e6e <__sflush_r+0xae>
 8002e3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e42:	4299      	cmp	r1, r3
 8002e44:	d002      	beq.n	8002e4c <__sflush_r+0x8c>
 8002e46:	4628      	mov	r0, r5
 8002e48:	f7ff fbf4 	bl	8002634 <_free_r>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e50:	e00d      	b.n	8002e6e <__sflush_r+0xae>
 8002e52:	2301      	movs	r3, #1
 8002e54:	4628      	mov	r0, r5
 8002e56:	47b0      	blx	r6
 8002e58:	4602      	mov	r2, r0
 8002e5a:	1c50      	adds	r0, r2, #1
 8002e5c:	d1c9      	bne.n	8002df2 <__sflush_r+0x32>
 8002e5e:	682b      	ldr	r3, [r5, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0c6      	beq.n	8002df2 <__sflush_r+0x32>
 8002e64:	2b1d      	cmp	r3, #29
 8002e66:	d001      	beq.n	8002e6c <__sflush_r+0xac>
 8002e68:	2b16      	cmp	r3, #22
 8002e6a:	d11e      	bne.n	8002eaa <__sflush_r+0xea>
 8002e6c:	602f      	str	r7, [r5, #0]
 8002e6e:	2000      	movs	r0, #0
 8002e70:	e022      	b.n	8002eb8 <__sflush_r+0xf8>
 8002e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e76:	b21b      	sxth	r3, r3
 8002e78:	e01b      	b.n	8002eb2 <__sflush_r+0xf2>
 8002e7a:	690f      	ldr	r7, [r1, #16]
 8002e7c:	2f00      	cmp	r7, #0
 8002e7e:	d0f6      	beq.n	8002e6e <__sflush_r+0xae>
 8002e80:	0793      	lsls	r3, r2, #30
 8002e82:	680e      	ldr	r6, [r1, #0]
 8002e84:	bf08      	it	eq
 8002e86:	694b      	ldreq	r3, [r1, #20]
 8002e88:	600f      	str	r7, [r1, #0]
 8002e8a:	bf18      	it	ne
 8002e8c:	2300      	movne	r3, #0
 8002e8e:	eba6 0807 	sub.w	r8, r6, r7
 8002e92:	608b      	str	r3, [r1, #8]
 8002e94:	f1b8 0f00 	cmp.w	r8, #0
 8002e98:	dde9      	ble.n	8002e6e <__sflush_r+0xae>
 8002e9a:	6a21      	ldr	r1, [r4, #32]
 8002e9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002e9e:	4643      	mov	r3, r8
 8002ea0:	463a      	mov	r2, r7
 8002ea2:	4628      	mov	r0, r5
 8002ea4:	47b0      	blx	r6
 8002ea6:	2800      	cmp	r0, #0
 8002ea8:	dc08      	bgt.n	8002ebc <__sflush_r+0xfc>
 8002eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002eb2:	81a3      	strh	r3, [r4, #12]
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ebc:	4407      	add	r7, r0
 8002ebe:	eba8 0800 	sub.w	r8, r8, r0
 8002ec2:	e7e7      	b.n	8002e94 <__sflush_r+0xd4>
 8002ec4:	20400001 	.word	0x20400001

08002ec8 <_fflush_r>:
 8002ec8:	b538      	push	{r3, r4, r5, lr}
 8002eca:	690b      	ldr	r3, [r1, #16]
 8002ecc:	4605      	mov	r5, r0
 8002ece:	460c      	mov	r4, r1
 8002ed0:	b913      	cbnz	r3, 8002ed8 <_fflush_r+0x10>
 8002ed2:	2500      	movs	r5, #0
 8002ed4:	4628      	mov	r0, r5
 8002ed6:	bd38      	pop	{r3, r4, r5, pc}
 8002ed8:	b118      	cbz	r0, 8002ee2 <_fflush_r+0x1a>
 8002eda:	6a03      	ldr	r3, [r0, #32]
 8002edc:	b90b      	cbnz	r3, 8002ee2 <_fflush_r+0x1a>
 8002ede:	f7ff f9af 	bl	8002240 <__sinit>
 8002ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f3      	beq.n	8002ed2 <_fflush_r+0xa>
 8002eea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002eec:	07d0      	lsls	r0, r2, #31
 8002eee:	d404      	bmi.n	8002efa <_fflush_r+0x32>
 8002ef0:	0599      	lsls	r1, r3, #22
 8002ef2:	d402      	bmi.n	8002efa <_fflush_r+0x32>
 8002ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002ef6:	f7ff fb9a 	bl	800262e <__retarget_lock_acquire_recursive>
 8002efa:	4628      	mov	r0, r5
 8002efc:	4621      	mov	r1, r4
 8002efe:	f7ff ff5f 	bl	8002dc0 <__sflush_r>
 8002f02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f04:	07da      	lsls	r2, r3, #31
 8002f06:	4605      	mov	r5, r0
 8002f08:	d4e4      	bmi.n	8002ed4 <_fflush_r+0xc>
 8002f0a:	89a3      	ldrh	r3, [r4, #12]
 8002f0c:	059b      	lsls	r3, r3, #22
 8002f0e:	d4e1      	bmi.n	8002ed4 <_fflush_r+0xc>
 8002f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f12:	f7ff fb8d 	bl	8002630 <__retarget_lock_release_recursive>
 8002f16:	e7dd      	b.n	8002ed4 <_fflush_r+0xc>

08002f18 <__swhatbuf_r>:
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f20:	2900      	cmp	r1, #0
 8002f22:	b096      	sub	sp, #88	@ 0x58
 8002f24:	4615      	mov	r5, r2
 8002f26:	461e      	mov	r6, r3
 8002f28:	da0d      	bge.n	8002f46 <__swhatbuf_r+0x2e>
 8002f2a:	89a3      	ldrh	r3, [r4, #12]
 8002f2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002f30:	f04f 0100 	mov.w	r1, #0
 8002f34:	bf14      	ite	ne
 8002f36:	2340      	movne	r3, #64	@ 0x40
 8002f38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	6031      	str	r1, [r6, #0]
 8002f40:	602b      	str	r3, [r5, #0]
 8002f42:	b016      	add	sp, #88	@ 0x58
 8002f44:	bd70      	pop	{r4, r5, r6, pc}
 8002f46:	466a      	mov	r2, sp
 8002f48:	f000 f848 	bl	8002fdc <_fstat_r>
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	dbec      	blt.n	8002f2a <__swhatbuf_r+0x12>
 8002f50:	9901      	ldr	r1, [sp, #4]
 8002f52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002f56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002f5a:	4259      	negs	r1, r3
 8002f5c:	4159      	adcs	r1, r3
 8002f5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f62:	e7eb      	b.n	8002f3c <__swhatbuf_r+0x24>

08002f64 <__smakebuf_r>:
 8002f64:	898b      	ldrh	r3, [r1, #12]
 8002f66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f68:	079d      	lsls	r5, r3, #30
 8002f6a:	4606      	mov	r6, r0
 8002f6c:	460c      	mov	r4, r1
 8002f6e:	d507      	bpl.n	8002f80 <__smakebuf_r+0x1c>
 8002f70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002f74:	6023      	str	r3, [r4, #0]
 8002f76:	6123      	str	r3, [r4, #16]
 8002f78:	2301      	movs	r3, #1
 8002f7a:	6163      	str	r3, [r4, #20]
 8002f7c:	b003      	add	sp, #12
 8002f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f80:	ab01      	add	r3, sp, #4
 8002f82:	466a      	mov	r2, sp
 8002f84:	f7ff ffc8 	bl	8002f18 <__swhatbuf_r>
 8002f88:	9f00      	ldr	r7, [sp, #0]
 8002f8a:	4605      	mov	r5, r0
 8002f8c:	4639      	mov	r1, r7
 8002f8e:	4630      	mov	r0, r6
 8002f90:	f7ff fbbc 	bl	800270c <_malloc_r>
 8002f94:	b948      	cbnz	r0, 8002faa <__smakebuf_r+0x46>
 8002f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f9a:	059a      	lsls	r2, r3, #22
 8002f9c:	d4ee      	bmi.n	8002f7c <__smakebuf_r+0x18>
 8002f9e:	f023 0303 	bic.w	r3, r3, #3
 8002fa2:	f043 0302 	orr.w	r3, r3, #2
 8002fa6:	81a3      	strh	r3, [r4, #12]
 8002fa8:	e7e2      	b.n	8002f70 <__smakebuf_r+0xc>
 8002faa:	89a3      	ldrh	r3, [r4, #12]
 8002fac:	6020      	str	r0, [r4, #0]
 8002fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fb2:	81a3      	strh	r3, [r4, #12]
 8002fb4:	9b01      	ldr	r3, [sp, #4]
 8002fb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002fba:	b15b      	cbz	r3, 8002fd4 <__smakebuf_r+0x70>
 8002fbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fc0:	4630      	mov	r0, r6
 8002fc2:	f000 f81d 	bl	8003000 <_isatty_r>
 8002fc6:	b128      	cbz	r0, 8002fd4 <__smakebuf_r+0x70>
 8002fc8:	89a3      	ldrh	r3, [r4, #12]
 8002fca:	f023 0303 	bic.w	r3, r3, #3
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	81a3      	strh	r3, [r4, #12]
 8002fd4:	89a3      	ldrh	r3, [r4, #12]
 8002fd6:	431d      	orrs	r5, r3
 8002fd8:	81a5      	strh	r5, [r4, #12]
 8002fda:	e7cf      	b.n	8002f7c <__smakebuf_r+0x18>

08002fdc <_fstat_r>:
 8002fdc:	b538      	push	{r3, r4, r5, lr}
 8002fde:	4d07      	ldr	r5, [pc, #28]	@ (8002ffc <_fstat_r+0x20>)
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	4604      	mov	r4, r0
 8002fe4:	4608      	mov	r0, r1
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	602b      	str	r3, [r5, #0]
 8002fea:	f7ff f814 	bl	8002016 <_fstat>
 8002fee:	1c43      	adds	r3, r0, #1
 8002ff0:	d102      	bne.n	8002ff8 <_fstat_r+0x1c>
 8002ff2:	682b      	ldr	r3, [r5, #0]
 8002ff4:	b103      	cbz	r3, 8002ff8 <_fstat_r+0x1c>
 8002ff6:	6023      	str	r3, [r4, #0]
 8002ff8:	bd38      	pop	{r3, r4, r5, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200001f4 	.word	0x200001f4

08003000 <_isatty_r>:
 8003000:	b538      	push	{r3, r4, r5, lr}
 8003002:	4d06      	ldr	r5, [pc, #24]	@ (800301c <_isatty_r+0x1c>)
 8003004:	2300      	movs	r3, #0
 8003006:	4604      	mov	r4, r0
 8003008:	4608      	mov	r0, r1
 800300a:	602b      	str	r3, [r5, #0]
 800300c:	f7ff f813 	bl	8002036 <_isatty>
 8003010:	1c43      	adds	r3, r0, #1
 8003012:	d102      	bne.n	800301a <_isatty_r+0x1a>
 8003014:	682b      	ldr	r3, [r5, #0]
 8003016:	b103      	cbz	r3, 800301a <_isatty_r+0x1a>
 8003018:	6023      	str	r3, [r4, #0]
 800301a:	bd38      	pop	{r3, r4, r5, pc}
 800301c:	200001f4 	.word	0x200001f4

08003020 <_sbrk_r>:
 8003020:	b538      	push	{r3, r4, r5, lr}
 8003022:	4d06      	ldr	r5, [pc, #24]	@ (800303c <_sbrk_r+0x1c>)
 8003024:	2300      	movs	r3, #0
 8003026:	4604      	mov	r4, r0
 8003028:	4608      	mov	r0, r1
 800302a:	602b      	str	r3, [r5, #0]
 800302c:	f7ff f81c 	bl	8002068 <_sbrk>
 8003030:	1c43      	adds	r3, r0, #1
 8003032:	d102      	bne.n	800303a <_sbrk_r+0x1a>
 8003034:	682b      	ldr	r3, [r5, #0]
 8003036:	b103      	cbz	r3, 800303a <_sbrk_r+0x1a>
 8003038:	6023      	str	r3, [r4, #0]
 800303a:	bd38      	pop	{r3, r4, r5, pc}
 800303c:	200001f4 	.word	0x200001f4

08003040 <_init>:
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003042:	bf00      	nop
 8003044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003046:	bc08      	pop	{r3}
 8003048:	469e      	mov	lr, r3
 800304a:	4770      	bx	lr

0800304c <_fini>:
 800304c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800304e:	bf00      	nop
 8003050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003052:	bc08      	pop	{r3}
 8003054:	469e      	mov	lr, r3
 8003056:	4770      	bx	lr
