Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d5dad344c3ac4cb9a871bb1ff88f4aa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_4x4_behav xil_defaultlib.tb_4x4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'segments' [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.bcd_to_7_seg
Compiling module xil_defaultlib.multiplier_4x4
Compiling module xil_defaultlib.tb_4x4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_4x4_behav
