
functiongenerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003368  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  080034f0  080034f0  000044f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003708  08003708  00005020  2**0
                  CONTENTS
  4 .ARM          00000000  08003708  08003708  00005020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003708  08003708  00005020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003708  08003708  00004708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800370c  0800370c  0000470c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08003710  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014844  20000020  08003730  00005020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014864  08003730  00005864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004bfa  00000000  00000000  00005050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000118b  00000000  00000000  00009c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c0  00000000  00000000  0000add8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000042f  00000000  00000000  0000b398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024ec5  00000000  00000000  0000b7c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007089  00000000  00000000  0003068c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1b3a  00000000  00000000  00037715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011924f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001894  00000000  00000000  00119294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0011ab28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080034d8 	.word	0x080034d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	080034d8 	.word	0x080034d8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <DAC_init>:
 *      Author: USER
 */

#include "DAC.h"

void DAC_init(void){
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
    // Enable GPIOA and SPI1 clock
    RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);
 8000b08:	4b54      	ldr	r3, [pc, #336]	@ (8000c5c <DAC_init+0x158>)
 8000b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0c:	4a53      	ldr	r2, [pc, #332]	@ (8000c5c <DAC_init+0x158>)
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN);
 8000b14:	4b51      	ldr	r3, [pc, #324]	@ (8000c5c <DAC_init+0x158>)
 8000b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b18:	4a50      	ldr	r2, [pc, #320]	@ (8000c5c <DAC_init+0x158>)
 8000b1a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b1e:	6613      	str	r3, [r2, #96]	@ 0x60

    // Configure PA4 (NCS), PA5 (SCK) and PA7 (MOSI) as AF
    GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE7);
 8000b20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b2a:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 8000b2e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (GPIO_MODER_MODE4_1 | GPIO_MODER_MODE5_1 | GPIO_MODER_MODE7_1);
 8000b30:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b3a:	f443 430a 	orr.w	r3, r3, #35328	@ 0x8a00
 8000b3e:	6013      	str	r3, [r2, #0]

    // Pins are push/pull, fast speed, and have no pull up/pull down
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT4 | GPIO_OTYPER_OT5 | GPIO_OTYPER_OT7);
 8000b40:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b4a:	f023 03b0 	bic.w	r3, r3, #176	@ 0xb0
 8000b4e:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED4 | GPIO_OSPEEDR_OSPEED5 | GPIO_OSPEEDR_OSPEED7);
 8000b50:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b5a:	f443 434f 	orr.w	r3, r3, #52992	@ 0xcf00
 8000b5e:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD4 | GPIO_PUPDR_PUPD5 | GPIO_PUPDR_PUPD7);
 8000b60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b64:	68db      	ldr	r3, [r3, #12]
 8000b66:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b6a:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 8000b6e:	60d3      	str	r3, [r2, #12]

    // Set PA4, PA5 and PA7 to Alternate Function 5 for SPI
	GPIOA -> AFR[0] &= ~(GPIO_AFRL_AFSEL4 | GPIO_AFRL_AFSEL5 | GPIO_AFRL_AFSEL7);
 8000b70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b74:	6a1b      	ldr	r3, [r3, #32]
 8000b76:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b7a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000b7e:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000b82:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] |= (GPIO_AFRL_AFSEL4_0 | GPIO_AFRL_AFSEL4_2);
 8000b84:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b88:	6a1b      	ldr	r3, [r3, #32]
 8000b8a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b8e:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000b92:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] |= (GPIO_AFRL_AFSEL5_0 | GPIO_AFRL_AFSEL5_2);
 8000b94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b98:	6a1b      	ldr	r3, [r3, #32]
 8000b9a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000b9e:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000ba2:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] |= (GPIO_AFRL_AFSEL7_0 | GPIO_AFRL_AFSEL7_2);
 8000ba4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000bae:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000bb2:	6213      	str	r3, [r2, #32]

    //SPI1 CR1 register as per chip instructions
    SPI1->CR1 &= ~SPI_CR1_BR;		// Configure Baud rate f/2
 8000bb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c60 <DAC_init+0x15c>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a29      	ldr	r2, [pc, #164]	@ (8000c60 <DAC_init+0x15c>)
 8000bba:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000bbe:	6013      	str	r3, [r2, #0]
    SPI1->CR1 &= ~(SPI_CR1_CPOL | SPI_CR1_CPHA);  	// Clock: 0 polarity 0 phase
 8000bc0:	4b27      	ldr	r3, [pc, #156]	@ (8000c60 <DAC_init+0x15c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a26      	ldr	r2, [pc, #152]	@ (8000c60 <DAC_init+0x15c>)
 8000bc6:	f023 0303 	bic.w	r3, r3, #3
 8000bca:	6013      	str	r3, [r2, #0]

    SPI1->CR1 &= ~SPI_CR1_RXONLY; // read only, simplex, etc
 8000bcc:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <DAC_init+0x15c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a23      	ldr	r2, [pc, #140]	@ (8000c60 <DAC_init+0x15c>)
 8000bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000bd6:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_BIDIMODE;
 8000bd8:	4b21      	ldr	r3, [pc, #132]	@ (8000c60 <DAC_init+0x15c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a20      	ldr	r2, [pc, #128]	@ (8000c60 <DAC_init+0x15c>)
 8000bde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000be2:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_BIDIOE;
 8000be4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <DAC_init+0x15c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c60 <DAC_init+0x15c>)
 8000bea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bee:	6013      	str	r3, [r2, #0]

    SPI1->CR1 &= ~SPI_CR1_LSBFIRST;           // MSB first
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <DAC_init+0x15c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c60 <DAC_init+0x15c>)
 8000bf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000bfa:	6013      	str	r3, [r2, #0]

    SPI1->CR1 &= ~(SPI_CR1_SSM);     // Hardware NCS
 8000bfc:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <DAC_init+0x15c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a17      	ldr	r2, [pc, #92]	@ (8000c60 <DAC_init+0x15c>)
 8000c02:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000c06:	6013      	str	r3, [r2, #0]

    SPI1->CR1 |= SPI_CR1_MSTR;                  // Controller is controller
 8000c08:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <DAC_init+0x15c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a14      	ldr	r2, [pc, #80]	@ (8000c60 <DAC_init+0x15c>)
 8000c0e:	f043 0304 	orr.w	r3, r3, #4
 8000c12:	6013      	str	r3, [r2, #0]


    SPI1->CR2 |= (SPI_CR2_DS);       			    // 16 bit
 8000c14:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <DAC_init+0x15c>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	4a11      	ldr	r2, [pc, #68]	@ (8000c60 <DAC_init+0x15c>)
 8000c1a:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000c1e:	6053      	str	r3, [r2, #4]

    SPI1->CR2 |= SPI_CR2_SSOE;					// single controller
 8000c20:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <DAC_init+0x15c>)
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	4a0e      	ldr	r2, [pc, #56]	@ (8000c60 <DAC_init+0x15c>)
 8000c26:	f043 0304 	orr.w	r3, r3, #4
 8000c2a:	6053      	str	r3, [r2, #4]

    SPI1->CR2 |= SPI_CR2_NSSP;					//generate NSS pulse
 8000c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <DAC_init+0x15c>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	4a0b      	ldr	r2, [pc, #44]	@ (8000c60 <DAC_init+0x15c>)
 8000c32:	f043 0308 	orr.w	r3, r3, #8
 8000c36:	6053      	str	r3, [r2, #4]

    SPI1->CR2 &= ~SPI_CR2_FRXTH;					//FRXTH off bc 16 bit
 8000c38:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <DAC_init+0x15c>)
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	4a08      	ldr	r2, [pc, #32]	@ (8000c60 <DAC_init+0x15c>)
 8000c3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000c42:	6053      	str	r3, [r2, #4]

	//enable SPI
	SPI1->CR1 |= SPI_CR1_SPE;
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <DAC_init+0x15c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <DAC_init+0x15c>)
 8000c4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c4e:	6013      	str	r3, [r2, #0]

}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	40013000 	.word	0x40013000

08000c64 <DAC_write>:

void DAC_write(uint16_t num) {
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	80fb      	strh	r3, [r7, #6]
    //send data
    SPI1->DR = num;
 8000c6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000ca0 <DAC_write+0x3c>)
 8000c70:	88fb      	ldrh	r3, [r7, #6]
 8000c72:	60d3      	str	r3, [r2, #12]
    // Wait until transmission is complete and SPI is not busy
    while (!(SPI1->SR & SPI_SR_TXE));  // Wait for TXE (Transmit buffer empty)
 8000c74:	bf00      	nop
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <DAC_write+0x3c>)
 8000c78:	689b      	ldr	r3, [r3, #8]
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d0f9      	beq.n	8000c76 <DAC_write+0x12>
    while (SPI1->SR & SPI_SR_BSY);     // Wait until SPI is no longer busy
 8000c82:	bf00      	nop
 8000c84:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <DAC_write+0x3c>)
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d1f9      	bne.n	8000c84 <DAC_write+0x20>
}
 8000c90:	bf00      	nop
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	40013000 	.word	0x40013000
 8000ca4:	00000000 	.word	0x00000000

08000ca8 <DAC_volt_conv>:

uint16_t DAC_volt_conv(uint16_t voltage) {	// max voltage is 3300, max DAC value is 4095
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	80fb      	strh	r3, [r7, #6]

    if (voltage > VOLT_MAX) {
 8000cb2:	88fb      	ldrh	r3, [r7, #6]
 8000cb4:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d902      	bls.n	8000cc2 <DAC_volt_conv+0x1a>
        voltage = VOLT_MAX;  // Max voltage limit
 8000cbc:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8000cc0:	80fb      	strh	r3, [r7, #6]
    }

    // Convert voltage to a 12-bit DAC value
    uint16_t dacValue = (voltage * DAC_MAX) / VOLT_MAX;
 8000cc2:	88fa      	ldrh	r2, [r7, #6]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	031b      	lsls	r3, r3, #12
 8000cc8:	1a9b      	subs	r3, r3, r2
 8000cca:	4a13      	ldr	r2, [pc, #76]	@ (8000d18 <DAC_volt_conv+0x70>)
 8000ccc:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd0:	441a      	add	r2, r3
 8000cd2:	12d2      	asrs	r2, r2, #11
 8000cd4:	17db      	asrs	r3, r3, #31
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	81fb      	strh	r3, [r7, #14]
    dacValue = dacValue * WEIGHTS;	// value based on DMM/outside factors
 8000cda:	89fb      	ldrh	r3, [r7, #14]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fbc5 	bl	800046c <__aeabi_i2d>
 8000ce2:	a30b      	add	r3, pc, #44	@ (adr r3, 8000d10 <DAC_volt_conv+0x68>)
 8000ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce8:	f7ff fc2a 	bl	8000540 <__aeabi_dmul>
 8000cec:	4602      	mov	r2, r0
 8000cee:	460b      	mov	r3, r1
 8000cf0:	4610      	mov	r0, r2
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f7ff fee6 	bl	8000ac4 <__aeabi_d2uiz>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	81fb      	strh	r3, [r7, #14]

    // Apply DAC command bits (FIFO mask) 0011 XXXX XXXX XXXX
    dacValue |= DAC_MASK;
 8000cfc:	89fb      	ldrh	r3, [r7, #14]
 8000cfe:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8000d02:	81fb      	strh	r3, [r7, #14]

    return dacValue;
 8000d04:	89fb      	ldrh	r3, [r7, #14]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	ef9db22d 	.word	0xef9db22d
 8000d14:	3fefc6a7 	.word	0x3fefc6a7
 8000d18:	9ee009ef 	.word	0x9ee009ef

08000d1c <keypad_init>:
  {4, 5, 6, 13}, // 13 represents B
  {7, 8, 9, 14}, // 14 represents C
  {10, 0, 11, 15} // 10 = *, 11 = #, 15 = D
};

void keypad_init(void) {
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0

  RCC -> AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8000d20:	4b1d      	ldr	r3, [pc, #116]	@ (8000d98 <keypad_init+0x7c>)
 8000d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d24:	4a1c      	ldr	r2, [pc, #112]	@ (8000d98 <keypad_init+0x7c>)
 8000d26:	f043 0304 	orr.w	r3, r3, #4
 8000d2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  // Configure PC4-PC7 as outputs
  GPIOC->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE6 | GPIO_MODER_MODE7);
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d9c <keypad_init+0x80>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a1a      	ldr	r2, [pc, #104]	@ (8000d9c <keypad_init+0x80>)
 8000d32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000d36:	6013      	str	r3, [r2, #0]
  GPIOC->MODER |= (GPIO_MODER_MODE4_0 | GPIO_MODER_MODE5_0 | GPIO_MODER_MODE6_0 | GPIO_MODER_MODE7_0);
 8000d38:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <keypad_init+0x80>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a17      	ldr	r2, [pc, #92]	@ (8000d9c <keypad_init+0x80>)
 8000d3e:	f443 43aa 	orr.w	r3, r3, #21760	@ 0x5500
 8000d42:	6013      	str	r3, [r2, #0]

  // Configure PC0-PC3 as inputs
  GPIOC->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000d44:	4b15      	ldr	r3, [pc, #84]	@ (8000d9c <keypad_init+0x80>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a14      	ldr	r2, [pc, #80]	@ (8000d9c <keypad_init+0x80>)
 8000d4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000d4e:	6013      	str	r3, [r2, #0]

  // Configure PC0-PC3 as pull-down resistors
  GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1 | GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000d50:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <keypad_init+0x80>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	4a11      	ldr	r2, [pc, #68]	@ (8000d9c <keypad_init+0x80>)
 8000d56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000d5a:	60d3      	str	r3, [r2, #12]
  GPIOC->PUPDR |= (GPIO_PUPDR_PUPD0_1 | GPIO_PUPDR_PUPD1_1 | GPIO_PUPDR_PUPD2_1 | GPIO_PUPDR_PUPD3_1);
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <keypad_init+0x80>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	4a0e      	ldr	r2, [pc, #56]	@ (8000d9c <keypad_init+0x80>)
 8000d62:	f043 03aa 	orr.w	r3, r3, #170	@ 0xaa
 8000d66:	60d3      	str	r3, [r2, #12]

  // Configure PC4-PC7 as push-pull outputs
  GPIOC->OTYPER &= ~(GPIO_OTYPER_OT4 | GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6 | GPIO_OTYPER_OT7);
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <keypad_init+0x80>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d9c <keypad_init+0x80>)
 8000d6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000d72:	6053      	str	r3, [r2, #4]

  //All of them are slow
  GPIOC->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 | GPIO_OSPEEDR_OSPEED1 | GPIO_OSPEEDR_OSPEED2
 8000d74:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <keypad_init+0x80>)
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	4a08      	ldr	r2, [pc, #32]	@ (8000d9c <keypad_init+0x80>)
 8000d7a:	0c1b      	lsrs	r3, r3, #16
 8000d7c:	041b      	lsls	r3, r3, #16
 8000d7e:	6093      	str	r3, [r2, #8]
		  | GPIO_OSPEEDR_OSPEED3 | GPIO_OSPEEDR_OSPEED4 | GPIO_OSPEEDR_OSPEED5
		  | GPIO_OSPEEDR_OSPEED6 | GPIO_OSPEEDR_OSPEED7);

  // Set PC4-PC7 high initially, all COLS high
  GPIOC->ODR &= (COL_PORT);
 8000d80:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <keypad_init+0x80>)
 8000d82:	695b      	ldr	r3, [r3, #20]
 8000d84:	4a05      	ldr	r2, [pc, #20]	@ (8000d9c <keypad_init+0x80>)
 8000d86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d8a:	6153      	str	r3, [r2, #20]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	48000800 	.word	0x48000800

08000da0 <getKeypadResult>:

uint8_t getKeypadResult(uint8_t arr) {
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
    switch (arr) {
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	3b01      	subs	r3, #1
 8000dae:	2b07      	cmp	r3, #7
 8000db0:	d81a      	bhi.n	8000de8 <getKeypadResult+0x48>
 8000db2:	a201      	add	r2, pc, #4	@ (adr r2, 8000db8 <getKeypadResult+0x18>)
 8000db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db8:	08000dd9 	.word	0x08000dd9
 8000dbc:	08000ddd 	.word	0x08000ddd
 8000dc0:	08000de9 	.word	0x08000de9
 8000dc4:	08000de1 	.word	0x08000de1
 8000dc8:	08000de9 	.word	0x08000de9
 8000dcc:	08000de9 	.word	0x08000de9
 8000dd0:	08000de9 	.word	0x08000de9
 8000dd4:	08000de5 	.word	0x08000de5
        case 0x01: return 0; // BIN 0001
 8000dd8:	2300      	movs	r3, #0
 8000dda:	e006      	b.n	8000dea <getKeypadResult+0x4a>
        case 0x02: return 1; // BIN 0010
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e004      	b.n	8000dea <getKeypadResult+0x4a>
        case 0x04: return 2; // BIN 0100
 8000de0:	2302      	movs	r3, #2
 8000de2:	e002      	b.n	8000dea <getKeypadResult+0x4a>
        case 0x08: return 3; // BIN 1000
 8000de4:	2303      	movs	r3, #3
 8000de6:	e000      	b.n	8000dea <getKeypadResult+0x4a>
        default:
        	return -1; // Invalid or no key pressed
 8000de8:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <getKeypadNumber>:

int8_t getKeypadNumber(void){
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0

	//Detect if a button is pressed
	if((GPIOC->IDR & ROW_PORT) != 0){
 8000dfe:	4b30      	ldr	r3, [pc, #192]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e00:	691b      	ldr	r3, [r3, #16]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d04e      	beq.n	8000ea8 <getKeypadNumber+0xb0>
		for(uint32_t col = 0; col < NUM_COLS; col++){
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	e048      	b.n	8000ea2 <getKeypadNumber+0xaa>
			// Clear all columns then set them high one by one
			GPIOC->ODR &= ~(COL_PORT);
 8000e10:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e12:	695b      	ldr	r3, [r3, #20]
 8000e14:	4a2a      	ldr	r2, [pc, #168]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000e1a:	6153      	str	r3, [r2, #20]
			GPIOC->ODR |= (1 << (col + 4)); // +4 because GPIOC PC4 - PC7 is used
 8000e1c:	4b28      	ldr	r3, [pc, #160]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e1e:	695b      	ldr	r3, [r3, #20]
 8000e20:	68fa      	ldr	r2, [r7, #12]
 8000e22:	3204      	adds	r2, #4
 8000e24:	2101      	movs	r1, #1
 8000e26:	fa01 f202 	lsl.w	r2, r1, r2
 8000e2a:	4611      	mov	r1, r2
 8000e2c:	4a24      	ldr	r2, [pc, #144]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e2e:	430b      	orrs	r3, r1
 8000e30:	6153      	str	r3, [r2, #20]

			if((GPIOC->IDR & ROW_PORT) != 0){
 8000e32:	4b23      	ldr	r3, [pc, #140]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e34:	691b      	ldr	r3, [r3, #16]
 8000e36:	f003 030f 	and.w	r3, r3, #15
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d02e      	beq.n	8000e9c <getKeypadNumber+0xa4>
				int colRes = getKeypadResult(1 << col);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ffa9 	bl	8000da0 <getKeypadResult>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	60bb      	str	r3, [r7, #8]
				int rowRes = getKeypadResult(GPIOC->IDR & ROW_PORT);
 8000e52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e54:	691b      	ldr	r3, [r3, #16]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	f003 030f 	and.w	r3, r3, #15
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ff9e 	bl	8000da0 <getKeypadResult>
 8000e64:	4603      	mov	r3, r0
 8000e66:	607b      	str	r3, [r7, #4]
				//If pressing to at once or let go in the middle
				if(colRes == -1 || rowRes == -1){
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e6e:	d003      	beq.n	8000e78 <getKeypadNumber+0x80>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e76:	d102      	bne.n	8000e7e <getKeypadNumber+0x86>
					return -1;
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7c:	e01c      	b.n	8000eb8 <getKeypadNumber+0xc0>
				}
				// reset high for next press
				GPIOC->ODR |= COL_PORT;
 8000e7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e80:	695b      	ldr	r3, [r3, #20]
 8000e82:	4a0f      	ldr	r2, [pc, #60]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000e84:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000e88:	6153      	str	r3, [r2, #20]
				return keypad[rowRes][colRes];
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec4 <getKeypadNumber+0xcc>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	441a      	add	r2, r3
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	4413      	add	r3, r2
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	b25b      	sxtb	r3, r3
 8000e9a:	e00d      	b.n	8000eb8 <getKeypadNumber+0xc0>
		for(uint32_t col = 0; col < NUM_COLS; col++){
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	2b03      	cmp	r3, #3
 8000ea6:	d9b3      	bls.n	8000e10 <getKeypadNumber+0x18>
			}
		}
	}
	// reset high for next press
	GPIOC->ODR |= (COL_PORT);
 8000ea8:	4b05      	ldr	r3, [pc, #20]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000eaa:	695b      	ldr	r3, [r3, #20]
 8000eac:	4a04      	ldr	r2, [pc, #16]	@ (8000ec0 <getKeypadNumber+0xc8>)
 8000eae:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000eb2:	6153      	str	r3, [r2, #20]
	return -1;
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	48000800 	.word	0x48000800
 8000ec4:	20000000 	.word	0x20000000

08000ec8 <main>:
static uint16_t SAW_WAVE[LUT_SIZE];
static uint8_t SQR_WAVE[PWM - 1][LUT_SIZE];


int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0

  HAL_Init();
 8000ece:	f000 fb1e 	bl	800150e <HAL_Init>
  keypad_init();
 8000ed2:	f7ff ff23 	bl	8000d1c <keypad_init>
  DAC_init();
 8000ed6:	f7ff fe15 	bl	8000b04 <DAC_init>
  LUT_init();
 8000eda:	f000 f911 	bl	8001100 <LUT_init>
  TIM2_init();
 8000ede:	f000 f9df 	bl	80012a0 <TIM2_init>

  SystemClock_Config();
 8000ee2:	f000 fa2d 	bl	8001340 <SystemClock_Config>

  while (1)
  {
	  while(getKeypadNumber() == NO_PRESS);	// 2 STAGE DEBOUNCE: Stop while there is no press
 8000ee6:	bf00      	nop
 8000ee8:	f7ff ff86 	bl	8000df8 <getKeypadNumber>
 8000eec:	4603      	mov	r3, r0
 8000eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef2:	d0f9      	beq.n	8000ee8 <main+0x20>
	  int8_t number = getKeypadNumber();
 8000ef4:	f7ff ff80 	bl	8000df8 <getKeypadNumber>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	71fb      	strb	r3, [r7, #7]
	  while(getKeypadNumber() != NO_PRESS);	// Don't exit until the press is released
 8000efc:	bf00      	nop
 8000efe:	f7ff ff7b 	bl	8000df8 <getKeypadNumber>
 8000f02:	4603      	mov	r3, r0
 8000f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f08:	d1f9      	bne.n	8000efe <main+0x36>

	  // set a different state depending on keypad press
	  switch (number){
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b0b      	cmp	r3, #11
 8000f10:	d8e9      	bhi.n	8000ee6 <main+0x1e>
 8000f12:	a201      	add	r2, pc, #4	@ (adr r2, 8000f18 <main+0x50>)
 8000f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f18:	08000f49 	.word	0x08000f49
 8000f1c:	08000f57 	.word	0x08000f57
 8000f20:	08000f5f 	.word	0x08000f5f
 8000f24:	08000f67 	.word	0x08000f67
 8000f28:	08000f6f 	.word	0x08000f6f
 8000f2c:	08000f77 	.word	0x08000f77
 8000f30:	08000f7f 	.word	0x08000f7f
 8000f34:	08000f87 	.word	0x08000f87
 8000f38:	08000f8f 	.word	0x08000f8f
 8000f3c:	08000f97 	.word	0x08000f97
 8000f40:	08000f9f 	.word	0x08000f9f
 8000f44:	08000fbd 	.word	0x08000fbd
		  case (0):
		  	  // 50% duty cycle if a square wave
		  	  if(curr_state == SQR){
 8000f48:	4b26      	ldr	r3, [pc, #152]	@ (8000fe4 <main+0x11c>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <main+0x8e>
		  		  curr_PWM = 4;
 8000f50:	4b25      	ldr	r3, [pc, #148]	@ (8000fe8 <main+0x120>)
 8000f52:	2204      	movs	r2, #4
 8000f54:	701a      	strb	r2, [r3, #0]
		  	  }

		  case (1):
		  	  // 100 Hz frequency
		  	  curr_freq = 1;
 8000f56:	4b25      	ldr	r3, [pc, #148]	@ (8000fec <main+0x124>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]
		  	  break;
 8000f5c:	e041      	b.n	8000fe2 <main+0x11a>
		  case (2):
		  	  // 200 Hz frequency
			  curr_freq = 2;
 8000f5e:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <main+0x124>)
 8000f60:	2202      	movs	r2, #2
 8000f62:	701a      	strb	r2, [r3, #0]
			  break;
 8000f64:	e03d      	b.n	8000fe2 <main+0x11a>
		  case (3):
		  	  // 300 Hz frequency
			  curr_freq = 3;
 8000f66:	4b21      	ldr	r3, [pc, #132]	@ (8000fec <main+0x124>)
 8000f68:	2203      	movs	r2, #3
 8000f6a:	701a      	strb	r2, [r3, #0]
			  break;
 8000f6c:	e039      	b.n	8000fe2 <main+0x11a>
		  case (4):
		  	  // 400 Hz frequency
			  curr_freq = 4;
 8000f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000fec <main+0x124>)
 8000f70:	2204      	movs	r2, #4
 8000f72:	701a      	strb	r2, [r3, #0]
			  break;
 8000f74:	e035      	b.n	8000fe2 <main+0x11a>
		  case (5):
		  	  // 500 Hz frequency
			  curr_freq = 5;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	@ (8000fec <main+0x124>)
 8000f78:	2205      	movs	r2, #5
 8000f7a:	701a      	strb	r2, [r3, #0]
			  break;
 8000f7c:	e031      	b.n	8000fe2 <main+0x11a>
		  case (6):
		  	  // Sine wave
		  	  curr_state = SIN;
 8000f7e:	4b19      	ldr	r3, [pc, #100]	@ (8000fe4 <main+0x11c>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	701a      	strb	r2, [r3, #0]
		  	  break;
 8000f84:	e02d      	b.n	8000fe2 <main+0x11a>
		  case (7):
		  	  // Triangle wave
			  curr_state = TRI;
 8000f86:	4b17      	ldr	r3, [pc, #92]	@ (8000fe4 <main+0x11c>)
 8000f88:	2202      	movs	r2, #2
 8000f8a:	701a      	strb	r2, [r3, #0]
			  break;
 8000f8c:	e029      	b.n	8000fe2 <main+0x11a>
		  case (8):
		  	  // Sawtooth wave
			  curr_state = SAW;
 8000f8e:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <main+0x11c>)
 8000f90:	2203      	movs	r2, #3
 8000f92:	701a      	strb	r2, [r3, #0]
			  break;
 8000f94:	e025      	b.n	8000fe2 <main+0x11a>
		  case (9):
		  	  // Square wave
			  curr_state = SQR;
 8000f96:	4b13      	ldr	r3, [pc, #76]	@ (8000fe4 <main+0x11c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
			  break;
 8000f9c:	e021      	b.n	8000fe2 <main+0x11a>
		  case (10):
		  	  // -10% duty cycle
			  if(curr_state == SQR){
 8000f9e:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <main+0x11c>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d119      	bne.n	8000fda <main+0x112>
				  if(curr_PWM != 0) {
 8000fa6:	4b10      	ldr	r3, [pc, #64]	@ (8000fe8 <main+0x120>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d015      	beq.n	8000fda <main+0x112>
					 curr_PWM -= 1;
 8000fae:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <main+0x120>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <main+0x120>)
 8000fb8:	701a      	strb	r2, [r3, #0]
				  }

			  }
		  	  break;
 8000fba:	e00e      	b.n	8000fda <main+0x112>
		  case (11):
		  	  // +10% duty cycle
			  if(curr_state == SQR){
 8000fbc:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <main+0x11c>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d10c      	bne.n	8000fde <main+0x116>
				  if(curr_PWM != PWM - 1) {
 8000fc4:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <main+0x120>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b08      	cmp	r3, #8
 8000fca:	d008      	beq.n	8000fde <main+0x116>
					  curr_PWM += 1;
 8000fcc:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <main+0x120>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	4b04      	ldr	r3, [pc, #16]	@ (8000fe8 <main+0x120>)
 8000fd6:	701a      	strb	r2, [r3, #0]
				  }

			  }
		  	  break;
 8000fd8:	e001      	b.n	8000fde <main+0x116>
		  	  break;
 8000fda:	bf00      	nop
 8000fdc:	e783      	b.n	8000ee6 <main+0x1e>
		  	  break;
 8000fde:	bf00      	nop
 8000fe0:	e781      	b.n	8000ee6 <main+0x1e>
  {
 8000fe2:	e780      	b.n	8000ee6 <main+0x1e>
 8000fe4:	2000003c 	.word	0x2000003c
 8000fe8:	20000011 	.word	0x20000011
 8000fec:	20000010 	.word	0x20000010

08000ff0 <TIM2_IRQHandler>:

  }

}

void TIM2_IRQHandler(void) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  	//IRQ handler will decide how and what to write to DAC
  	if(TIM2 -> SR & TIM_SR_UIF){ //happens when ARR hits the count
 8000ff4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d06b      	beq.n	80010da <TIM2_IRQHandler+0xea>
  		if(curr_index > LUT_SIZE){
 8001002:	4b37      	ldr	r3, [pc, #220]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	f241 7270 	movw	r2, #6000	@ 0x1770
 800100a:	4293      	cmp	r3, r2
 800100c:	d902      	bls.n	8001014 <TIM2_IRQHandler+0x24>
  			curr_index = 0;
 800100e:	4b34      	ldr	r3, [pc, #208]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 8001010:	2200      	movs	r2, #0
 8001012:	801a      	strh	r2, [r3, #0]
  		}
  		switch(curr_state) {
 8001014:	4b33      	ldr	r3, [pc, #204]	@ (80010e4 <TIM2_IRQHandler+0xf4>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b03      	cmp	r3, #3
 800101a:	d84c      	bhi.n	80010b6 <TIM2_IRQHandler+0xc6>
 800101c:	a201      	add	r2, pc, #4	@ (adr r2, 8001024 <TIM2_IRQHandler+0x34>)
 800101e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001022:	bf00      	nop
 8001024:	08001035 	.word	0x08001035
 8001028:	0800107b 	.word	0x0800107b
 800102c:	0800108f 	.word	0x0800108f
 8001030:	080010a3 	.word	0x080010a3
  			case SQR:
  				// the LUT we use is decided both on PWM and the index.
  				DAC_write(DAC_volt_conv((uint16_t)(SQR_WAVE[curr_PWM][curr_index]) * Vpp)); // the table either has a 1 or 0 to write to the DAC, so we convert it
 8001034:	4b2c      	ldr	r3, [pc, #176]	@ (80010e8 <TIM2_IRQHandler+0xf8>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	4618      	mov	r0, r3
 800103a:	4b29      	ldr	r3, [pc, #164]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	4619      	mov	r1, r3
 8001040:	4a2a      	ldr	r2, [pc, #168]	@ (80010ec <TIM2_IRQHandler+0xfc>)
 8001042:	f241 7370 	movw	r3, #6000	@ 0x1770
 8001046:	fb00 f303 	mul.w	r3, r0, r3
 800104a:	4413      	add	r3, r2
 800104c:	440b      	add	r3, r1
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	0092      	lsls	r2, r2, #2
 8001054:	4413      	add	r3, r2
 8001056:	461a      	mov	r2, r3
 8001058:	0091      	lsls	r1, r2, #2
 800105a:	461a      	mov	r2, r3
 800105c:	460b      	mov	r3, r1
 800105e:	4413      	add	r3, r2
 8001060:	461a      	mov	r2, r3
 8001062:	0112      	lsls	r2, r2, #4
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	00db      	lsls	r3, r3, #3
 8001068:	b29b      	uxth	r3, r3
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fe1c 	bl	8000ca8 <DAC_volt_conv>
 8001070:	4603      	mov	r3, r0
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fdf6 	bl	8000c64 <DAC_write>
  				break;
 8001078:	e01e      	b.n	80010b8 <TIM2_IRQHandler+0xc8>
  			case SIN:
  				DAC_write(SIN_WAVE[curr_index]); // If we're on a SINE WAVE, we write from SINE LUT
 800107a:	4b19      	ldr	r3, [pc, #100]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	461a      	mov	r2, r3
 8001080:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <TIM2_IRQHandler+0x100>)
 8001082:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fdec 	bl	8000c64 <DAC_write>
  				break;
 800108c:	e014      	b.n	80010b8 <TIM2_IRQHandler+0xc8>
  			case TRI:
  				DAC_write(TRI_WAVE[curr_index]); // If we're on a TRIANGLE WAVE, we write from TRI LUT
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	4b17      	ldr	r3, [pc, #92]	@ (80010f4 <TIM2_IRQHandler+0x104>)
 8001096:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fde2 	bl	8000c64 <DAC_write>
  				break;
 80010a0:	e00a      	b.n	80010b8 <TIM2_IRQHandler+0xc8>
  			case SAW:
  				DAC_write(SAW_WAVE[curr_index]); // If we're on a SAWTOOTH WAVE, we write from SAW LUT
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <TIM2_IRQHandler+0x108>)
 80010aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fdd8 	bl	8000c64 <DAC_write>
  				break;
 80010b4:	e000      	b.n	80010b8 <TIM2_IRQHandler+0xc8>
  			default:
  				break;
 80010b6:	bf00      	nop
  		}
  		curr_index += curr_freq;	// Index based on the frequency. This makes us go through the LUT faster and creates
 80010b8:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <TIM2_IRQHandler+0x10c>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <TIM2_IRQHandler+0xf0>)
 80010c8:	801a      	strh	r2, [r3, #0]
  		TIM2 -> SR &= ~TIM_SR_UIF; //clear interrupt flag
 80010ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010ce:	691b      	ldr	r3, [r3, #16]
 80010d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	6113      	str	r3, [r2, #16]
  	}
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000003e 	.word	0x2000003e
 80010e4:	2000003c 	.word	0x2000003c
 80010e8:	20000011 	.word	0x20000011
 80010ec:	20008ce0 	.word	0x20008ce0
 80010f0:	20000040 	.word	0x20000040
 80010f4:	20002f20 	.word	0x20002f20
 80010f8:	20005e00 	.word	0x20005e00
 80010fc:	20000010 	.word	0x20000010

08001100 <LUT_init>:

void LUT_init(void)
{
 8001100:	b590      	push	{r4, r7, lr}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
	uint16_t half = LUT_SIZE / 2;
 8001106:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800110a:	807b      	strh	r3, [r7, #2]
	for(uint16_t i = 0; i < LUT_SIZE; i++){
 800110c:	2300      	movs	r3, #0
 800110e:	80fb      	strh	r3, [r7, #6]
 8001110:	e0a6      	b.n	8001260 <LUT_init+0x160>
		// Generate LUT for different waveforms
		SIN_WAVE[i] = DAC_volt_conv((uint16_t)(Vp * sin(2*PI*i/LUT_SIZE) + DC_OFFSET));	// Equation to make equally spaced points for a period on a sinewave
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f9a9 	bl	800046c <__aeabi_i2d>
 800111a:	a35b      	add	r3, pc, #364	@ (adr r3, 8001288 <LUT_init+0x188>)
 800111c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001120:	f7ff fa0e 	bl	8000540 <__aeabi_dmul>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4610      	mov	r0, r2
 800112a:	4619      	mov	r1, r3
 800112c:	a358      	add	r3, pc, #352	@ (adr r3, 8001290 <LUT_init+0x190>)
 800112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001132:	f7ff fb2f 	bl	8000794 <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	ec43 2b17 	vmov	d7, r2, r3
 800113e:	eeb0 0a47 	vmov.f32	s0, s14
 8001142:	eef0 0a67 	vmov.f32	s1, s15
 8001146:	f001 f997 	bl	8002478 <sin>
 800114a:	ec51 0b10 	vmov	r0, r1, d0
 800114e:	a352      	add	r3, pc, #328	@ (adr r3, 8001298 <LUT_init+0x198>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff f9f4 	bl	8000540 <__aeabi_dmul>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4610      	mov	r0, r2
 800115e:	4619      	mov	r1, r3
 8001160:	a34d      	add	r3, pc, #308	@ (adr r3, 8001298 <LUT_init+0x198>)
 8001162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001166:	f7ff f835 	bl	80001d4 <__adddf3>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fca7 	bl	8000ac4 <__aeabi_d2uiz>
 8001176:	4603      	mov	r3, r0
 8001178:	b29b      	uxth	r3, r3
 800117a:	88fc      	ldrh	r4, [r7, #6]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fd93 	bl	8000ca8 <DAC_volt_conv>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	4b3c      	ldr	r3, [pc, #240]	@ (8001278 <LUT_init+0x178>)
 8001188:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		SAW_WAVE[i] = DAC_volt_conv((uint16_t)(Vpp*i / LUT_SIZE));						// Equation to make equally spaced points for a saw wave
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	0fda      	lsrs	r2, r3, #31
 8001190:	4413      	add	r3, r2
 8001192:	105b      	asrs	r3, r3, #1
 8001194:	b29b      	uxth	r3, r3
 8001196:	88fc      	ldrh	r4, [r7, #6]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fd85 	bl	8000ca8 <DAC_volt_conv>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b36      	ldr	r3, [pc, #216]	@ (800127c <LUT_init+0x17c>)
 80011a4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		if(i < half){
 80011a8:	88fa      	ldrh	r2, [r7, #6]
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d212      	bcs.n	80011d6 <LUT_init+0xd6>
			TRI_WAVE[i] = DAC_volt_conv((uint16_t)(Vpp*i / half));						// First half of a triangle wave goes from 0 to 3V
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80011b6:	fb03 f202 	mul.w	r2, r3, r2
 80011ba:	887b      	ldrh	r3, [r7, #2]
 80011bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	88fc      	ldrh	r4, [r7, #6]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fd6f 	bl	8000ca8 <DAC_volt_conv>
 80011ca:	4603      	mov	r3, r0
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001280 <LUT_init+0x180>)
 80011d0:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 80011d4:	e017      	b.n	8001206 <LUT_init+0x106>
		}
		else{
			TRI_WAVE[i] = DAC_volt_conv((uint16_t)(Vpp - (Vpp*(i-half) / half)));		// second half of a triangle wave goes from 3V to 0
 80011d6:	88fa      	ldrh	r2, [r7, #6]
 80011d8:	887b      	ldrh	r3, [r7, #2]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80011e0:	fb03 f202 	mul.w	r2, r3, r2
 80011e4:	887b      	ldrh	r3, [r7, #2]
 80011e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	f5c3 633b 	rsb	r3, r3, #2992	@ 0xbb0
 80011f0:	3308      	adds	r3, #8
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	88fc      	ldrh	r4, [r7, #6]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fd56 	bl	8000ca8 <DAC_volt_conv>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	4b1f      	ldr	r3, [pc, #124]	@ (8001280 <LUT_init+0x180>)
 8001202:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		}
		for(uint16_t j = 1; j <= PWM; j++) {	// Generate a table of 1s and 0s. The point at which 1s become 0s change based on the duty %
 8001206:	2301      	movs	r3, #1
 8001208:	80bb      	strh	r3, [r7, #4]
 800120a:	e023      	b.n	8001254 <LUT_init+0x154>
			if (i <= (j * LUT_SIZE)/10) {
 800120c:	88fa      	ldrh	r2, [r7, #6]
 800120e:	88bb      	ldrh	r3, [r7, #4]
 8001210:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8001214:	fb01 f303 	mul.w	r3, r1, r3
 8001218:	429a      	cmp	r2, r3
 800121a:	dc0c      	bgt.n	8001236 <LUT_init+0x136>
			SQR_WAVE[j - 1][i] = ON;
 800121c:	88bb      	ldrh	r3, [r7, #4]
 800121e:	1e5a      	subs	r2, r3, #1
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	4918      	ldr	r1, [pc, #96]	@ (8001284 <LUT_init+0x184>)
 8001224:	f241 7070 	movw	r0, #6000	@ 0x1770
 8001228:	fb00 f202 	mul.w	r2, r0, r2
 800122c:	440a      	add	r2, r1
 800122e:	4413      	add	r3, r2
 8001230:	2201      	movs	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	e00b      	b.n	800124e <LUT_init+0x14e>

			}
			else {
				SQR_WAVE[j - 1][i] = OFF;
 8001236:	88bb      	ldrh	r3, [r7, #4]
 8001238:	1e5a      	subs	r2, r3, #1
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	4911      	ldr	r1, [pc, #68]	@ (8001284 <LUT_init+0x184>)
 800123e:	f241 7070 	movw	r0, #6000	@ 0x1770
 8001242:	fb00 f202 	mul.w	r2, r0, r2
 8001246:	440a      	add	r2, r1
 8001248:	4413      	add	r3, r2
 800124a:	2200      	movs	r2, #0
 800124c:	701a      	strb	r2, [r3, #0]
		for(uint16_t j = 1; j <= PWM; j++) {	// Generate a table of 1s and 0s. The point at which 1s become 0s change based on the duty %
 800124e:	88bb      	ldrh	r3, [r7, #4]
 8001250:	3301      	adds	r3, #1
 8001252:	80bb      	strh	r3, [r7, #4]
 8001254:	88bb      	ldrh	r3, [r7, #4]
 8001256:	2b09      	cmp	r3, #9
 8001258:	d9d8      	bls.n	800120c <LUT_init+0x10c>
	for(uint16_t i = 0; i < LUT_SIZE; i++){
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	3301      	adds	r3, #1
 800125e:	80fb      	strh	r3, [r7, #6]
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	f241 726f 	movw	r2, #5999	@ 0x176f
 8001266:	4293      	cmp	r3, r2
 8001268:	f67f af53 	bls.w	8001112 <LUT_init+0x12>
			}
		}


	}
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	bd90      	pop	{r4, r7, pc}
 8001276:	bf00      	nop
 8001278:	20000040 	.word	0x20000040
 800127c:	20005e00 	.word	0x20005e00
 8001280:	20002f20 	.word	0x20002f20
 8001284:	20008ce0 	.word	0x20008ce0
 8001288:	51eb851f 	.word	0x51eb851f
 800128c:	40191eb8 	.word	0x40191eb8
 8001290:	00000000 	.word	0x00000000
 8001294:	40b77000 	.word	0x40b77000
 8001298:	00000000 	.word	0x00000000
 800129c:	40977000 	.word	0x40977000

080012a0 <TIM2_init>:

void TIM2_init(void) { // TIM2 and interrupt setup
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
	// TIM2 clock
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 80012a4:	4b24      	ldr	r3, [pc, #144]	@ (8001338 <TIM2_init+0x98>)
 80012a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a8:	4a23      	ldr	r2, [pc, #140]	@ (8001338 <TIM2_init+0x98>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6593      	str	r3, [r2, #88]	@ 0x58

	// Turn off pre-scaler
	TIM2->PSC = 0;
 80012b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012b4:	2200      	movs	r2, #0
 80012b6:	629a      	str	r2, [r3, #40]	@ 0x28

	// Set ARR to calculated value
	TIM2->ARR = ARR_VAL - 1;
 80012b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012bc:	2287      	movs	r2, #135	@ 0x87
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Set CCR1 to 400 - 1 for 5kHz 50% duty
//	TIM2->CCR1 = CCR1_VAL - 1;

	// enable overflow interrupt
	TIM2->DIER |= (TIM_DIER_UIE);
 80012c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	60d3      	str	r3, [r2, #12]

	// Disable CCR interrupt
	TIM2->DIER &= ~(TIM_DIER_CC1IE);
 80012d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012da:	f023 0302 	bic.w	r3, r3, #2
 80012de:	60d3      	str	r3, [r2, #12]

	// Clear flag stuff
	TIM2->SR &= ~TIM_SR_CC1IF;
 80012e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ea:	f023 0302 	bic.w	r3, r3, #2
 80012ee:	6113      	str	r3, [r2, #16]
	TIM2 -> SR &= ~TIM_SR_UIF;
 80012f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012fa:	f023 0301 	bic.w	r3, r3, #1
 80012fe:	6113      	str	r3, [r2, #16]

	// Count up mode
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 8001300:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800130a:	f023 0310 	bic.w	r3, r3, #16
 800130e:	6013      	str	r3, [r2, #0]

	// Enable TIM2 interrupt in NVIC
	NVIC->ISER[0] = (1 << TIM2_IRQn);
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <TIM2_init+0x9c>)
 8001312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001316:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001318:	b662      	cpsie	i
}
 800131a:	bf00      	nop

	// Enable global interrupts
	__enable_irq();

	// Enable timer
	TIM2->CR1 |= TIM_CR1_CEN;
 800131c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001326:	f043 0301 	orr.w	r3, r3, #1
 800132a:	6013      	str	r3, [r2, #0]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000
 800133c:	e000e100 	.word	0xe000e100

08001340 <SystemClock_Config>:

void SystemClock_Config(void)	// 80 MHZ SYSTEM CLOCK!!!!!!!!!
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b096      	sub	sp, #88	@ 0x58
 8001344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	2244      	movs	r2, #68	@ 0x44
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f001 f864 	bl	800241c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001354:	463b      	mov	r3, r7
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001362:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001366:	f000 fa3b 	bl	80017e0 <HAL_PWREx_ControlVoltageScaling>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001370:	f000 f838 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001374:	2310      	movs	r3, #16
 8001376:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001378:	2301      	movs	r3, #1
 800137a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800137c:	2300      	movs	r3, #0
 800137e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001380:	2360      	movs	r3, #96	@ 0x60
 8001382:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001384:	2302      	movs	r3, #2
 8001386:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001388:	2301      	movs	r3, #1
 800138a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800138c:	2301      	movs	r3, #1
 800138e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001390:	2328      	movs	r3, #40	@ 0x28
 8001392:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001394:	2307      	movs	r3, #7
 8001396:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001398:	2302      	movs	r3, #2
 800139a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800139c:	2302      	movs	r3, #2
 800139e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 fa71 	bl	800188c <HAL_RCC_OscConfig>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80013b0:	f000 f818 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b4:	230f      	movs	r3, #15
 80013b6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b8:	2303      	movs	r3, #3
 80013ba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013bc:	2300      	movs	r3, #0
 80013be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c0:	2300      	movs	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013c8:	463b      	mov	r3, r7
 80013ca:	2104      	movs	r1, #4
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 fe39 	bl	8002044 <HAL_RCC_ClockConfig>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80013d8:	f000 f804 	bl	80013e4 <Error_Handler>
  }
}
 80013dc:	bf00      	nop
 80013de:	3758      	adds	r7, #88	@ 0x58
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <Error_Handler>:

void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <Error_Handler+0x8>

080013f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <HAL_MspInit+0x44>)
 80013f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001434 <HAL_MspInit+0x44>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6613      	str	r3, [r2, #96]	@ 0x60
 8001402:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <HAL_MspInit+0x44>)
 8001404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800140e:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <HAL_MspInit+0x44>)
 8001410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001412:	4a08      	ldr	r2, [pc, #32]	@ (8001434 <HAL_MspInit+0x44>)
 8001414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001418:	6593      	str	r3, [r2, #88]	@ 0x58
 800141a:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <HAL_MspInit+0x44>)
 800141c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001422:	603b      	str	r3, [r7, #0]
 8001424:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40021000 	.word	0x40021000

08001438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <NMI_Handler+0x4>

08001440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <HardFault_Handler+0x4>

08001448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <MemManage_Handler+0x4>

08001450 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001454:	bf00      	nop
 8001456:	e7fd      	b.n	8001454 <BusFault_Handler+0x4>

08001458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <UsageFault_Handler+0x4>

08001460 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800148e:	f000 f893 	bl	80015b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <SystemInit+0x20>)
 800149e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <SystemInit+0x20>)
 80014a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   sp, =_estack    /* Set stack pointer */
 80014bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014c0:	f7ff ffea 	bl	8001498 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014c4:	480c      	ldr	r0, [pc, #48]	@ (80014f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80014c6:	490d      	ldr	r1, [pc, #52]	@ (80014fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80014c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001500 <LoopForever+0xe>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014cc:	e002      	b.n	80014d4 <LoopCopyDataInit>

080014ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d2:	3304      	adds	r3, #4

080014d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d8:	d3f9      	bcc.n	80014ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001508 <LoopForever+0x16>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e0:	e001      	b.n	80014e6 <LoopFillZerobss>

080014e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e4:	3204      	adds	r2, #4

080014e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e8:	d3fb      	bcc.n	80014e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ea:	f000 ff9f 	bl	800242c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014ee:	f7ff fceb 	bl	8000ec8 <main>

080014f2 <LoopForever>:

LoopForever:
    b LoopForever
 80014f2:	e7fe      	b.n	80014f2 <LoopForever>
Reset_Handler:  ldr   sp, =_estack    /* Set stack pointer */
 80014f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80014f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014fc:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001500:	08003710 	.word	0x08003710
  ldr r2, =_sbss
 8001504:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001508:	20014864 	.word	0x20014864

0800150c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800150c:	e7fe      	b.n	800150c <ADC1_2_IRQHandler>

0800150e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001514:	2300      	movs	r3, #0
 8001516:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001518:	2003      	movs	r0, #3
 800151a:	f000 f91f 	bl	800175c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800151e:	200f      	movs	r0, #15
 8001520:	f000 f80e 	bl	8001540 <HAL_InitTick>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	71fb      	strb	r3, [r7, #7]
 800152e:	e001      	b.n	8001534 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001530:	f7ff ff5e 	bl	80013f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001534:	79fb      	ldrb	r3, [r7, #7]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001548:	2300      	movs	r3, #0
 800154a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800154c:	4b17      	ldr	r3, [pc, #92]	@ (80015ac <HAL_InitTick+0x6c>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d023      	beq.n	800159c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001554:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <HAL_InitTick+0x70>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <HAL_InitTick+0x6c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001562:	fbb3 f3f1 	udiv	r3, r3, r1
 8001566:	fbb2 f3f3 	udiv	r3, r2, r3
 800156a:	4618      	mov	r0, r3
 800156c:	f000 f91d 	bl	80017aa <HAL_SYSTICK_Config>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10f      	bne.n	8001596 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b0f      	cmp	r3, #15
 800157a:	d809      	bhi.n	8001590 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800157c:	2200      	movs	r2, #0
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	f04f 30ff 	mov.w	r0, #4294967295
 8001584:	f000 f8f5 	bl	8001772 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001588:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <HAL_InitTick+0x74>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6013      	str	r3, [r2, #0]
 800158e:	e007      	b.n	80015a0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e004      	b.n	80015a0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	73fb      	strb	r3, [r7, #15]
 800159a:	e001      	b.n	80015a0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000001c 	.word	0x2000001c
 80015b0:	20000014 	.word	0x20000014
 80015b4:	20000018 	.word	0x20000018

080015b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015bc:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <HAL_IncTick+0x20>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <HAL_IncTick+0x24>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4413      	add	r3, r2
 80015c8:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <HAL_IncTick+0x24>)
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	2000001c 	.word	0x2000001c
 80015dc:	20014860 	.word	0x20014860

080015e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return uwTick;
 80015e4:	4b03      	ldr	r3, [pc, #12]	@ (80015f4 <HAL_GetTick+0x14>)
 80015e6:	681b      	ldr	r3, [r3, #0]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	20014860 	.word	0x20014860

080015f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001614:	4013      	ands	r3, r2
 8001616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001620:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800162a:	4a04      	ldr	r2, [pc, #16]	@ (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	60d3      	str	r3, [r2, #12]
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001644:	4b04      	ldr	r3, [pc, #16]	@ (8001658 <__NVIC_GetPriorityGrouping+0x18>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	0a1b      	lsrs	r3, r3, #8
 800164a:	f003 0307 	and.w	r3, r3, #7
}
 800164e:	4618      	mov	r0, r3
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	6039      	str	r1, [r7, #0]
 8001666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	db0a      	blt.n	8001686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	b2da      	uxtb	r2, r3
 8001674:	490c      	ldr	r1, [pc, #48]	@ (80016a8 <__NVIC_SetPriority+0x4c>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	0112      	lsls	r2, r2, #4
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	440b      	add	r3, r1
 8001680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001684:	e00a      	b.n	800169c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	b2da      	uxtb	r2, r3
 800168a:	4908      	ldr	r1, [pc, #32]	@ (80016ac <__NVIC_SetPriority+0x50>)
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	3b04      	subs	r3, #4
 8001694:	0112      	lsls	r2, r2, #4
 8001696:	b2d2      	uxtb	r2, r2
 8001698:	440b      	add	r3, r1
 800169a:	761a      	strb	r2, [r3, #24]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000e100 	.word	0xe000e100
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b089      	sub	sp, #36	@ 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f1c3 0307 	rsb	r3, r3, #7
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	bf28      	it	cs
 80016ce:	2304      	movcs	r3, #4
 80016d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3304      	adds	r3, #4
 80016d6:	2b06      	cmp	r3, #6
 80016d8:	d902      	bls.n	80016e0 <NVIC_EncodePriority+0x30>
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3b03      	subs	r3, #3
 80016de:	e000      	b.n	80016e2 <NVIC_EncodePriority+0x32>
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43da      	mvns	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	401a      	ands	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001702:	43d9      	mvns	r1, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	4313      	orrs	r3, r2
         );
}
 800170a:	4618      	mov	r0, r3
 800170c:	3724      	adds	r7, #36	@ 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
	...

08001718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001728:	d301      	bcc.n	800172e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172a:	2301      	movs	r3, #1
 800172c:	e00f      	b.n	800174e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800172e:	4a0a      	ldr	r2, [pc, #40]	@ (8001758 <SysTick_Config+0x40>)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001736:	210f      	movs	r1, #15
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	f7ff ff8e 	bl	800165c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001740:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <SysTick_Config+0x40>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001746:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <SysTick_Config+0x40>)
 8001748:	2207      	movs	r2, #7
 800174a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	e000e010 	.word	0xe000e010

0800175c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ff47 	bl	80015f8 <__NVIC_SetPriorityGrouping>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b086      	sub	sp, #24
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001784:	f7ff ff5c 	bl	8001640 <__NVIC_GetPriorityGrouping>
 8001788:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	6978      	ldr	r0, [r7, #20]
 8001790:	f7ff ff8e 	bl	80016b0 <NVIC_EncodePriority>
 8001794:	4602      	mov	r2, r0
 8001796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff5d 	bl	800165c <__NVIC_SetPriority>
}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7ff ffb0 	bl	8001718 <SysTick_Config>
 80017b8:	4603      	mov	r3, r0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017c8:	4b04      	ldr	r3, [pc, #16]	@ (80017dc <HAL_PWREx_GetVoltageRange+0x18>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	40007000 	.word	0x40007000

080017e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017ee:	d130      	bne.n	8001852 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017f0:	4b23      	ldr	r3, [pc, #140]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017fc:	d038      	beq.n	8001870 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017fe:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001806:	4a1e      	ldr	r2, [pc, #120]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001808:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800180c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800180e:	4b1d      	ldr	r3, [pc, #116]	@ (8001884 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2232      	movs	r2, #50	@ 0x32
 8001814:	fb02 f303 	mul.w	r3, r2, r3
 8001818:	4a1b      	ldr	r2, [pc, #108]	@ (8001888 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800181a:	fba2 2303 	umull	r2, r3, r2, r3
 800181e:	0c9b      	lsrs	r3, r3, #18
 8001820:	3301      	adds	r3, #1
 8001822:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001824:	e002      	b.n	800182c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	3b01      	subs	r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800182c:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182e:	695b      	ldr	r3, [r3, #20]
 8001830:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001838:	d102      	bne.n	8001840 <HAL_PWREx_ControlVoltageScaling+0x60>
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1f2      	bne.n	8001826 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001840:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800184c:	d110      	bne.n	8001870 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e00f      	b.n	8001872 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800185a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800185e:	d007      	beq.n	8001870 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001860:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001868:	4a05      	ldr	r2, [pc, #20]	@ (8001880 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800186a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800186e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40007000 	.word	0x40007000
 8001884:	20000014 	.word	0x20000014
 8001888:	431bde83 	.word	0x431bde83

0800188c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d101      	bne.n	800189e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e3ca      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800189e:	4b97      	ldr	r3, [pc, #604]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018a8:	4b94      	ldr	r3, [pc, #592]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	f003 0303 	and.w	r3, r3, #3
 80018b0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0310 	and.w	r3, r3, #16
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 80e4 	beq.w	8001a88 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d007      	beq.n	80018d6 <HAL_RCC_OscConfig+0x4a>
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	2b0c      	cmp	r3, #12
 80018ca:	f040 808b 	bne.w	80019e4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	f040 8087 	bne.w	80019e4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018d6:	4b89      	ldr	r3, [pc, #548]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d005      	beq.n	80018ee <HAL_RCC_OscConfig+0x62>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	699b      	ldr	r3, [r3, #24]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e3a2      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a1a      	ldr	r2, [r3, #32]
 80018f2:	4b82      	ldr	r3, [pc, #520]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d004      	beq.n	8001908 <HAL_RCC_OscConfig+0x7c>
 80018fe:	4b7f      	ldr	r3, [pc, #508]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001906:	e005      	b.n	8001914 <HAL_RCC_OscConfig+0x88>
 8001908:	4b7c      	ldr	r3, [pc, #496]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800190a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800190e:	091b      	lsrs	r3, r3, #4
 8001910:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001914:	4293      	cmp	r3, r2
 8001916:	d223      	bcs.n	8001960 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	4618      	mov	r0, r3
 800191e:	f000 fd1d 	bl	800235c <RCC_SetFlashLatencyFromMSIRange>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	e383      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800192c:	4b73      	ldr	r3, [pc, #460]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a72      	ldr	r2, [pc, #456]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001932:	f043 0308 	orr.w	r3, r3, #8
 8001936:	6013      	str	r3, [r2, #0]
 8001938:	4b70      	ldr	r3, [pc, #448]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	496d      	ldr	r1, [pc, #436]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001946:	4313      	orrs	r3, r2
 8001948:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800194a:	4b6c      	ldr	r3, [pc, #432]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	4968      	ldr	r1, [pc, #416]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800195a:	4313      	orrs	r3, r2
 800195c:	604b      	str	r3, [r1, #4]
 800195e:	e025      	b.n	80019ac <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001960:	4b66      	ldr	r3, [pc, #408]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a65      	ldr	r2, [pc, #404]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001966:	f043 0308 	orr.w	r3, r3, #8
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	4b63      	ldr	r3, [pc, #396]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a1b      	ldr	r3, [r3, #32]
 8001978:	4960      	ldr	r1, [pc, #384]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800197a:	4313      	orrs	r3, r2
 800197c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800197e:	4b5f      	ldr	r3, [pc, #380]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	495b      	ldr	r1, [pc, #364]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 800198e:	4313      	orrs	r3, r2
 8001990:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d109      	bne.n	80019ac <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	4618      	mov	r0, r3
 800199e:	f000 fcdd 	bl	800235c <RCC_SetFlashLatencyFromMSIRange>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e343      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019ac:	f000 fc4a 	bl	8002244 <HAL_RCC_GetSysClockFreq>
 80019b0:	4602      	mov	r2, r0
 80019b2:	4b52      	ldr	r3, [pc, #328]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	091b      	lsrs	r3, r3, #4
 80019b8:	f003 030f 	and.w	r3, r3, #15
 80019bc:	4950      	ldr	r1, [pc, #320]	@ (8001b00 <HAL_RCC_OscConfig+0x274>)
 80019be:	5ccb      	ldrb	r3, [r1, r3]
 80019c0:	f003 031f 	and.w	r3, r3, #31
 80019c4:	fa22 f303 	lsr.w	r3, r2, r3
 80019c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001b04 <HAL_RCC_OscConfig+0x278>)
 80019ca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019cc:	4b4e      	ldr	r3, [pc, #312]	@ (8001b08 <HAL_RCC_OscConfig+0x27c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fdb5 	bl	8001540 <HAL_InitTick>
 80019d6:	4603      	mov	r3, r0
 80019d8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019da:	7bfb      	ldrb	r3, [r7, #15]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d052      	beq.n	8001a86 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	e327      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d032      	beq.n	8001a52 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019ec:	4b43      	ldr	r3, [pc, #268]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a42      	ldr	r2, [pc, #264]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019f8:	f7ff fdf2 	bl	80015e0 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a00:	f7ff fdee 	bl	80015e0 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e310      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a12:	4b3a      	ldr	r3, [pc, #232]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d0f0      	beq.n	8001a00 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a1e:	4b37      	ldr	r3, [pc, #220]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a36      	ldr	r2, [pc, #216]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a24:	f043 0308 	orr.w	r3, r3, #8
 8001a28:	6013      	str	r3, [r2, #0]
 8001a2a:	4b34      	ldr	r3, [pc, #208]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	4931      	ldr	r1, [pc, #196]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	021b      	lsls	r3, r3, #8
 8001a4a:	492c      	ldr	r1, [pc, #176]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	604b      	str	r3, [r1, #4]
 8001a50:	e01a      	b.n	8001a88 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a52:	4b2a      	ldr	r3, [pc, #168]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a29      	ldr	r2, [pc, #164]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a58:	f023 0301 	bic.w	r3, r3, #1
 8001a5c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a5e:	f7ff fdbf 	bl	80015e0 <HAL_GetTick>
 8001a62:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a66:	f7ff fdbb 	bl	80015e0 <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e2dd      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a78:	4b20      	ldr	r3, [pc, #128]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0302 	and.w	r3, r3, #2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1f0      	bne.n	8001a66 <HAL_RCC_OscConfig+0x1da>
 8001a84:	e000      	b.n	8001a88 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a86:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d074      	beq.n	8001b7e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	2b08      	cmp	r3, #8
 8001a98:	d005      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x21a>
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	2b0c      	cmp	r3, #12
 8001a9e:	d10e      	bne.n	8001abe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d10b      	bne.n	8001abe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d064      	beq.n	8001b7c <HAL_RCC_OscConfig+0x2f0>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d160      	bne.n	8001b7c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e2ba      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ac6:	d106      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x24a>
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0b      	ldr	r2, [pc, #44]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001ace:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ad2:	6013      	str	r3, [r2, #0]
 8001ad4:	e026      	b.n	8001b24 <HAL_RCC_OscConfig+0x298>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ade:	d115      	bne.n	8001b0c <HAL_RCC_OscConfig+0x280>
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a05      	ldr	r2, [pc, #20]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001ae6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	4b03      	ldr	r3, [pc, #12]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a02      	ldr	r2, [pc, #8]	@ (8001afc <HAL_RCC_OscConfig+0x270>)
 8001af2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001af6:	6013      	str	r3, [r2, #0]
 8001af8:	e014      	b.n	8001b24 <HAL_RCC_OscConfig+0x298>
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000
 8001b00:	080034f0 	.word	0x080034f0
 8001b04:	20000014 	.word	0x20000014
 8001b08:	20000018 	.word	0x20000018
 8001b0c:	4ba0      	ldr	r3, [pc, #640]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a9f      	ldr	r2, [pc, #636]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b16:	6013      	str	r3, [r2, #0]
 8001b18:	4b9d      	ldr	r3, [pc, #628]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a9c      	ldr	r2, [pc, #624]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d013      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fd58 	bl	80015e0 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b34:	f7ff fd54 	bl	80015e0 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b64      	cmp	r3, #100	@ 0x64
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e276      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b46:	4b92      	ldr	r3, [pc, #584]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d0f0      	beq.n	8001b34 <HAL_RCC_OscConfig+0x2a8>
 8001b52:	e014      	b.n	8001b7e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b54:	f7ff fd44 	bl	80015e0 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b5c:	f7ff fd40 	bl	80015e0 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b64      	cmp	r3, #100	@ 0x64
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e262      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b6e:	4b88      	ldr	r3, [pc, #544]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f0      	bne.n	8001b5c <HAL_RCC_OscConfig+0x2d0>
 8001b7a:	e000      	b.n	8001b7e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d060      	beq.n	8001c4c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d005      	beq.n	8001b9c <HAL_RCC_OscConfig+0x310>
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	2b0c      	cmp	r3, #12
 8001b94:	d119      	bne.n	8001bca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d116      	bne.n	8001bca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b9c:	4b7c      	ldr	r3, [pc, #496]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d005      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x328>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e23f      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb4:	4b76      	ldr	r3, [pc, #472]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	691b      	ldr	r3, [r3, #16]
 8001bc0:	061b      	lsls	r3, r3, #24
 8001bc2:	4973      	ldr	r1, [pc, #460]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bc8:	e040      	b.n	8001c4c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d023      	beq.n	8001c1a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bd2:	4b6f      	ldr	r3, [pc, #444]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a6e      	ldr	r2, [pc, #440]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bde:	f7ff fcff 	bl	80015e0 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be6:	f7ff fcfb 	bl	80015e0 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e21d      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bf8:	4b65      	ldr	r3, [pc, #404]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c04:	4b62      	ldr	r3, [pc, #392]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	691b      	ldr	r3, [r3, #16]
 8001c10:	061b      	lsls	r3, r3, #24
 8001c12:	495f      	ldr	r1, [pc, #380]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
 8001c18:	e018      	b.n	8001c4c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c1a:	4b5d      	ldr	r3, [pc, #372]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a5c      	ldr	r2, [pc, #368]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c26:	f7ff fcdb 	bl	80015e0 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c2e:	f7ff fcd7 	bl	80015e0 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e1f9      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c40:	4b53      	ldr	r3, [pc, #332]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d1f0      	bne.n	8001c2e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0308 	and.w	r3, r3, #8
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d03c      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	695b      	ldr	r3, [r3, #20]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01c      	beq.n	8001c9a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c60:	4b4b      	ldr	r3, [pc, #300]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c66:	4a4a      	ldr	r2, [pc, #296]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c70:	f7ff fcb6 	bl	80015e0 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c78:	f7ff fcb2 	bl	80015e0 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e1d4      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c8a:	4b41      	ldr	r3, [pc, #260]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0ef      	beq.n	8001c78 <HAL_RCC_OscConfig+0x3ec>
 8001c98:	e01b      	b.n	8001cd2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ca0:	4a3b      	ldr	r2, [pc, #236]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001ca2:	f023 0301 	bic.w	r3, r3, #1
 8001ca6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001caa:	f7ff fc99 	bl	80015e0 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb2:	f7ff fc95 	bl	80015e0 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e1b7      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cc4:	4b32      	ldr	r3, [pc, #200]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1ef      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 80a6 	beq.w	8001e2c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10d      	bne.n	8001d0c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf0:	4b27      	ldr	r3, [pc, #156]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf4:	4a26      	ldr	r2, [pc, #152]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001cf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cfa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cfc:	4b24      	ldr	r3, [pc, #144]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d04:	60bb      	str	r3, [r7, #8]
 8001d06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d0c:	4b21      	ldr	r3, [pc, #132]	@ (8001d94 <HAL_RCC_OscConfig+0x508>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d118      	bne.n	8001d4a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d18:	4b1e      	ldr	r3, [pc, #120]	@ (8001d94 <HAL_RCC_OscConfig+0x508>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d94 <HAL_RCC_OscConfig+0x508>)
 8001d1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d24:	f7ff fc5c 	bl	80015e0 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d2c:	f7ff fc58 	bl	80015e0 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e17a      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <HAL_RCC_OscConfig+0x508>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f0      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d108      	bne.n	8001d64 <HAL_RCC_OscConfig+0x4d8>
 8001d52:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d58:	4a0d      	ldr	r2, [pc, #52]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d62:	e029      	b.n	8001db8 <HAL_RCC_OscConfig+0x52c>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	2b05      	cmp	r3, #5
 8001d6a:	d115      	bne.n	8001d98 <HAL_RCC_OscConfig+0x50c>
 8001d6c:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d72:	4a07      	ldr	r2, [pc, #28]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001d74:	f043 0304 	orr.w	r3, r3, #4
 8001d78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d7c:	4b04      	ldr	r3, [pc, #16]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d82:	4a03      	ldr	r2, [pc, #12]	@ (8001d90 <HAL_RCC_OscConfig+0x504>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d8c:	e014      	b.n	8001db8 <HAL_RCC_OscConfig+0x52c>
 8001d8e:	bf00      	nop
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40007000 	.word	0x40007000
 8001d98:	4b9c      	ldr	r3, [pc, #624]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d9e:	4a9b      	ldr	r2, [pc, #620]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001da0:	f023 0301 	bic.w	r3, r3, #1
 8001da4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001da8:	4b98      	ldr	r3, [pc, #608]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dae:	4a97      	ldr	r2, [pc, #604]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001db0:	f023 0304 	bic.w	r3, r3, #4
 8001db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d016      	beq.n	8001dee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dc0:	f7ff fc0e 	bl	80015e0 <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dc6:	e00a      	b.n	8001dde <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc8:	f7ff fc0a 	bl	80015e0 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e12a      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dde:	4b8b      	ldr	r3, [pc, #556]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0ed      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x53c>
 8001dec:	e015      	b.n	8001e1a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dee:	f7ff fbf7 	bl	80015e0 <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001df4:	e00a      	b.n	8001e0c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df6:	f7ff fbf3 	bl	80015e0 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e113      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e0c:	4b7f      	ldr	r3, [pc, #508]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1ed      	bne.n	8001df6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e1a:	7ffb      	ldrb	r3, [r7, #31]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d105      	bne.n	8001e2c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e20:	4b7a      	ldr	r3, [pc, #488]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e24:	4a79      	ldr	r2, [pc, #484]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001e26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e2a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 80fe 	beq.w	8002032 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	f040 80d0 	bne.w	8001fe0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e40:	4b72      	ldr	r3, [pc, #456]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f003 0203 	and.w	r2, r3, #3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d130      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d127      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e70:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d11f      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001e80:	2a07      	cmp	r2, #7
 8001e82:	bf14      	ite	ne
 8001e84:	2201      	movne	r2, #1
 8001e86:	2200      	moveq	r2, #0
 8001e88:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d113      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e98:	085b      	lsrs	r3, r3, #1
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d109      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eac:	085b      	lsrs	r3, r3, #1
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d06e      	beq.n	8001f94 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	2b0c      	cmp	r3, #12
 8001eba:	d069      	beq.n	8001f90 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001ebc:	4b53      	ldr	r3, [pc, #332]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d105      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ec8:	4b50      	ldr	r3, [pc, #320]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e0ad      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001ed8:	4b4c      	ldr	r3, [pc, #304]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a4b      	ldr	r2, [pc, #300]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001ede:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ee2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ee4:	f7ff fb7c 	bl	80015e0 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eec:	f7ff fb78 	bl	80015e0 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e09a      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001efe:	4b43      	ldr	r3, [pc, #268]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f0a:	4b40      	ldr	r3, [pc, #256]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	4b40      	ldr	r3, [pc, #256]	@ (8002010 <HAL_RCC_OscConfig+0x784>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001f1a:	3a01      	subs	r2, #1
 8001f1c:	0112      	lsls	r2, r2, #4
 8001f1e:	4311      	orrs	r1, r2
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001f24:	0212      	lsls	r2, r2, #8
 8001f26:	4311      	orrs	r1, r2
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f2c:	0852      	lsrs	r2, r2, #1
 8001f2e:	3a01      	subs	r2, #1
 8001f30:	0552      	lsls	r2, r2, #21
 8001f32:	4311      	orrs	r1, r2
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001f38:	0852      	lsrs	r2, r2, #1
 8001f3a:	3a01      	subs	r2, #1
 8001f3c:	0652      	lsls	r2, r2, #25
 8001f3e:	4311      	orrs	r1, r2
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001f44:	0912      	lsrs	r2, r2, #4
 8001f46:	0452      	lsls	r2, r2, #17
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	4930      	ldr	r1, [pc, #192]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f50:	4b2e      	ldr	r3, [pc, #184]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a2d      	ldr	r2, [pc, #180]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f5a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4a2a      	ldr	r2, [pc, #168]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f66:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f68:	f7ff fb3a 	bl	80015e0 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f70:	f7ff fb36 	bl	80015e0 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e058      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f82:	4b22      	ldr	r3, [pc, #136]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0f0      	beq.n	8001f70 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f8e:	e050      	b.n	8002032 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e04f      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f94:	4b1d      	ldr	r3, [pc, #116]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d148      	bne.n	8002032 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a19      	ldr	r2, [pc, #100]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001faa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	4a16      	ldr	r2, [pc, #88]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fb6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fb8:	f7ff fb12 	bl	80015e0 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc0:	f7ff fb0e 	bl	80015e0 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e030      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0f0      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x734>
 8001fde:	e028      	b.n	8002032 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	2b0c      	cmp	r3, #12
 8001fe4:	d023      	beq.n	800202e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a08      	ldr	r2, [pc, #32]	@ (800200c <HAL_RCC_OscConfig+0x780>)
 8001fec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ff0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff2:	f7ff faf5 	bl	80015e0 <HAL_GetTick>
 8001ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ff8:	e00c      	b.n	8002014 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffa:	f7ff faf1 	bl	80015e0 <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d905      	bls.n	8002014 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e013      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
 800200c:	40021000 	.word	0x40021000
 8002010:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002014:	4b09      	ldr	r3, [pc, #36]	@ (800203c <HAL_RCC_OscConfig+0x7b0>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1ec      	bne.n	8001ffa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002020:	4b06      	ldr	r3, [pc, #24]	@ (800203c <HAL_RCC_OscConfig+0x7b0>)
 8002022:	68da      	ldr	r2, [r3, #12]
 8002024:	4905      	ldr	r1, [pc, #20]	@ (800203c <HAL_RCC_OscConfig+0x7b0>)
 8002026:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <HAL_RCC_OscConfig+0x7b4>)
 8002028:	4013      	ands	r3, r2
 800202a:	60cb      	str	r3, [r1, #12]
 800202c:	e001      	b.n	8002032 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e000      	b.n	8002034 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3720      	adds	r7, #32
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	40021000 	.word	0x40021000
 8002040:	feeefffc 	.word	0xfeeefffc

08002044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0e7      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002058:	4b75      	ldr	r3, [pc, #468]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	d910      	bls.n	8002088 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002066:	4b72      	ldr	r3, [pc, #456]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f023 0207 	bic.w	r2, r3, #7
 800206e:	4970      	ldr	r1, [pc, #448]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	4313      	orrs	r3, r2
 8002074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002076:	4b6e      	ldr	r3, [pc, #440]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d001      	beq.n	8002088 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0cf      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d010      	beq.n	80020b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	4b66      	ldr	r3, [pc, #408]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d908      	bls.n	80020b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a4:	4b63      	ldr	r3, [pc, #396]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	4960      	ldr	r1, [pc, #384]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d04c      	beq.n	800215c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d107      	bne.n	80020da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020ca:	4b5a      	ldr	r3, [pc, #360]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d121      	bne.n	800211a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e0a6      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d107      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e2:	4b54      	ldr	r3, [pc, #336]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d115      	bne.n	800211a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e09a      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020fa:	4b4e      	ldr	r3, [pc, #312]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e08e      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800210a:	4b4a      	ldr	r3, [pc, #296]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e086      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800211a:	4b46      	ldr	r3, [pc, #280]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f023 0203 	bic.w	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4943      	ldr	r1, [pc, #268]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 8002128:	4313      	orrs	r3, r2
 800212a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800212c:	f7ff fa58 	bl	80015e0 <HAL_GetTick>
 8002130:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	e00a      	b.n	800214a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002134:	f7ff fa54 	bl	80015e0 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e06e      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	4b3a      	ldr	r3, [pc, #232]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 020c 	and.w	r2, r3, #12
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	429a      	cmp	r2, r3
 800215a:	d1eb      	bne.n	8002134 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d010      	beq.n	800218a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	4b31      	ldr	r3, [pc, #196]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002174:	429a      	cmp	r2, r3
 8002176:	d208      	bcs.n	800218a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002178:	4b2e      	ldr	r3, [pc, #184]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	492b      	ldr	r1, [pc, #172]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800218a:	4b29      	ldr	r3, [pc, #164]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d210      	bcs.n	80021ba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002198:	4b25      	ldr	r3, [pc, #148]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f023 0207 	bic.w	r2, r3, #7
 80021a0:	4923      	ldr	r1, [pc, #140]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a8:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <HAL_RCC_ClockConfig+0x1ec>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0307 	and.w	r3, r3, #7
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d001      	beq.n	80021ba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e036      	b.n	8002228 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d008      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	4918      	ldr	r1, [pc, #96]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0308 	and.w	r3, r3, #8
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d009      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	4910      	ldr	r1, [pc, #64]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021f8:	f000 f824 	bl	8002244 <HAL_RCC_GetSysClockFreq>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002234 <HAL_RCC_ClockConfig+0x1f0>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	091b      	lsrs	r3, r3, #4
 8002204:	f003 030f 	and.w	r3, r3, #15
 8002208:	490b      	ldr	r1, [pc, #44]	@ (8002238 <HAL_RCC_ClockConfig+0x1f4>)
 800220a:	5ccb      	ldrb	r3, [r1, r3]
 800220c:	f003 031f 	and.w	r3, r3, #31
 8002210:	fa22 f303 	lsr.w	r3, r2, r3
 8002214:	4a09      	ldr	r2, [pc, #36]	@ (800223c <HAL_RCC_ClockConfig+0x1f8>)
 8002216:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002218:	4b09      	ldr	r3, [pc, #36]	@ (8002240 <HAL_RCC_ClockConfig+0x1fc>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff f98f 	bl	8001540 <HAL_InitTick>
 8002222:	4603      	mov	r3, r0
 8002224:	72fb      	strb	r3, [r7, #11]

  return status;
 8002226:	7afb      	ldrb	r3, [r7, #11]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40022000 	.word	0x40022000
 8002234:	40021000 	.word	0x40021000
 8002238:	080034f0 	.word	0x080034f0
 800223c:	20000014 	.word	0x20000014
 8002240:	20000018 	.word	0x20000018

08002244 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002244:	b480      	push	{r7}
 8002246:	b089      	sub	sp, #36	@ 0x24
 8002248:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	2300      	movs	r3, #0
 8002250:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002252:	4b3e      	ldr	r3, [pc, #248]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 030c 	and.w	r3, r3, #12
 800225a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800225c:	4b3b      	ldr	r3, [pc, #236]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <HAL_RCC_GetSysClockFreq+0x34>
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	2b0c      	cmp	r3, #12
 8002270:	d121      	bne.n	80022b6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d11e      	bne.n	80022b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002278:	4b34      	ldr	r3, [pc, #208]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	2b00      	cmp	r3, #0
 8002282:	d107      	bne.n	8002294 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002284:	4b31      	ldr	r3, [pc, #196]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 8002286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	f003 030f 	and.w	r3, r3, #15
 8002290:	61fb      	str	r3, [r7, #28]
 8002292:	e005      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002294:	4b2d      	ldr	r3, [pc, #180]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	091b      	lsrs	r3, r3, #4
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002350 <HAL_RCC_GetSysClockFreq+0x10c>)
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10d      	bne.n	80022cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022b4:	e00a      	b.n	80022cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d102      	bne.n	80022c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022bc:	4b25      	ldr	r3, [pc, #148]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x110>)
 80022be:	61bb      	str	r3, [r7, #24]
 80022c0:	e004      	b.n	80022cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022c8:	4b23      	ldr	r3, [pc, #140]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x114>)
 80022ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	2b0c      	cmp	r3, #12
 80022d0:	d134      	bne.n	800233c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022d2:	4b1e      	ldr	r3, [pc, #120]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d003      	beq.n	80022ea <HAL_RCC_GetSysClockFreq+0xa6>
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d003      	beq.n	80022f0 <HAL_RCC_GetSysClockFreq+0xac>
 80022e8:	e005      	b.n	80022f6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80022ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x110>)
 80022ec:	617b      	str	r3, [r7, #20]
      break;
 80022ee:	e005      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80022f0:	4b19      	ldr	r3, [pc, #100]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x114>)
 80022f2:	617b      	str	r3, [r7, #20]
      break;
 80022f4:	e002      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	617b      	str	r3, [r7, #20]
      break;
 80022fa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022fc:	4b13      	ldr	r3, [pc, #76]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	091b      	lsrs	r3, r3, #4
 8002302:	f003 0307 	and.w	r3, r3, #7
 8002306:	3301      	adds	r3, #1
 8002308:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800230a:	4b10      	ldr	r3, [pc, #64]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	0a1b      	lsrs	r3, r3, #8
 8002310:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	fb03 f202 	mul.w	r2, r3, r2
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002320:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002322:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <HAL_RCC_GetSysClockFreq+0x108>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	0e5b      	lsrs	r3, r3, #25
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	3301      	adds	r3, #1
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	fbb2 f3f3 	udiv	r3, r2, r3
 800233a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800233c:	69bb      	ldr	r3, [r7, #24]
}
 800233e:	4618      	mov	r0, r3
 8002340:	3724      	adds	r7, #36	@ 0x24
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40021000 	.word	0x40021000
 8002350:	08003500 	.word	0x08003500
 8002354:	00f42400 	.word	0x00f42400
 8002358:	007a1200 	.word	0x007a1200

0800235c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002368:	4b2a      	ldr	r3, [pc, #168]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002374:	f7ff fa26 	bl	80017c4 <HAL_PWREx_GetVoltageRange>
 8002378:	6178      	str	r0, [r7, #20]
 800237a:	e014      	b.n	80023a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800237c:	4b25      	ldr	r3, [pc, #148]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800237e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002380:	4a24      	ldr	r2, [pc, #144]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002386:	6593      	str	r3, [r2, #88]	@ 0x58
 8002388:	4b22      	ldr	r3, [pc, #136]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800238a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002394:	f7ff fa16 	bl	80017c4 <HAL_PWREx_GetVoltageRange>
 8002398:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800239a:	4b1e      	ldr	r3, [pc, #120]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800239c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239e:	4a1d      	ldr	r2, [pc, #116]	@ (8002414 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023ac:	d10b      	bne.n	80023c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b80      	cmp	r3, #128	@ 0x80
 80023b2:	d919      	bls.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2ba0      	cmp	r3, #160	@ 0xa0
 80023b8:	d902      	bls.n	80023c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023ba:	2302      	movs	r3, #2
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	e013      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023c0:	2301      	movs	r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	e010      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2b80      	cmp	r3, #128	@ 0x80
 80023ca:	d902      	bls.n	80023d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023cc:	2303      	movs	r3, #3
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	e00a      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b80      	cmp	r3, #128	@ 0x80
 80023d6:	d102      	bne.n	80023de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023d8:	2302      	movs	r3, #2
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	e004      	b.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b70      	cmp	r3, #112	@ 0x70
 80023e2:	d101      	bne.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023e4:	2301      	movs	r3, #1
 80023e6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f023 0207 	bic.w	r2, r3, #7
 80023f0:	4909      	ldr	r1, [pc, #36]	@ (8002418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023f8:	4b07      	ldr	r3, [pc, #28]	@ (8002418 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	429a      	cmp	r2, r3
 8002404:	d001      	beq.n	800240a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e000      	b.n	800240c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	40022000 	.word	0x40022000

0800241c <memset>:
 800241c:	4402      	add	r2, r0
 800241e:	4603      	mov	r3, r0
 8002420:	4293      	cmp	r3, r2
 8002422:	d100      	bne.n	8002426 <memset+0xa>
 8002424:	4770      	bx	lr
 8002426:	f803 1b01 	strb.w	r1, [r3], #1
 800242a:	e7f9      	b.n	8002420 <memset+0x4>

0800242c <__libc_init_array>:
 800242c:	b570      	push	{r4, r5, r6, lr}
 800242e:	4d0d      	ldr	r5, [pc, #52]	@ (8002464 <__libc_init_array+0x38>)
 8002430:	4c0d      	ldr	r4, [pc, #52]	@ (8002468 <__libc_init_array+0x3c>)
 8002432:	1b64      	subs	r4, r4, r5
 8002434:	10a4      	asrs	r4, r4, #2
 8002436:	2600      	movs	r6, #0
 8002438:	42a6      	cmp	r6, r4
 800243a:	d109      	bne.n	8002450 <__libc_init_array+0x24>
 800243c:	4d0b      	ldr	r5, [pc, #44]	@ (800246c <__libc_init_array+0x40>)
 800243e:	4c0c      	ldr	r4, [pc, #48]	@ (8002470 <__libc_init_array+0x44>)
 8002440:	f001 f84a 	bl	80034d8 <_init>
 8002444:	1b64      	subs	r4, r4, r5
 8002446:	10a4      	asrs	r4, r4, #2
 8002448:	2600      	movs	r6, #0
 800244a:	42a6      	cmp	r6, r4
 800244c:	d105      	bne.n	800245a <__libc_init_array+0x2e>
 800244e:	bd70      	pop	{r4, r5, r6, pc}
 8002450:	f855 3b04 	ldr.w	r3, [r5], #4
 8002454:	4798      	blx	r3
 8002456:	3601      	adds	r6, #1
 8002458:	e7ee      	b.n	8002438 <__libc_init_array+0xc>
 800245a:	f855 3b04 	ldr.w	r3, [r5], #4
 800245e:	4798      	blx	r3
 8002460:	3601      	adds	r6, #1
 8002462:	e7f2      	b.n	800244a <__libc_init_array+0x1e>
 8002464:	08003708 	.word	0x08003708
 8002468:	08003708 	.word	0x08003708
 800246c:	08003708 	.word	0x08003708
 8002470:	0800370c 	.word	0x0800370c
 8002474:	00000000 	.word	0x00000000

08002478 <sin>:
 8002478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800247a:	ec53 2b10 	vmov	r2, r3, d0
 800247e:	4826      	ldr	r0, [pc, #152]	@ (8002518 <sin+0xa0>)
 8002480:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8002484:	4281      	cmp	r1, r0
 8002486:	d807      	bhi.n	8002498 <sin+0x20>
 8002488:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8002510 <sin+0x98>
 800248c:	2000      	movs	r0, #0
 800248e:	b005      	add	sp, #20
 8002490:	f85d eb04 	ldr.w	lr, [sp], #4
 8002494:	f000 b90c 	b.w	80026b0 <__kernel_sin>
 8002498:	4820      	ldr	r0, [pc, #128]	@ (800251c <sin+0xa4>)
 800249a:	4281      	cmp	r1, r0
 800249c:	d908      	bls.n	80024b0 <sin+0x38>
 800249e:	4610      	mov	r0, r2
 80024a0:	4619      	mov	r1, r3
 80024a2:	f7fd fe95 	bl	80001d0 <__aeabi_dsub>
 80024a6:	ec41 0b10 	vmov	d0, r0, r1
 80024aa:	b005      	add	sp, #20
 80024ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80024b0:	4668      	mov	r0, sp
 80024b2:	f000 f9b9 	bl	8002828 <__ieee754_rem_pio2>
 80024b6:	f000 0003 	and.w	r0, r0, #3
 80024ba:	2801      	cmp	r0, #1
 80024bc:	d00c      	beq.n	80024d8 <sin+0x60>
 80024be:	2802      	cmp	r0, #2
 80024c0:	d011      	beq.n	80024e6 <sin+0x6e>
 80024c2:	b9e8      	cbnz	r0, 8002500 <sin+0x88>
 80024c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80024c8:	ed9d 0b00 	vldr	d0, [sp]
 80024cc:	2001      	movs	r0, #1
 80024ce:	f000 f8ef 	bl	80026b0 <__kernel_sin>
 80024d2:	ec51 0b10 	vmov	r0, r1, d0
 80024d6:	e7e6      	b.n	80024a6 <sin+0x2e>
 80024d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80024dc:	ed9d 0b00 	vldr	d0, [sp]
 80024e0:	f000 f81e 	bl	8002520 <__kernel_cos>
 80024e4:	e7f5      	b.n	80024d2 <sin+0x5a>
 80024e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80024ea:	ed9d 0b00 	vldr	d0, [sp]
 80024ee:	2001      	movs	r0, #1
 80024f0:	f000 f8de 	bl	80026b0 <__kernel_sin>
 80024f4:	ec53 2b10 	vmov	r2, r3, d0
 80024f8:	4610      	mov	r0, r2
 80024fa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80024fe:	e7d2      	b.n	80024a6 <sin+0x2e>
 8002500:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002504:	ed9d 0b00 	vldr	d0, [sp]
 8002508:	f000 f80a 	bl	8002520 <__kernel_cos>
 800250c:	e7f2      	b.n	80024f4 <sin+0x7c>
 800250e:	bf00      	nop
	...
 8002518:	3fe921fb 	.word	0x3fe921fb
 800251c:	7fefffff 	.word	0x7fefffff

08002520 <__kernel_cos>:
 8002520:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002524:	ec57 6b10 	vmov	r6, r7, d0
 8002528:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800252c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8002530:	ed8d 1b00 	vstr	d1, [sp]
 8002534:	d206      	bcs.n	8002544 <__kernel_cos+0x24>
 8002536:	4630      	mov	r0, r6
 8002538:	4639      	mov	r1, r7
 800253a:	f7fe fa9b 	bl	8000a74 <__aeabi_d2iz>
 800253e:	2800      	cmp	r0, #0
 8002540:	f000 8088 	beq.w	8002654 <__kernel_cos+0x134>
 8002544:	4632      	mov	r2, r6
 8002546:	463b      	mov	r3, r7
 8002548:	4630      	mov	r0, r6
 800254a:	4639      	mov	r1, r7
 800254c:	f7fd fff8 	bl	8000540 <__aeabi_dmul>
 8002550:	4b51      	ldr	r3, [pc, #324]	@ (8002698 <__kernel_cos+0x178>)
 8002552:	2200      	movs	r2, #0
 8002554:	4604      	mov	r4, r0
 8002556:	460d      	mov	r5, r1
 8002558:	f7fd fff2 	bl	8000540 <__aeabi_dmul>
 800255c:	a340      	add	r3, pc, #256	@ (adr r3, 8002660 <__kernel_cos+0x140>)
 800255e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002562:	4682      	mov	sl, r0
 8002564:	468b      	mov	fp, r1
 8002566:	4620      	mov	r0, r4
 8002568:	4629      	mov	r1, r5
 800256a:	f7fd ffe9 	bl	8000540 <__aeabi_dmul>
 800256e:	a33e      	add	r3, pc, #248	@ (adr r3, 8002668 <__kernel_cos+0x148>)
 8002570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002574:	f7fd fe2e 	bl	80001d4 <__adddf3>
 8002578:	4622      	mov	r2, r4
 800257a:	462b      	mov	r3, r5
 800257c:	f7fd ffe0 	bl	8000540 <__aeabi_dmul>
 8002580:	a33b      	add	r3, pc, #236	@ (adr r3, 8002670 <__kernel_cos+0x150>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f7fd fe23 	bl	80001d0 <__aeabi_dsub>
 800258a:	4622      	mov	r2, r4
 800258c:	462b      	mov	r3, r5
 800258e:	f7fd ffd7 	bl	8000540 <__aeabi_dmul>
 8002592:	a339      	add	r3, pc, #228	@ (adr r3, 8002678 <__kernel_cos+0x158>)
 8002594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002598:	f7fd fe1c 	bl	80001d4 <__adddf3>
 800259c:	4622      	mov	r2, r4
 800259e:	462b      	mov	r3, r5
 80025a0:	f7fd ffce 	bl	8000540 <__aeabi_dmul>
 80025a4:	a336      	add	r3, pc, #216	@ (adr r3, 8002680 <__kernel_cos+0x160>)
 80025a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025aa:	f7fd fe11 	bl	80001d0 <__aeabi_dsub>
 80025ae:	4622      	mov	r2, r4
 80025b0:	462b      	mov	r3, r5
 80025b2:	f7fd ffc5 	bl	8000540 <__aeabi_dmul>
 80025b6:	a334      	add	r3, pc, #208	@ (adr r3, 8002688 <__kernel_cos+0x168>)
 80025b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025bc:	f7fd fe0a 	bl	80001d4 <__adddf3>
 80025c0:	4622      	mov	r2, r4
 80025c2:	462b      	mov	r3, r5
 80025c4:	f7fd ffbc 	bl	8000540 <__aeabi_dmul>
 80025c8:	4622      	mov	r2, r4
 80025ca:	462b      	mov	r3, r5
 80025cc:	f7fd ffb8 	bl	8000540 <__aeabi_dmul>
 80025d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80025d4:	4604      	mov	r4, r0
 80025d6:	460d      	mov	r5, r1
 80025d8:	4630      	mov	r0, r6
 80025da:	4639      	mov	r1, r7
 80025dc:	f7fd ffb0 	bl	8000540 <__aeabi_dmul>
 80025e0:	460b      	mov	r3, r1
 80025e2:	4602      	mov	r2, r0
 80025e4:	4629      	mov	r1, r5
 80025e6:	4620      	mov	r0, r4
 80025e8:	f7fd fdf2 	bl	80001d0 <__aeabi_dsub>
 80025ec:	4b2b      	ldr	r3, [pc, #172]	@ (800269c <__kernel_cos+0x17c>)
 80025ee:	4598      	cmp	r8, r3
 80025f0:	4606      	mov	r6, r0
 80025f2:	460f      	mov	r7, r1
 80025f4:	d810      	bhi.n	8002618 <__kernel_cos+0xf8>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	4650      	mov	r0, sl
 80025fc:	4659      	mov	r1, fp
 80025fe:	f7fd fde7 	bl	80001d0 <__aeabi_dsub>
 8002602:	460b      	mov	r3, r1
 8002604:	4926      	ldr	r1, [pc, #152]	@ (80026a0 <__kernel_cos+0x180>)
 8002606:	4602      	mov	r2, r0
 8002608:	2000      	movs	r0, #0
 800260a:	f7fd fde1 	bl	80001d0 <__aeabi_dsub>
 800260e:	ec41 0b10 	vmov	d0, r0, r1
 8002612:	b003      	add	sp, #12
 8002614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002618:	4b22      	ldr	r3, [pc, #136]	@ (80026a4 <__kernel_cos+0x184>)
 800261a:	4921      	ldr	r1, [pc, #132]	@ (80026a0 <__kernel_cos+0x180>)
 800261c:	4598      	cmp	r8, r3
 800261e:	bf8c      	ite	hi
 8002620:	4d21      	ldrhi	r5, [pc, #132]	@ (80026a8 <__kernel_cos+0x188>)
 8002622:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8002626:	2400      	movs	r4, #0
 8002628:	4622      	mov	r2, r4
 800262a:	462b      	mov	r3, r5
 800262c:	2000      	movs	r0, #0
 800262e:	f7fd fdcf 	bl	80001d0 <__aeabi_dsub>
 8002632:	4622      	mov	r2, r4
 8002634:	4680      	mov	r8, r0
 8002636:	4689      	mov	r9, r1
 8002638:	462b      	mov	r3, r5
 800263a:	4650      	mov	r0, sl
 800263c:	4659      	mov	r1, fp
 800263e:	f7fd fdc7 	bl	80001d0 <__aeabi_dsub>
 8002642:	4632      	mov	r2, r6
 8002644:	463b      	mov	r3, r7
 8002646:	f7fd fdc3 	bl	80001d0 <__aeabi_dsub>
 800264a:	4602      	mov	r2, r0
 800264c:	460b      	mov	r3, r1
 800264e:	4640      	mov	r0, r8
 8002650:	4649      	mov	r1, r9
 8002652:	e7da      	b.n	800260a <__kernel_cos+0xea>
 8002654:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8002690 <__kernel_cos+0x170>
 8002658:	e7db      	b.n	8002612 <__kernel_cos+0xf2>
 800265a:	bf00      	nop
 800265c:	f3af 8000 	nop.w
 8002660:	be8838d4 	.word	0xbe8838d4
 8002664:	bda8fae9 	.word	0xbda8fae9
 8002668:	bdb4b1c4 	.word	0xbdb4b1c4
 800266c:	3e21ee9e 	.word	0x3e21ee9e
 8002670:	809c52ad 	.word	0x809c52ad
 8002674:	3e927e4f 	.word	0x3e927e4f
 8002678:	19cb1590 	.word	0x19cb1590
 800267c:	3efa01a0 	.word	0x3efa01a0
 8002680:	16c15177 	.word	0x16c15177
 8002684:	3f56c16c 	.word	0x3f56c16c
 8002688:	5555554c 	.word	0x5555554c
 800268c:	3fa55555 	.word	0x3fa55555
 8002690:	00000000 	.word	0x00000000
 8002694:	3ff00000 	.word	0x3ff00000
 8002698:	3fe00000 	.word	0x3fe00000
 800269c:	3fd33332 	.word	0x3fd33332
 80026a0:	3ff00000 	.word	0x3ff00000
 80026a4:	3fe90000 	.word	0x3fe90000
 80026a8:	3fd20000 	.word	0x3fd20000
 80026ac:	00000000 	.word	0x00000000

080026b0 <__kernel_sin>:
 80026b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026b4:	ec55 4b10 	vmov	r4, r5, d0
 80026b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80026bc:	b085      	sub	sp, #20
 80026be:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80026c2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80026c6:	4680      	mov	r8, r0
 80026c8:	d205      	bcs.n	80026d6 <__kernel_sin+0x26>
 80026ca:	4620      	mov	r0, r4
 80026cc:	4629      	mov	r1, r5
 80026ce:	f7fe f9d1 	bl	8000a74 <__aeabi_d2iz>
 80026d2:	2800      	cmp	r0, #0
 80026d4:	d052      	beq.n	800277c <__kernel_sin+0xcc>
 80026d6:	4622      	mov	r2, r4
 80026d8:	462b      	mov	r3, r5
 80026da:	4620      	mov	r0, r4
 80026dc:	4629      	mov	r1, r5
 80026de:	f7fd ff2f 	bl	8000540 <__aeabi_dmul>
 80026e2:	4682      	mov	sl, r0
 80026e4:	468b      	mov	fp, r1
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	4620      	mov	r0, r4
 80026ec:	4629      	mov	r1, r5
 80026ee:	f7fd ff27 	bl	8000540 <__aeabi_dmul>
 80026f2:	a342      	add	r3, pc, #264	@ (adr r3, 80027fc <__kernel_sin+0x14c>)
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	e9cd 0100 	strd	r0, r1, [sp]
 80026fc:	4650      	mov	r0, sl
 80026fe:	4659      	mov	r1, fp
 8002700:	f7fd ff1e 	bl	8000540 <__aeabi_dmul>
 8002704:	a33f      	add	r3, pc, #252	@ (adr r3, 8002804 <__kernel_sin+0x154>)
 8002706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270a:	f7fd fd61 	bl	80001d0 <__aeabi_dsub>
 800270e:	4652      	mov	r2, sl
 8002710:	465b      	mov	r3, fp
 8002712:	f7fd ff15 	bl	8000540 <__aeabi_dmul>
 8002716:	a33d      	add	r3, pc, #244	@ (adr r3, 800280c <__kernel_sin+0x15c>)
 8002718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271c:	f7fd fd5a 	bl	80001d4 <__adddf3>
 8002720:	4652      	mov	r2, sl
 8002722:	465b      	mov	r3, fp
 8002724:	f7fd ff0c 	bl	8000540 <__aeabi_dmul>
 8002728:	a33a      	add	r3, pc, #232	@ (adr r3, 8002814 <__kernel_sin+0x164>)
 800272a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800272e:	f7fd fd4f 	bl	80001d0 <__aeabi_dsub>
 8002732:	4652      	mov	r2, sl
 8002734:	465b      	mov	r3, fp
 8002736:	f7fd ff03 	bl	8000540 <__aeabi_dmul>
 800273a:	a338      	add	r3, pc, #224	@ (adr r3, 800281c <__kernel_sin+0x16c>)
 800273c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002740:	f7fd fd48 	bl	80001d4 <__adddf3>
 8002744:	4606      	mov	r6, r0
 8002746:	460f      	mov	r7, r1
 8002748:	f1b8 0f00 	cmp.w	r8, #0
 800274c:	d11b      	bne.n	8002786 <__kernel_sin+0xd6>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4650      	mov	r0, sl
 8002754:	4659      	mov	r1, fp
 8002756:	f7fd fef3 	bl	8000540 <__aeabi_dmul>
 800275a:	a325      	add	r3, pc, #148	@ (adr r3, 80027f0 <__kernel_sin+0x140>)
 800275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002760:	f7fd fd36 	bl	80001d0 <__aeabi_dsub>
 8002764:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002768:	f7fd feea 	bl	8000540 <__aeabi_dmul>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	4620      	mov	r0, r4
 8002772:	4629      	mov	r1, r5
 8002774:	f7fd fd2e 	bl	80001d4 <__adddf3>
 8002778:	4604      	mov	r4, r0
 800277a:	460d      	mov	r5, r1
 800277c:	ec45 4b10 	vmov	d0, r4, r5
 8002780:	b005      	add	sp, #20
 8002782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800278a:	4b1b      	ldr	r3, [pc, #108]	@ (80027f8 <__kernel_sin+0x148>)
 800278c:	2200      	movs	r2, #0
 800278e:	f7fd fed7 	bl	8000540 <__aeabi_dmul>
 8002792:	4632      	mov	r2, r6
 8002794:	4680      	mov	r8, r0
 8002796:	4689      	mov	r9, r1
 8002798:	463b      	mov	r3, r7
 800279a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800279e:	f7fd fecf 	bl	8000540 <__aeabi_dmul>
 80027a2:	4602      	mov	r2, r0
 80027a4:	460b      	mov	r3, r1
 80027a6:	4640      	mov	r0, r8
 80027a8:	4649      	mov	r1, r9
 80027aa:	f7fd fd11 	bl	80001d0 <__aeabi_dsub>
 80027ae:	4652      	mov	r2, sl
 80027b0:	465b      	mov	r3, fp
 80027b2:	f7fd fec5 	bl	8000540 <__aeabi_dmul>
 80027b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80027ba:	f7fd fd09 	bl	80001d0 <__aeabi_dsub>
 80027be:	a30c      	add	r3, pc, #48	@ (adr r3, 80027f0 <__kernel_sin+0x140>)
 80027c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c4:	4606      	mov	r6, r0
 80027c6:	460f      	mov	r7, r1
 80027c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80027cc:	f7fd feb8 	bl	8000540 <__aeabi_dmul>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4630      	mov	r0, r6
 80027d6:	4639      	mov	r1, r7
 80027d8:	f7fd fcfc 	bl	80001d4 <__adddf3>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4620      	mov	r0, r4
 80027e2:	4629      	mov	r1, r5
 80027e4:	f7fd fcf4 	bl	80001d0 <__aeabi_dsub>
 80027e8:	e7c6      	b.n	8002778 <__kernel_sin+0xc8>
 80027ea:	bf00      	nop
 80027ec:	f3af 8000 	nop.w
 80027f0:	55555549 	.word	0x55555549
 80027f4:	3fc55555 	.word	0x3fc55555
 80027f8:	3fe00000 	.word	0x3fe00000
 80027fc:	5acfd57c 	.word	0x5acfd57c
 8002800:	3de5d93a 	.word	0x3de5d93a
 8002804:	8a2b9ceb 	.word	0x8a2b9ceb
 8002808:	3e5ae5e6 	.word	0x3e5ae5e6
 800280c:	57b1fe7d 	.word	0x57b1fe7d
 8002810:	3ec71de3 	.word	0x3ec71de3
 8002814:	19c161d5 	.word	0x19c161d5
 8002818:	3f2a01a0 	.word	0x3f2a01a0
 800281c:	1110f8a6 	.word	0x1110f8a6
 8002820:	3f811111 	.word	0x3f811111
 8002824:	00000000 	.word	0x00000000

08002828 <__ieee754_rem_pio2>:
 8002828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800282c:	ec57 6b10 	vmov	r6, r7, d0
 8002830:	4bc5      	ldr	r3, [pc, #788]	@ (8002b48 <__ieee754_rem_pio2+0x320>)
 8002832:	b08d      	sub	sp, #52	@ 0x34
 8002834:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8002838:	4598      	cmp	r8, r3
 800283a:	4604      	mov	r4, r0
 800283c:	9704      	str	r7, [sp, #16]
 800283e:	d807      	bhi.n	8002850 <__ieee754_rem_pio2+0x28>
 8002840:	2200      	movs	r2, #0
 8002842:	2300      	movs	r3, #0
 8002844:	ed80 0b00 	vstr	d0, [r0]
 8002848:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800284c:	2500      	movs	r5, #0
 800284e:	e028      	b.n	80028a2 <__ieee754_rem_pio2+0x7a>
 8002850:	4bbe      	ldr	r3, [pc, #760]	@ (8002b4c <__ieee754_rem_pio2+0x324>)
 8002852:	4598      	cmp	r8, r3
 8002854:	d878      	bhi.n	8002948 <__ieee754_rem_pio2+0x120>
 8002856:	9b04      	ldr	r3, [sp, #16]
 8002858:	4dbd      	ldr	r5, [pc, #756]	@ (8002b50 <__ieee754_rem_pio2+0x328>)
 800285a:	2b00      	cmp	r3, #0
 800285c:	4630      	mov	r0, r6
 800285e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8002b10 <__ieee754_rem_pio2+0x2e8>)
 8002860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002864:	4639      	mov	r1, r7
 8002866:	dd38      	ble.n	80028da <__ieee754_rem_pio2+0xb2>
 8002868:	f7fd fcb2 	bl	80001d0 <__aeabi_dsub>
 800286c:	45a8      	cmp	r8, r5
 800286e:	4606      	mov	r6, r0
 8002870:	460f      	mov	r7, r1
 8002872:	d01a      	beq.n	80028aa <__ieee754_rem_pio2+0x82>
 8002874:	a3a8      	add	r3, pc, #672	@ (adr r3, 8002b18 <__ieee754_rem_pio2+0x2f0>)
 8002876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287a:	f7fd fca9 	bl	80001d0 <__aeabi_dsub>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	4680      	mov	r8, r0
 8002884:	4689      	mov	r9, r1
 8002886:	4630      	mov	r0, r6
 8002888:	4639      	mov	r1, r7
 800288a:	f7fd fca1 	bl	80001d0 <__aeabi_dsub>
 800288e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8002b18 <__ieee754_rem_pio2+0x2f0>)
 8002890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002894:	f7fd fc9c 	bl	80001d0 <__aeabi_dsub>
 8002898:	e9c4 8900 	strd	r8, r9, [r4]
 800289c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80028a0:	2501      	movs	r5, #1
 80028a2:	4628      	mov	r0, r5
 80028a4:	b00d      	add	sp, #52	@ 0x34
 80028a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028aa:	a39d      	add	r3, pc, #628	@ (adr r3, 8002b20 <__ieee754_rem_pio2+0x2f8>)
 80028ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b0:	f7fd fc8e 	bl	80001d0 <__aeabi_dsub>
 80028b4:	a39c      	add	r3, pc, #624	@ (adr r3, 8002b28 <__ieee754_rem_pio2+0x300>)
 80028b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ba:	4606      	mov	r6, r0
 80028bc:	460f      	mov	r7, r1
 80028be:	f7fd fc87 	bl	80001d0 <__aeabi_dsub>
 80028c2:	4602      	mov	r2, r0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4680      	mov	r8, r0
 80028c8:	4689      	mov	r9, r1
 80028ca:	4630      	mov	r0, r6
 80028cc:	4639      	mov	r1, r7
 80028ce:	f7fd fc7f 	bl	80001d0 <__aeabi_dsub>
 80028d2:	a395      	add	r3, pc, #596	@ (adr r3, 8002b28 <__ieee754_rem_pio2+0x300>)
 80028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d8:	e7dc      	b.n	8002894 <__ieee754_rem_pio2+0x6c>
 80028da:	f7fd fc7b 	bl	80001d4 <__adddf3>
 80028de:	45a8      	cmp	r8, r5
 80028e0:	4606      	mov	r6, r0
 80028e2:	460f      	mov	r7, r1
 80028e4:	d018      	beq.n	8002918 <__ieee754_rem_pio2+0xf0>
 80028e6:	a38c      	add	r3, pc, #560	@ (adr r3, 8002b18 <__ieee754_rem_pio2+0x2f0>)
 80028e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ec:	f7fd fc72 	bl	80001d4 <__adddf3>
 80028f0:	4602      	mov	r2, r0
 80028f2:	460b      	mov	r3, r1
 80028f4:	4680      	mov	r8, r0
 80028f6:	4689      	mov	r9, r1
 80028f8:	4630      	mov	r0, r6
 80028fa:	4639      	mov	r1, r7
 80028fc:	f7fd fc68 	bl	80001d0 <__aeabi_dsub>
 8002900:	a385      	add	r3, pc, #532	@ (adr r3, 8002b18 <__ieee754_rem_pio2+0x2f0>)
 8002902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002906:	f7fd fc65 	bl	80001d4 <__adddf3>
 800290a:	f04f 35ff 	mov.w	r5, #4294967295
 800290e:	e9c4 8900 	strd	r8, r9, [r4]
 8002912:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002916:	e7c4      	b.n	80028a2 <__ieee754_rem_pio2+0x7a>
 8002918:	a381      	add	r3, pc, #516	@ (adr r3, 8002b20 <__ieee754_rem_pio2+0x2f8>)
 800291a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291e:	f7fd fc59 	bl	80001d4 <__adddf3>
 8002922:	a381      	add	r3, pc, #516	@ (adr r3, 8002b28 <__ieee754_rem_pio2+0x300>)
 8002924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002928:	4606      	mov	r6, r0
 800292a:	460f      	mov	r7, r1
 800292c:	f7fd fc52 	bl	80001d4 <__adddf3>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4680      	mov	r8, r0
 8002936:	4689      	mov	r9, r1
 8002938:	4630      	mov	r0, r6
 800293a:	4639      	mov	r1, r7
 800293c:	f7fd fc48 	bl	80001d0 <__aeabi_dsub>
 8002940:	a379      	add	r3, pc, #484	@ (adr r3, 8002b28 <__ieee754_rem_pio2+0x300>)
 8002942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002946:	e7de      	b.n	8002906 <__ieee754_rem_pio2+0xde>
 8002948:	4b82      	ldr	r3, [pc, #520]	@ (8002b54 <__ieee754_rem_pio2+0x32c>)
 800294a:	4598      	cmp	r8, r3
 800294c:	f200 80d1 	bhi.w	8002af2 <__ieee754_rem_pio2+0x2ca>
 8002950:	f000 f966 	bl	8002c20 <fabs>
 8002954:	ec57 6b10 	vmov	r6, r7, d0
 8002958:	a375      	add	r3, pc, #468	@ (adr r3, 8002b30 <__ieee754_rem_pio2+0x308>)
 800295a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800295e:	4630      	mov	r0, r6
 8002960:	4639      	mov	r1, r7
 8002962:	f7fd fded 	bl	8000540 <__aeabi_dmul>
 8002966:	4b7c      	ldr	r3, [pc, #496]	@ (8002b58 <__ieee754_rem_pio2+0x330>)
 8002968:	2200      	movs	r2, #0
 800296a:	f7fd fc33 	bl	80001d4 <__adddf3>
 800296e:	f7fe f881 	bl	8000a74 <__aeabi_d2iz>
 8002972:	4605      	mov	r5, r0
 8002974:	f7fd fd7a 	bl	800046c <__aeabi_i2d>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002980:	a363      	add	r3, pc, #396	@ (adr r3, 8002b10 <__ieee754_rem_pio2+0x2e8>)
 8002982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002986:	f7fd fddb 	bl	8000540 <__aeabi_dmul>
 800298a:	4602      	mov	r2, r0
 800298c:	460b      	mov	r3, r1
 800298e:	4630      	mov	r0, r6
 8002990:	4639      	mov	r1, r7
 8002992:	f7fd fc1d 	bl	80001d0 <__aeabi_dsub>
 8002996:	a360      	add	r3, pc, #384	@ (adr r3, 8002b18 <__ieee754_rem_pio2+0x2f0>)
 8002998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299c:	4682      	mov	sl, r0
 800299e:	468b      	mov	fp, r1
 80029a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029a4:	f7fd fdcc 	bl	8000540 <__aeabi_dmul>
 80029a8:	2d1f      	cmp	r5, #31
 80029aa:	4606      	mov	r6, r0
 80029ac:	460f      	mov	r7, r1
 80029ae:	dc0c      	bgt.n	80029ca <__ieee754_rem_pio2+0x1a2>
 80029b0:	4b6a      	ldr	r3, [pc, #424]	@ (8002b5c <__ieee754_rem_pio2+0x334>)
 80029b2:	1e6a      	subs	r2, r5, #1
 80029b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b8:	4543      	cmp	r3, r8
 80029ba:	d006      	beq.n	80029ca <__ieee754_rem_pio2+0x1a2>
 80029bc:	4632      	mov	r2, r6
 80029be:	463b      	mov	r3, r7
 80029c0:	4650      	mov	r0, sl
 80029c2:	4659      	mov	r1, fp
 80029c4:	f7fd fc04 	bl	80001d0 <__aeabi_dsub>
 80029c8:	e00e      	b.n	80029e8 <__ieee754_rem_pio2+0x1c0>
 80029ca:	463b      	mov	r3, r7
 80029cc:	4632      	mov	r2, r6
 80029ce:	4650      	mov	r0, sl
 80029d0:	4659      	mov	r1, fp
 80029d2:	f7fd fbfd 	bl	80001d0 <__aeabi_dsub>
 80029d6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80029da:	9305      	str	r3, [sp, #20]
 80029dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80029e0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	dc02      	bgt.n	80029ee <__ieee754_rem_pio2+0x1c6>
 80029e8:	e9c4 0100 	strd	r0, r1, [r4]
 80029ec:	e039      	b.n	8002a62 <__ieee754_rem_pio2+0x23a>
 80029ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8002b20 <__ieee754_rem_pio2+0x2f8>)
 80029f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029f8:	f7fd fda2 	bl	8000540 <__aeabi_dmul>
 80029fc:	4606      	mov	r6, r0
 80029fe:	460f      	mov	r7, r1
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4650      	mov	r0, sl
 8002a06:	4659      	mov	r1, fp
 8002a08:	f7fd fbe2 	bl	80001d0 <__aeabi_dsub>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4680      	mov	r8, r0
 8002a12:	4689      	mov	r9, r1
 8002a14:	4650      	mov	r0, sl
 8002a16:	4659      	mov	r1, fp
 8002a18:	f7fd fbda 	bl	80001d0 <__aeabi_dsub>
 8002a1c:	4632      	mov	r2, r6
 8002a1e:	463b      	mov	r3, r7
 8002a20:	f7fd fbd6 	bl	80001d0 <__aeabi_dsub>
 8002a24:	a340      	add	r3, pc, #256	@ (adr r3, 8002b28 <__ieee754_rem_pio2+0x300>)
 8002a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2a:	4606      	mov	r6, r0
 8002a2c:	460f      	mov	r7, r1
 8002a2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a32:	f7fd fd85 	bl	8000540 <__aeabi_dmul>
 8002a36:	4632      	mov	r2, r6
 8002a38:	463b      	mov	r3, r7
 8002a3a:	f7fd fbc9 	bl	80001d0 <__aeabi_dsub>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	4606      	mov	r6, r0
 8002a44:	460f      	mov	r7, r1
 8002a46:	4640      	mov	r0, r8
 8002a48:	4649      	mov	r1, r9
 8002a4a:	f7fd fbc1 	bl	80001d0 <__aeabi_dsub>
 8002a4e:	9a05      	ldr	r2, [sp, #20]
 8002a50:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b31      	cmp	r3, #49	@ 0x31
 8002a58:	dc20      	bgt.n	8002a9c <__ieee754_rem_pio2+0x274>
 8002a5a:	e9c4 0100 	strd	r0, r1, [r4]
 8002a5e:	46c2      	mov	sl, r8
 8002a60:	46cb      	mov	fp, r9
 8002a62:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002a66:	4650      	mov	r0, sl
 8002a68:	4642      	mov	r2, r8
 8002a6a:	464b      	mov	r3, r9
 8002a6c:	4659      	mov	r1, fp
 8002a6e:	f7fd fbaf 	bl	80001d0 <__aeabi_dsub>
 8002a72:	463b      	mov	r3, r7
 8002a74:	4632      	mov	r2, r6
 8002a76:	f7fd fbab 	bl	80001d0 <__aeabi_dsub>
 8002a7a:	9b04      	ldr	r3, [sp, #16]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002a82:	f6bf af0e 	bge.w	80028a2 <__ieee754_rem_pio2+0x7a>
 8002a86:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8002a8a:	6063      	str	r3, [r4, #4]
 8002a8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002a90:	f8c4 8000 	str.w	r8, [r4]
 8002a94:	60a0      	str	r0, [r4, #8]
 8002a96:	60e3      	str	r3, [r4, #12]
 8002a98:	426d      	negs	r5, r5
 8002a9a:	e702      	b.n	80028a2 <__ieee754_rem_pio2+0x7a>
 8002a9c:	a326      	add	r3, pc, #152	@ (adr r3, 8002b38 <__ieee754_rem_pio2+0x310>)
 8002a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002aa6:	f7fd fd4b 	bl	8000540 <__aeabi_dmul>
 8002aaa:	4606      	mov	r6, r0
 8002aac:	460f      	mov	r7, r1
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4640      	mov	r0, r8
 8002ab4:	4649      	mov	r1, r9
 8002ab6:	f7fd fb8b 	bl	80001d0 <__aeabi_dsub>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	4682      	mov	sl, r0
 8002ac0:	468b      	mov	fp, r1
 8002ac2:	4640      	mov	r0, r8
 8002ac4:	4649      	mov	r1, r9
 8002ac6:	f7fd fb83 	bl	80001d0 <__aeabi_dsub>
 8002aca:	4632      	mov	r2, r6
 8002acc:	463b      	mov	r3, r7
 8002ace:	f7fd fb7f 	bl	80001d0 <__aeabi_dsub>
 8002ad2:	a31b      	add	r3, pc, #108	@ (adr r3, 8002b40 <__ieee754_rem_pio2+0x318>)
 8002ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad8:	4606      	mov	r6, r0
 8002ada:	460f      	mov	r7, r1
 8002adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ae0:	f7fd fd2e 	bl	8000540 <__aeabi_dmul>
 8002ae4:	4632      	mov	r2, r6
 8002ae6:	463b      	mov	r3, r7
 8002ae8:	f7fd fb72 	bl	80001d0 <__aeabi_dsub>
 8002aec:	4606      	mov	r6, r0
 8002aee:	460f      	mov	r7, r1
 8002af0:	e764      	b.n	80029bc <__ieee754_rem_pio2+0x194>
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <__ieee754_rem_pio2+0x338>)
 8002af4:	4598      	cmp	r8, r3
 8002af6:	d935      	bls.n	8002b64 <__ieee754_rem_pio2+0x33c>
 8002af8:	4632      	mov	r2, r6
 8002afa:	463b      	mov	r3, r7
 8002afc:	4630      	mov	r0, r6
 8002afe:	4639      	mov	r1, r7
 8002b00:	f7fd fb66 	bl	80001d0 <__aeabi_dsub>
 8002b04:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002b08:	e9c4 0100 	strd	r0, r1, [r4]
 8002b0c:	e69e      	b.n	800284c <__ieee754_rem_pio2+0x24>
 8002b0e:	bf00      	nop
 8002b10:	54400000 	.word	0x54400000
 8002b14:	3ff921fb 	.word	0x3ff921fb
 8002b18:	1a626331 	.word	0x1a626331
 8002b1c:	3dd0b461 	.word	0x3dd0b461
 8002b20:	1a600000 	.word	0x1a600000
 8002b24:	3dd0b461 	.word	0x3dd0b461
 8002b28:	2e037073 	.word	0x2e037073
 8002b2c:	3ba3198a 	.word	0x3ba3198a
 8002b30:	6dc9c883 	.word	0x6dc9c883
 8002b34:	3fe45f30 	.word	0x3fe45f30
 8002b38:	2e000000 	.word	0x2e000000
 8002b3c:	3ba3198a 	.word	0x3ba3198a
 8002b40:	252049c1 	.word	0x252049c1
 8002b44:	397b839a 	.word	0x397b839a
 8002b48:	3fe921fb 	.word	0x3fe921fb
 8002b4c:	4002d97b 	.word	0x4002d97b
 8002b50:	3ff921fb 	.word	0x3ff921fb
 8002b54:	413921fb 	.word	0x413921fb
 8002b58:	3fe00000 	.word	0x3fe00000
 8002b5c:	08003530 	.word	0x08003530
 8002b60:	7fefffff 	.word	0x7fefffff
 8002b64:	ea4f 5528 	mov.w	r5, r8, asr #20
 8002b68:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8002b6c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8002b70:	4630      	mov	r0, r6
 8002b72:	460f      	mov	r7, r1
 8002b74:	f7fd ff7e 	bl	8000a74 <__aeabi_d2iz>
 8002b78:	f7fd fc78 	bl	800046c <__aeabi_i2d>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4630      	mov	r0, r6
 8002b82:	4639      	mov	r1, r7
 8002b84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002b88:	f7fd fb22 	bl	80001d0 <__aeabi_dsub>
 8002b8c:	4b22      	ldr	r3, [pc, #136]	@ (8002c18 <__ieee754_rem_pio2+0x3f0>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f7fd fcd6 	bl	8000540 <__aeabi_dmul>
 8002b94:	460f      	mov	r7, r1
 8002b96:	4606      	mov	r6, r0
 8002b98:	f7fd ff6c 	bl	8000a74 <__aeabi_d2iz>
 8002b9c:	f7fd fc66 	bl	800046c <__aeabi_i2d>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	4630      	mov	r0, r6
 8002ba6:	4639      	mov	r1, r7
 8002ba8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002bac:	f7fd fb10 	bl	80001d0 <__aeabi_dsub>
 8002bb0:	4b19      	ldr	r3, [pc, #100]	@ (8002c18 <__ieee754_rem_pio2+0x3f0>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f7fd fcc4 	bl	8000540 <__aeabi_dmul>
 8002bb8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002bbc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8002bc0:	f04f 0803 	mov.w	r8, #3
 8002bc4:	2600      	movs	r6, #0
 8002bc6:	2700      	movs	r7, #0
 8002bc8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8002bcc:	4632      	mov	r2, r6
 8002bce:	463b      	mov	r3, r7
 8002bd0:	46c2      	mov	sl, r8
 8002bd2:	f108 38ff 	add.w	r8, r8, #4294967295
 8002bd6:	f7fd ff1b 	bl	8000a10 <__aeabi_dcmpeq>
 8002bda:	2800      	cmp	r0, #0
 8002bdc:	d1f4      	bne.n	8002bc8 <__ieee754_rem_pio2+0x3a0>
 8002bde:	4b0f      	ldr	r3, [pc, #60]	@ (8002c1c <__ieee754_rem_pio2+0x3f4>)
 8002be0:	9301      	str	r3, [sp, #4]
 8002be2:	2302      	movs	r3, #2
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	462a      	mov	r2, r5
 8002be8:	4653      	mov	r3, sl
 8002bea:	4621      	mov	r1, r4
 8002bec:	a806      	add	r0, sp, #24
 8002bee:	f000 f81f 	bl	8002c30 <__kernel_rem_pio2>
 8002bf2:	9b04      	ldr	r3, [sp, #16]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	4605      	mov	r5, r0
 8002bf8:	f6bf ae53 	bge.w	80028a2 <__ieee754_rem_pio2+0x7a>
 8002bfc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002c00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002c04:	e9c4 2300 	strd	r2, r3, [r4]
 8002c08:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8002c0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002c10:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8002c14:	e740      	b.n	8002a98 <__ieee754_rem_pio2+0x270>
 8002c16:	bf00      	nop
 8002c18:	41700000 	.word	0x41700000
 8002c1c:	080035b0 	.word	0x080035b0

08002c20 <fabs>:
 8002c20:	ec51 0b10 	vmov	r0, r1, d0
 8002c24:	4602      	mov	r2, r0
 8002c26:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8002c2a:	ec43 2b10 	vmov	d0, r2, r3
 8002c2e:	4770      	bx	lr

08002c30 <__kernel_rem_pio2>:
 8002c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c34:	ed2d 8b02 	vpush	{d8}
 8002c38:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8002c3c:	f112 0f14 	cmn.w	r2, #20
 8002c40:	9306      	str	r3, [sp, #24]
 8002c42:	9104      	str	r1, [sp, #16]
 8002c44:	4bbe      	ldr	r3, [pc, #760]	@ (8002f40 <__kernel_rem_pio2+0x310>)
 8002c46:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8002c48:	9008      	str	r0, [sp, #32]
 8002c4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	9b06      	ldr	r3, [sp, #24]
 8002c52:	f103 33ff 	add.w	r3, r3, #4294967295
 8002c56:	bfa8      	it	ge
 8002c58:	1ed4      	subge	r4, r2, #3
 8002c5a:	9305      	str	r3, [sp, #20]
 8002c5c:	bfb2      	itee	lt
 8002c5e:	2400      	movlt	r4, #0
 8002c60:	2318      	movge	r3, #24
 8002c62:	fb94 f4f3 	sdivge	r4, r4, r3
 8002c66:	f06f 0317 	mvn.w	r3, #23
 8002c6a:	fb04 3303 	mla	r3, r4, r3, r3
 8002c6e:	eb03 0b02 	add.w	fp, r3, r2
 8002c72:	9b00      	ldr	r3, [sp, #0]
 8002c74:	9a05      	ldr	r2, [sp, #20]
 8002c76:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8002f30 <__kernel_rem_pio2+0x300>
 8002c7a:	eb03 0802 	add.w	r8, r3, r2
 8002c7e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8002c80:	1aa7      	subs	r7, r4, r2
 8002c82:	ae20      	add	r6, sp, #128	@ 0x80
 8002c84:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8002c88:	2500      	movs	r5, #0
 8002c8a:	4545      	cmp	r5, r8
 8002c8c:	dd13      	ble.n	8002cb6 <__kernel_rem_pio2+0x86>
 8002c8e:	9b06      	ldr	r3, [sp, #24]
 8002c90:	aa20      	add	r2, sp, #128	@ 0x80
 8002c92:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8002c96:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8002c9a:	f04f 0800 	mov.w	r8, #0
 8002c9e:	9b00      	ldr	r3, [sp, #0]
 8002ca0:	4598      	cmp	r8, r3
 8002ca2:	dc31      	bgt.n	8002d08 <__kernel_rem_pio2+0xd8>
 8002ca4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8002f30 <__kernel_rem_pio2+0x300>
 8002ca8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002cac:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002cb0:	462f      	mov	r7, r5
 8002cb2:	2600      	movs	r6, #0
 8002cb4:	e01b      	b.n	8002cee <__kernel_rem_pio2+0xbe>
 8002cb6:	42ef      	cmn	r7, r5
 8002cb8:	d407      	bmi.n	8002cca <__kernel_rem_pio2+0x9a>
 8002cba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8002cbe:	f7fd fbd5 	bl	800046c <__aeabi_i2d>
 8002cc2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002cc6:	3501      	adds	r5, #1
 8002cc8:	e7df      	b.n	8002c8a <__kernel_rem_pio2+0x5a>
 8002cca:	ec51 0b18 	vmov	r0, r1, d8
 8002cce:	e7f8      	b.n	8002cc2 <__kernel_rem_pio2+0x92>
 8002cd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cd4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8002cd8:	f7fd fc32 	bl	8000540 <__aeabi_dmul>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ce4:	f7fd fa76 	bl	80001d4 <__adddf3>
 8002ce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002cec:	3601      	adds	r6, #1
 8002cee:	9b05      	ldr	r3, [sp, #20]
 8002cf0:	429e      	cmp	r6, r3
 8002cf2:	f1a7 0708 	sub.w	r7, r7, #8
 8002cf6:	ddeb      	ble.n	8002cd0 <__kernel_rem_pio2+0xa0>
 8002cf8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8002cfc:	f108 0801 	add.w	r8, r8, #1
 8002d00:	ecaa 7b02 	vstmia	sl!, {d7}
 8002d04:	3508      	adds	r5, #8
 8002d06:	e7ca      	b.n	8002c9e <__kernel_rem_pio2+0x6e>
 8002d08:	9b00      	ldr	r3, [sp, #0]
 8002d0a:	f8dd 8000 	ldr.w	r8, [sp]
 8002d0e:	aa0c      	add	r2, sp, #48	@ 0x30
 8002d10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002d14:	930a      	str	r3, [sp, #40]	@ 0x28
 8002d16:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8002d18:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002d1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d1e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002d22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002d24:	ab98      	add	r3, sp, #608	@ 0x260
 8002d26:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8002d2a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8002d2e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002d32:	ac0c      	add	r4, sp, #48	@ 0x30
 8002d34:	ab70      	add	r3, sp, #448	@ 0x1c0
 8002d36:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8002d3a:	46a1      	mov	r9, r4
 8002d3c:	46c2      	mov	sl, r8
 8002d3e:	f1ba 0f00 	cmp.w	sl, #0
 8002d42:	f1a5 0508 	sub.w	r5, r5, #8
 8002d46:	dc77      	bgt.n	8002e38 <__kernel_rem_pio2+0x208>
 8002d48:	4658      	mov	r0, fp
 8002d4a:	ed9d 0b02 	vldr	d0, [sp, #8]
 8002d4e:	f000 fac7 	bl	80032e0 <scalbn>
 8002d52:	ec57 6b10 	vmov	r6, r7, d0
 8002d56:	2200      	movs	r2, #0
 8002d58:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	4639      	mov	r1, r7
 8002d60:	f7fd fbee 	bl	8000540 <__aeabi_dmul>
 8002d64:	ec41 0b10 	vmov	d0, r0, r1
 8002d68:	f000 fb3a 	bl	80033e0 <floor>
 8002d6c:	4b75      	ldr	r3, [pc, #468]	@ (8002f44 <__kernel_rem_pio2+0x314>)
 8002d6e:	ec51 0b10 	vmov	r0, r1, d0
 8002d72:	2200      	movs	r2, #0
 8002d74:	f7fd fbe4 	bl	8000540 <__aeabi_dmul>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4630      	mov	r0, r6
 8002d7e:	4639      	mov	r1, r7
 8002d80:	f7fd fa26 	bl	80001d0 <__aeabi_dsub>
 8002d84:	460f      	mov	r7, r1
 8002d86:	4606      	mov	r6, r0
 8002d88:	f7fd fe74 	bl	8000a74 <__aeabi_d2iz>
 8002d8c:	9002      	str	r0, [sp, #8]
 8002d8e:	f7fd fb6d 	bl	800046c <__aeabi_i2d>
 8002d92:	4602      	mov	r2, r0
 8002d94:	460b      	mov	r3, r1
 8002d96:	4630      	mov	r0, r6
 8002d98:	4639      	mov	r1, r7
 8002d9a:	f7fd fa19 	bl	80001d0 <__aeabi_dsub>
 8002d9e:	f1bb 0f00 	cmp.w	fp, #0
 8002da2:	4606      	mov	r6, r0
 8002da4:	460f      	mov	r7, r1
 8002da6:	dd6c      	ble.n	8002e82 <__kernel_rem_pio2+0x252>
 8002da8:	f108 31ff 	add.w	r1, r8, #4294967295
 8002dac:	ab0c      	add	r3, sp, #48	@ 0x30
 8002dae:	9d02      	ldr	r5, [sp, #8]
 8002db0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002db4:	f1cb 0018 	rsb	r0, fp, #24
 8002db8:	fa43 f200 	asr.w	r2, r3, r0
 8002dbc:	4415      	add	r5, r2
 8002dbe:	4082      	lsls	r2, r0
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	aa0c      	add	r2, sp, #48	@ 0x30
 8002dc4:	9502      	str	r5, [sp, #8]
 8002dc6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002dca:	f1cb 0217 	rsb	r2, fp, #23
 8002dce:	fa43 f902 	asr.w	r9, r3, r2
 8002dd2:	f1b9 0f00 	cmp.w	r9, #0
 8002dd6:	dd64      	ble.n	8002ea2 <__kernel_rem_pio2+0x272>
 8002dd8:	9b02      	ldr	r3, [sp, #8]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	3301      	adds	r3, #1
 8002dde:	9302      	str	r3, [sp, #8]
 8002de0:	4615      	mov	r5, r2
 8002de2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8002de6:	4590      	cmp	r8, r2
 8002de8:	f300 80b8 	bgt.w	8002f5c <__kernel_rem_pio2+0x32c>
 8002dec:	f1bb 0f00 	cmp.w	fp, #0
 8002df0:	dd07      	ble.n	8002e02 <__kernel_rem_pio2+0x1d2>
 8002df2:	f1bb 0f01 	cmp.w	fp, #1
 8002df6:	f000 80bf 	beq.w	8002f78 <__kernel_rem_pio2+0x348>
 8002dfa:	f1bb 0f02 	cmp.w	fp, #2
 8002dfe:	f000 80c6 	beq.w	8002f8e <__kernel_rem_pio2+0x35e>
 8002e02:	f1b9 0f02 	cmp.w	r9, #2
 8002e06:	d14c      	bne.n	8002ea2 <__kernel_rem_pio2+0x272>
 8002e08:	4632      	mov	r2, r6
 8002e0a:	463b      	mov	r3, r7
 8002e0c:	494e      	ldr	r1, [pc, #312]	@ (8002f48 <__kernel_rem_pio2+0x318>)
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f7fd f9de 	bl	80001d0 <__aeabi_dsub>
 8002e14:	4606      	mov	r6, r0
 8002e16:	460f      	mov	r7, r1
 8002e18:	2d00      	cmp	r5, #0
 8002e1a:	d042      	beq.n	8002ea2 <__kernel_rem_pio2+0x272>
 8002e1c:	4658      	mov	r0, fp
 8002e1e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8002f38 <__kernel_rem_pio2+0x308>
 8002e22:	f000 fa5d 	bl	80032e0 <scalbn>
 8002e26:	4630      	mov	r0, r6
 8002e28:	4639      	mov	r1, r7
 8002e2a:	ec53 2b10 	vmov	r2, r3, d0
 8002e2e:	f7fd f9cf 	bl	80001d0 <__aeabi_dsub>
 8002e32:	4606      	mov	r6, r0
 8002e34:	460f      	mov	r7, r1
 8002e36:	e034      	b.n	8002ea2 <__kernel_rem_pio2+0x272>
 8002e38:	4b44      	ldr	r3, [pc, #272]	@ (8002f4c <__kernel_rem_pio2+0x31c>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e40:	f7fd fb7e 	bl	8000540 <__aeabi_dmul>
 8002e44:	f7fd fe16 	bl	8000a74 <__aeabi_d2iz>
 8002e48:	f7fd fb10 	bl	800046c <__aeabi_i2d>
 8002e4c:	4b40      	ldr	r3, [pc, #256]	@ (8002f50 <__kernel_rem_pio2+0x320>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	4606      	mov	r6, r0
 8002e52:	460f      	mov	r7, r1
 8002e54:	f7fd fb74 	bl	8000540 <__aeabi_dmul>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e60:	f7fd f9b6 	bl	80001d0 <__aeabi_dsub>
 8002e64:	f7fd fe06 	bl	8000a74 <__aeabi_d2iz>
 8002e68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002e6c:	f849 0b04 	str.w	r0, [r9], #4
 8002e70:	4639      	mov	r1, r7
 8002e72:	4630      	mov	r0, r6
 8002e74:	f7fd f9ae 	bl	80001d4 <__adddf3>
 8002e78:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002e7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002e80:	e75d      	b.n	8002d3e <__kernel_rem_pio2+0x10e>
 8002e82:	d107      	bne.n	8002e94 <__kernel_rem_pio2+0x264>
 8002e84:	f108 33ff 	add.w	r3, r8, #4294967295
 8002e88:	aa0c      	add	r2, sp, #48	@ 0x30
 8002e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e8e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8002e92:	e79e      	b.n	8002dd2 <__kernel_rem_pio2+0x1a2>
 8002e94:	4b2f      	ldr	r3, [pc, #188]	@ (8002f54 <__kernel_rem_pio2+0x324>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	f7fd fdd8 	bl	8000a4c <__aeabi_dcmpge>
 8002e9c:	2800      	cmp	r0, #0
 8002e9e:	d143      	bne.n	8002f28 <__kernel_rem_pio2+0x2f8>
 8002ea0:	4681      	mov	r9, r0
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	4630      	mov	r0, r6
 8002ea8:	4639      	mov	r1, r7
 8002eaa:	f7fd fdb1 	bl	8000a10 <__aeabi_dcmpeq>
 8002eae:	2800      	cmp	r0, #0
 8002eb0:	f000 80bf 	beq.w	8003032 <__kernel_rem_pio2+0x402>
 8002eb4:	f108 33ff 	add.w	r3, r8, #4294967295
 8002eb8:	2200      	movs	r2, #0
 8002eba:	9900      	ldr	r1, [sp, #0]
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	da6e      	bge.n	8002f9e <__kernel_rem_pio2+0x36e>
 8002ec0:	2a00      	cmp	r2, #0
 8002ec2:	f000 8089 	beq.w	8002fd8 <__kernel_rem_pio2+0x3a8>
 8002ec6:	f108 38ff 	add.w	r8, r8, #4294967295
 8002eca:	ab0c      	add	r3, sp, #48	@ 0x30
 8002ecc:	f1ab 0b18 	sub.w	fp, fp, #24
 8002ed0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0f6      	beq.n	8002ec6 <__kernel_rem_pio2+0x296>
 8002ed8:	4658      	mov	r0, fp
 8002eda:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8002f38 <__kernel_rem_pio2+0x308>
 8002ede:	f000 f9ff 	bl	80032e0 <scalbn>
 8002ee2:	f108 0301 	add.w	r3, r8, #1
 8002ee6:	00da      	lsls	r2, r3, #3
 8002ee8:	9205      	str	r2, [sp, #20]
 8002eea:	ec55 4b10 	vmov	r4, r5, d0
 8002eee:	aa70      	add	r2, sp, #448	@ 0x1c0
 8002ef0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8002f4c <__kernel_rem_pio2+0x31c>
 8002ef4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8002ef8:	4646      	mov	r6, r8
 8002efa:	f04f 0a00 	mov.w	sl, #0
 8002efe:	2e00      	cmp	r6, #0
 8002f00:	f280 80cf 	bge.w	80030a2 <__kernel_rem_pio2+0x472>
 8002f04:	4644      	mov	r4, r8
 8002f06:	2c00      	cmp	r4, #0
 8002f08:	f2c0 80fd 	blt.w	8003106 <__kernel_rem_pio2+0x4d6>
 8002f0c:	4b12      	ldr	r3, [pc, #72]	@ (8002f58 <__kernel_rem_pio2+0x328>)
 8002f0e:	461f      	mov	r7, r3
 8002f10:	ab70      	add	r3, sp, #448	@ 0x1c0
 8002f12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002f16:	9306      	str	r3, [sp, #24]
 8002f18:	f04f 0a00 	mov.w	sl, #0
 8002f1c:	f04f 0b00 	mov.w	fp, #0
 8002f20:	2600      	movs	r6, #0
 8002f22:	eba8 0504 	sub.w	r5, r8, r4
 8002f26:	e0e2      	b.n	80030ee <__kernel_rem_pio2+0x4be>
 8002f28:	f04f 0902 	mov.w	r9, #2
 8002f2c:	e754      	b.n	8002dd8 <__kernel_rem_pio2+0x1a8>
 8002f2e:	bf00      	nop
	...
 8002f3c:	3ff00000 	.word	0x3ff00000
 8002f40:	080036f8 	.word	0x080036f8
 8002f44:	40200000 	.word	0x40200000
 8002f48:	3ff00000 	.word	0x3ff00000
 8002f4c:	3e700000 	.word	0x3e700000
 8002f50:	41700000 	.word	0x41700000
 8002f54:	3fe00000 	.word	0x3fe00000
 8002f58:	080036b8 	.word	0x080036b8
 8002f5c:	f854 3b04 	ldr.w	r3, [r4], #4
 8002f60:	b945      	cbnz	r5, 8002f74 <__kernel_rem_pio2+0x344>
 8002f62:	b123      	cbz	r3, 8002f6e <__kernel_rem_pio2+0x33e>
 8002f64:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8002f68:	f844 3c04 	str.w	r3, [r4, #-4]
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	3201      	adds	r2, #1
 8002f70:	461d      	mov	r5, r3
 8002f72:	e738      	b.n	8002de6 <__kernel_rem_pio2+0x1b6>
 8002f74:	1acb      	subs	r3, r1, r3
 8002f76:	e7f7      	b.n	8002f68 <__kernel_rem_pio2+0x338>
 8002f78:	f108 32ff 	add.w	r2, r8, #4294967295
 8002f7c:	ab0c      	add	r3, sp, #48	@ 0x30
 8002f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f82:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002f86:	a90c      	add	r1, sp, #48	@ 0x30
 8002f88:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8002f8c:	e739      	b.n	8002e02 <__kernel_rem_pio2+0x1d2>
 8002f8e:	f108 32ff 	add.w	r2, r8, #4294967295
 8002f92:	ab0c      	add	r3, sp, #48	@ 0x30
 8002f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f98:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002f9c:	e7f3      	b.n	8002f86 <__kernel_rem_pio2+0x356>
 8002f9e:	a90c      	add	r1, sp, #48	@ 0x30
 8002fa0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	e787      	b.n	8002eba <__kernel_rem_pio2+0x28a>
 8002faa:	3401      	adds	r4, #1
 8002fac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8002fb0:	2a00      	cmp	r2, #0
 8002fb2:	d0fa      	beq.n	8002faa <__kernel_rem_pio2+0x37a>
 8002fb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002fb6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002fba:	eb0d 0503 	add.w	r5, sp, r3
 8002fbe:	9b06      	ldr	r3, [sp, #24]
 8002fc0:	aa20      	add	r2, sp, #128	@ 0x80
 8002fc2:	4443      	add	r3, r8
 8002fc4:	f108 0701 	add.w	r7, r8, #1
 8002fc8:	3d98      	subs	r5, #152	@ 0x98
 8002fca:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8002fce:	4444      	add	r4, r8
 8002fd0:	42bc      	cmp	r4, r7
 8002fd2:	da04      	bge.n	8002fde <__kernel_rem_pio2+0x3ae>
 8002fd4:	46a0      	mov	r8, r4
 8002fd6:	e6a2      	b.n	8002d1e <__kernel_rem_pio2+0xee>
 8002fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002fda:	2401      	movs	r4, #1
 8002fdc:	e7e6      	b.n	8002fac <__kernel_rem_pio2+0x37c>
 8002fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fe0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8002fe4:	f7fd fa42 	bl	800046c <__aeabi_i2d>
 8002fe8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 80032b0 <__kernel_rem_pio2+0x680>
 8002fec:	e8e6 0102 	strd	r0, r1, [r6], #8
 8002ff0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002ff4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ff8:	46b2      	mov	sl, r6
 8002ffa:	f04f 0800 	mov.w	r8, #0
 8002ffe:	9b05      	ldr	r3, [sp, #20]
 8003000:	4598      	cmp	r8, r3
 8003002:	dd05      	ble.n	8003010 <__kernel_rem_pio2+0x3e0>
 8003004:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003008:	3701      	adds	r7, #1
 800300a:	eca5 7b02 	vstmia	r5!, {d7}
 800300e:	e7df      	b.n	8002fd0 <__kernel_rem_pio2+0x3a0>
 8003010:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8003014:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003018:	f7fd fa92 	bl	8000540 <__aeabi_dmul>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003024:	f7fd f8d6 	bl	80001d4 <__adddf3>
 8003028:	f108 0801 	add.w	r8, r8, #1
 800302c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003030:	e7e5      	b.n	8002ffe <__kernel_rem_pio2+0x3ce>
 8003032:	f1cb 0000 	rsb	r0, fp, #0
 8003036:	ec47 6b10 	vmov	d0, r6, r7
 800303a:	f000 f951 	bl	80032e0 <scalbn>
 800303e:	ec55 4b10 	vmov	r4, r5, d0
 8003042:	4b9d      	ldr	r3, [pc, #628]	@ (80032b8 <__kernel_rem_pio2+0x688>)
 8003044:	2200      	movs	r2, #0
 8003046:	4620      	mov	r0, r4
 8003048:	4629      	mov	r1, r5
 800304a:	f7fd fcff 	bl	8000a4c <__aeabi_dcmpge>
 800304e:	b300      	cbz	r0, 8003092 <__kernel_rem_pio2+0x462>
 8003050:	4b9a      	ldr	r3, [pc, #616]	@ (80032bc <__kernel_rem_pio2+0x68c>)
 8003052:	2200      	movs	r2, #0
 8003054:	4620      	mov	r0, r4
 8003056:	4629      	mov	r1, r5
 8003058:	f7fd fa72 	bl	8000540 <__aeabi_dmul>
 800305c:	f7fd fd0a 	bl	8000a74 <__aeabi_d2iz>
 8003060:	4606      	mov	r6, r0
 8003062:	f7fd fa03 	bl	800046c <__aeabi_i2d>
 8003066:	4b94      	ldr	r3, [pc, #592]	@ (80032b8 <__kernel_rem_pio2+0x688>)
 8003068:	2200      	movs	r2, #0
 800306a:	f7fd fa69 	bl	8000540 <__aeabi_dmul>
 800306e:	460b      	mov	r3, r1
 8003070:	4602      	mov	r2, r0
 8003072:	4629      	mov	r1, r5
 8003074:	4620      	mov	r0, r4
 8003076:	f7fd f8ab 	bl	80001d0 <__aeabi_dsub>
 800307a:	f7fd fcfb 	bl	8000a74 <__aeabi_d2iz>
 800307e:	ab0c      	add	r3, sp, #48	@ 0x30
 8003080:	f10b 0b18 	add.w	fp, fp, #24
 8003084:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003088:	f108 0801 	add.w	r8, r8, #1
 800308c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8003090:	e722      	b.n	8002ed8 <__kernel_rem_pio2+0x2a8>
 8003092:	4620      	mov	r0, r4
 8003094:	4629      	mov	r1, r5
 8003096:	f7fd fced 	bl	8000a74 <__aeabi_d2iz>
 800309a:	ab0c      	add	r3, sp, #48	@ 0x30
 800309c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80030a0:	e71a      	b.n	8002ed8 <__kernel_rem_pio2+0x2a8>
 80030a2:	ab0c      	add	r3, sp, #48	@ 0x30
 80030a4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80030a8:	f7fd f9e0 	bl	800046c <__aeabi_i2d>
 80030ac:	4622      	mov	r2, r4
 80030ae:	462b      	mov	r3, r5
 80030b0:	f7fd fa46 	bl	8000540 <__aeabi_dmul>
 80030b4:	4652      	mov	r2, sl
 80030b6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80030ba:	465b      	mov	r3, fp
 80030bc:	4620      	mov	r0, r4
 80030be:	4629      	mov	r1, r5
 80030c0:	f7fd fa3e 	bl	8000540 <__aeabi_dmul>
 80030c4:	3e01      	subs	r6, #1
 80030c6:	4604      	mov	r4, r0
 80030c8:	460d      	mov	r5, r1
 80030ca:	e718      	b.n	8002efe <__kernel_rem_pio2+0x2ce>
 80030cc:	9906      	ldr	r1, [sp, #24]
 80030ce:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80030d2:	9106      	str	r1, [sp, #24]
 80030d4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80030d8:	f7fd fa32 	bl	8000540 <__aeabi_dmul>
 80030dc:	4602      	mov	r2, r0
 80030de:	460b      	mov	r3, r1
 80030e0:	4650      	mov	r0, sl
 80030e2:	4659      	mov	r1, fp
 80030e4:	f7fd f876 	bl	80001d4 <__adddf3>
 80030e8:	3601      	adds	r6, #1
 80030ea:	4682      	mov	sl, r0
 80030ec:	468b      	mov	fp, r1
 80030ee:	9b00      	ldr	r3, [sp, #0]
 80030f0:	429e      	cmp	r6, r3
 80030f2:	dc01      	bgt.n	80030f8 <__kernel_rem_pio2+0x4c8>
 80030f4:	42b5      	cmp	r5, r6
 80030f6:	dae9      	bge.n	80030cc <__kernel_rem_pio2+0x49c>
 80030f8:	ab48      	add	r3, sp, #288	@ 0x120
 80030fa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80030fe:	e9c5 ab00 	strd	sl, fp, [r5]
 8003102:	3c01      	subs	r4, #1
 8003104:	e6ff      	b.n	8002f06 <__kernel_rem_pio2+0x2d6>
 8003106:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003108:	2b02      	cmp	r3, #2
 800310a:	dc0b      	bgt.n	8003124 <__kernel_rem_pio2+0x4f4>
 800310c:	2b00      	cmp	r3, #0
 800310e:	dc39      	bgt.n	8003184 <__kernel_rem_pio2+0x554>
 8003110:	d05d      	beq.n	80031ce <__kernel_rem_pio2+0x59e>
 8003112:	9b02      	ldr	r3, [sp, #8]
 8003114:	f003 0007 	and.w	r0, r3, #7
 8003118:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800311c:	ecbd 8b02 	vpop	{d8}
 8003120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003124:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003126:	2b03      	cmp	r3, #3
 8003128:	d1f3      	bne.n	8003112 <__kernel_rem_pio2+0x4e2>
 800312a:	9b05      	ldr	r3, [sp, #20]
 800312c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003130:	eb0d 0403 	add.w	r4, sp, r3
 8003134:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8003138:	4625      	mov	r5, r4
 800313a:	46c2      	mov	sl, r8
 800313c:	f1ba 0f00 	cmp.w	sl, #0
 8003140:	f1a5 0508 	sub.w	r5, r5, #8
 8003144:	dc6b      	bgt.n	800321e <__kernel_rem_pio2+0x5ee>
 8003146:	4645      	mov	r5, r8
 8003148:	2d01      	cmp	r5, #1
 800314a:	f1a4 0408 	sub.w	r4, r4, #8
 800314e:	f300 8087 	bgt.w	8003260 <__kernel_rem_pio2+0x630>
 8003152:	9c05      	ldr	r4, [sp, #20]
 8003154:	ab48      	add	r3, sp, #288	@ 0x120
 8003156:	441c      	add	r4, r3
 8003158:	2000      	movs	r0, #0
 800315a:	2100      	movs	r1, #0
 800315c:	f1b8 0f01 	cmp.w	r8, #1
 8003160:	f300 809c 	bgt.w	800329c <__kernel_rem_pio2+0x66c>
 8003164:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8003168:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800316c:	f1b9 0f00 	cmp.w	r9, #0
 8003170:	f040 80a6 	bne.w	80032c0 <__kernel_rem_pio2+0x690>
 8003174:	9b04      	ldr	r3, [sp, #16]
 8003176:	e9c3 7800 	strd	r7, r8, [r3]
 800317a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800317e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003182:	e7c6      	b.n	8003112 <__kernel_rem_pio2+0x4e2>
 8003184:	9d05      	ldr	r5, [sp, #20]
 8003186:	ab48      	add	r3, sp, #288	@ 0x120
 8003188:	441d      	add	r5, r3
 800318a:	4644      	mov	r4, r8
 800318c:	2000      	movs	r0, #0
 800318e:	2100      	movs	r1, #0
 8003190:	2c00      	cmp	r4, #0
 8003192:	da35      	bge.n	8003200 <__kernel_rem_pio2+0x5d0>
 8003194:	f1b9 0f00 	cmp.w	r9, #0
 8003198:	d038      	beq.n	800320c <__kernel_rem_pio2+0x5dc>
 800319a:	4602      	mov	r2, r0
 800319c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80031a0:	9c04      	ldr	r4, [sp, #16]
 80031a2:	e9c4 2300 	strd	r2, r3, [r4]
 80031a6:	4602      	mov	r2, r0
 80031a8:	460b      	mov	r3, r1
 80031aa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80031ae:	f7fd f80f 	bl	80001d0 <__aeabi_dsub>
 80031b2:	ad4a      	add	r5, sp, #296	@ 0x128
 80031b4:	2401      	movs	r4, #1
 80031b6:	45a0      	cmp	r8, r4
 80031b8:	da2b      	bge.n	8003212 <__kernel_rem_pio2+0x5e2>
 80031ba:	f1b9 0f00 	cmp.w	r9, #0
 80031be:	d002      	beq.n	80031c6 <__kernel_rem_pio2+0x596>
 80031c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80031c4:	4619      	mov	r1, r3
 80031c6:	9b04      	ldr	r3, [sp, #16]
 80031c8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80031cc:	e7a1      	b.n	8003112 <__kernel_rem_pio2+0x4e2>
 80031ce:	9c05      	ldr	r4, [sp, #20]
 80031d0:	ab48      	add	r3, sp, #288	@ 0x120
 80031d2:	441c      	add	r4, r3
 80031d4:	2000      	movs	r0, #0
 80031d6:	2100      	movs	r1, #0
 80031d8:	f1b8 0f00 	cmp.w	r8, #0
 80031dc:	da09      	bge.n	80031f2 <__kernel_rem_pio2+0x5c2>
 80031de:	f1b9 0f00 	cmp.w	r9, #0
 80031e2:	d002      	beq.n	80031ea <__kernel_rem_pio2+0x5ba>
 80031e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80031e8:	4619      	mov	r1, r3
 80031ea:	9b04      	ldr	r3, [sp, #16]
 80031ec:	e9c3 0100 	strd	r0, r1, [r3]
 80031f0:	e78f      	b.n	8003112 <__kernel_rem_pio2+0x4e2>
 80031f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80031f6:	f7fc ffed 	bl	80001d4 <__adddf3>
 80031fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80031fe:	e7eb      	b.n	80031d8 <__kernel_rem_pio2+0x5a8>
 8003200:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003204:	f7fc ffe6 	bl	80001d4 <__adddf3>
 8003208:	3c01      	subs	r4, #1
 800320a:	e7c1      	b.n	8003190 <__kernel_rem_pio2+0x560>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	e7c6      	b.n	80031a0 <__kernel_rem_pio2+0x570>
 8003212:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8003216:	f7fc ffdd 	bl	80001d4 <__adddf3>
 800321a:	3401      	adds	r4, #1
 800321c:	e7cb      	b.n	80031b6 <__kernel_rem_pio2+0x586>
 800321e:	ed95 7b00 	vldr	d7, [r5]
 8003222:	ed8d 7b00 	vstr	d7, [sp]
 8003226:	ed95 7b02 	vldr	d7, [r5, #8]
 800322a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800322e:	ec53 2b17 	vmov	r2, r3, d7
 8003232:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003236:	f7fc ffcd 	bl	80001d4 <__adddf3>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4606      	mov	r6, r0
 8003240:	460f      	mov	r7, r1
 8003242:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003246:	f7fc ffc3 	bl	80001d0 <__aeabi_dsub>
 800324a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800324e:	f7fc ffc1 	bl	80001d4 <__adddf3>
 8003252:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003256:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800325a:	e9c5 6700 	strd	r6, r7, [r5]
 800325e:	e76d      	b.n	800313c <__kernel_rem_pio2+0x50c>
 8003260:	ed94 7b00 	vldr	d7, [r4]
 8003264:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8003268:	ec51 0b17 	vmov	r0, r1, d7
 800326c:	4652      	mov	r2, sl
 800326e:	465b      	mov	r3, fp
 8003270:	ed8d 7b00 	vstr	d7, [sp]
 8003274:	f7fc ffae 	bl	80001d4 <__adddf3>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	4606      	mov	r6, r0
 800327e:	460f      	mov	r7, r1
 8003280:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003284:	f7fc ffa4 	bl	80001d0 <__aeabi_dsub>
 8003288:	4652      	mov	r2, sl
 800328a:	465b      	mov	r3, fp
 800328c:	f7fc ffa2 	bl	80001d4 <__adddf3>
 8003290:	3d01      	subs	r5, #1
 8003292:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003296:	e9c4 6700 	strd	r6, r7, [r4]
 800329a:	e755      	b.n	8003148 <__kernel_rem_pio2+0x518>
 800329c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80032a0:	f7fc ff98 	bl	80001d4 <__adddf3>
 80032a4:	f108 38ff 	add.w	r8, r8, #4294967295
 80032a8:	e758      	b.n	800315c <__kernel_rem_pio2+0x52c>
 80032aa:	bf00      	nop
 80032ac:	f3af 8000 	nop.w
	...
 80032b8:	41700000 	.word	0x41700000
 80032bc:	3e700000 	.word	0x3e700000
 80032c0:	9b04      	ldr	r3, [sp, #16]
 80032c2:	9a04      	ldr	r2, [sp, #16]
 80032c4:	601f      	str	r7, [r3, #0]
 80032c6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80032ca:	605c      	str	r4, [r3, #4]
 80032cc:	609d      	str	r5, [r3, #8]
 80032ce:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80032d2:	60d3      	str	r3, [r2, #12]
 80032d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80032d8:	6110      	str	r0, [r2, #16]
 80032da:	6153      	str	r3, [r2, #20]
 80032dc:	e719      	b.n	8003112 <__kernel_rem_pio2+0x4e2>
 80032de:	bf00      	nop

080032e0 <scalbn>:
 80032e0:	b570      	push	{r4, r5, r6, lr}
 80032e2:	ec55 4b10 	vmov	r4, r5, d0
 80032e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80032ea:	4606      	mov	r6, r0
 80032ec:	462b      	mov	r3, r5
 80032ee:	b991      	cbnz	r1, 8003316 <scalbn+0x36>
 80032f0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80032f4:	4323      	orrs	r3, r4
 80032f6:	d03d      	beq.n	8003374 <scalbn+0x94>
 80032f8:	4b35      	ldr	r3, [pc, #212]	@ (80033d0 <scalbn+0xf0>)
 80032fa:	4620      	mov	r0, r4
 80032fc:	4629      	mov	r1, r5
 80032fe:	2200      	movs	r2, #0
 8003300:	f7fd f91e 	bl	8000540 <__aeabi_dmul>
 8003304:	4b33      	ldr	r3, [pc, #204]	@ (80033d4 <scalbn+0xf4>)
 8003306:	429e      	cmp	r6, r3
 8003308:	4604      	mov	r4, r0
 800330a:	460d      	mov	r5, r1
 800330c:	da0f      	bge.n	800332e <scalbn+0x4e>
 800330e:	a328      	add	r3, pc, #160	@ (adr r3, 80033b0 <scalbn+0xd0>)
 8003310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003314:	e01e      	b.n	8003354 <scalbn+0x74>
 8003316:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800331a:	4291      	cmp	r1, r2
 800331c:	d10b      	bne.n	8003336 <scalbn+0x56>
 800331e:	4622      	mov	r2, r4
 8003320:	4620      	mov	r0, r4
 8003322:	4629      	mov	r1, r5
 8003324:	f7fc ff56 	bl	80001d4 <__adddf3>
 8003328:	4604      	mov	r4, r0
 800332a:	460d      	mov	r5, r1
 800332c:	e022      	b.n	8003374 <scalbn+0x94>
 800332e:	460b      	mov	r3, r1
 8003330:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8003334:	3936      	subs	r1, #54	@ 0x36
 8003336:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800333a:	4296      	cmp	r6, r2
 800333c:	dd0d      	ble.n	800335a <scalbn+0x7a>
 800333e:	2d00      	cmp	r5, #0
 8003340:	a11d      	add	r1, pc, #116	@ (adr r1, 80033b8 <scalbn+0xd8>)
 8003342:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003346:	da02      	bge.n	800334e <scalbn+0x6e>
 8003348:	a11d      	add	r1, pc, #116	@ (adr r1, 80033c0 <scalbn+0xe0>)
 800334a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800334e:	a31a      	add	r3, pc, #104	@ (adr r3, 80033b8 <scalbn+0xd8>)
 8003350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003354:	f7fd f8f4 	bl	8000540 <__aeabi_dmul>
 8003358:	e7e6      	b.n	8003328 <scalbn+0x48>
 800335a:	1872      	adds	r2, r6, r1
 800335c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8003360:	428a      	cmp	r2, r1
 8003362:	dcec      	bgt.n	800333e <scalbn+0x5e>
 8003364:	2a00      	cmp	r2, #0
 8003366:	dd08      	ble.n	800337a <scalbn+0x9a>
 8003368:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800336c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003370:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003374:	ec45 4b10 	vmov	d0, r4, r5
 8003378:	bd70      	pop	{r4, r5, r6, pc}
 800337a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800337e:	da08      	bge.n	8003392 <scalbn+0xb2>
 8003380:	2d00      	cmp	r5, #0
 8003382:	a10b      	add	r1, pc, #44	@ (adr r1, 80033b0 <scalbn+0xd0>)
 8003384:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003388:	dac1      	bge.n	800330e <scalbn+0x2e>
 800338a:	a10f      	add	r1, pc, #60	@ (adr r1, 80033c8 <scalbn+0xe8>)
 800338c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003390:	e7bd      	b.n	800330e <scalbn+0x2e>
 8003392:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003396:	3236      	adds	r2, #54	@ 0x36
 8003398:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800339c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80033a0:	4620      	mov	r0, r4
 80033a2:	4b0d      	ldr	r3, [pc, #52]	@ (80033d8 <scalbn+0xf8>)
 80033a4:	4629      	mov	r1, r5
 80033a6:	2200      	movs	r2, #0
 80033a8:	e7d4      	b.n	8003354 <scalbn+0x74>
 80033aa:	bf00      	nop
 80033ac:	f3af 8000 	nop.w
 80033b0:	c2f8f359 	.word	0xc2f8f359
 80033b4:	01a56e1f 	.word	0x01a56e1f
 80033b8:	8800759c 	.word	0x8800759c
 80033bc:	7e37e43c 	.word	0x7e37e43c
 80033c0:	8800759c 	.word	0x8800759c
 80033c4:	fe37e43c 	.word	0xfe37e43c
 80033c8:	c2f8f359 	.word	0xc2f8f359
 80033cc:	81a56e1f 	.word	0x81a56e1f
 80033d0:	43500000 	.word	0x43500000
 80033d4:	ffff3cb0 	.word	0xffff3cb0
 80033d8:	3c900000 	.word	0x3c900000
 80033dc:	00000000 	.word	0x00000000

080033e0 <floor>:
 80033e0:	ec51 0b10 	vmov	r0, r1, d0
 80033e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80033e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ec:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80033f0:	2e13      	cmp	r6, #19
 80033f2:	460c      	mov	r4, r1
 80033f4:	4605      	mov	r5, r0
 80033f6:	4680      	mov	r8, r0
 80033f8:	dc34      	bgt.n	8003464 <floor+0x84>
 80033fa:	2e00      	cmp	r6, #0
 80033fc:	da17      	bge.n	800342e <floor+0x4e>
 80033fe:	a332      	add	r3, pc, #200	@ (adr r3, 80034c8 <floor+0xe8>)
 8003400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003404:	f7fc fee6 	bl	80001d4 <__adddf3>
 8003408:	2200      	movs	r2, #0
 800340a:	2300      	movs	r3, #0
 800340c:	f7fd fb28 	bl	8000a60 <__aeabi_dcmpgt>
 8003410:	b150      	cbz	r0, 8003428 <floor+0x48>
 8003412:	2c00      	cmp	r4, #0
 8003414:	da55      	bge.n	80034c2 <floor+0xe2>
 8003416:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800341a:	432c      	orrs	r4, r5
 800341c:	2500      	movs	r5, #0
 800341e:	42ac      	cmp	r4, r5
 8003420:	4c2b      	ldr	r4, [pc, #172]	@ (80034d0 <floor+0xf0>)
 8003422:	bf08      	it	eq
 8003424:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003428:	4621      	mov	r1, r4
 800342a:	4628      	mov	r0, r5
 800342c:	e023      	b.n	8003476 <floor+0x96>
 800342e:	4f29      	ldr	r7, [pc, #164]	@ (80034d4 <floor+0xf4>)
 8003430:	4137      	asrs	r7, r6
 8003432:	ea01 0307 	and.w	r3, r1, r7
 8003436:	4303      	orrs	r3, r0
 8003438:	d01d      	beq.n	8003476 <floor+0x96>
 800343a:	a323      	add	r3, pc, #140	@ (adr r3, 80034c8 <floor+0xe8>)
 800343c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003440:	f7fc fec8 	bl	80001d4 <__adddf3>
 8003444:	2200      	movs	r2, #0
 8003446:	2300      	movs	r3, #0
 8003448:	f7fd fb0a 	bl	8000a60 <__aeabi_dcmpgt>
 800344c:	2800      	cmp	r0, #0
 800344e:	d0eb      	beq.n	8003428 <floor+0x48>
 8003450:	2c00      	cmp	r4, #0
 8003452:	bfbe      	ittt	lt
 8003454:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8003458:	4133      	asrlt	r3, r6
 800345a:	18e4      	addlt	r4, r4, r3
 800345c:	ea24 0407 	bic.w	r4, r4, r7
 8003460:	2500      	movs	r5, #0
 8003462:	e7e1      	b.n	8003428 <floor+0x48>
 8003464:	2e33      	cmp	r6, #51	@ 0x33
 8003466:	dd0a      	ble.n	800347e <floor+0x9e>
 8003468:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800346c:	d103      	bne.n	8003476 <floor+0x96>
 800346e:	4602      	mov	r2, r0
 8003470:	460b      	mov	r3, r1
 8003472:	f7fc feaf 	bl	80001d4 <__adddf3>
 8003476:	ec41 0b10 	vmov	d0, r0, r1
 800347a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800347e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8003482:	f04f 37ff 	mov.w	r7, #4294967295
 8003486:	40df      	lsrs	r7, r3
 8003488:	4207      	tst	r7, r0
 800348a:	d0f4      	beq.n	8003476 <floor+0x96>
 800348c:	a30e      	add	r3, pc, #56	@ (adr r3, 80034c8 <floor+0xe8>)
 800348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003492:	f7fc fe9f 	bl	80001d4 <__adddf3>
 8003496:	2200      	movs	r2, #0
 8003498:	2300      	movs	r3, #0
 800349a:	f7fd fae1 	bl	8000a60 <__aeabi_dcmpgt>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d0c2      	beq.n	8003428 <floor+0x48>
 80034a2:	2c00      	cmp	r4, #0
 80034a4:	da0a      	bge.n	80034bc <floor+0xdc>
 80034a6:	2e14      	cmp	r6, #20
 80034a8:	d101      	bne.n	80034ae <floor+0xce>
 80034aa:	3401      	adds	r4, #1
 80034ac:	e006      	b.n	80034bc <floor+0xdc>
 80034ae:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80034b2:	2301      	movs	r3, #1
 80034b4:	40b3      	lsls	r3, r6
 80034b6:	441d      	add	r5, r3
 80034b8:	4545      	cmp	r5, r8
 80034ba:	d3f6      	bcc.n	80034aa <floor+0xca>
 80034bc:	ea25 0507 	bic.w	r5, r5, r7
 80034c0:	e7b2      	b.n	8003428 <floor+0x48>
 80034c2:	2500      	movs	r5, #0
 80034c4:	462c      	mov	r4, r5
 80034c6:	e7af      	b.n	8003428 <floor+0x48>
 80034c8:	8800759c 	.word	0x8800759c
 80034cc:	7e37e43c 	.word	0x7e37e43c
 80034d0:	bff00000 	.word	0xbff00000
 80034d4:	000fffff 	.word	0x000fffff

080034d8 <_init>:
 80034d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034da:	bf00      	nop
 80034dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034de:	bc08      	pop	{r3}
 80034e0:	469e      	mov	lr, r3
 80034e2:	4770      	bx	lr

080034e4 <_fini>:
 80034e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034e6:	bf00      	nop
 80034e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ea:	bc08      	pop	{r3}
 80034ec:	469e      	mov	lr, r3
 80034ee:	4770      	bx	lr
