============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  10:15:09 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (146 ps) Setup Check with Pin DATA_PATH_Last_s_reg[28]/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3330            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    3430          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    3229                  
      Launch Clock:-     100                  
         Data Path:-    2984                  
             Slack:=     146                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[0]/CK -       -      R     (arrival)     393    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/QN -       CK->QN F     DFFRX2          4  9.2   132   373     473    (-,-) 
  g8780__7098/Y                       -       B->Y   R     NOR2X2          4  9.2   239   202     675    (-,-) 
  g8734__6417/Y                       -       B->Y   F     NAND2X2         3  6.9   244   256     930    (-,-) 
  g8634__6417/Y                       -       C->Y   F     OR3X1           1  3.6   113   287    1217    (-,-) 
  g8193__1617/Y                       -       C->Y   R     NOR4X2          1  3.1   226   220    1438    (-,-) 
  g8043__5526/Y                       -       B->Y   R     AND3X1          4  9.0   209   409    1847    (-,-) 
  g8040__6260/Y                       -       B0->Y  F     AOI2BB1X1       1  4.5   166   207    2054    (-,-) 
  g8037__5477/Y                       -       B->Y   F     CLKAND2X12     49 91.8   231   266    2319    (-,-) 
  drc_bufs8802/Y                      -       A->Y   R     INVX3           1  5.3    77   140    2460    (-,-) 
  drc_bufs8801/Y                      -       A->Y   F     INVX6          16 30.8   156   121    2580    (-,-) 
  g8026__7482/Y                       -       S0->Y  R     MX2X1           2  4.8   118   263    2843    (-,-) 
  g7925__2802/Y                       -       B->Y   R     MX2X1           1  3.2    85   240    3084    (-,-) 
  DATA_PATH_Last_s_reg[28]/D          <<<     -      R     DFFRHQX1        1    -     -     0    3084    (-,-) 
#--------------------------------------------------------------------------------------------------------------

