Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 18:48:30 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file line_buffer_methodology_drc_routed.rpt -pb line_buffer_methodology_drc_routed.pb -rpx line_buffer_methodology_drc_routed.rpx
| Design       : line_buffer
| Device       : xc7s50ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 32
+-----------+----------+--------------------------------------------+--------+
| Rule      | Severity | Description                                | Checks |
+-----------+----------+--------------------------------------------+--------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 1      |
| TIMING-18 | Warning  | Missing input or output delay              | 31     |
+-----------+----------+--------------------------------------------+--------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on n_rst relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ren relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on wdata[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on wdata[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on wdata[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on wdata[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on wdata[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on wdata[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on wdata[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on wdata[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on wen relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on empty relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on full relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on rdata[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on rdata[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on rdata[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on rdata[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on rdata[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on rdata[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on rdata[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on rdata[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on wptr[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on wptr[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on wptr[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on wptr[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on wptr[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on wptr[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on wptr[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on wptr[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on wptr[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on wptr[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


