// Seed: 2225494845
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4
);
  assign id_6 = id_4 >>> 1 - 1;
  always @(id_1) begin
    id_6 = id_3.id_6;
  end
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri id_3,
    output tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input uwire id_7
);
  initial if (1'd0 && 1) if (id_0) if (1 - 1 && 1'b0 == id_5) id_1 = 1;
  module_0(
      id_7, id_5, id_5, id_0, id_0
  );
endmodule
