//
// Written by Synplify Pro 
// Product Version "Q-2020.03G-Beta1"
// Program "Synplify Pro", Mapper "mapgw, Build 1618R"
// Wed Jun 10 14:57:15 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\generic\gw1ns.v "
// file 1 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_top.v "
// file 6 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\define.v "
// file 7 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\parameter.v "
// file 8 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\top.v "
// file 9 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\par2iis_ver2.v "
// file 10 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\serial2iis_vers.v "
// file 11 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\std.vhd "
// file 12 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 13 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\std1164.vhd "
// file 14 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\numeric.vhd "
// file 15 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\umr_capim.vhd "
// file 16 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\arith.vhd "
// file 17 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\unsigned.vhd "
// file 18 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\vhd\hyperents.vhd "
// file 19 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_control.vhd "
// file 20 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_ini.vhd "
// file 21 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_packet.vhd "
// file 22 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_pkg.vhd "
// file 23 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_transact.vhd "
// file 24 "\e:\ip_project\usb\usb2iis\test_0525\usb2iis\only_rx\src\usb_serial.vhd "
// file 25 "\c:\gowin\1.9.5\19502_40903\gowin\gowin_v1.9.5.02beta\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module par2i2s (
  pdata_I,
  p_valid_req,
  ce_req_1z,
  iis_1_O_c,
  lrck_O_c,
  bck_O_c,
  PHY_CLKOUT,
  valid_I,
  RESET_IN,
  ce_par2iis
)
;
input [15:0] pdata_I ;
output p_valid_req ;
output ce_req_1z ;
output iis_1_O_c ;
output lrck_O_c ;
output bck_O_c ;
input PHY_CLKOUT ;
input valid_I ;
input RESET_IN ;
input ce_par2iis ;
wire p_valid_req ;
wire ce_req_1z ;
wire iis_1_O_c ;
wire lrck_O_c ;
wire bck_O_c ;
wire PHY_CLKOUT ;
wire valid_I ;
wire RESET_IN ;
wire ce_par2iis ;
wire [5:0] iis_cnt;
wire [5:0] iis_cnt_s;
wire [5:0] iis_cnt_lm;
wire [5:0] lrck_cnt_s;
wire [5:0] lrck_cnt_lm;
wire [0:0] pdata_I_dec;
wire [4:0] bck_cnt;
wire [5:0] lrck_cnt;
wire [4:0] bck_cnt_s;
wire [4:0] iis_cnt_cry;
wire [5:5] iis_cnt_s_0_COUT;
wire [4:0] lrck_cnt_cry;
wire [5:5] lrck_cnt_s_0_COUT;
wire [3:0] bck_cnt_cry;
wire [4:4] bck_cnt_s_0_COUT;
wire N_23 ;
wire N_21 ;
wire N_28 ;
wire N_24 ;
wire N_22 ;
wire N_27 ;
wire N_13 ;
wire N_14 ;
wire N_26 ;
wire N_18 ;
wire N_17 ;
wire N_25 ;
wire N_30 ;
wire N_29 ;
wire iis_1_O_2 ;
wire N_50 ;
wire iis_cnt23 ;
wire iis_cnt_1_sqmuxa_0 ;
wire bck_cnt13 ;
wire un1_cnt_en11_4_i ;
wire lrck_O8 ;
wire un1_cnt_en11_6_0 ;
wire un1_cnt_en11_6_i ;
wire N_6 ;
wire cnt_en ;
wire lrck_cnt11 ;
wire bck_cnt13_3_0 ;
wire ce_req8_1 ;
wire un1_lrck_cnt_7 ;
wire valid_req_Oc ;
wire un1_cnt_en11_2_i ;
wire lrck_O9_3 ;
wire un1_lrck_cnt_6_2 ;
wire ce_reqc_4 ;
wire ce_reqc ;
wire iis_cnt_1_sqmuxa_0dup ;
wire lrck_O8_2 ;
wire ce_reqc_2_0 ;
wire bck_O_0_sqmuxa ;
wire pdata_I_dec_0_3 ;
wire cnt_en_0_sqmuxa ;
wire iis_cntlde_1 ;
wire iis_cnte ;
wire un1_cnt_en11_i ;
wire VCC ;
wire GND ;
// @9:220
  MUX2_LUT5 iis_1_O_2_11 (
	.I0(N_23),
	.I1(N_21),
	.S0(iis_cnt[0]),
	.O(N_28)
);
// @9:220
  MUX2_LUT5 iis_1_O_2_10 (
	.I0(N_24),
	.I1(N_22),
	.S0(iis_cnt[2]),
	.O(N_27)
);
// @9:220
  MUX2_LUT5 iis_1_O_2_9 (
	.I0(N_13),
	.I1(N_14),
	.S0(iis_cnt[2]),
	.O(N_26)
);
// @9:220
  MUX2_LUT5 iis_1_O_2_8 (
	.I0(N_18),
	.I1(N_17),
	.S0(iis_cnt[2]),
	.O(N_25)
);
// @9:220
  MUX2_LUT6 iis_1_O_2_13 (
	.I0(N_25),
	.I1(N_27),
	.S0(iis_cnt[0]),
	.O(N_30)
);
// @9:220
  MUX2_LUT6 iis_1_O_2_12 (
	.I0(N_26),
	.I1(N_28),
	.S0(iis_cnt[3]),
	.O(N_29)
);
// @9:220
  MUX2_LUT7 iis_1_O_2_u (
	.I0(N_29),
	.I1(N_30),
	.S0(iis_cnt[1]),
	.O(iis_1_O_2)
);
// @9:193
  LUT4 \iis_cnt_lm_0[4]  (
	.I0(N_50),
	.I1(iis_cnt23),
	.I2(iis_cnt_1_sqmuxa_0),
	.I3(iis_cnt_s[4]),
	.F(iis_cnt_lm[4])
);
defparam \iis_cnt_lm_0[4] .INIT=16'hD580;
// @9:237
  LUT3 un1_cnt_en11_4_i_cZ (
	.I0(ce_par2iis),
	.I1(bck_cnt13),
	.I2(iis_cnt23),
	.F(un1_cnt_en11_4_i)
);
defparam un1_cnt_en11_4_i_cZ.INIT=8'h80;
// @9:193
  LUT2 \iis_cnt_lm_0[0]  (
	.I0(N_50),
	.I1(iis_cnt_s[0]),
	.F(iis_cnt_lm[0])
);
defparam \iis_cnt_lm_0[0] .INIT=4'h4;
// @9:193
  LUT2 \iis_cnt_lm_0[1]  (
	.I0(N_50),
	.I1(iis_cnt_s[1]),
	.F(iis_cnt_lm[1])
);
defparam \iis_cnt_lm_0[1] .INIT=4'h4;
// @9:193
  LUT2 \iis_cnt_lm_0[2]  (
	.I0(N_50),
	.I1(iis_cnt_s[2]),
	.F(iis_cnt_lm[2])
);
defparam \iis_cnt_lm_0[2] .INIT=4'h4;
// @9:193
  LUT2 \iis_cnt_lm_0[3]  (
	.I0(N_50),
	.I1(iis_cnt_s[3]),
	.F(iis_cnt_lm[3])
);
defparam \iis_cnt_lm_0[3] .INIT=4'h4;
// @9:193
  LUT2 \iis_cnt_lm_0[5]  (
	.I0(N_50),
	.I1(iis_cnt_s[5]),
	.F(iis_cnt_lm[5])
);
defparam \iis_cnt_lm_0[5] .INIT=4'h4;
// @9:215
  LUT4 un1_cnt_en11_6_i_cZ (
	.I0(ce_par2iis),
	.I1(bck_cnt13),
	.I2(lrck_O8),
	.I3(un1_cnt_en11_6_0),
	.F(un1_cnt_en11_6_i)
);
defparam un1_cnt_en11_6_i_cZ.INIT=16'h0008;
// @9:176
  LUT4 \lrck_cnt_lm_0[0]  (
	.I0(N_6),
	.I1(cnt_en),
	.I2(lrck_cnt11),
	.I3(lrck_cnt_s[0]),
	.F(lrck_cnt_lm[0])
);
defparam \lrck_cnt_lm_0[0] .INIT=16'h5D00;
// @9:176
  LUT4 \lrck_cnt_lm_0[1]  (
	.I0(N_6),
	.I1(cnt_en),
	.I2(lrck_cnt11),
	.I3(lrck_cnt_s[1]),
	.F(lrck_cnt_lm[1])
);
defparam \lrck_cnt_lm_0[1] .INIT=16'h5D00;
// @9:176
  LUT4 \lrck_cnt_lm_0[2]  (
	.I0(N_6),
	.I1(cnt_en),
	.I2(lrck_cnt11),
	.I3(lrck_cnt_s[2]),
	.F(lrck_cnt_lm[2])
);
defparam \lrck_cnt_lm_0[2] .INIT=16'h5D00;
// @9:176
  LUT4 \lrck_cnt_lm_0[3]  (
	.I0(N_6),
	.I1(cnt_en),
	.I2(lrck_cnt11),
	.I3(lrck_cnt_s[3]),
	.F(lrck_cnt_lm[3])
);
defparam \lrck_cnt_lm_0[3] .INIT=16'h5D00;
// @9:176
  LUT4 \lrck_cnt_lm_0[4]  (
	.I0(N_6),
	.I1(cnt_en),
	.I2(lrck_cnt11),
	.I3(lrck_cnt_s[4]),
	.F(lrck_cnt_lm[4])
);
defparam \lrck_cnt_lm_0[4] .INIT=16'h5D00;
// @9:176
  LUT4 \lrck_cnt_lm_0[5]  (
	.I0(N_6),
	.I1(cnt_en),
	.I2(lrck_cnt11),
	.I3(lrck_cnt_s[5]),
	.F(lrck_cnt_lm[5])
);
defparam \lrck_cnt_lm_0[5] .INIT=16'h5D00;
// @10:297
  LUT4 un1_iis_cnt_0_sqmuxa_1_i_0_32 (
	.I0(bck_cnt13),
	.I1(cnt_en),
	.I2(iis_cnt23),
	.I3(pdata_I_dec[0]),
	.F(N_50)
);
defparam un1_iis_cnt_0_sqmuxa_1_i_0_32.INIT=16'h7F77;
// @9:250
  LUT4 valid_req_Oc_cZ (
	.I0(bck_cnt13_3_0),
	.I1(bck_cnt[4]),
	.I2(ce_req8_1),
	.I3(un1_lrck_cnt_7),
	.F(valid_req_Oc)
);
defparam valid_req_Oc_cZ.INIT=16'h8000;
// @9:225
  LUT3 un1_cnt_en11_2_i_cZ (
	.I0(ce_par2iis),
	.I1(bck_cnt13_3_0),
	.I2(ce_req8_1),
	.F(un1_cnt_en11_2_i)
);
defparam un1_cnt_en11_2_i_cZ.INIT=8'h80;
// @9:198
  LUT4 iis_cnt23_cZ (
	.I0(lrck_O8),
	.I1(lrck_O9_3),
	.I2(lrck_cnt[3]),
	.I3(lrck_cnt[4]),
	.F(iis_cnt23)
);
defparam iis_cnt23_cZ.INIT=16'hEAAA;
// @9:253
  LUT4 un1_lrck_cnt_7_cZ (
	.I0(lrck_cnt11),
	.I1(lrck_cnt[0]),
	.I2(lrck_cnt[1]),
	.I3(un1_lrck_cnt_6_2),
	.F(un1_lrck_cnt_7)
);
defparam un1_lrck_cnt_7_cZ.INIT=16'hABAA;
// @10:297
  LUT4 lrck_cntlde (
	.I0(bck_cnt13_3_0),
	.I1(bck_cnt[4]),
	.I2(ce_req8_1),
	.I3(cnt_en),
	.F(N_6)
);
defparam lrck_cntlde.INIT=16'h80FF;
// @9:261
  LUT4 ce_reqc_cZ (
	.I0(ce_req8_1),
	.I1(ce_reqc_4),
	.I2(lrck_cnt[4]),
	.I3(lrck_cnt[5]),
	.F(ce_reqc)
);
defparam ce_reqc_cZ.INIT=16'h8000;
// @9:197
  LUT4 iis_cnt_1_sqmuxa_0dup_cZ (
	.I0(RESET_IN),
	.I1(ce_par2iis),
	.I2(bck_cnt13),
	.I3(cnt_en),
	.F(iis_cnt_1_sqmuxa_0dup)
);
defparam iis_cnt_1_sqmuxa_0dup_cZ.INIT=16'h0400;
// @9:197
  LUT3 iis_cnt_1_sqmuxa_0_cZ (
	.I0(ce_par2iis),
	.I1(bck_cnt13),
	.I2(cnt_en),
	.F(iis_cnt_1_sqmuxa_0)
);
defparam iis_cnt_1_sqmuxa_0_cZ.INIT=8'h20;
// @9:143
  LUT4 bck_cnt13_cZ (
	.I0(bck_cnt13_3_0),
	.I1(bck_cnt[2]),
	.I2(bck_cnt[3]),
	.I3(bck_cnt[4]),
	.F(bck_cnt13)
);
defparam bck_cnt13_cZ.INIT=16'h8000;
// @9:198
  LUT3 lrck_O8_cZ (
	.I0(lrck_O8_2),
	.I1(lrck_cnt[0]),
	.I2(lrck_cnt[1]),
	.F(lrck_O8)
);
defparam lrck_O8_cZ.INIT=8'h02;
// @9:182
  LUT3 lrck_cnt11_cZ (
	.I0(ce_reqc_2_0),
	.I1(lrck_cnt[4]),
	.I2(lrck_cnt[5]),
	.F(lrck_cnt11)
);
defparam lrck_cnt11_cZ.INIT=8'h80;
// @9:138
  LUT4 bck_O_0_sqmuxa_cZ (
	.I0(ce_par2iis),
	.I1(bck_cnt13_3_0),
	.I2(bck_cnt[4]),
	.I3(ce_req8_1),
	.F(bck_O_0_sqmuxa)
);
defparam bck_O_0_sqmuxa_cZ.INIT=16'h0800;
// @9:220
  LUT3 pdata_I_dec_0 (
	.I0(iis_cnt[4]),
	.I1(iis_cnt[5]),
	.I2(pdata_I_dec_0_3),
	.F(pdata_I_dec[0])
);
defparam pdata_I_dec_0.INIT=8'h10;
// @9:261
  LUT4 ce_reqc_4_cZ (
	.I0(bck_cnt[0]),
	.I1(bck_cnt[1]),
	.I2(bck_cnt[4]),
	.I3(ce_reqc_2_0),
	.F(ce_reqc_4)
);
defparam ce_reqc_4_cZ.INIT=16'h1000;
// @9:198
  LUT4 lrck_O9_3_cZ (
	.I0(lrck_cnt[0]),
	.I1(lrck_cnt[1]),
	.I2(lrck_cnt[2]),
	.I3(lrck_cnt[5]),
	.F(lrck_O9_3)
);
defparam lrck_O9_3_cZ.INIT=16'h0020;
// @9:220
  LUT4 pdata_I_dec_0_3_cZ (
	.I0(iis_cnt[0]),
	.I1(iis_cnt[1]),
	.I2(iis_cnt[2]),
	.I3(iis_cnt[3]),
	.F(pdata_I_dec_0_3)
);
defparam pdata_I_dec_0_3_cZ.INIT=16'h0001;
// @9:253
  LUT4 un1_lrck_cnt_6_2_cZ (
	.I0(lrck_cnt[2]),
	.I1(lrck_cnt[3]),
	.I2(lrck_cnt[4]),
	.I3(lrck_cnt[5]),
	.F(un1_lrck_cnt_6_2)
);
defparam un1_lrck_cnt_6_2_cZ.INIT=16'h0080;
// @9:198
  LUT4 lrck_O8_2_cZ (
	.I0(lrck_cnt[2]),
	.I1(lrck_cnt[3]),
	.I2(lrck_cnt[4]),
	.I3(lrck_cnt[5]),
	.F(lrck_O8_2)
);
defparam lrck_O8_2_cZ.INIT=16'h0001;
// @9:261
  LUT4 ce_reqc_2_0_cZ (
	.I0(lrck_cnt[0]),
	.I1(lrck_cnt[1]),
	.I2(lrck_cnt[2]),
	.I3(lrck_cnt[3]),
	.F(ce_reqc_2_0)
);
defparam ce_reqc_2_0_cZ.INIT=16'h0200;
// @9:220
  LUT3 iis_1_O_2_7 (
	.I0(iis_cnt[3]),
	.I1(pdata_I[3]),
	.I2(pdata_I[11]),
	.F(N_24)
);
defparam iis_1_O_2_7.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_6 (
	.I0(iis_cnt[2]),
	.I1(pdata_I[8]),
	.I2(pdata_I[12]),
	.F(N_23)
);
defparam iis_1_O_2_6.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_5 (
	.I0(iis_cnt[3]),
	.I1(pdata_I[7]),
	.I2(pdata_I[15]),
	.F(N_22)
);
defparam iis_1_O_2_5.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_4 (
	.I0(iis_cnt[2]),
	.I1(pdata_I[9]),
	.I2(pdata_I[13]),
	.F(N_21)
);
defparam iis_1_O_2_4.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_3 (
	.I0(iis_cnt[3]),
	.I1(pdata_I[2]),
	.I2(pdata_I[10]),
	.F(N_18)
);
defparam iis_1_O_2_3.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_2 (
	.I0(iis_cnt[3]),
	.I1(pdata_I[6]),
	.I2(pdata_I[14]),
	.F(N_17)
);
defparam iis_1_O_2_2.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_1 (
	.I0(iis_cnt[0]),
	.I1(pdata_I[4]),
	.I2(pdata_I[5]),
	.F(N_14)
);
defparam iis_1_O_2_1.INIT=8'hE4;
// @9:220
  LUT3 iis_1_O_2_0 (
	.I0(iis_cnt[0]),
	.I1(pdata_I[0]),
	.I2(pdata_I[1]),
	.F(N_13)
);
defparam iis_1_O_2_0.INIT=8'hE4;
// @9:123
  LUT2 ce_req8_1_cZ (
	.I0(bck_cnt[2]),
	.I1(bck_cnt[3]),
	.F(ce_req8_1)
);
defparam ce_req8_1_cZ.INIT=4'h8;
// @9:124
  LUT2 cnt_en_0_sqmuxa_cZ (
	.I0(ce_par2iis),
	.I1(valid_I),
	.F(cnt_en_0_sqmuxa)
);
defparam cnt_en_0_sqmuxa_cZ.INIT=4'h8;
// @9:143
  LUT2 bck_cnt13_3_0_cZ (
	.I0(bck_cnt[0]),
	.I1(bck_cnt[1]),
	.F(bck_cnt13_3_0)
);
defparam bck_cnt13_3_0_cZ.INIT=4'h8;
// @9:216
  LUT2 un1_cnt_en11_6_0_cZ (
	.I0(iis_cnt[4]),
	.I1(iis_cnt[5]),
	.F(un1_cnt_en11_6_0)
);
defparam un1_cnt_en11_6_0_cZ.INIT=4'hE;
// @10:297
  LUT2 iis_cntlde_1_cZ (
	.I0(bck_cnt13),
	.I1(cnt_en),
	.F(iis_cntlde_1)
);
defparam iis_cntlde_1_cZ.INIT=4'h4;
// @10:297
  LUT4 iis_cntlde (
	.I0(ce_par2iis),
	.I1(iis_cnt23),
	.I2(iis_cntlde_1),
	.I3(pdata_I_dec[0]),
	.F(iis_cnte)
);
defparam iis_cntlde.INIT=16'hAA8A;
// @9:161
  LUT4 un1_cnt_en11_i_cZ (
	.I0(RESET_IN),
	.I1(ce_par2iis),
	.I2(bck_cnt13),
	.I3(cnt_en),
	.F(un1_cnt_en11_i)
);
defparam un1_cnt_en11_i_cZ.INIT=16'hEAEE;
// @9:152
  DFFRE cnt_en_Z (
	.Q(cnt_en),
	.D(VCC),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(cnt_en_0_sqmuxa)
);
// @9:225
  DFFRE bck_O (
	.Q(bck_O_c),
	.D(bck_O_0_sqmuxa),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_cnt_en11_2_i)
);
// @9:237
  DFFSE lrck_O (
	.Q(lrck_O_c),
	.D(lrck_cnt[4]),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN),
	.CE(un1_cnt_en11_4_i)
);
// @9:215
  DFFRE iis_1_O (
	.Q(iis_1_O_c),
	.D(iis_1_O_2),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_cnt_en11_6_i)
);
// @9:193
  DFFRE \iis_cnt_Z[0]  (
	.Q(iis_cnt[0]),
	.D(iis_cnt_lm[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(iis_cnte)
);
// @9:193
  DFFRE \iis_cnt_Z[1]  (
	.Q(iis_cnt[1]),
	.D(iis_cnt_lm[1]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(iis_cnte)
);
// @9:193
  DFFRE \iis_cnt_Z[2]  (
	.Q(iis_cnt[2]),
	.D(iis_cnt_lm[2]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(iis_cnte)
);
// @9:193
  DFFRE \iis_cnt_Z[3]  (
	.Q(iis_cnt[3]),
	.D(iis_cnt_lm[3]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(iis_cnte)
);
// @9:193
  DFFRE \iis_cnt_Z[4]  (
	.Q(iis_cnt[4]),
	.D(iis_cnt_lm[4]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(iis_cnte)
);
// @9:193
  DFFRE \iis_cnt_Z[5]  (
	.Q(iis_cnt[5]),
	.D(iis_cnt_lm[5]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(iis_cnte)
);
// @9:176
  DFFRE \lrck_cnt_Z[0]  (
	.Q(lrck_cnt[0]),
	.D(lrck_cnt_lm[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis)
);
// @9:176
  DFFRE \lrck_cnt_Z[1]  (
	.Q(lrck_cnt[1]),
	.D(lrck_cnt_lm[1]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis)
);
// @9:176
  DFFRE \lrck_cnt_Z[2]  (
	.Q(lrck_cnt[2]),
	.D(lrck_cnt_lm[2]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis)
);
// @9:176
  DFFRE \lrck_cnt_Z[3]  (
	.Q(lrck_cnt[3]),
	.D(lrck_cnt_lm[3]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis)
);
// @9:176
  DFFRE \lrck_cnt_Z[4]  (
	.Q(lrck_cnt[4]),
	.D(lrck_cnt_lm[4]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis)
);
// @9:176
  DFFRE \lrck_cnt_Z[5]  (
	.Q(lrck_cnt[5]),
	.D(lrck_cnt_lm[5]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis)
);
// @9:161
  DFFRE \bck_cnt_Z[0]  (
	.Q(bck_cnt[0]),
	.D(bck_cnt_s[0]),
	.CLK(PHY_CLKOUT),
	.RESET(un1_cnt_en11_i),
	.CE(iis_cnt_1_sqmuxa_0dup)
);
// @9:161
  DFFRE \bck_cnt_Z[1]  (
	.Q(bck_cnt[1]),
	.D(bck_cnt_s[1]),
	.CLK(PHY_CLKOUT),
	.RESET(un1_cnt_en11_i),
	.CE(iis_cnt_1_sqmuxa_0dup)
);
// @9:161
  DFFRE \bck_cnt_Z[2]  (
	.Q(bck_cnt[2]),
	.D(bck_cnt_s[2]),
	.CLK(PHY_CLKOUT),
	.RESET(un1_cnt_en11_i),
	.CE(iis_cnt_1_sqmuxa_0dup)
);
// @9:161
  DFFRE \bck_cnt_Z[3]  (
	.Q(bck_cnt[3]),
	.D(bck_cnt_s[3]),
	.CLK(PHY_CLKOUT),
	.RESET(un1_cnt_en11_i),
	.CE(iis_cnt_1_sqmuxa_0dup)
);
// @9:161
  DFFRE \bck_cnt_Z[4]  (
	.Q(bck_cnt[4]),
	.D(bck_cnt_s[4]),
	.CLK(PHY_CLKOUT),
	.RESET(un1_cnt_en11_i),
	.CE(iis_cnt_1_sqmuxa_0dup)
);
// @9:261
  DFFR ce_req (
	.Q(ce_req_1z),
	.D(ce_reqc),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @9:250
  DFFR valid_req_O (
	.Q(p_valid_req),
	.D(valid_req_Oc),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @9:193
  ALU \iis_cnt_s_0[5]  (
	.CIN(iis_cnt_cry[4]),
	.I0(iis_cnt[5]),
	.I1(VCC),
	.I3(GND),
	.COUT(iis_cnt_s_0_COUT[5]),
	.SUM(iis_cnt_s[5])
);
defparam \iis_cnt_s_0[5] .ALU_MODE=0;
// @9:193
  ALU \iis_cnt_cry_0[4]  (
	.CIN(iis_cnt_cry[3]),
	.I0(iis_cnt[4]),
	.I1(VCC),
	.I3(GND),
	.COUT(iis_cnt_cry[4]),
	.SUM(iis_cnt_s[4])
);
defparam \iis_cnt_cry_0[4] .ALU_MODE=0;
// @9:193
  ALU \iis_cnt_cry_0[3]  (
	.CIN(iis_cnt_cry[2]),
	.I0(iis_cnt[3]),
	.I1(VCC),
	.I3(GND),
	.COUT(iis_cnt_cry[3]),
	.SUM(iis_cnt_s[3])
);
defparam \iis_cnt_cry_0[3] .ALU_MODE=0;
// @9:193
  ALU \iis_cnt_cry_0[2]  (
	.CIN(iis_cnt_cry[1]),
	.I0(iis_cnt[2]),
	.I1(VCC),
	.I3(GND),
	.COUT(iis_cnt_cry[2]),
	.SUM(iis_cnt_s[2])
);
defparam \iis_cnt_cry_0[2] .ALU_MODE=0;
// @9:193
  ALU \iis_cnt_cry_0[1]  (
	.CIN(iis_cnt_cry[0]),
	.I0(iis_cnt[1]),
	.I1(VCC),
	.I3(GND),
	.COUT(iis_cnt_cry[1]),
	.SUM(iis_cnt_s[1])
);
defparam \iis_cnt_cry_0[1] .ALU_MODE=0;
// @9:193
  ALU \iis_cnt_cry_0[0]  (
	.CIN(GND),
	.I0(iis_cnt[0]),
	.I1(VCC),
	.I3(GND),
	.COUT(iis_cnt_cry[0]),
	.SUM(iis_cnt_s[0])
);
defparam \iis_cnt_cry_0[0] .ALU_MODE=0;
// @9:176
  ALU \lrck_cnt_s_0[5]  (
	.CIN(lrck_cnt_cry[4]),
	.I0(lrck_cnt[5]),
	.I1(GND),
	.I3(GND),
	.COUT(lrck_cnt_s_0_COUT[5]),
	.SUM(lrck_cnt_s[5])
);
defparam \lrck_cnt_s_0[5] .ALU_MODE=0;
// @9:176
  ALU \lrck_cnt_cry_0[4]  (
	.CIN(lrck_cnt_cry[3]),
	.I0(lrck_cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(lrck_cnt_cry[4]),
	.SUM(lrck_cnt_s[4])
);
defparam \lrck_cnt_cry_0[4] .ALU_MODE=0;
// @9:176
  ALU \lrck_cnt_cry_0[3]  (
	.CIN(lrck_cnt_cry[2]),
	.I0(lrck_cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(lrck_cnt_cry[3]),
	.SUM(lrck_cnt_s[3])
);
defparam \lrck_cnt_cry_0[3] .ALU_MODE=0;
// @9:176
  ALU \lrck_cnt_cry_0[2]  (
	.CIN(lrck_cnt_cry[1]),
	.I0(lrck_cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(lrck_cnt_cry[2]),
	.SUM(lrck_cnt_s[2])
);
defparam \lrck_cnt_cry_0[2] .ALU_MODE=0;
// @9:176
  ALU \lrck_cnt_cry_0[1]  (
	.CIN(lrck_cnt_cry[0]),
	.I0(lrck_cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(lrck_cnt_cry[1]),
	.SUM(lrck_cnt_s[1])
);
defparam \lrck_cnt_cry_0[1] .ALU_MODE=0;
// @9:176
  ALU \lrck_cnt_cry_0[0]  (
	.CIN(N_6),
	.I0(lrck_cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(lrck_cnt_cry[0]),
	.SUM(lrck_cnt_s[0])
);
defparam \lrck_cnt_cry_0[0] .ALU_MODE=0;
// @9:161
  ALU \bck_cnt_s_0[4]  (
	.CIN(bck_cnt_cry[3]),
	.I0(bck_cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(bck_cnt_s_0_COUT[4]),
	.SUM(bck_cnt_s[4])
);
defparam \bck_cnt_s_0[4] .ALU_MODE=0;
// @9:161
  ALU \bck_cnt_cry_0[3]  (
	.CIN(bck_cnt_cry[2]),
	.I0(bck_cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(bck_cnt_cry[3]),
	.SUM(bck_cnt_s[3])
);
defparam \bck_cnt_cry_0[3] .ALU_MODE=0;
// @9:161
  ALU \bck_cnt_cry_0[2]  (
	.CIN(bck_cnt_cry[1]),
	.I0(bck_cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(bck_cnt_cry[2]),
	.SUM(bck_cnt_s[2])
);
defparam \bck_cnt_cry_0[2] .ALU_MODE=0;
// @9:161
  ALU \bck_cnt_cry_0[1]  (
	.CIN(bck_cnt_cry[0]),
	.I0(bck_cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(bck_cnt_cry[1]),
	.SUM(bck_cnt_s[1])
);
defparam \bck_cnt_cry_0[1] .ALU_MODE=0;
// @9:161
  ALU \bck_cnt_cry_0[0]  (
	.CIN(VCC),
	.I0(bck_cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(bck_cnt_cry[0]),
	.SUM(bck_cnt_s[0])
);
defparam \bck_cnt_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* par2i2s */

module serial2iis (
  s_state_0,
  serial2iis_data,
  bck_O_c,
  iis_1_O_c,
  N_216_i,
  PHY_CLKOUT,
  lrck_O_c,
  serial2iis_wrend,
  serial2iis_val,
  RESET_IN
)
;
input s_state_0 ;
input [7:0] serial2iis_data ;
output bck_O_c ;
output iis_1_O_c ;
input N_216_i ;
input PHY_CLKOUT ;
output lrck_O_c ;
input serial2iis_wrend ;
input serial2iis_val ;
input RESET_IN ;
wire s_state_0 ;
wire bck_O_c ;
wire iis_1_O_c ;
wire N_216_i ;
wire PHY_CLKOUT ;
wire lrck_O_c ;
wire serial2iis_wrend ;
wire serial2iis_val ;
wire RESET_IN ;
wire [9:0] rxbuf_raddr;
wire [7:1] rxbuf_raddr_0;
wire [4:0] shift_reg;
wire [8:8] pdata_Ice;
wire [1:1] c_status_srsts_i_0_a3_3;
wire [6:6] c_status_nss;
wire [6:0] c_status;
wire [6:6] c_status_srsts_0_0_a3_2_4;
wire [3:3] c_status_srsts_i_0_1;
wire [1:1] c_status_srsts_i_0_2;
wire [1:1] c_status_srsts_i_0_4;
wire [5:5] c_status_nss_0;
wire [15:0] pdata_I;
wire [7:0] rxdat;
wire [9:0] rxbuf_waddr;
wire [31:8] rxbuffer_rxbuffer_0_0_DO;
wire rxphase ;
wire rxphase_i ;
wire N_198_1 ;
wire un1_rxbuf_raddr_c6 ;
wire un7lto7 ;
wire un1_rxbuf_raddr_c4 ;
wire un1_rxbuf_raddr_c2 ;
wire rxbuf_raddr_0_sqmuxa_1 ;
wire N_5 ;
wire un1_RESET_1_0 ;
wire N_53 ;
wire pdata_I_26 ;
wire N_61 ;
wire N_63 ;
wire N_38 ;
wire N_93 ;
wire valid ;
wire N_59 ;
wire IIS_WREND_reg ;
wire un1_n_status_0_sqmuxa_0_0_a3 ;
wire IIS_WREND_reg_en_0 ;
wire less_sig_en_0_0 ;
wire ce_req ;
wire less_sig ;
wire N_34 ;
wire N_69 ;
wire ce_par2iis_en_0 ;
wire p_valid_req ;
wire valid_I ;
wire valid8 ;
wire N_98 ;
wire rxbuf_raddr_0_sqmuxa_1_0_o3 ;
wire N_45 ;
wire N_152_i_1 ;
wire N_200_0 ;
wire un1_rxbuf_waddr_s_9_0_SUM ;
wire N_17_i_0 ;
wire N_198_0 ;
wire N_150_i_0 ;
wire N_148_i_0 ;
wire N_146_i_0 ;
wire N_152_i_0 ;
wire N_204_0 ;
wire N_202_0 ;
wire un1_rxbuf_waddr_cry_4_0_SUM ;
wire N_211_0 ;
wire un1_rxbuf_waddr_cry_5_0_SUM ;
wire N_212_0 ;
wire un1_rxbuf_waddr_cry_6_0_SUM ;
wire N_213_0 ;
wire un1_rxbuf_waddr_cry_7_0_SUM ;
wire N_214_0 ;
wire un1_rxbuf_waddr_cry_8_0_SUM ;
wire N_215_0 ;
wire un1_rxbuf_waddr_cry_0_0_SUM ;
wire N_207_0 ;
wire un1_rxbuf_waddr_cry_1_0_SUM ;
wire N_208_0 ;
wire un1_rxbuf_waddr_cry_2_0_SUM ;
wire N_209_0 ;
wire un1_rxbuf_waddr_cry_3_0_SUM ;
wire N_210_0 ;
wire ce_par2iis ;
wire GND ;
wire un1_rxbuf_waddr_cry_8 ;
wire un1_rxbuf_waddr_s_9_0_COUT ;
wire un1_rxbuf_waddr_cry_7 ;
wire un1_rxbuf_waddr_cry_6 ;
wire un1_rxbuf_waddr_cry_5 ;
wire un1_rxbuf_waddr_cry_4 ;
wire un1_rxbuf_waddr_cry_3 ;
wire un1_rxbuf_waddr_cry_2 ;
wire un1_rxbuf_waddr_cry_1 ;
wire un1_rxbuf_waddr_cry_0 ;
wire N_64 ;
wire N_63_0 ;
wire N_62 ;
wire N_61_0 ;
wire N_60 ;
wire N_59_0 ;
wire N_58 ;
wire VCC ;
// @10:215
  INV rxphase_i_cZ (
	.I(rxphase),
	.O(rxphase_i)
);
// @10:214
  LUT4 \rxbuf_raddr_0_cZ[7]  (
	.I0(N_198_1),
	.I1(rxbuf_raddr[6]),
	.I2(un1_rxbuf_raddr_c6),
	.I3(un7lto7),
	.F(rxbuf_raddr_0[7])
);
defparam \rxbuf_raddr_0_cZ[7] .INIT=16'h2A80;
// @10:214
  LUT4 \rxbuf_raddr_0_cZ[5]  (
	.I0(N_198_1),
	.I1(rxbuf_raddr[4]),
	.I2(rxbuf_raddr[5]),
	.I3(un1_rxbuf_raddr_c4),
	.F(rxbuf_raddr_0[5])
);
defparam \rxbuf_raddr_0_cZ[5] .INIT=16'h28A0;
// @10:225
  LUT3 un1_rxbuf_raddr_ac0_9 (
	.I0(rxbuf_raddr[4]),
	.I1(rxbuf_raddr[5]),
	.I2(un1_rxbuf_raddr_c4),
	.F(un1_rxbuf_raddr_c6)
);
defparam un1_rxbuf_raddr_ac0_9.INIT=8'h80;
// @10:214
  LUT4 \rxbuf_raddr_0_cZ[3]  (
	.I0(N_198_1),
	.I1(rxbuf_raddr[2]),
	.I2(rxbuf_raddr[3]),
	.I3(un1_rxbuf_raddr_c2),
	.F(rxbuf_raddr_0[3])
);
defparam \rxbuf_raddr_0_cZ[3] .INIT=16'h28A0;
// @10:225
  LUT3 un1_rxbuf_raddr_ac0_5 (
	.I0(rxbuf_raddr[2]),
	.I1(rxbuf_raddr[3]),
	.I2(un1_rxbuf_raddr_c2),
	.F(un1_rxbuf_raddr_c4)
);
defparam un1_rxbuf_raddr_ac0_5.INIT=8'h80;
// @10:214
  LUT4 \rxbuf_raddr_0_cZ[1]  (
	.I0(N_198_1),
	.I1(rxbuf_raddr[0]),
	.I2(rxbuf_raddr[1]),
	.I3(rxbuf_raddr_0_sqmuxa_1),
	.F(rxbuf_raddr_0[1])
);
defparam \rxbuf_raddr_0_cZ[1] .INIT=16'h28A0;
// @10:215
  LUT3 un1_RESET_1_0_cZ (
	.I0(RESET_IN),
	.I1(N_5),
	.I2(rxphase),
	.F(un1_RESET_1_0)
);
defparam un1_RESET_1_0_cZ.INIT=8'hAE;
  LUT4 pdata_I_26_cZ (
	.I0(N_53),
	.I1(RESET_IN),
	.I2(shift_reg[2]),
	.I3(shift_reg[3]),
	.F(pdata_I_26)
);
defparam pdata_I_26_cZ.INIT=16'hCCCD;
// @10:225
  LUT3 un1_rxbuf_raddr_ac0_1 (
	.I0(rxbuf_raddr[0]),
	.I1(rxbuf_raddr[1]),
	.I2(rxbuf_raddr_0_sqmuxa_1),
	.F(un1_rxbuf_raddr_c2)
);
defparam un1_rxbuf_raddr_ac0_1.INIT=8'h80;
// @10:214
  LUT2 \rxbuf_raddr_0_1[0]  (
	.I0(N_5),
	.I1(un1_RESET_1_0),
	.F(N_198_1)
);
defparam \rxbuf_raddr_0_1[0] .INIT=4'h1;
// @10:255
  LUT3 \pdata_Ice_cZ[8]  (
	.I0(N_53),
	.I1(shift_reg[2]),
	.I2(shift_reg[3]),
	.F(pdata_Ice[8])
);
defparam \pdata_Ice_cZ[8] .INIT=8'h31;
// @10:103
  LUT4 \c_status_srsts_0_0[6]  (
	.I0(N_61),
	.I1(N_63),
	.I2(RESET_IN),
	.I3(c_status_srsts_i_0_a3_3[1]),
	.F(c_status_nss[6])
);
defparam \c_status_srsts_0_0[6] .INIT=16'hEFEE;
// @10:244
  LUT2 \rxbuf_waddr_0_1_i_o3[0]  (
	.I0(serial2iis_val),
	.I1(serial2iis_wrend),
	.F(N_38)
);
defparam \rxbuf_waddr_0_1_i_o3[0] .INIT=4'hB;
// @10:30
  LUT3 un1_n_status16_1_0_o3 (
	.I0(N_93),
	.I1(shift_reg[4]),
	.I2(un7lto7),
	.F(N_53)
);
defparam un1_n_status16_1_0_o3.INIT=8'hBF;
// @10:103
  LUT4 \c_status_srsts_0_0_a3_1[6]  (
	.I0(N_93),
	.I1(RESET_IN),
	.I2(c_status[5]),
	.I3(un7lto7),
	.F(N_63)
);
defparam \c_status_srsts_0_0_a3_1[6] .INIT=16'h2000;
// @10:103
  LUT4 \c_status_srsts_i_0_a3[4]  (
	.I0(lrck_O_c),
	.I1(c_status[3]),
	.I2(c_status[4]),
	.I3(valid),
	.F(N_59)
);
defparam \c_status_srsts_i_0_a3[4] .INIT=16'h0B0F;
// @10:184
  LUT4 un1_n_status_0_sqmuxa_0_0_a3_cZ (
	.I0(lrck_O_c),
	.I1(IIS_WREND_reg),
	.I2(c_status[0]),
	.I3(c_status[6]),
	.F(un1_n_status_0_sqmuxa_0_0_a3)
);
defparam un1_n_status_0_sqmuxa_0_0_a3_cZ.INIT=16'hC4C0;
// @10:169
  LUT4 IIS_WREND_reg_en_0_cZ (
	.I0(lrck_O_c),
	.I1(c_status[0]),
	.I2(c_status[6]),
	.I3(serial2iis_wrend),
	.F(IIS_WREND_reg_en_0)
);
defparam IIS_WREND_reg_en_0_cZ.INIT=16'hFFDC;
// @10:205
  LUT4 less_sig_en_0_0_cZ (
	.I0(lrck_O_c),
	.I1(IIS_WREND_reg),
	.I2(c_status_srsts_i_0_a3_3[1]),
	.I3(c_status[6]),
	.F(less_sig_en_0_0)
);
defparam less_sig_en_0_0_cZ.INIT=16'hF4F0;
// @10:217
  LUT4 un1_n_status_0_sqmuxa_1_0_o3_0 (
	.I0(lrck_O_c),
	.I1(IIS_WREND_reg),
	.I2(ce_req),
	.I3(less_sig),
	.F(N_34)
);
defparam un1_n_status_0_sqmuxa_1_0_o3_0.INIT=16'h44F0;
// @10:103
  LUT4 \c_status_srsts_0_0_a3_2[6]  (
	.I0(c_status_srsts_0_0_a3_2_4[6]),
	.I1(rxbuf_raddr[3]),
	.I2(rxbuf_raddr[5]),
	.I3(rxbuf_raddr[6]),
	.F(N_93)
);
defparam \c_status_srsts_0_0_a3_2[6] .INIT=16'h0002;
// @10:103
  LUT4 \c_status_srsts_i_0_1_cZ[3]  (
	.I0(lrck_O_c),
	.I1(c_status[2]),
	.I2(shift_reg[3]),
	.I3(valid),
	.F(c_status_srsts_i_0_1[3])
);
defparam \c_status_srsts_i_0_1_cZ[3] .INIT=16'h1D0C;
// @10:103
  LUT4 \c_status_srsts_i_0_4_cZ[1]  (
	.I0(lrck_O_c),
	.I1(c_status_srsts_i_0_a3_3[1]),
	.I2(c_status[6]),
	.I3(c_status_srsts_i_0_2[1]),
	.F(c_status_srsts_i_0_4[1])
);
defparam \c_status_srsts_i_0_4_cZ[1] .INIT=16'hFFEC;
// @10:103
  LUT3 \c_status_srsts_i_0_a3_0[2]  (
	.I0(c_status[1]),
	.I1(c_status[2]),
	.I2(shift_reg[3]),
	.F(N_69)
);
defparam \c_status_srsts_i_0_a3_0[2] .INIT=8'h51;
// @10:287
  LUT3 ce_par2iis_en_0_cZ (
	.I0(c_status[6]),
	.I1(ce_req),
	.I2(serial2iis_wrend),
	.F(ce_par2iis_en_0)
);
defparam ce_par2iis_en_0_cZ.INIT=8'hF8;
// @10:103
  LUT4 \c_status_srsts_0_0_a3[6]  (
	.I0(lrck_O_c),
	.I1(RESET_IN),
	.I2(IIS_WREND_reg),
	.I3(c_status[6]),
	.F(N_61)
);
defparam \c_status_srsts_0_0_a3[6] .INIT=16'h2300;
// @10:103
  LUT4 \c_status_srsts_0_0_a3_2_4_cZ[6]  (
	.I0(rxbuf_raddr[0]),
	.I1(rxbuf_raddr[1]),
	.I2(rxbuf_raddr[2]),
	.I3(rxbuf_raddr[4]),
	.F(c_status_srsts_0_0_a3_2_4[6])
);
defparam \c_status_srsts_0_0_a3_2_4_cZ[6] .INIT=16'h0001;
// @10:103
  LUT4 \c_status_srsts_i_0_2_cZ[1]  (
	.I0(RESET_IN),
	.I1(c_status[2]),
	.I2(c_status[3]),
	.I3(c_status[4]),
	.F(c_status_srsts_i_0_2[1])
);
defparam \c_status_srsts_i_0_2_cZ[1] .INIT=16'hFFFE;
// @10:278
  LUT2 un1_p_valid_req (
	.I0(p_valid_req),
	.I1(valid_I),
	.F(valid8)
);
defparam un1_p_valid_req.INIT=4'hE;
// @10:103
  LUT2 \c_status_srsts_i_0_a3_3_cZ[1]  (
	.I0(IIS_WREND_reg),
	.I1(c_status[5]),
	.F(c_status_srsts_i_0_a3_3[1])
);
defparam \c_status_srsts_i_0_a3_3_cZ[1] .INIT=4'h8;
// @10:30
  LUT2 valid_I8_0_a8_0_a3_0 (
	.I0(IIS_WREND_reg),
	.I1(c_status[0]),
	.F(N_98)
);
defparam valid_I8_0_a8_0_a3_0.INIT=4'h8;
// @10:224
  LUT2 rxbuf_raddr_0_sqmuxa_1_0_o3_cZ (
	.I0(shift_reg[1]),
	.I1(shift_reg[2]),
	.F(rxbuf_raddr_0_sqmuxa_1_0_o3)
);
defparam rxbuf_raddr_0_sqmuxa_1_0_o3_cZ.INIT=4'hE;
// @10:103
  LUT2 \c_status_srsts_i_0_o3_0[2]  (
	.I0(lrck_O_c),
	.I1(valid),
	.F(N_45)
);
defparam \c_status_srsts_i_0_o3_0[2] .INIT=4'h7;
// @10:103
  LUT4 N_152_i_1_cZ (
	.I0(N_93),
	.I1(IIS_WREND_reg),
	.I2(c_status[5]),
	.I3(un7lto7),
	.F(N_152_i_1)
);
defparam N_152_i_1_cZ.INIT=16'h2303;
// @10:217
  LUT4 un1_n_status_0_sqmuxa_1_0_o3 (
	.I0(N_34),
	.I1(IIS_WREND_reg),
	.I2(c_status[0]),
	.I3(c_status[6]),
	.F(N_5)
);
defparam un1_n_status_0_sqmuxa_1_0_o3.INIT=16'hEAC0;
// @10:224
  LUT4 rxbuf_raddr_0_sqmuxa_1_0 (
	.I0(N_93),
	.I1(shift_reg[1]),
	.I2(shift_reg[2]),
	.I3(un7lto7),
	.F(rxbuf_raddr_0_sqmuxa_1)
);
defparam rxbuf_raddr_0_sqmuxa_1_0.INIT=16'hA8FC;
  LUT3 \rxbuf_raddr_0_0[2]  (
	.I0(N_5),
	.I1(rxbuf_raddr[2]),
	.I2(un1_rxbuf_raddr_c2),
	.F(N_200_0)
);
defparam \rxbuf_raddr_0_0[2] .INIT=8'h14;
  LUT3 N_17_i_0_cZ (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_s_9_0_SUM),
	.I2(rxphase),
	.F(N_17_i_0)
);
defparam N_17_i_0_cZ.INIT=8'h8D;
  LUT3 \rxbuf_raddr_0_0[0]  (
	.I0(N_5),
	.I1(rxbuf_raddr[0]),
	.I2(rxbuf_raddr_0_sqmuxa_1),
	.F(N_198_0)
);
defparam \rxbuf_raddr_0_0[0] .INIT=8'h14;
  LUT3 N_150_i_0_cZ (
	.I0(N_45),
	.I1(N_69),
	.I2(c_status[2]),
	.F(N_150_i_0)
);
defparam N_150_i_0_cZ.INIT=8'h31;
  LUT3 N_148_i_0_cZ (
	.I0(c_status[2]),
	.I1(c_status[3]),
	.I2(c_status_srsts_i_0_1[3]),
	.F(N_148_i_0)
);
defparam N_148_i_0_cZ.INIT=8'h0E;
  LUT3 N_146_i_0_cZ (
	.I0(N_59),
	.I1(c_status[3]),
	.I2(shift_reg[3]),
	.F(N_146_i_0)
);
defparam N_146_i_0_cZ.INIT=8'h45;
  LUT2 \c_status_srsts_0_a8_0_a3_0[5]  (
	.I0(c_status[4]),
	.I1(shift_reg[3]),
	.F(c_status_nss_0[5])
);
defparam \c_status_srsts_0_a8_0_a3_0[5] .INIT=4'h8;
  LUT3 N_152_i_0_cZ (
	.I0(N_45),
	.I1(N_152_i_1),
	.I2(c_status[1]),
	.F(N_152_i_0)
);
defparam N_152_i_0_cZ.INIT=8'hA3;
  LUT3 \rxbuf_raddr_0_0[6]  (
	.I0(N_5),
	.I1(rxbuf_raddr[6]),
	.I2(un1_rxbuf_raddr_c6),
	.F(N_204_0)
);
defparam \rxbuf_raddr_0_0[6] .INIT=8'h14;
  LUT3 \rxbuf_raddr_0_0[4]  (
	.I0(N_5),
	.I1(rxbuf_raddr[4]),
	.I2(un1_rxbuf_raddr_c4),
	.F(N_202_0)
);
defparam \rxbuf_raddr_0_0[4] .INIT=8'h14;
  LUT2 \rxbuf_waddr_0_0[4]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_4_0_SUM),
	.F(N_211_0)
);
defparam \rxbuf_waddr_0_0[4] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[5]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_5_0_SUM),
	.F(N_212_0)
);
defparam \rxbuf_waddr_0_0[5] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[6]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_6_0_SUM),
	.F(N_213_0)
);
defparam \rxbuf_waddr_0_0[6] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[7]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_7_0_SUM),
	.F(N_214_0)
);
defparam \rxbuf_waddr_0_0[7] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[8]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_8_0_SUM),
	.F(N_215_0)
);
defparam \rxbuf_waddr_0_0[8] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[0]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_0_0_SUM),
	.F(N_207_0)
);
defparam \rxbuf_waddr_0_0[0] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[1]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_1_0_SUM),
	.F(N_208_0)
);
defparam \rxbuf_waddr_0_0[1] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[2]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_2_0_SUM),
	.F(N_209_0)
);
defparam \rxbuf_waddr_0_0[2] .INIT=4'h8;
  LUT2 \rxbuf_waddr_0_0[3]  (
	.I0(N_38),
	.I1(un1_rxbuf_waddr_cry_3_0_SUM),
	.F(N_210_0)
);
defparam \rxbuf_waddr_0_0[3] .INIT=4'h8;
// @10:287
  DFFRE ce_par2iis_Z (
	.Q(ce_par2iis),
	.D(serial2iis_wrend),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(ce_par2iis_en_0)
);
// @10:205
  DFFRE less_sig_Z (
	.Q(less_sig),
	.D(c_status_srsts_i_0_a3_3[1]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(less_sig_en_0_0)
);
// @10:169
  DFFRE IIS_WREND_reg_Z (
	.Q(IIS_WREND_reg),
	.D(serial2iis_wrend),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(IIS_WREND_reg_en_0)
);
// @10:181
  DFFRE rxphase_Z (
	.Q(rxphase),
	.D(rxphase_i),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_n_status_0_sqmuxa_0_0_a3)
);
// @10:255
  DFFRE \pdata_I_Z[0]  (
	.Q(pdata_I[0]),
	.D(rxdat[0]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[1]  (
	.Q(pdata_I[1]),
	.D(rxdat[1]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[2]  (
	.Q(pdata_I[2]),
	.D(rxdat[2]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[3]  (
	.Q(pdata_I[3]),
	.D(rxdat[3]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[4]  (
	.Q(pdata_I[4]),
	.D(rxdat[4]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[5]  (
	.Q(pdata_I[5]),
	.D(rxdat[5]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[6]  (
	.Q(pdata_I[6]),
	.D(rxdat[6]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[7]  (
	.Q(pdata_I[7]),
	.D(rxdat[7]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(shift_reg[2])
);
// @10:255
  DFFRE \pdata_I_Z[8]  (
	.Q(pdata_I[8]),
	.D(rxdat[0]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[9]  (
	.Q(pdata_I[9]),
	.D(rxdat[1]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[10]  (
	.Q(pdata_I[10]),
	.D(rxdat[2]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[11]  (
	.Q(pdata_I[11]),
	.D(rxdat[3]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[12]  (
	.Q(pdata_I[12]),
	.D(rxdat[4]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[13]  (
	.Q(pdata_I[13]),
	.D(rxdat[5]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[14]  (
	.Q(pdata_I[14]),
	.D(rxdat[6]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:255
  DFFRE \pdata_I_Z[15]  (
	.Q(pdata_I[15]),
	.D(rxdat[7]),
	.CLK(PHY_CLKOUT),
	.RESET(pdata_I_26),
	.CE(pdata_Ice[8])
);
// @10:160
  DFFR \shift_reg_Z[4]  (
	.Q(shift_reg[4]),
	.D(shift_reg[3]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:160
  DFFR \shift_reg_Z[3]  (
	.Q(shift_reg[3]),
	.D(shift_reg[2]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:160
  DFFR \shift_reg_Z[2]  (
	.Q(shift_reg[2]),
	.D(shift_reg[1]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:160
  DFFR \shift_reg_Z[1]  (
	.Q(shift_reg[1]),
	.D(shift_reg[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:160
  DFFR \shift_reg_Z[0]  (
	.Q(shift_reg[0]),
	.D(valid),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:275
  DFFR valid_Z (
	.Q(valid),
	.D(valid8),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:266
  DFFR valid_I_Z (
	.Q(valid_I),
	.D(N_98),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:214
  DFF \rxbuf_raddr[7]  (
	.Q(un7lto7),
	.D(rxbuf_raddr_0[7]),
	.CLK(PHY_CLKOUT)
);
// @10:214
  DFF \rxbuf_raddr_Z[5]  (
	.Q(rxbuf_raddr[5]),
	.D(rxbuf_raddr_0[5]),
	.CLK(PHY_CLKOUT)
);
// @10:214
  DFF \rxbuf_raddr_Z[3]  (
	.Q(rxbuf_raddr[3]),
	.D(rxbuf_raddr_0[3]),
	.CLK(PHY_CLKOUT)
);
// @10:214
  DFF \rxbuf_raddr_Z[1]  (
	.Q(rxbuf_raddr[1]),
	.D(rxbuf_raddr_0[1]),
	.CLK(PHY_CLKOUT)
);
  DFF \c_status_Z[6]  (
	.Q(c_status[6]),
	.D(c_status_nss[6]),
	.CLK(PHY_CLKOUT)
);
defparam \c_status_Z[6] .INIT=1'b0;
// @10:214
  DFFR \rxbuf_raddr_Z[2]  (
	.Q(rxbuf_raddr[2]),
	.D(N_200_0),
	.CLK(PHY_CLKOUT),
	.RESET(un1_RESET_1_0)
);
// @10:244
  DFFR \rxbuf_waddr_Z[9]  (
	.Q(rxbuf_waddr[9]),
	.D(N_17_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:214
  DFFR \rxbuf_raddr_Z[0]  (
	.Q(rxbuf_raddr[0]),
	.D(N_198_0),
	.CLK(PHY_CLKOUT),
	.RESET(un1_RESET_1_0)
);
  DFFR \c_status_Z[2]  (
	.Q(c_status[2]),
	.D(N_150_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \c_status_Z[2] .INIT=1'b0;
  DFFR \c_status_Z[3]  (
	.Q(c_status[3]),
	.D(N_148_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \c_status_Z[3] .INIT=1'b0;
  DFFR \c_status_Z[4]  (
	.Q(c_status[4]),
	.D(N_146_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \c_status_Z[4] .INIT=1'b0;
  DFFR \c_status_Z[5]  (
	.Q(c_status[5]),
	.D(c_status_nss_0[5]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \c_status_Z[5] .INIT=1'b0;
  DFFR \c_status_Z[1]  (
	.Q(c_status[1]),
	.D(N_152_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(c_status_srsts_i_0_4[1])
);
defparam \c_status_Z[1] .INIT=1'b0;
// @10:214
  DFFR \rxbuf_raddr_Z[6]  (
	.Q(rxbuf_raddr[6]),
	.D(N_204_0),
	.CLK(PHY_CLKOUT),
	.RESET(un1_RESET_1_0)
);
// @10:214
  DFFR \rxbuf_raddr_Z[4]  (
	.Q(rxbuf_raddr[4]),
	.D(N_202_0),
	.CLK(PHY_CLKOUT),
	.RESET(un1_RESET_1_0)
);
// @10:244
  DFFR \rxbuf_waddr_Z[4]  (
	.Q(rxbuf_waddr[4]),
	.D(N_211_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[5]  (
	.Q(rxbuf_waddr[5]),
	.D(N_212_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[6]  (
	.Q(rxbuf_waddr[6]),
	.D(N_213_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[7]  (
	.Q(rxbuf_waddr[7]),
	.D(N_214_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[8]  (
	.Q(rxbuf_waddr[8]),
	.D(N_215_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[0]  (
	.Q(rxbuf_waddr[0]),
	.D(N_207_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[1]  (
	.Q(rxbuf_waddr[1]),
	.D(N_208_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[2]  (
	.Q(rxbuf_waddr[2]),
	.D(N_209_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:244
  DFFR \rxbuf_waddr_Z[3]  (
	.Q(rxbuf_waddr[3]),
	.D(N_210_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @10:214
  DFFRE \rxbuf_raddr_Z[9]  (
	.Q(rxbuf_raddr[9]),
	.D(rxphase),
	.CLK(PHY_CLKOUT),
	.RESET(un1_RESET_1_0),
	.CE(N_5)
);
  DFFSE \c_status_Z[0]  (
	.Q(c_status[0]),
	.D(GND),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN),
	.CE(IIS_WREND_reg)
);
defparam \c_status_Z[0] .INIT=1'b1;
// @10:242
  SDP rxbuffer_rxbuffer_0_0 (
	.DO({rxbuffer_rxbuffer_0_0_DO[31:8], rxdat[7:0]}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, serial2iis_data[7:0]}),
	.ADA({GND, rxbuf_waddr[9:0], GND, GND, GND}),
	.ADB({GND, rxbuf_raddr[9], GND, un7lto7, rxbuf_raddr[6:0], GND, GND, GND}),
	.CLKA(PHY_CLKOUT),
	.CLKB(PHY_CLKOUT),
	.OCE(GND),
	.CEA(N_216_i),
	.CEB(rxbuf_raddr_0_sqmuxa_1_0_o3),
	.RESETA(GND),
	.RESETB(RESET_IN),
	.BLKSEL({GND, GND, GND}),
	.WREA(s_state_0),
	.WREB(GND)
);
defparam rxbuffer_rxbuffer_0_0.READ_MODE=1'b0;
defparam rxbuffer_rxbuffer_0_0.BIT_WIDTH_0=8;
defparam rxbuffer_rxbuffer_0_0.BIT_WIDTH_1=8;
defparam rxbuffer_rxbuffer_0_0.BLK_SEL=3'b000;
defparam rxbuffer_rxbuffer_0_0.RESET_MODE="SYNC";
// @10:234
  ALU un1_rxbuf_waddr_s_9_0 (
	.CIN(un1_rxbuf_waddr_cry_8),
	.I0(rxbuf_waddr[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_s_9_0_COUT),
	.SUM(un1_rxbuf_waddr_s_9_0_SUM)
);
defparam un1_rxbuf_waddr_s_9_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_8_0 (
	.CIN(un1_rxbuf_waddr_cry_7),
	.I0(rxbuf_waddr[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_8),
	.SUM(un1_rxbuf_waddr_cry_8_0_SUM)
);
defparam un1_rxbuf_waddr_cry_8_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_7_0 (
	.CIN(un1_rxbuf_waddr_cry_6),
	.I0(rxbuf_waddr[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_7),
	.SUM(un1_rxbuf_waddr_cry_7_0_SUM)
);
defparam un1_rxbuf_waddr_cry_7_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_6_0 (
	.CIN(un1_rxbuf_waddr_cry_5),
	.I0(rxbuf_waddr[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_6),
	.SUM(un1_rxbuf_waddr_cry_6_0_SUM)
);
defparam un1_rxbuf_waddr_cry_6_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_5_0 (
	.CIN(un1_rxbuf_waddr_cry_4),
	.I0(rxbuf_waddr[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_5),
	.SUM(un1_rxbuf_waddr_cry_5_0_SUM)
);
defparam un1_rxbuf_waddr_cry_5_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_4_0 (
	.CIN(un1_rxbuf_waddr_cry_3),
	.I0(rxbuf_waddr[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_4),
	.SUM(un1_rxbuf_waddr_cry_4_0_SUM)
);
defparam un1_rxbuf_waddr_cry_4_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_3_0 (
	.CIN(un1_rxbuf_waddr_cry_2),
	.I0(rxbuf_waddr[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_3),
	.SUM(un1_rxbuf_waddr_cry_3_0_SUM)
);
defparam un1_rxbuf_waddr_cry_3_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_2_0 (
	.CIN(un1_rxbuf_waddr_cry_1),
	.I0(rxbuf_waddr[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_2),
	.SUM(un1_rxbuf_waddr_cry_2_0_SUM)
);
defparam un1_rxbuf_waddr_cry_2_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_1_0 (
	.CIN(un1_rxbuf_waddr_cry_0),
	.I0(rxbuf_waddr[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_1),
	.SUM(un1_rxbuf_waddr_cry_1_0_SUM)
);
defparam un1_rxbuf_waddr_cry_1_0.ALU_MODE=0;
// @10:234
  ALU un1_rxbuf_waddr_cry_0_0 (
	.CIN(serial2iis_val),
	.I0(rxbuf_waddr[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_rxbuf_waddr_cry_0),
	.SUM(un1_rxbuf_waddr_cry_0_0_SUM)
);
defparam un1_rxbuf_waddr_cry_0_0.ALU_MODE=0;
// @10:297
  par2i2s par2iis (
	.pdata_I(pdata_I[15:0]),
	.p_valid_req(p_valid_req),
	.ce_req_1z(ce_req),
	.iis_1_O_c(iis_1_O_c),
	.lrck_O_c(lrck_O_c),
	.bck_O_c(bck_O_c),
	.PHY_CLKOUT(PHY_CLKOUT),
	.valid_I(valid_I),
	.RESET_IN(RESET_IN),
	.ce_par2iis(ce_par2iis)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* serial2iis */

module usb_init_false (
  OPMODE_d_0,
  LineState_d,
  txbuf_rdat_7,
  txbuf_rdat_1,
  txbuf_rdat_0,
  descrom_rdat_7,
  descrom_rdat_1,
  descrom_rdat_0,
  usbt_txdat_0,
  USBRST,
  s_reset_iso_1z,
  USBRST_fast,
  USBRST_rep1,
  USBRST_rep2,
  PHY_CLKOUT,
  N_398,
  N_399,
  RESET_IN,
  usbt_txdat_sn_N_2,
  un1_usbc_in
)
;
output OPMODE_d_0 ;
input [1:0] LineState_d ;
input txbuf_rdat_7 ;
input txbuf_rdat_1 ;
input txbuf_rdat_0 ;
input descrom_rdat_7 ;
input descrom_rdat_1 ;
input descrom_rdat_0 ;
output usbt_txdat_0 ;
output USBRST ;
output s_reset_iso_1z ;
output USBRST_fast ;
output USBRST_rep1 ;
output USBRST_rep2 ;
input PHY_CLKOUT ;
output N_398 ;
output N_399 ;
input RESET_IN ;
input usbt_txdat_sn_N_2 ;
input un1_usbc_in ;
wire OPMODE_d_0 ;
wire txbuf_rdat_7 ;
wire txbuf_rdat_1 ;
wire txbuf_rdat_0 ;
wire descrom_rdat_7 ;
wire descrom_rdat_1 ;
wire descrom_rdat_0 ;
wire usbt_txdat_0 ;
wire USBRST ;
wire s_reset_iso_1z ;
wire USBRST_fast ;
wire USBRST_rep1 ;
wire USBRST_rep2 ;
wire PHY_CLKOUT ;
wire N_398 ;
wire N_399 ;
wire RESET_IN ;
wire usbt_txdat_sn_N_2 ;
wire un1_usbc_in ;
wire [1:0] s_state;
wire [0:0] s_state_ns;
wire [1:0] s_linestate;
wire [7:0] s_timer1;
wire [19:0] s_timer2;
wire [7:0] s_timer1_s;
wire [6:0] s_timer1_cry;
wire [7:7] s_timer1_s_0_COUT;
wire N_38 ;
wire N_40 ;
wire N_465 ;
wire N_468 ;
wire N_469 ;
wire N_455 ;
wire N_34 ;
wire N_467 ;
wire v_clrtimer2 ;
wire N_50 ;
wire m32_0_a3_1_6 ;
wire m32_0_a3_1_7 ;
wire m32_0_a3_1_8 ;
wire m56_i_a3_1_1 ;
wire v_clrtimer2_0_0_a3_0_10_4 ;
wire v_clrtimer2_0_0_a3_0_10_5 ;
wire v_clrtimer2_0_0_a3_0_1 ;
wire v_clrtimer1_6_i_a5_0_a3_0 ;
wire N_307_i ;
wire m56_i_o2_0_4 ;
wire m56_i_o2_0_5 ;
wire v_clrtimer2_0_0_a2_4 ;
wire v_clrtimer2_0_0_a2_5 ;
wire N_34_5 ;
wire N_15_0 ;
wire N_7_0 ;
wire N_19_0 ;
wire N_21_0 ;
wire N_23_0 ;
wire N_25_0 ;
wire N_27_0 ;
wire N_29_0 ;
wire N_31_0 ;
wire N_33_0 ;
wire N_35_0 ;
wire N_37_0 ;
wire N_39_0 ;
wire N_41_0 ;
wire N_43_0 ;
wire N_45_0 ;
wire N_47_0 ;
wire N_49_0 ;
wire N_51_0 ;
wire N_53_0 ;
wire N_55_0 ;
wire N_57_0 ;
wire un21_s_timer2_cry_18 ;
wire GND ;
wire un21_s_timer2_s_19_0_COUT ;
wire un21_s_timer2_cry_17 ;
wire un21_s_timer2_cry_16 ;
wire un21_s_timer2_cry_15 ;
wire un21_s_timer2_cry_14 ;
wire un21_s_timer2_cry_13 ;
wire un21_s_timer2_cry_12 ;
wire un21_s_timer2_cry_11 ;
wire un21_s_timer2_cry_10 ;
wire un21_s_timer2_cry_9 ;
wire un21_s_timer2_cry_8 ;
wire un21_s_timer2_cry_7 ;
wire un21_s_timer2_cry_6 ;
wire un21_s_timer2_cry_5 ;
wire un21_s_timer2_cry_4 ;
wire un21_s_timer2_cry_3 ;
wire un21_s_timer2_cry_2 ;
wire un21_s_timer2_cry_1 ;
wire un21_s_timer2_cry_0 ;
wire VCC ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_59 ;
wire N_58 ;
// @20:97
  LUT4 \s_state_ns_1_0_.m32_0  (
	.I0(N_38),
	.I1(N_40),
	.I2(N_465),
	.I3(s_state[1]),
	.F(s_state_ns[0])
);
defparam \s_state_ns_1_0_.m32_0 .INIT=16'hEFEE;
// @20:97
  LUT4 \s_state_ns_1_0_.m56_i  (
	.I0(N_465),
	.I1(N_468),
	.I2(N_469),
	.I3(s_state[1]),
	.F(N_455)
);
defparam \s_state_ns_1_0_.m56_i .INIT=16'hFEFC;
// @24:888
  LUT4 \usbt_txdat[7]  (
	.I0(descrom_rdat_7),
	.I1(txbuf_rdat_7),
	.I2(un1_usbc_in),
	.I3(usbt_txdat_sn_N_2),
	.F(usbt_txdat_0)
);
defparam \usbt_txdat[7] .INIT=16'h00AC;
// @20:152
  LUT4 v_clrtimer2_0_0 (
	.I0(RESET_IN),
	.I1(N_34),
	.I2(N_467),
	.I3(s_state[0]),
	.F(v_clrtimer2)
);
defparam v_clrtimer2_0_0.INIT=16'hFFFE;
// @20:97
  LUT4 \s_state_ns_1_0_.m32_0_a3_1  (
	.I0(N_50),
	.I1(m32_0_a3_1_6),
	.I2(m32_0_a3_1_7),
	.I3(m32_0_a3_1_8),
	.F(N_40)
);
defparam \s_state_ns_1_0_.m32_0_a3_1 .INIT=16'h8000;
// @20:97
  LUT4 \s_state_ns_1_0_.m56_i_a3_1  (
	.I0(N_50),
	.I1(m56_i_a3_1_1),
	.I2(v_clrtimer2_0_0_a3_0_10_4),
	.I3(v_clrtimer2_0_0_a3_0_10_5),
	.F(N_469)
);
defparam \s_state_ns_1_0_.m56_i_a3_1 .INIT=16'h8000;
// @20:152
  LUT4 v_clrtimer2_0_0_a3_0 (
	.I0(N_50),
	.I1(v_clrtimer2_0_0_a3_0_1),
	.I2(v_clrtimer2_0_0_a3_0_10_4),
	.I3(v_clrtimer2_0_0_a3_0_10_5),
	.F(N_34)
);
defparam v_clrtimer2_0_0_a3_0.INIT=16'h8000;
// @20:100
  LUT4 N_307_i_cZ (
	.I0(RESET_IN),
	.I1(s_linestate[0]),
	.I2(s_linestate[1]),
	.I3(v_clrtimer1_6_i_a5_0_a3_0),
	.F(N_307_i)
);
defparam N_307_i_cZ.INIT=16'hFEFF;
// @20:97
  LUT4 \s_state_ns_1_0_.m56_i_o2_0  (
	.I0(s_state[0]),
	.I1(m56_i_o2_0_4),
	.I2(m56_i_o2_0_5),
	.I3(s_timer1[4]),
	.F(N_465)
);
defparam \s_state_ns_1_0_.m56_i_o2_0 .INIT=16'hFFFE;
// @20:152
  LUT4 v_clrtimer2_0_0_a2 (
	.I0(s_timer2[9]),
	.I1(s_timer2[10]),
	.I2(v_clrtimer2_0_0_a2_4),
	.I3(v_clrtimer2_0_0_a2_5),
	.F(N_50)
);
defparam v_clrtimer2_0_0_a2.INIT=16'h8000;
// @24:888
  LUT3 \usbt_txdat_0[1]  (
	.I0(descrom_rdat_1),
	.I1(txbuf_rdat_1),
	.I2(un1_usbc_in),
	.F(N_399)
);
defparam \usbt_txdat_0[1] .INIT=8'hAC;
// @24:888
  LUT3 \usbt_txdat_0[0]  (
	.I0(descrom_rdat_0),
	.I1(txbuf_rdat_0),
	.I2(un1_usbc_in),
	.F(N_398)
);
defparam \usbt_txdat_0[0] .INIT=8'hAC;
// @20:97
  LUT4 \s_state_ns_1_0_.m56_i_a3_1_1  (
	.I0(N_34_5),
	.I1(s_state[0]),
	.I2(s_state[1]),
	.I3(s_timer2[0]),
	.F(m56_i_a3_1_1)
);
defparam \s_state_ns_1_0_.m56_i_a3_1_1 .INIT=16'h0200;
// @20:97
  LUT4 \s_state_ns_1_0_.m32_0_a3_1_8  (
	.I0(s_timer2[2]),
	.I1(s_timer2[3]),
	.I2(s_timer2[4]),
	.I3(v_clrtimer1_6_i_a5_0_a3_0),
	.F(m32_0_a3_1_8)
);
defparam \s_state_ns_1_0_.m32_0_a3_1_8 .INIT=16'h0100;
// @20:152
  LUT3 v_clrtimer2_0_0_a3 (
	.I0(s_linestate[0]),
	.I1(s_linestate[1]),
	.I2(s_state[1]),
	.F(N_467)
);
defparam v_clrtimer2_0_0_a3.INIT=8'hD0;
// @20:97
  LUT3 \s_state_ns_1_0_.m56_i_a3_0  (
	.I0(s_linestate[0]),
	.I1(s_linestate[1]),
	.I2(s_state[0]),
	.F(N_468)
);
defparam \s_state_ns_1_0_.m56_i_a3_0 .INIT=8'hE0;
// @20:97
  LUT4 \s_state_ns_1_0_.m32_0_a3  (
	.I0(s_linestate[0]),
	.I1(s_linestate[1]),
	.I2(s_state[0]),
	.I3(s_state[1]),
	.F(N_38)
);
defparam \s_state_ns_1_0_.m32_0_a3 .INIT=16'h2010;
// @20:152
  LUT4 v_clrtimer2_0_0_a3_0_10_4_cZ (
	.I0(s_timer2[1]),
	.I1(s_timer2[3]),
	.I2(s_timer2[18]),
	.I3(s_timer2[19]),
	.F(v_clrtimer2_0_0_a3_0_10_4)
);
defparam v_clrtimer2_0_0_a3_0_10_4_cZ.INIT=16'h8000;
// @20:152
  LUT4 v_clrtimer2_0_0_a3_0_10_5_cZ (
	.I0(s_timer2[2]),
	.I1(s_timer2[4]),
	.I2(s_timer2[6]),
	.I3(s_timer2[7]),
	.F(v_clrtimer2_0_0_a3_0_10_5)
);
defparam v_clrtimer2_0_0_a3_0_10_5_cZ.INIT=16'h8000;
// @20:97
  LUT3 \s_state_ns_1_0_.m56_i_o2_0_4  (
	.I0(s_timer1[0]),
	.I1(s_timer1[2]),
	.I2(s_timer1[7]),
	.F(m56_i_o2_0_4)
);
defparam \s_state_ns_1_0_.m56_i_o2_0_4 .INIT=8'h7F;
// @20:97
  LUT4 \s_state_ns_1_0_.m56_i_o2_0_5  (
	.I0(s_timer1[1]),
	.I1(s_timer1[3]),
	.I2(s_timer1[5]),
	.I3(s_timer1[6]),
	.F(m56_i_o2_0_5)
);
defparam \s_state_ns_1_0_.m56_i_o2_0_5 .INIT=16'hFFEF;
// @20:152
  LUT3 v_clrtimer2_0_0_a2_4_cZ (
	.I0(s_timer2[5]),
	.I1(s_timer2[8]),
	.I2(s_timer2[15]),
	.F(v_clrtimer2_0_0_a2_4)
);
defparam v_clrtimer2_0_0_a2_4_cZ.INIT=8'h80;
// @20:152
  LUT4 v_clrtimer2_0_0_a2_5_cZ (
	.I0(s_timer2[11]),
	.I1(s_timer2[12]),
	.I2(s_timer2[13]),
	.I3(s_timer2[17]),
	.F(v_clrtimer2_0_0_a2_5)
);
defparam v_clrtimer2_0_0_a2_5_cZ.INIT=16'h8000;
// @20:97
  LUT4 \s_state_ns_1_0_.m32_0_a3_1_6  (
	.I0(s_timer2[1]),
	.I1(s_timer2[14]),
	.I2(s_timer2[18]),
	.I3(s_timer2[19]),
	.F(m32_0_a3_1_6)
);
defparam \s_state_ns_1_0_.m32_0_a3_1_6 .INIT=16'h0001;
// @20:97
  LUT4 \s_state_ns_1_0_.m32_0_a3_1_7  (
	.I0(s_timer2[0]),
	.I1(s_timer2[6]),
	.I2(s_timer2[7]),
	.I3(s_timer2[16]),
	.F(m32_0_a3_1_7)
);
defparam \s_state_ns_1_0_.m32_0_a3_1_7 .INIT=16'h0001;
// @20:152
  LUT2 v_clrtimer2_0_0_a3_0_5 (
	.I0(s_timer2[14]),
	.I1(s_timer2[16]),
	.F(N_34_5)
);
defparam v_clrtimer2_0_0_a3_0_5.INIT=4'h8;
// @20:97
  LUT2 \s_state_ns_1_0_.m32_0_a3_1_0  (
	.I0(s_state[0]),
	.I1(s_state[1]),
	.F(v_clrtimer1_6_i_a5_0_a3_0)
);
defparam \s_state_ns_1_0_.m32_0_a3_1_0 .INIT=4'h4;
// @20:152
  LUT4 v_clrtimer2_0_0_a3_0_1_cZ (
	.I0(s_state[1]),
	.I1(s_timer2[0]),
	.I2(s_timer2[14]),
	.I3(s_timer2[16]),
	.F(v_clrtimer2_0_0_a3_0_1)
);
defparam v_clrtimer2_0_0_a3_0_1_cZ.INIT=16'h4000;
  LUT2 s_reset_s_0_0 (
	.I0(N_465),
	.I1(s_state[1]),
	.F(N_15_0)
);
defparam s_reset_s_0_0.INIT=4'h4;
  LUT2 \PHY_OPMODE_s_0_0[0]  (
	.I0(s_state[0]),
	.I1(s_state[1]),
	.F(N_7_0)
);
defparam \PHY_OPMODE_s_0_0[0] .INIT=4'h1;
// @20:100
  DFFR \s_timer1_Z[0]  (
	.Q(s_timer1[0]),
	.D(s_timer1_s[0]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[1]  (
	.Q(s_timer1[1]),
	.D(s_timer1_s[1]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[2]  (
	.Q(s_timer1[2]),
	.D(s_timer1_s[2]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[3]  (
	.Q(s_timer1[3]),
	.D(s_timer1_s[3]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[4]  (
	.Q(s_timer1[4]),
	.D(s_timer1_s[4]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[5]  (
	.Q(s_timer1[5]),
	.D(s_timer1_s[5]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[6]  (
	.Q(s_timer1[6]),
	.D(s_timer1_s[6]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:100
  DFFR \s_timer1_Z[7]  (
	.Q(s_timer1[7]),
	.D(s_timer1_s[7]),
	.CLK(PHY_CLKOUT),
	.RESET(N_307_i)
);
// @20:97
  DFFR \s_state_Z[1]  (
	.Q(s_state[1]),
	.D(N_455),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @20:97
  DFFR \s_state_Z[0]  (
	.Q(s_state[0]),
	.D(s_state_ns[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
// @20:114
  DFF \s_linestate_Z[1]  (
	.Q(s_linestate[1]),
	.D(LineState_d[1]),
	.CLK(PHY_CLKOUT)
);
// @20:114
  DFF \s_linestate_Z[0]  (
	.Q(s_linestate[0]),
	.D(LineState_d[0]),
	.CLK(PHY_CLKOUT)
);
  DFFR \s_timer2_Z[0]  (
	.Q(s_timer2[0]),
	.D(N_19_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[0] .INIT=1'b0;
  DFFR \s_timer2_Z[1]  (
	.Q(s_timer2[1]),
	.D(N_21_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[1] .INIT=1'b0;
  DFFR \s_timer2_Z[2]  (
	.Q(s_timer2[2]),
	.D(N_23_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[2] .INIT=1'b0;
  DFFR \s_timer2_Z[3]  (
	.Q(s_timer2[3]),
	.D(N_25_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[3] .INIT=1'b0;
  DFFR \s_timer2_Z[4]  (
	.Q(s_timer2[4]),
	.D(N_27_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[4] .INIT=1'b0;
  DFFR \s_timer2_Z[5]  (
	.Q(s_timer2[5]),
	.D(N_29_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[5] .INIT=1'b0;
  DFFR \s_timer2_Z[6]  (
	.Q(s_timer2[6]),
	.D(N_31_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[6] .INIT=1'b0;
  DFFR \s_timer2_Z[7]  (
	.Q(s_timer2[7]),
	.D(N_33_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[7] .INIT=1'b0;
  DFFR \s_timer2_Z[8]  (
	.Q(s_timer2[8]),
	.D(N_35_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[8] .INIT=1'b0;
  DFFR \s_timer2_Z[9]  (
	.Q(s_timer2[9]),
	.D(N_37_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[9] .INIT=1'b0;
  DFFR \s_timer2_Z[10]  (
	.Q(s_timer2[10]),
	.D(N_39_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[10] .INIT=1'b0;
  DFFR \s_timer2_Z[11]  (
	.Q(s_timer2[11]),
	.D(N_41_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[11] .INIT=1'b0;
  DFFR \s_timer2_Z[12]  (
	.Q(s_timer2[12]),
	.D(N_43_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[12] .INIT=1'b0;
  DFFR \s_timer2_Z[13]  (
	.Q(s_timer2[13]),
	.D(N_45_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[13] .INIT=1'b0;
  DFFR \s_timer2_Z[14]  (
	.Q(s_timer2[14]),
	.D(N_47_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[14] .INIT=1'b0;
  DFFR \s_timer2_Z[15]  (
	.Q(s_timer2[15]),
	.D(N_49_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[15] .INIT=1'b0;
  DFFR \s_timer2_Z[16]  (
	.Q(s_timer2[16]),
	.D(N_51_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[16] .INIT=1'b0;
  DFFR \s_timer2_Z[17]  (
	.Q(s_timer2[17]),
	.D(N_53_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[17] .INIT=1'b0;
  DFFR \s_timer2_Z[18]  (
	.Q(s_timer2[18]),
	.D(N_55_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[18] .INIT=1'b0;
  DFFR \s_timer2_Z[19]  (
	.Q(s_timer2[19]),
	.D(N_57_0),
	.CLK(PHY_CLKOUT),
	.RESET(v_clrtimer2)
);
defparam \s_timer2_Z[19] .INIT=1'b0;
  DFFS s_reset_rep2 (
	.Q(USBRST_rep2),
	.D(N_15_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN)
);
defparam s_reset_rep2.INIT=1'b1;
  DFFS s_reset_rep1 (
	.Q(USBRST_rep1),
	.D(N_15_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN)
);
defparam s_reset_rep1.INIT=1'b1;
  DFFS s_reset_fast (
	.Q(USBRST_fast),
	.D(N_15_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN)
);
defparam s_reset_fast.INIT=1'b1;
  DFFS s_reset_iso (
	.Q(s_reset_iso_1z),
	.D(N_15_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN)
);
defparam s_reset_iso.INIT=1'b1;
  DFFS s_reset (
	.Q(USBRST),
	.D(N_15_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN)
);
defparam s_reset.INIT=1'b1;
  DFFS \PHY_OPMODE[0]  (
	.Q(OPMODE_d_0),
	.D(N_7_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN)
);
defparam \PHY_OPMODE[0] .INIT=1'b1;
// @20:364
  ALU un21_s_timer2_s_19_0 (
	.CIN(un21_s_timer2_cry_18),
	.I0(s_timer2[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_s_19_0_COUT),
	.SUM(N_57_0)
);
defparam un21_s_timer2_s_19_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_18_0 (
	.CIN(un21_s_timer2_cry_17),
	.I0(s_timer2[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_18),
	.SUM(N_55_0)
);
defparam un21_s_timer2_cry_18_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_17_0 (
	.CIN(un21_s_timer2_cry_16),
	.I0(s_timer2[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_17),
	.SUM(N_53_0)
);
defparam un21_s_timer2_cry_17_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_16_0 (
	.CIN(un21_s_timer2_cry_15),
	.I0(s_timer2[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_16),
	.SUM(N_51_0)
);
defparam un21_s_timer2_cry_16_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_15_0 (
	.CIN(un21_s_timer2_cry_14),
	.I0(s_timer2[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_15),
	.SUM(N_49_0)
);
defparam un21_s_timer2_cry_15_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_14_0 (
	.CIN(un21_s_timer2_cry_13),
	.I0(s_timer2[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_14),
	.SUM(N_47_0)
);
defparam un21_s_timer2_cry_14_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_13_0 (
	.CIN(un21_s_timer2_cry_12),
	.I0(s_timer2[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_13),
	.SUM(N_45_0)
);
defparam un21_s_timer2_cry_13_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_12_0 (
	.CIN(un21_s_timer2_cry_11),
	.I0(s_timer2[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_12),
	.SUM(N_43_0)
);
defparam un21_s_timer2_cry_12_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_11_0 (
	.CIN(un21_s_timer2_cry_10),
	.I0(s_timer2[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_11),
	.SUM(N_41_0)
);
defparam un21_s_timer2_cry_11_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_10_0 (
	.CIN(un21_s_timer2_cry_9),
	.I0(s_timer2[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_10),
	.SUM(N_39_0)
);
defparam un21_s_timer2_cry_10_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_9_0 (
	.CIN(un21_s_timer2_cry_8),
	.I0(s_timer2[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_9),
	.SUM(N_37_0)
);
defparam un21_s_timer2_cry_9_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_8_0 (
	.CIN(un21_s_timer2_cry_7),
	.I0(s_timer2[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_8),
	.SUM(N_35_0)
);
defparam un21_s_timer2_cry_8_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_7_0 (
	.CIN(un21_s_timer2_cry_6),
	.I0(s_timer2[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_7),
	.SUM(N_33_0)
);
defparam un21_s_timer2_cry_7_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_6_0 (
	.CIN(un21_s_timer2_cry_5),
	.I0(s_timer2[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_6),
	.SUM(N_31_0)
);
defparam un21_s_timer2_cry_6_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_5_0 (
	.CIN(un21_s_timer2_cry_4),
	.I0(s_timer2[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_5),
	.SUM(N_29_0)
);
defparam un21_s_timer2_cry_5_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_4_0 (
	.CIN(un21_s_timer2_cry_3),
	.I0(s_timer2[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_4),
	.SUM(N_27_0)
);
defparam un21_s_timer2_cry_4_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_3_0 (
	.CIN(un21_s_timer2_cry_2),
	.I0(s_timer2[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_3),
	.SUM(N_25_0)
);
defparam un21_s_timer2_cry_3_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_2_0 (
	.CIN(un21_s_timer2_cry_1),
	.I0(s_timer2[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_2),
	.SUM(N_23_0)
);
defparam un21_s_timer2_cry_2_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_1_0 (
	.CIN(un21_s_timer2_cry_0),
	.I0(s_timer2[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_1),
	.SUM(N_21_0)
);
defparam un21_s_timer2_cry_1_0.ALU_MODE=0;
// @20:364
  ALU un21_s_timer2_cry_0_0 (
	.CIN(VCC),
	.I0(s_timer2[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un21_s_timer2_cry_0),
	.SUM(N_19_0)
);
defparam un21_s_timer2_cry_0_0.ALU_MODE=0;
// @20:100
  ALU \s_timer1_s_0[7]  (
	.CIN(s_timer1_cry[6]),
	.I0(s_timer1[7]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_s_0_COUT[7]),
	.SUM(s_timer1_s[7])
);
defparam \s_timer1_s_0[7] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[6]  (
	.CIN(s_timer1_cry[5]),
	.I0(s_timer1[6]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[6]),
	.SUM(s_timer1_s[6])
);
defparam \s_timer1_cry_0[6] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[5]  (
	.CIN(s_timer1_cry[4]),
	.I0(s_timer1[5]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[5]),
	.SUM(s_timer1_s[5])
);
defparam \s_timer1_cry_0[5] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[4]  (
	.CIN(s_timer1_cry[3]),
	.I0(s_timer1[4]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[4]),
	.SUM(s_timer1_s[4])
);
defparam \s_timer1_cry_0[4] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[3]  (
	.CIN(s_timer1_cry[2]),
	.I0(s_timer1[3]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[3]),
	.SUM(s_timer1_s[3])
);
defparam \s_timer1_cry_0[3] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[2]  (
	.CIN(s_timer1_cry[1]),
	.I0(s_timer1[2]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[2]),
	.SUM(s_timer1_s[2])
);
defparam \s_timer1_cry_0[2] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[1]  (
	.CIN(s_timer1_cry[0]),
	.I0(s_timer1[1]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[1]),
	.SUM(s_timer1_s[1])
);
defparam \s_timer1_cry_0[1] .ALU_MODE=0;
// @20:100
  ALU \s_timer1_cry_0[0]  (
	.CIN(VCC),
	.I0(s_timer1[0]),
	.I1(GND),
	.I3(GND),
	.COUT(s_timer1_cry[0]),
	.SUM(s_timer1_s[0])
);
defparam \s_timer1_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* usb_init_false */

module usb_packet (
  DataIn_d,
  PHY_DATAOUT_d,
  s_state_nsss_0_0,
  usbc_dsctyp_0,
  s_txbuf_stop_0,
  s_bufptr,
  s_txbuf_tail_0,
  s_txbuf_tail_1,
  s_txbuf_tail_2,
  s_txbuf_tail_3,
  s_txbuf_tail_4,
  s_txbuf_tail_7,
  s_txbuf_tail_8,
  q_txbuf_head,
  s_state_1_2,
  s_state_1_5,
  s_state_1_0,
  s_state_1_1,
  s_state_2,
  s_sendpid_3,
  s_sendpid_2,
  s_sendpid_0,
  s_state_0,
  usbc_dscinx,
  usbc_sethlt_in,
  usbc_clr_in,
  usbt_endpt,
  serial2iis_data,
  usbc_dscoff_0,
  s_state_0_d0,
  s_state_1_d0,
  s_state_4,
  s_state_9,
  s_txbuf_stop_7,
  s_halt_out_0,
  s_state_ns_0_1,
  s_halt_in,
  s_state_ns_0_0_4,
  s_state_ns_0_0_0,
  txbuf_rdat,
  descrom_rdat,
  usbc_clr_out_0,
  s_state_ns_1_tz_0,
  usbt_txdat,
  s_state_ns_i_0_0,
  s_rxbuf_head,
  s_state_nsss_0_d0,
  usbp_txdat,
  RxValid_d,
  RxError_d,
  RxActive_d,
  PHY_TXVALID_d,
  s_reset_iso,
  PHY_CLKOUT,
  N_225_0,
  un1_s_bufptr_cry_0_0_SUM,
  N_226_0,
  un1_s_bufptr_cry_1_0_SUM,
  N_227_0,
  un1_s_bufptr_cry_2_0_SUM,
  N_228_0,
  un1_s_bufptr_cry_3_0_SUM,
  N_229_0,
  un1_s_bufptr_cry_4_0_SUM,
  N_230_0,
  un1_s_bufptr_cry_5_0_SUM,
  N_231_0,
  un1_s_bufptr_cry_6_0_SUM,
  N_232_0,
  un1_s_bufptr_cry_7_0_SUM,
  N_233_0,
  un1_s_bufptr_cry_8_0_SUM,
  N_374_i_0,
  s23_0,
  n_1_sqmuxa_6,
  un8_s_txbuf_tail_8,
  g2_N_7L13_1,
  g0_3_2_1z,
  g1_2_1z,
  N_4_0,
  un7_usbt_endpt_NE_5_0,
  un7_usbt_endpt_6,
  un7_usbt_endpt_NE_6,
  g1_1z,
  N_324,
  s_setup,
  usbc_send_i_m_0_1z,
  RESET_IN,
  s_in,
  N_21_0,
  N_17_0,
  usbp_rxfin,
  usbt_osync,
  s_finished_fast,
  N_236_1,
  s_rxactive_fast_1z,
  s_halt_out_1_sqmuxa_i_1z,
  serial2iis_val,
  un2_usbi_usbrst_1_i_1z,
  usbt_isync_1z,
  s_isync,
  N_249,
  un7_usbt_endpt_NE_6_1,
  un7_usbt_endpt_NE_6_0,
  un7_usbt_endpt_NE_4,
  usbc_setup_1z,
  N_291,
  usbc_in_1z,
  N_334_2,
  un8_s_txbuf_tail_NE_6_1,
  un8_s_txbuf_tail_NE_6_0,
  un5_usbt_rxrdy,
  usbt_stall_iv_i_1z,
  usbc_stall,
  un17_usbt_txrdy_1z,
  N_205,
  N_233_2,
  USBRST_rep1,
  N_359,
  N_339_1,
  un4_usbt_txrdy_NE_7,
  un4_usbt_txrdy_NE_6,
  un1_usbc_in_1z,
  s_rxvalid_1z,
  s_state_2_sqmuxa_a1_0_1z,
  un7_usbt_endpt_NE_5,
  un8_s_txbuf_tail_NE_5,
  un8_s_txbuf_tail_NE_0,
  N_344,
  N_109_0,
  s_osync,
  s_halt_out_0_sqmuxa,
  N_362,
  N_27_0,
  s_txbuf_tail_0_sqmuxa_1_i_1z,
  un2_usbi_usbrst_6_i_1z,
  usbt_out,
  s_txprev_acked_0_sqmuxa_i_1z,
  un5_usbt_txrdy_1z,
  usbt_fin,
  N_349,
  usbt_in,
  usbp_rxact,
  usbt_txdat_sn_N_2,
  un5_p_txact,
  N_399,
  N_300,
  un7_usbt_endpt_NE,
  s_txprev_full,
  N_344_1,
  un2_usbi_usbrst_4_i_1z,
  s_osync_1_sqmuxa_1_i_1z,
  s_isync_1_sqmuxa_i_1z,
  un2_usbt_fin,
  N_346,
  ANB1,
  CO0,
  s_state_3_sqmuxa_1_1z,
  TXROOM,
  RXLEN,
  N_174,
  TxReady_d,
  un2_usbi_usbrst_8_i_1z,
  un1_usbi_usbrst_1z,
  s_txprev_acked,
  usbp_txact,
  USBRST,
  un1_s_state_2_sqmuxa_1_1z,
  USBRST_rep2
)
;
input [7:0] DataIn_d ;
output [7:0] PHY_DATAOUT_d ;
output s_state_nsss_0_0 ;
input usbc_dsctyp_0 ;
input s_txbuf_stop_0 ;
input [9:0] s_bufptr ;
input s_txbuf_tail_0 ;
input s_txbuf_tail_1 ;
input s_txbuf_tail_2 ;
input s_txbuf_tail_3 ;
input s_txbuf_tail_4 ;
input s_txbuf_tail_7 ;
input s_txbuf_tail_8 ;
input [9:7] q_txbuf_head ;
input s_state_1_2 ;
input s_state_1_5 ;
input s_state_1_0 ;
input s_state_1_1 ;
input [4:3] s_state_2 ;
input s_sendpid_3 ;
input s_sendpid_2 ;
input s_sendpid_0 ;
inout [9:0] s_state_0 /* synthesis syn_tristate = 1 */ ;
input [3:1] usbc_dscinx ;
input [2:1] usbc_sethlt_in ;
input [2:1] usbc_clr_in ;
input [3:0] usbt_endpt ;
output [7:0] serial2iis_data ;
input usbc_dscoff_0 ;
input s_state_0_d0 ;
input s_state_1_d0 ;
input s_state_4 ;
input s_state_9 ;
output [6:0] s_txbuf_stop_7 ;
input s_halt_out_0 ;
output [2:1] s_state_ns_0_1 ;
input [2:1] s_halt_in ;
output s_state_ns_0_0_4 ;
output s_state_ns_0_0_0 ;
input [6:2] txbuf_rdat ;
input [6:2] descrom_rdat ;
input usbc_clr_out_0 ;
input s_state_ns_1_tz_0 ;
output [6:2] usbt_txdat ;
output s_state_ns_i_0_0 ;
input [8:1] s_rxbuf_head ;
output s_state_nsss_0_d0 ;
input [7:0] usbp_txdat ;
input RxValid_d ;
input RxError_d ;
input RxActive_d ;
output PHY_TXVALID_d ;
input s_reset_iso ;
input PHY_CLKOUT ;
output N_225_0 ;
input un1_s_bufptr_cry_0_0_SUM ;
output N_226_0 ;
input un1_s_bufptr_cry_1_0_SUM ;
output N_227_0 ;
input un1_s_bufptr_cry_2_0_SUM ;
output N_228_0 ;
input un1_s_bufptr_cry_3_0_SUM ;
output N_229_0 ;
input un1_s_bufptr_cry_4_0_SUM ;
output N_230_0 ;
input un1_s_bufptr_cry_5_0_SUM ;
output N_231_0 ;
input un1_s_bufptr_cry_6_0_SUM ;
output N_232_0 ;
input un1_s_bufptr_cry_7_0_SUM ;
output N_233_0 ;
input un1_s_bufptr_cry_8_0_SUM ;
output N_374_i_0 ;
input s23_0 ;
input n_1_sqmuxa_6 ;
input un8_s_txbuf_tail_8 ;
output g2_N_7L13_1 ;
output g0_3_2_1z ;
output g1_2_1z ;
output N_4_0 ;
input un7_usbt_endpt_NE_5_0 ;
input un7_usbt_endpt_6 ;
input un7_usbt_endpt_NE_6 ;
input g1_1z ;
input N_324 ;
input s_setup ;
output usbc_send_i_m_0_1z ;
input RESET_IN ;
input s_in ;
output N_21_0 ;
output N_17_0 ;
output usbp_rxfin ;
input usbt_osync ;
input s_finished_fast ;
output N_236_1 ;
output s_rxactive_fast_1z ;
output s_halt_out_1_sqmuxa_i_1z ;
output serial2iis_val ;
output un2_usbi_usbrst_1_i_1z ;
output usbt_isync_1z ;
input s_isync ;
output N_249 ;
input un7_usbt_endpt_NE_6_1 ;
input un7_usbt_endpt_NE_6_0 ;
input un7_usbt_endpt_NE_4 ;
output usbc_setup_1z ;
input N_291 ;
output usbc_in_1z ;
output N_334_2 ;
input un8_s_txbuf_tail_NE_6_1 ;
input un8_s_txbuf_tail_NE_6_0 ;
input un5_usbt_rxrdy ;
output usbt_stall_iv_i_1z ;
input usbc_stall ;
output un17_usbt_txrdy_1z ;
output N_205 ;
output N_233_2 ;
input USBRST_rep1 ;
input N_359 ;
input N_339_1 ;
input un4_usbt_txrdy_NE_7 ;
input un4_usbt_txrdy_NE_6 ;
output un1_usbc_in_1z ;
output s_rxvalid_1z ;
output s_state_2_sqmuxa_a1_0_1z ;
input un7_usbt_endpt_NE_5 ;
input un8_s_txbuf_tail_NE_5 ;
input un8_s_txbuf_tail_NE_0 ;
output N_344 ;
output N_109_0 ;
input s_osync ;
input s_halt_out_0_sqmuxa ;
input N_362 ;
output N_27_0 ;
output s_txbuf_tail_0_sqmuxa_1_i_1z ;
output un2_usbi_usbrst_6_i_1z ;
input usbt_out ;
output s_txprev_acked_0_sqmuxa_i_1z ;
output un5_usbt_txrdy_1z ;
input usbt_fin ;
output N_349 ;
input usbt_in ;
output usbp_rxact ;
output usbt_txdat_sn_N_2 ;
input un5_p_txact ;
input N_399 ;
input N_300 ;
input un7_usbt_endpt_NE ;
input s_txprev_full ;
output N_344_1 ;
output un2_usbi_usbrst_4_i_1z ;
output s_osync_1_sqmuxa_1_i_1z ;
output s_isync_1_sqmuxa_i_1z ;
input un2_usbt_fin ;
output N_346 ;
input ANB1 ;
input CO0 ;
output s_state_3_sqmuxa_1_1z ;
input TXROOM ;
input RXLEN ;
output N_174 ;
input TxReady_d ;
output un2_usbi_usbrst_8_i_1z ;
output un1_usbi_usbrst_1z ;
input s_txprev_acked ;
input usbp_txact ;
input USBRST ;
output un1_s_state_2_sqmuxa_1_1z ;
input USBRST_rep2 ;
wire s_state_nsss_0_0 ;
wire usbc_dsctyp_0 ;
wire s_txbuf_stop_0 ;
wire s_txbuf_tail_0 ;
wire s_txbuf_tail_1 ;
wire s_txbuf_tail_2 ;
wire s_txbuf_tail_3 ;
wire s_txbuf_tail_4 ;
wire s_txbuf_tail_7 ;
wire s_txbuf_tail_8 ;
wire s_state_1_2 ;
wire s_state_1_5 ;
wire s_state_1_0 ;
wire s_state_1_1 ;
wire s_sendpid_3 ;
wire s_sendpid_2 ;
wire s_sendpid_0 ;
wire usbc_dscoff_0 ;
wire s_state_0_d0 ;
wire s_state_1_d0 ;
wire s_state_4 ;
wire s_state_9 ;
wire s_halt_out_0 ;
wire s_state_ns_0_0_4 ;
wire s_state_ns_0_0_0 ;
wire usbc_clr_out_0 ;
wire s_state_ns_1_tz_0 ;
wire s_state_ns_i_0_0 ;
wire s_state_nsss_0_d0 ;
wire RxValid_d ;
wire RxError_d ;
wire RxActive_d ;
wire PHY_TXVALID_d ;
wire s_reset_iso ;
wire PHY_CLKOUT ;
wire N_225_0 ;
wire un1_s_bufptr_cry_0_0_SUM ;
wire N_226_0 ;
wire un1_s_bufptr_cry_1_0_SUM ;
wire N_227_0 ;
wire un1_s_bufptr_cry_2_0_SUM ;
wire N_228_0 ;
wire un1_s_bufptr_cry_3_0_SUM ;
wire N_229_0 ;
wire un1_s_bufptr_cry_4_0_SUM ;
wire N_230_0 ;
wire un1_s_bufptr_cry_5_0_SUM ;
wire N_231_0 ;
wire un1_s_bufptr_cry_6_0_SUM ;
wire N_232_0 ;
wire un1_s_bufptr_cry_7_0_SUM ;
wire N_233_0 ;
wire un1_s_bufptr_cry_8_0_SUM ;
wire N_374_i_0 ;
wire s23_0 ;
wire n_1_sqmuxa_6 ;
wire un8_s_txbuf_tail_8 ;
wire g2_N_7L13_1 ;
wire g0_3_2_1z ;
wire g1_2_1z ;
wire N_4_0 ;
wire un7_usbt_endpt_NE_5_0 ;
wire un7_usbt_endpt_6 ;
wire un7_usbt_endpt_NE_6 ;
wire g1_1z ;
wire N_324 ;
wire s_setup ;
wire usbc_send_i_m_0_1z ;
wire RESET_IN ;
wire s_in ;
wire N_21_0 ;
wire N_17_0 ;
wire usbp_rxfin ;
wire usbt_osync ;
wire s_finished_fast ;
wire N_236_1 ;
wire s_rxactive_fast_1z ;
wire s_halt_out_1_sqmuxa_i_1z ;
wire serial2iis_val ;
wire un2_usbi_usbrst_1_i_1z ;
wire usbt_isync_1z ;
wire s_isync ;
wire N_249 ;
wire un7_usbt_endpt_NE_6_1 ;
wire un7_usbt_endpt_NE_6_0 ;
wire un7_usbt_endpt_NE_4 ;
wire usbc_setup_1z ;
wire N_291 ;
wire usbc_in_1z ;
wire N_334_2 ;
wire un8_s_txbuf_tail_NE_6_1 ;
wire un8_s_txbuf_tail_NE_6_0 ;
wire un5_usbt_rxrdy ;
wire usbt_stall_iv_i_1z ;
wire usbc_stall ;
wire un17_usbt_txrdy_1z ;
wire N_205 ;
wire N_233_2 ;
wire USBRST_rep1 ;
wire N_359 ;
wire N_339_1 ;
wire un4_usbt_txrdy_NE_7 ;
wire un4_usbt_txrdy_NE_6 ;
wire un1_usbc_in_1z ;
wire s_rxvalid_1z ;
wire s_state_2_sqmuxa_a1_0_1z ;
wire un7_usbt_endpt_NE_5 ;
wire un8_s_txbuf_tail_NE_5 ;
wire un8_s_txbuf_tail_NE_0 ;
wire N_344 ;
wire N_109_0 ;
wire s_osync ;
wire s_halt_out_0_sqmuxa ;
wire N_362 ;
wire N_27_0 ;
wire s_txbuf_tail_0_sqmuxa_1_i_1z ;
wire un2_usbi_usbrst_6_i_1z ;
wire usbt_out ;
wire s_txprev_acked_0_sqmuxa_i_1z ;
wire un5_usbt_txrdy_1z ;
wire usbt_fin ;
wire N_349 ;
wire usbt_in ;
wire usbp_rxact ;
wire usbt_txdat_sn_N_2 ;
wire un5_p_txact ;
wire N_399 ;
wire N_300 ;
wire un7_usbt_endpt_NE ;
wire s_txprev_full ;
wire N_344_1 ;
wire un2_usbi_usbrst_4_i_1z ;
wire s_osync_1_sqmuxa_1_i_1z ;
wire s_isync_1_sqmuxa_i_1z ;
wire un2_usbt_fin ;
wire N_346 ;
wire ANB1 ;
wire CO0 ;
wire s_state_3_sqmuxa_1_1z ;
wire TXROOM ;
wire RXLEN ;
wire N_174 ;
wire TxReady_d ;
wire un2_usbi_usbrst_8_i_1z ;
wire un1_usbi_usbrst_1z ;
wire s_txprev_acked ;
wire usbp_txact ;
wire USBRST ;
wire un1_s_state_2_sqmuxa_1_1z ;
wire USBRST_rep2 ;
wire [15:0] crc16_buf;
wire [15:0] crc16_buf_5;
wire [1:1] v_crc16_new_11;
wire [7:1] v_crc_data_7;
wire [8:8] v_crc16_new_3_0;
wire [7:0] P_TXDAT_m;
wire [7:0] s_dataout;
wire [7:0] v_dataout_24_iv_0;
wire [7:0] v_dataout_24;
wire [9:0] s_state;
wire [7:0] v_dataout_11_mdup;
wire [9:9] v_crc16_new_0;
wire [7:0] v_dataout_24_ivdup_0;
wire [8:0] s_bufptr_12_iv_0;
wire [4:4] s_state_ns_i_a3_0_0;
wire [6:2] v_crc_data_7_d;
wire [2:2] s_state_ns_0_0;
wire [6:6] s_state_srsts_0_a3_1;
wire [5:3] s_state_nss;
wire [5:5] s_state_srsts_0_a3_0;
wire [7:4] s_state_1;
wire [7:7] s_state_srsts_i_a3_2;
wire [7:7] s_state_srsts_i_a3_3;
wire [4:0] crc5_buf_5;
wire [9:9] s_state_srsts_0_1;
wire [7:7] s_state_srsts_i_a3_1;
wire [7:7] s_state_srsts_i_a3_0;
wire [4:0] crc5_buf;
wire [2:2] y_1;
wire [3:3] y_2;
wire [0:0] s_state_nss_0;
wire s_state_2_sqmuxa ;
wire un1_s_state_1_sqmuxa_0 ;
wire un1_s_state_2_sqmuxa_0 ;
wire un1_reset_2 ;
wire N_475 ;
wire N_163_i ;
wire s_txbuf_stop_0_sqmuxa ;
wire N_250 ;
wire un1_crc16_buf_0_sqmuxa_i_0 ;
wire crc16_buf_27 ;
wire N_167_i ;
wire un1_s_state_5_i ;
wire N_182 ;
wire N_225 ;
wire un1_reset_2_0dup_0 ;
wire un1_reset_2_0dup ;
wire N_136 ;
wire N_248 ;
wire s_state_10_sqmuxa_0_a3dup ;
wire v_dataout_1_sqmuxa_idup ;
wire un5_s_txbuf_tail ;
wire N_157 ;
wire N_192 ;
wire N_207 ;
wire PHY_TXVALID_3_0_1 ;
wire s_txready ;
wire PHY_TXVALID_3 ;
wire un12_usbt_fin ;
wire s_rxgoodpacket_1_sqmuxa_2_3 ;
wire s_rxgoodpacket_1_sqmuxa_2_4 ;
wire s_rxgoodpacket_4_sqmuxa ;
wire s_rxgoodpacket_1_sqmuxa_3 ;
wire N_212 ;
wire N_184 ;
wire N_220 ;
wire v_dataout_1_sqmuxa_idup_0 ;
wire s_txfirst ;
wire N_210 ;
wire N_350 ;
wire un9_usbt_fin ;
wire s_osync_2_m ;
wire un1_m3_i_a3_1 ;
wire g0_1_1 ;
wire s_state_2_sqmuxa_1_1 ;
wire N_251 ;
wire N_252 ;
wire N_213_1 ;
wire N_213 ;
wire crc5_buf_29 ;
wire N_176 ;
wire N_169_i ;
wire N_340 ;
wire N_337 ;
wire N_342 ;
wire N_188 ;
wire s_state_2_sqmuxa_a0_0 ;
wire usbt_txdat_sn_m1_0 ;
wire s_rxgoodpacket_1_sqmuxa_2_2 ;
wire N_196 ;
wire N_224 ;
wire N_190 ;
wire s_rxerror ;
wire s_rxgoodpacket_4_sqmuxa_5 ;
wire N_187 ;
wire N_177 ;
wire s_rxgoodpacket_4_sqmuxa_2 ;
wire un1_s_rxgoodpacket_2_sqmuxa_0_1 ;
wire un1_s_rxgoodpacket_2_sqmuxa_0 ;
wire usbc_setup_0 ;
wire s_bufptr_1_sqmuxa_1 ;
wire N_442 ;
wire N_441 ;
wire s_rxgoodpacket_4_sqmuxa_2_0 ;
wire s_rxgoodpacket_4_sqmuxa_4 ;
wire s_state_2_sqmuxa_1_0 ;
wire s_rxgoodpacket ;
wire n_1_sqmuxa_7_0 ;
wire g1_0 ;
wire g0_0 ;
wire g0_4 ;
wire g0_2 ;
wire g2_N_2L1 ;
wire g2_N_7L13_1_mb_1 ;
wire crc16_buf_5_4_rep1 ;
wire crc16_buf_5_2_rep1 ;
wire N_147_i_0 ;
wire N_154_i_0 ;
wire N_145_i_0 ;
wire N_149_i_0 ;
wire s_state_8_sqmuxa_0 ;
wire N_143_i_0 ;
wire N_901_0 ;
wire N_897_0 ;
wire N_893_0 ;
wire N_889_0 ;
wire N_885_0 ;
wire N_881_0 ;
wire N_877_0 ;
wire N_873_0 ;
wire N_253 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire GND ;
wire VCC ;
// @21:187
  LUT4 \crc16_upd.v_crc16_new[15]  (
	.I0(crc16_buf[7]),
	.I1(crc16_buf_5[2]),
	.I2(crc16_buf_5[4]),
	.I3(v_crc16_new_11[1]),
	.F(crc16_buf_5[15])
);
defparam \crc16_upd.v_crc16_new[15] .INIT=16'h6996;
// @21:197
  LUT4 \crc16_upd.v_crc16_new[1]  (
	.I0(crc16_buf[9]),
	.I1(crc16_buf_5[4]),
	.I2(v_crc16_new_11[1]),
	.I3(v_crc_data_7[6]),
	.F(crc16_buf_5[1])
);
defparam \crc16_upd.v_crc16_new[1] .INIT=16'h6996;
// @21:198
  LUT3 \crc16_upd.v_crc16_new[0]  (
	.I0(crc16_buf_5[2]),
	.I1(crc16_buf_5[4]),
	.I2(v_crc16_new_11[1]),
	.F(crc16_buf_5[0])
);
defparam \crc16_upd.v_crc16_new[0] .INIT=8'h96;
// @24:1054
  LUT4 un1_s_state_2_sqmuxa_1 (
	.I0(USBRST_rep2),
	.I1(s_state_2_sqmuxa),
	.I2(un1_s_state_1_sqmuxa_0),
	.I3(un1_s_state_2_sqmuxa_0),
	.F(un1_s_state_2_sqmuxa_1_1z)
);
defparam un1_s_state_2_sqmuxa_1.INIT=16'hFFEF;
// @21:197
  LUT4 \crc16_upd.v_crc16_new_11[1]  (
	.I0(crc16_buf[14]),
	.I1(crc16_buf_5[6]),
	.I2(v_crc16_new_3_0[8]),
	.I3(v_crc_data_7[1]),
	.F(v_crc16_new_11[1])
);
defparam \crc16_upd.v_crc16_new_11[1] .INIT=16'h6996;
// @21:190
  LUT4 \crc16_upd.v_crc16_new[8]  (
	.I0(crc16_buf[0]),
	.I1(crc16_buf[14]),
	.I2(v_crc16_new_3_0[8]),
	.I3(v_crc_data_7[1]),
	.F(crc16_buf_5[8])
);
defparam \crc16_upd.v_crc16_new[8] .INIT=16'h6996;
// @21:247
  LUT4 \v_dataout_24_iv[1]  (
	.I0(P_TXDAT_m[1]),
	.I1(s_dataout[1]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[1]),
	.F(v_dataout_24[1])
);
defparam \v_dataout_24_iv[1] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[0]  (
	.I0(P_TXDAT_m[0]),
	.I1(s_dataout[0]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[0]),
	.F(v_dataout_24[0])
);
defparam \v_dataout_24_iv[0] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[3]  (
	.I0(P_TXDAT_m[3]),
	.I1(s_dataout[3]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[3]),
	.F(v_dataout_24[3])
);
defparam \v_dataout_24_iv[3] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[2]  (
	.I0(P_TXDAT_m[2]),
	.I1(s_dataout[2]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[2]),
	.F(v_dataout_24[2])
);
defparam \v_dataout_24_iv[2] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[6]  (
	.I0(P_TXDAT_m[6]),
	.I1(s_dataout[6]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[6]),
	.F(v_dataout_24[6])
);
defparam \v_dataout_24_iv[6] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[5]  (
	.I0(P_TXDAT_m[5]),
	.I1(s_dataout[5]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[5]),
	.F(v_dataout_24[5])
);
defparam \v_dataout_24_iv[5] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[4]  (
	.I0(P_TXDAT_m[4]),
	.I1(s_dataout[4]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[4]),
	.F(v_dataout_24[4])
);
defparam \v_dataout_24_iv[4] .INIT=16'hFFEA;
// @21:247
  LUT4 \v_dataout_24_iv[7]  (
	.I0(P_TXDAT_m[7]),
	.I1(s_dataout[7]),
	.I2(un1_reset_2),
	.I3(v_dataout_24_iv_0[7]),
	.F(v_dataout_24[7])
);
defparam \v_dataout_24_iv[7] .INIT=16'hFFEA;
// @21:134
  LUT4 N_163_i_cZ (
	.I0(N_475),
	.I1(USBRST),
	.I2(s_state[5]),
	.I3(usbp_txact),
	.F(N_163_i)
);
defparam N_163_i_cZ.INIT=16'h1110;
// @24:702
  LUT4 un2_usbi_usbrst_8_i (
	.I0(s_state_2_sqmuxa),
	.I1(s_txbuf_stop_0_sqmuxa),
	.I2(s_txprev_acked),
	.I3(un1_usbi_usbrst_1z),
	.F(un2_usbi_usbrst_8_i_1z)
);
defparam un2_usbi_usbrst_8_i.INIT=16'h00EC;
  LUT4 crc16_buf_27_cZ (
	.I0(N_475),
	.I1(N_250),
	.I2(s_state[2]),
	.I3(un1_crc16_buf_0_sqmuxa_i_0),
	.F(crc16_buf_27)
);
defparam crc16_buf_27_cZ.INIT=16'h002E;
// @21:142
  LUT4 N_167_i_cZ (
	.I0(s_state[2]),
	.I1(s_state[5]),
	.I2(un1_crc16_buf_0_sqmuxa_i_0),
	.I3(usbp_txact),
	.F(N_167_i)
);
defparam N_167_i_cZ.INIT=16'h0F0D;
// @21:198
  LUT4 \crc16_upd.v_crc16_new[2]  (
	.I0(crc16_buf[8]),
	.I1(crc16_buf[9]),
	.I2(v_crc_data_7[6]),
	.I3(v_crc_data_7[7]),
	.F(crc16_buf_5[2])
);
defparam \crc16_upd.v_crc16_new[2] .INIT=16'h6996;
// @21:191
  LUT4 \crc16_upd.v_crc16_new[7]  (
	.I0(crc16_buf[13]),
	.I1(crc16_buf[14]),
	.I2(v_crc_data_7[1]),
	.I3(v_crc_data_7[2]),
	.F(crc16_buf_5[7])
);
defparam \crc16_upd.v_crc16_new[7] .INIT=16'h6996;
// @21:194
  LUT4 \crc16_upd.v_crc16_new[4]  (
	.I0(crc16_buf[10]),
	.I1(crc16_buf[11]),
	.I2(v_crc_data_7[4]),
	.I3(v_crc_data_7[5]),
	.F(crc16_buf_5[4])
);
defparam \crc16_upd.v_crc16_new[4] .INIT=16'h6996;
// @21:197
  LUT4 \crc16_upd.v_crc16_new[3]  (
	.I0(crc16_buf[9]),
	.I1(crc16_buf[10]),
	.I2(v_crc_data_7[5]),
	.I3(v_crc_data_7[6]),
	.F(crc16_buf_5[3])
);
defparam \crc16_upd.v_crc16_new[3] .INIT=16'h6996;
// @21:97
  LUT3 un1_s_state_5_i_cZ (
	.I0(TxReady_d),
	.I1(s_state[9]),
	.I2(usbp_txact),
	.F(un1_s_state_5_i)
);
defparam un1_s_state_5_i_cZ.INIT=8'hEA;
// @21:247
  LUT4 un1_reset_2_0 (
	.I0(N_182),
	.I1(N_225),
	.I2(s_state[1]),
	.I3(s_state[2]),
	.F(un1_reset_2)
);
defparam un1_reset_2_0.INIT=16'hCCCE;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[1]  (
	.I0(USBRST_rep2),
	.I1(N_174),
	.I2(crc16_buf[14]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[1])
);
defparam \v_dataout_11_mdup_cZ[1] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[7]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(crc16_buf[8]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[7])
);
defparam \v_dataout_11_mdup_cZ[7] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[6]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(crc16_buf[9]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[6])
);
defparam \v_dataout_11_mdup_cZ[6] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[5]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(crc16_buf[10]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[5])
);
defparam \v_dataout_11_mdup_cZ[5] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[4]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(crc16_buf[11]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[4])
);
defparam \v_dataout_11_mdup_cZ[4] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[3]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(crc16_buf[12]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[3])
);
defparam \v_dataout_11_mdup_cZ[3] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[2]  (
	.I0(USBRST_rep2),
	.I1(N_174),
	.I2(crc16_buf[13]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[2])
);
defparam \v_dataout_11_mdup_cZ[2] .INIT=16'h0001;
// @21:247
  LUT4 \v_dataout_11_mdup_cZ[0]  (
	.I0(USBRST_rep2),
	.I1(N_174),
	.I2(crc16_buf[15]),
	.I3(usbp_txact),
	.F(v_dataout_11_mdup[0])
);
defparam \v_dataout_11_mdup_cZ[0] .INIT=16'h0001;
// @21:247
  LUT4 un1_reset_2_0dup_cZ (
	.I0(N_182),
	.I1(s_state[1]),
	.I2(s_state[2]),
	.I3(un1_reset_2_0dup_0),
	.F(un1_reset_2_0dup)
);
defparam un1_reset_2_0dup_cZ.INIT=16'hFF02;
// @21:189
  LUT4 \crc16_upd.v_crc16_new[9]  (
	.I0(serial2iis_data[0]),
	.I1(v_crc16_new_0[9]),
	.I2(s_state[5]),
	.I3(usbp_txdat[0]),
	.F(crc16_buf_5[9])
);
defparam \crc16_upd.v_crc16_new[9] .INIT=16'h636C;
// @21:190
  LUT4 \crc16_upd.v_crc16_new_3_0[8]  (
	.I0(serial2iis_data[0]),
	.I1(crc16_buf[15]),
	.I2(s_state[5]),
	.I3(usbp_txdat[0]),
	.F(v_crc16_new_3_0[8])
);
defparam \crc16_upd.v_crc16_new_3_0[8] .INIT=16'h636C;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[5]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[2]),
	.I3(crc16_buf[10]),
	.F(v_dataout_24_iv_0[5])
);
defparam \v_dataout_24_iv_0_cZ[5] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[1]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[6]),
	.I3(crc16_buf[14]),
	.F(v_dataout_24_iv_0[1])
);
defparam \v_dataout_24_iv_0_cZ[1] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[0]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[7]),
	.I3(crc16_buf[15]),
	.F(v_dataout_24_iv_0[0])
);
defparam \v_dataout_24_iv_0_cZ[0] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[6]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[1]),
	.I3(crc16_buf[9]),
	.F(v_dataout_24_iv_0[6])
);
defparam \v_dataout_24_iv_0_cZ[6] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[4]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[3]),
	.I3(crc16_buf[11]),
	.F(v_dataout_24_iv_0[4])
);
defparam \v_dataout_24_iv_0_cZ[4] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[3]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[4]),
	.I3(crc16_buf[12]),
	.F(v_dataout_24_iv_0[3])
);
defparam \v_dataout_24_iv_0_cZ[3] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[2]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[5]),
	.I3(crc16_buf[13]),
	.F(v_dataout_24_iv_0[2])
);
defparam \v_dataout_24_iv_0_cZ[2] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_iv_0_cZ[7]  (
	.I0(N_136),
	.I1(N_248),
	.I2(crc16_buf[0]),
	.I3(crc16_buf[8]),
	.F(v_dataout_24_iv_0[7])
);
defparam \v_dataout_24_iv_0_cZ[7] .INIT=16'h0C5D;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[3]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[4]),
	.I3(usbp_txdat[3]),
	.F(v_dataout_24_ivdup_0[3])
);
defparam \v_dataout_24_ivdup_0_cZ[3] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[2]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[5]),
	.I3(usbp_txdat[2]),
	.F(v_dataout_24_ivdup_0[2])
);
defparam \v_dataout_24_ivdup_0_cZ[2] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[7]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[0]),
	.I3(usbp_txdat[7]),
	.F(v_dataout_24_ivdup_0[7])
);
defparam \v_dataout_24_ivdup_0_cZ[7] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[6]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[1]),
	.I3(usbp_txdat[6]),
	.F(v_dataout_24_ivdup_0[6])
);
defparam \v_dataout_24_ivdup_0_cZ[6] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[4]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[3]),
	.I3(usbp_txdat[4]),
	.F(v_dataout_24_ivdup_0[4])
);
defparam \v_dataout_24_ivdup_0_cZ[4] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[5]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[2]),
	.I3(usbp_txdat[5]),
	.F(v_dataout_24_ivdup_0[5])
);
defparam \v_dataout_24_ivdup_0_cZ[5] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[0]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[7]),
	.I3(usbp_txdat[0]),
	.F(v_dataout_24_ivdup_0[0])
);
defparam \v_dataout_24_ivdup_0_cZ[0] .INIT=16'h3B0A;
// @21:247
  LUT4 \v_dataout_24_ivdup_0_cZ[1]  (
	.I0(s_state_10_sqmuxa_0_a3dup),
	.I1(v_dataout_1_sqmuxa_idup),
	.I2(crc16_buf[6]),
	.I3(usbp_txdat[1]),
	.F(v_dataout_24_ivdup_0[1])
);
defparam \v_dataout_24_ivdup_0_cZ[1] .INIT=16'h3B0A;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[0]  (
	.I0(RXLEN),
	.I1(TXROOM),
	.I2(s_state_3_sqmuxa_1_1z),
	.I3(s_state_nsss_0_d0),
	.F(s_bufptr_12_iv_0[0])
);
defparam \s_bufptr_12_iv_0_cZ[0] .INIT=16'hECA0;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[1]  (
	.I0(s_rxbuf_head[1]),
	.I1(s_state_3_sqmuxa_1_1z),
	.I2(s_state_nsss_0_d0),
	.I3(s_txbuf_tail_0),
	.F(s_bufptr_12_iv_0[1])
);
defparam \s_bufptr_12_iv_0_cZ[1] .INIT=16'hF888;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[2]  (
	.I0(s_rxbuf_head[2]),
	.I1(s_state_3_sqmuxa_1_1z),
	.I2(s_state_nsss_0_d0),
	.I3(s_txbuf_tail_1),
	.F(s_bufptr_12_iv_0[2])
);
defparam \s_bufptr_12_iv_0_cZ[2] .INIT=16'hF888;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[3]  (
	.I0(s_rxbuf_head[3]),
	.I1(s_state_3_sqmuxa_1_1z),
	.I2(s_state_nsss_0_d0),
	.I3(s_txbuf_tail_2),
	.F(s_bufptr_12_iv_0[3])
);
defparam \s_bufptr_12_iv_0_cZ[3] .INIT=16'hF888;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[4]  (
	.I0(s_rxbuf_head[4]),
	.I1(s_state_3_sqmuxa_1_1z),
	.I2(s_state_nsss_0_d0),
	.I3(s_txbuf_tail_3),
	.F(s_bufptr_12_iv_0[4])
);
defparam \s_bufptr_12_iv_0_cZ[4] .INIT=16'hF888;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[5]  (
	.I0(s_rxbuf_head[5]),
	.I1(s_state_3_sqmuxa_1_1z),
	.I2(s_state_nsss_0_d0),
	.I3(s_txbuf_tail_4),
	.F(s_bufptr_12_iv_0[5])
);
defparam \s_bufptr_12_iv_0_cZ[5] .INIT=16'hF888;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[6]  (
	.I0(CO0),
	.I1(s_rxbuf_head[6]),
	.I2(s_state_3_sqmuxa_1_1z),
	.I3(s_state_nsss_0_d0),
	.F(s_bufptr_12_iv_0[6])
);
defparam \s_bufptr_12_iv_0_cZ[6] .INIT=16'hEAC0;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[7]  (
	.I0(ANB1),
	.I1(s_rxbuf_head[7]),
	.I2(s_state_3_sqmuxa_1_1z),
	.I3(s_state_nsss_0_d0),
	.F(s_bufptr_12_iv_0[7])
);
defparam \s_bufptr_12_iv_0_cZ[7] .INIT=16'hEAC0;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[8]  (
	.I0(s_rxbuf_head[8]),
	.I1(s_state_3_sqmuxa_1_1z),
	.I2(s_state_nsss_0_d0),
	.I3(s_txbuf_tail_7),
	.F(s_bufptr_12_iv_0[8])
);
defparam \s_bufptr_12_iv_0_cZ[8] .INIT=16'hF888;
// @21:192
  LUT4 \crc16_upd.v_crc16_new[6]  (
	.I0(crc16_buf[12]),
	.I1(crc16_buf[13]),
	.I2(v_crc_data_7[2]),
	.I3(v_crc_data_7[3]),
	.F(crc16_buf_5[6])
);
defparam \crc16_upd.v_crc16_new[6] .INIT=16'h6996;
// @21:193
  LUT4 \crc16_upd.v_crc16_new[5]  (
	.I0(crc16_buf[11]),
	.I1(crc16_buf[12]),
	.I2(v_crc_data_7[3]),
	.I3(v_crc_data_7[4]),
	.F(crc16_buf_5[5])
);
defparam \crc16_upd.v_crc16_new[5] .INIT=16'h6996;
// @24:695
  LUT3 \s_state_ns_i_a3[4]  (
	.I0(s_state_0_d0),
	.I1(s_state_1_d0),
	.I2(un5_s_txbuf_tail),
	.F(N_346)
);
defparam \s_state_ns_i_a3[4] .INIT=8'h51;
// @21:247
  LUT2 \P_TXDAT_m_cZ[1]  (
	.I0(N_157),
	.I1(usbp_txdat[1]),
	.F(P_TXDAT_m[1])
);
defparam \P_TXDAT_m_cZ[1] .INIT=4'h4;
// @21:120
  LUT3 \s_state_srsts_i_o3_0[2]  (
	.I0(s_state_0[3]),
	.I1(usbp_txdat[0]),
	.I2(usbp_txdat[1]),
	.F(N_192)
);
defparam \s_state_srsts_i_o3_0[2] .INIT=8'h7F;
// @21:247
  LUT2 \P_TXDAT_m_cZ[7]  (
	.I0(N_157),
	.I1(usbp_txdat[7]),
	.F(P_TXDAT_m[7])
);
defparam \P_TXDAT_m_cZ[7] .INIT=4'h4;
// @21:247
  LUT2 \P_TXDAT_m_cZ[6]  (
	.I0(N_157),
	.I1(usbp_txdat[6]),
	.F(P_TXDAT_m[6])
);
defparam \P_TXDAT_m_cZ[6] .INIT=4'h4;
// @21:247
  LUT2 \P_TXDAT_m_cZ[5]  (
	.I0(N_157),
	.I1(usbp_txdat[5]),
	.F(P_TXDAT_m[5])
);
defparam \P_TXDAT_m_cZ[5] .INIT=4'h4;
// @21:247
  LUT2 \P_TXDAT_m_cZ[4]  (
	.I0(N_157),
	.I1(usbp_txdat[4]),
	.F(P_TXDAT_m[4])
);
defparam \P_TXDAT_m_cZ[4] .INIT=4'h4;
// @21:247
  LUT2 \P_TXDAT_m_cZ[3]  (
	.I0(N_157),
	.I1(usbp_txdat[3]),
	.F(P_TXDAT_m[3])
);
defparam \P_TXDAT_m_cZ[3] .INIT=4'h4;
// @21:247
  LUT2 \P_TXDAT_m_cZ[2]  (
	.I0(N_157),
	.I1(usbp_txdat[2]),
	.F(P_TXDAT_m[2])
);
defparam \P_TXDAT_m_cZ[2] .INIT=4'h4;
// @21:247
  LUT2 \P_TXDAT_m_cZ[0]  (
	.I0(N_157),
	.I1(usbp_txdat[0]),
	.F(P_TXDAT_m[0])
);
defparam \P_TXDAT_m_cZ[0] .INIT=4'h4;
// @21:247
  LUT3 \v_crc_data_7_cZ[7]  (
	.I0(serial2iis_data[7]),
	.I1(s_state[5]),
	.I2(usbp_txdat[7]),
	.F(v_crc_data_7[7])
);
defparam \v_crc_data_7_cZ[7] .INIT=8'hB8;
// @21:120
  LUT3 \s_state_srsts_i_a3[1]  (
	.I0(N_174),
	.I1(s_state[1]),
	.I2(usbp_txact),
	.F(N_207)
);
defparam \s_state_srsts_i_a3[1] .INIT=8'h32;
// @21:439
  LUT4 PHY_TXVALID_3_0 (
	.I0(N_182),
	.I1(PHY_TXVALID_3_0_1),
	.I2(s_state[0]),
	.I3(s_txready),
	.F(PHY_TXVALID_3)
);
defparam PHY_TXVALID_3_0.INIT=16'hDDFD;
// @21:247
  LUT3 \v_crc_data_7_cZ[1]  (
	.I0(serial2iis_data[1]),
	.I1(s_state[5]),
	.I2(usbp_txdat[1]),
	.F(v_crc_data_7[1])
);
defparam \v_crc_data_7_cZ[1] .INIT=8'hB8;
// @21:247
  LUT3 \v_crc_data_7_cZ[5]  (
	.I0(serial2iis_data[5]),
	.I1(s_state[5]),
	.I2(usbp_txdat[5]),
	.F(v_crc_data_7[5])
);
defparam \v_crc_data_7_cZ[5] .INIT=8'hB8;
// @8:226
  LUT4 s_isync_1_sqmuxa_i (
	.I0(s_state_0[2]),
	.I1(s_state_4),
	.I2(un1_usbi_usbrst_1z),
	.I3(un2_usbt_fin),
	.F(s_isync_1_sqmuxa_i_1z)
);
defparam s_isync_1_sqmuxa_i.INIT=16'hFEF4;
// @8:226
  LUT4 s_osync_1_sqmuxa_1_i (
	.I0(s_state_0[1]),
	.I1(s_state_4),
	.I2(un1_usbi_usbrst_1z),
	.I3(un12_usbt_fin),
	.F(s_osync_1_sqmuxa_1_i_1z)
);
defparam s_osync_1_sqmuxa_1_i.INIT=16'hFEF4;
// @8:226
  LUT4 un2_usbi_usbrst_4_i (
	.I0(USBRST_rep2),
	.I1(s_state_0[2]),
	.I2(un1_usbi_usbrst_1z),
	.I3(un2_usbt_fin),
	.F(un2_usbi_usbrst_4_i_1z)
);
defparam un2_usbi_usbrst_4_i.INIT=16'h5450;
// @24:1069
  LUT4 s_state_1_sqmuxa_1 (
	.I0(N_344_1),
	.I1(s_txprev_full),
	.I2(un1_usbi_usbrst_1z),
	.I3(un7_usbt_endpt_NE),
	.F(s_state_nsss_0_d0)
);
defparam s_state_1_sqmuxa_1.INIT=16'h0A08;
// @21:255
  LUT4 s_rxgoodpacket_1_sqmuxa_3_cZ (
	.I0(USBRST),
	.I1(s_rxgoodpacket_1_sqmuxa_2_3),
	.I2(s_rxgoodpacket_1_sqmuxa_2_4),
	.I3(s_rxgoodpacket_4_sqmuxa),
	.F(s_rxgoodpacket_1_sqmuxa_3)
);
defparam s_rxgoodpacket_1_sqmuxa_3_cZ.INIT=16'h5540;
// @21:427
  LUT4 un1_crc16_buf_0_sqmuxa_i_a2_1 (
	.I0(s_state[5]),
	.I1(N_300),
	.I2(s_state_0[4]),
	.I3(s_state_0[7]),
	.F(N_250)
);
defparam un1_crc16_buf_0_sqmuxa_i_a2_1.INIT=16'h0004;
// @21:120
  LUT4 \s_state_srsts_i_a3_0[3]  (
	.I0(N_399),
	.I1(s_state[9]),
	.I2(un5_p_txact),
	.I3(usbt_txdat_sn_N_2),
	.F(N_212)
);
defparam \s_state_srsts_i_a3_0[3] .INIT=16'h3032;
// @21:255
  LUT4 s_state_9_sqmuxa_i_o3 (
	.I0(N_174),
	.I1(N_300),
	.I2(s_state_0[4]),
	.I3(s_state_0[7]),
	.F(N_136)
);
defparam s_state_9_sqmuxa_i_o3.INIT=16'hFFFB;
// @21:120
  LUT4 \s_state_srsts_i_o2[2]  (
	.I0(N_399),
	.I1(s_state_0[3]),
	.I2(un5_p_txact),
	.I3(usbt_txdat_sn_N_2),
	.F(N_184)
);
defparam \s_state_srsts_i_o2[2] .INIT=16'h3F37;
// @21:439
  LUT3 PHY_TXVALID_3_0_o3 (
	.I0(s_state[9]),
	.I1(usbp_rxact),
	.I2(usbp_txact),
	.F(N_182)
);
defparam PHY_TXVALID_3_0_o3.INIT=8'hDF;
// @21:255
  LUT3 v_dataout_1_sqmuxa_idup_cZ (
	.I0(N_220),
	.I1(v_dataout_1_sqmuxa_idup_0),
	.I2(usbp_txact),
	.F(v_dataout_1_sqmuxa_idup)
);
defparam v_dataout_1_sqmuxa_idup_cZ.INIT=8'hEF;
// @24:695
  LUT3 \s_state_ns_0_a3_0[5]  (
	.I0(s_state_1_d0),
	.I1(un5_s_txbuf_tail),
	.I2(usbt_in),
	.F(N_349)
);
defparam \s_state_ns_0_a3_0[5] .INIT=8'h80;
// @21:120
  LUT4 \s_state_srsts_i_a3_0[2]  (
	.I0(s_state_0[3]),
	.I1(s_txfirst),
	.I2(s_txready),
	.I3(usbp_txact),
	.F(N_210)
);
defparam \s_state_srsts_i_a3_0[2] .INIT=16'h0054;
// @21:255
  LUT4 v_dataout_1_sqmuxa_i (
	.I0(N_220),
	.I1(s_state[2]),
	.I2(usbp_rxact),
	.I3(usbp_txact),
	.F(N_157)
);
defparam v_dataout_1_sqmuxa_i.INIT=16'hBAFF;
// @24:695
  LUT4 \s_state_ns_0_0[5]  (
	.I0(N_350),
	.I1(s_state_0[2]),
	.I2(usbt_fin),
	.I3(usbt_in),
	.F(s_state_ns_0_0_4)
);
defparam \s_state_ns_0_0[5] .INIT=16'hAEAA;
// @24:695
  LUT3 \s_state_ns_i_0[4]  (
	.I0(un5_usbt_txrdy_1z),
	.I1(s_state_ns_i_a3_0_0[4]),
	.I2(usbt_in),
	.F(s_state_ns_i_0_0)
);
defparam \s_state_ns_i_0[4] .INIT=8'h8F;
// @21:247
  LUT4 \v_crc_data_7_cZ[3]  (
	.I0(v_crc_data_7_d[3]),
	.I1(s_state[5]),
	.I2(un5_p_txact),
	.I3(usbt_txdat[3]),
	.F(v_crc_data_7[3])
);
defparam \v_crc_data_7_cZ[3] .INIT=16'hABA8;
// @21:247
  LUT4 \v_crc_data_7_cZ[2]  (
	.I0(v_crc_data_7_d[2]),
	.I1(s_state[5]),
	.I2(un5_p_txact),
	.I3(usbt_txdat[2]),
	.F(v_crc_data_7[2])
);
defparam \v_crc_data_7_cZ[2] .INIT=16'hABA8;
// @21:247
  LUT4 \v_crc_data_7_cZ[4]  (
	.I0(v_crc_data_7_d[4]),
	.I1(s_state[5]),
	.I2(un5_p_txact),
	.I3(usbt_txdat[4]),
	.F(v_crc_data_7[4])
);
defparam \v_crc_data_7_cZ[4] .INIT=16'hABA8;
// @21:247
  LUT4 \v_crc_data_7_cZ[6]  (
	.I0(v_crc_data_7_d[6]),
	.I1(s_state[5]),
	.I2(un5_p_txact),
	.I3(usbt_txdat[6]),
	.F(v_crc_data_7[6])
);
defparam \v_crc_data_7_cZ[6] .INIT=16'hABA8;
// @8:226
  LUT4 s_txprev_acked_0_sqmuxa_i (
	.I0(s_state_0[2]),
	.I1(un1_usbi_usbrst_1z),
	.I2(usbt_fin),
	.I3(usbt_in),
	.F(s_txprev_acked_0_sqmuxa_i_1z)
);
defparam s_txprev_acked_0_sqmuxa_i.INIT=16'hECEE;
// @8:226
  LUT4 un2_usbi_usbrst_6_i (
	.I0(USBRST_rep2),
	.I1(s_state_0[1]),
	.I2(un9_usbt_fin),
	.I3(usbt_out),
	.F(un2_usbi_usbrst_6_i_1z)
);
defparam un2_usbi_usbrst_6_i.INIT=16'h4000;
// @8:226
  LUT4 s_txbuf_tail_0_sqmuxa_1_i (
	.I0(s_state_0[2]),
	.I1(un1_usbi_usbrst_1z),
	.I2(usbt_fin),
	.I3(usbt_in),
	.F(s_txbuf_tail_0_sqmuxa_1_i_1z)
);
defparam s_txbuf_tail_0_sqmuxa_1_i.INIT=16'hECCC;
// @24:1054
  LUT4 un2_usbi_usbrst_3 (
	.I0(USBRST_rep2),
	.I1(s_state_0[2]),
	.I2(un1_usbi_usbrst_1z),
	.I3(un2_usbt_fin),
	.F(N_27_0)
);
defparam un2_usbi_usbrst_3.INIT=16'hAEAA;
// @24:1069
  LUT3 s_state_3_sqmuxa_1 (
	.I0(N_362),
	.I1(s_state_ns_1_tz_0),
	.I2(un1_usbi_usbrst_1z),
	.F(s_state_3_sqmuxa_1_1z)
);
defparam s_state_3_sqmuxa_1.INIT=8'h08;
// @24:1054
  LUT4 s_osync_5_iv (
	.I0(s_halt_out_0_sqmuxa),
	.I1(s_osync),
	.I2(s_osync_2_m),
	.I3(usbc_clr_out_0),
	.F(N_109_0)
);
defparam s_osync_5_iv.INIT=16'hF0F8;
// @24:695
  LUT3 \s_state_ns_0_a3_2[2]  (
	.I0(N_344_1),
	.I1(s_txprev_full),
	.I2(un7_usbt_endpt_NE),
	.F(N_344)
);
defparam \s_state_ns_0_a3_2[2] .INIT=8'h02;
// @24:1159
  LUT4 un5_s_txbuf_tail_cZ (
	.I0(s_txprev_acked),
	.I1(un7_usbt_endpt_NE),
	.I2(un8_s_txbuf_tail_NE_0),
	.I3(un8_s_txbuf_tail_NE_5),
	.F(un5_s_txbuf_tail)
);
defparam un5_s_txbuf_tail_cZ.INIT=16'h3337;
// @24:695
  LUT2 \s_state_ns_0_a3_1[5]  (
	.I0(un5_usbt_txrdy_1z),
	.I1(un1_m3_i_a3_1),
	.F(N_350)
);
defparam \s_state_ns_0_a3_1[5] .INIT=4'h8;
// @24:1159
  LUT4 s_state_2_sqmuxa_1 (
	.I0(un7_usbt_endpt_NE_5),
	.I1(g0_1_1),
	.I2(s_state_2_sqmuxa_1_1),
	.I3(s_state_2_sqmuxa_a1_0_1z),
	.F(s_state_2_sqmuxa)
);
defparam s_state_2_sqmuxa_1.INIT=16'h2030;
// @24:695
  LUT4 \s_state_ns_0_1_cZ[2]  (
	.I0(s_state_0[5]),
	.I1(s_state_ns_0_0[2]),
	.I2(usbt_in),
	.I3(usbt_out),
	.F(s_state_ns_0_1[2])
);
defparam \s_state_ns_0_1_cZ[2] .INIT=16'hEEEC;
// @21:120
  LUT4 \s_state_srsts_0[6]  (
	.I0(N_251),
	.I1(N_252),
	.I2(s_state[6]),
	.I3(s_state_srsts_0_a3_1[6]),
	.F(s_state_nss[3])
);
defparam \s_state_srsts_0[6] .INIT=16'hECA0;
// @21:120
  LUT4 \s_state_srsts_0[5]  (
	.I0(N_213_1),
	.I1(N_251),
	.I2(s_state[5]),
	.I3(s_state_srsts_0_a3_0[5]),
	.F(s_state_nss[4])
);
defparam \s_state_srsts_0[5] .INIT=16'hEAC0;
// @21:120
  LUT4 \s_state_srsts_0[4]  (
	.I0(N_213),
	.I1(N_251),
	.I2(s_rxvalid_1z),
	.I3(s_state_1[4]),
	.F(s_state_nss[5])
);
defparam \s_state_srsts_0[4] .INIT=16'hAEAA;
// @24:888
  LUT4 \usbt_txdat_cZ[6]  (
	.I0(descrom_rdat[6]),
	.I1(txbuf_rdat[6]),
	.I2(un1_usbc_in_1z),
	.I3(usbt_txdat_sn_N_2),
	.F(usbt_txdat[6])
);
defparam \usbt_txdat_cZ[6] .INIT=16'h00AC;
// @24:888
  LUT4 \usbt_txdat_cZ[4]  (
	.I0(descrom_rdat[4]),
	.I1(txbuf_rdat[4]),
	.I2(un1_usbc_in_1z),
	.I3(usbt_txdat_sn_N_2),
	.F(usbt_txdat[4])
);
defparam \usbt_txdat_cZ[4] .INIT=16'h00AC;
// @24:888
  LUT4 \usbt_txdat_cZ[3]  (
	.I0(descrom_rdat[3]),
	.I1(txbuf_rdat[3]),
	.I2(un1_usbc_in_1z),
	.I3(usbt_txdat_sn_N_2),
	.F(usbt_txdat[3])
);
defparam \usbt_txdat_cZ[3] .INIT=16'h00AC;
// @24:888
  LUT4 \usbt_txdat_cZ[2]  (
	.I0(descrom_rdat[2]),
	.I1(txbuf_rdat[2]),
	.I2(un1_usbc_in_1z),
	.I3(usbt_txdat_sn_N_2),
	.F(usbt_txdat[2])
);
defparam \usbt_txdat_cZ[2] .INIT=16'h00AC;
// @24:1185
  LUT4 un5_usbt_txrdy (
	.I0(un4_usbt_txrdy_NE_6),
	.I1(un4_usbt_txrdy_NE_7),
	.I2(un8_s_txbuf_tail_NE_0),
	.I3(un8_s_txbuf_tail_NE_5),
	.F(un5_usbt_txrdy_1z)
);
defparam un5_usbt_txrdy.INIT=16'h111F;
  LUT2 crc5_buf_29_cZ (
	.I0(USBRST_rep2),
	.I1(s_state[9]),
	.F(crc5_buf_29)
);
defparam crc5_buf_29_cZ.INIT=4'h4;
// @21:141
  LUT4 N_169_i_cZ (
	.I0(USBRST_rep2),
	.I1(N_176),
	.I2(s_state[6]),
	.I3(s_state[9]),
	.F(N_169_i)
);
defparam N_169_i_cZ.INIT=16'h5510;
// @24:1054
  LUT4 s_osync_2_m_cZ (
	.I0(s_osync),
	.I1(s_state_0[1]),
	.I2(un1_usbi_usbrst_1z),
	.I3(un12_usbt_fin),
	.F(s_osync_2_m)
);
defparam s_osync_2_m_cZ.INIT=16'h0400;
// @24:695
  LUT4 \s_state_ns_0_0[1]  (
	.I0(N_339_1),
	.I1(N_340),
	.I2(s_halt_in[2]),
	.I3(usbt_in),
	.F(s_state_ns_0_0_0)
);
defparam \s_state_ns_0_0[1] .INIT=16'hECCC;
// @24:695
  LUT4 \s_state_ns_0_1_cZ[1]  (
	.I0(N_337),
	.I1(N_359),
	.I2(s_halt_in[1]),
	.I3(usbt_in),
	.F(s_state_ns_0_1[1])
);
defparam \s_state_ns_0_1_cZ[1] .INIT=16'hEAAA;
// @24:695
  LUT4 \s_state_ns_0_0_cZ[2]  (
	.I0(N_339_1),
	.I1(N_342),
	.I2(s_halt_in[2]),
	.I3(usbt_in),
	.F(s_state_ns_0_0[2])
);
defparam \s_state_ns_0_0_cZ[2] .INIT=16'hCECC;
// @21:427
  LUT3 un1_crc16_buf_0_sqmuxa_i_0_cZ (
	.I0(N_475),
	.I1(USBRST_rep1),
	.I2(s_state[9]),
	.F(un1_crc16_buf_0_sqmuxa_i_0)
);
defparam un1_crc16_buf_0_sqmuxa_i_0_cZ.INIT=8'hCE;
// @21:120
  LUT4 \s_state_srsts_i_a3_3_cZ[7]  (
	.I0(N_188),
	.I1(N_233_2),
	.I2(s_state[9]),
	.I3(s_state_srsts_i_a3_2[7]),
	.F(s_state_srsts_i_a3_3[7])
);
defparam \s_state_srsts_i_a3_3_cZ[7] .INIT=16'h7F00;
// @24:1303
  LUT3 un17_usbt_txrdy (
	.I0(s_state_1_d0),
	.I1(N_205),
	.I2(s_state_1_2),
	.F(un17_usbt_txrdy_1z)
);
defparam un17_usbt_txrdy.INIT=8'hBA;
// @24:695
  LUT3 \s_state_ns_0_a3_1[3]  (
	.I0(N_359),
	.I1(s_halt_in[1]),
	.I2(usbt_in),
	.F(N_344_1)
);
defparam \s_state_ns_0_a3_1[3] .INIT=8'h20;
// @24:695
  LUT3 \s_state_ns_0_a3[1]  (
	.I0(s_state_0[6]),
	.I1(usbt_in),
	.I2(usbt_out),
	.F(N_337)
);
defparam \s_state_ns_0_a3[1] .INIT=8'hA8;
// @23:458
  LUT3 usbt_stall_iv_i (
	.I0(s_state_0[6]),
	.I1(un1_usbc_in_1z),
	.I2(usbc_stall),
	.F(usbt_stall_iv_i_1z)
);
defparam usbt_stall_iv_i.INIT=8'hE2;
// @24:695
  LUT3 \s_state_ns_0_a3_0[2]  (
	.I0(s_state_0[0]),
	.I1(un5_usbt_rxrdy),
	.I2(usbt_out),
	.F(N_342)
);
defparam \s_state_ns_0_a3_0[2] .INIT=8'h80;
// @24:1159
  LUT4 s_state_2_sqmuxa_a0 (
	.I0(un8_s_txbuf_tail_NE_5),
	.I1(un8_s_txbuf_tail_NE_6_0),
	.I2(un8_s_txbuf_tail_NE_6_1),
	.I3(s_state_2_sqmuxa_a0_0),
	.F(g0_1_1)
);
defparam s_state_2_sqmuxa_a0.INIT=16'h0100;
// @21:120
  LUT4 \s_state_srsts_0_a3[4]  (
	.I0(serial2iis_data[4]),
	.I1(serial2iis_data[5]),
	.I2(N_213_1),
	.I3(N_334_2),
	.F(N_213)
);
defparam \s_state_srsts_0_a3[4] .INIT=16'h2000;
// @24:866
  LUT4 usbt_txdat_sn_m1 (
	.I0(un1_usbc_in_1z),
	.I1(s_state_2[4]),
	.I2(usbt_txdat_sn_m1_0),
	.I3(usbt_in),
	.F(usbt_txdat_sn_N_2)
);
defparam usbt_txdat_sn_m1.INIT=16'h20A0;
// @24:695
  LUT4 \s_state_ns_0_a3_2[1]  (
	.I0(N_359),
	.I1(s_halt_out_0),
	.I2(usbt_in),
	.I3(usbt_out),
	.F(N_340)
);
defparam \s_state_ns_0_a3_2[1] .INIT=16'h0800;
// @21:312
  LUT4 s_rxgoodpacket_1_sqmuxa_2_4_cZ (
	.I0(N_176),
	.I1(crc5_buf_5[4]),
	.I2(s_rxgoodpacket_1_sqmuxa_2_2),
	.I3(s_state[6]),
	.F(s_rxgoodpacket_1_sqmuxa_2_4)
);
defparam s_rxgoodpacket_1_sqmuxa_2_4_cZ.INIT=16'h1000;
// @24:695
  LUT4 \s_state_ns_i_a3_0_0_cZ[4]  (
	.I0(s_state_1_d0),
	.I1(N_174),
	.I2(s_state_0[3]),
	.I3(s_state_1_2),
	.F(s_state_ns_i_a3_0_0[4])
);
defparam \s_state_ns_i_a3_0_0_cZ[4] .INIT=16'h5100;
// @21:120
  LUT4 \s_state_srsts_0_1_cZ[9]  (
	.I0(USBRST_rep2),
	.I1(N_196),
	.I2(N_224),
	.I3(usbp_rxact),
	.F(s_state_srsts_0_1[9])
);
defparam \s_state_srsts_0_1_cZ[9] .INIT=16'hFAFE;
// @21:120
  LUT4 \s_state_srsts_i_a3_2_cZ[7]  (
	.I0(N_190),
	.I1(s_rxerror),
	.I2(s_state_srsts_i_a3_1[7]),
	.I3(usbp_rxact),
	.F(s_state_srsts_i_a3_2[7])
);
defparam \s_state_srsts_i_a3_2_cZ[7] .INIT=16'h70F0;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[6]  (
	.I0(CO0),
	.I1(s_bufptr[6]),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[6])
);
defparam \s_txbuf_stop_7_cZ[6] .INIT=8'h5C;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[5]  (
	.I0(s_bufptr[5]),
	.I1(s_txbuf_tail_4),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[5])
);
defparam \s_txbuf_stop_7_cZ[5] .INIT=8'hCA;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[4]  (
	.I0(s_bufptr[4]),
	.I1(s_txbuf_tail_3),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[4])
);
defparam \s_txbuf_stop_7_cZ[4] .INIT=8'hCA;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[3]  (
	.I0(s_bufptr[3]),
	.I1(s_txbuf_tail_2),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[3])
);
defparam \s_txbuf_stop_7_cZ[3] .INIT=8'hCA;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[2]  (
	.I0(s_bufptr[2]),
	.I1(s_txbuf_tail_1),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[2])
);
defparam \s_txbuf_stop_7_cZ[2] .INIT=8'hCA;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[1]  (
	.I0(s_bufptr[1]),
	.I1(s_txbuf_tail_0),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[1])
);
defparam \s_txbuf_stop_7_cZ[1] .INIT=8'hCA;
// @24:1054
  LUT3 \s_txbuf_stop_7_cZ[0]  (
	.I0(TXROOM),
	.I1(s_bufptr[0]),
	.I2(usbt_in),
	.F(s_txbuf_stop_7[0])
);
defparam \s_txbuf_stop_7_cZ[0] .INIT=8'hAC;
// @24:1229
  LUT2 un12_usbt_fin_cZ (
	.I0(un9_usbt_fin),
	.I1(usbt_out),
	.F(un12_usbt_fin)
);
defparam un12_usbt_fin_cZ.INIT=4'h8;
// @24:695
  LUT2 s_state_tr5_1 (
	.I0(s_state_0[2]),
	.I1(usbt_in),
	.F(s_txbuf_stop_0_sqmuxa)
);
defparam s_state_tr5_1.INIT=4'h2;
// @21:120
  LUT2 \s_state_srsts_0_a3_1[4]  (
	.I0(N_252),
	.I1(s_rxgoodpacket_4_sqmuxa_5),
	.F(N_213_1)
);
defparam \s_state_srsts_0_a3_1[4] .INIT=4'h8;
// @21:120
  LUT3 \s_state_srsts_i_o2_0[7]  (
	.I0(serial2iis_data[1]),
	.I1(serial2iis_data[5]),
	.I2(N_187),
	.F(N_188)
);
defparam \s_state_srsts_i_o2_0[7] .INIT=8'hF9;
// @21:427
  LUT4 un1_crc16_buf_0_sqmuxa_i_o3 (
	.I0(N_174),
	.I1(N_176),
	.I2(s_state[2]),
	.I3(s_state[5]),
	.F(N_475)
);
defparam un1_crc16_buf_0_sqmuxa_i_o3.INIT=16'h0CAE;
// @24:866
  LUT2 usbc_in (
	.I0(un1_usbc_in_1z),
	.I1(usbt_in),
	.F(usbc_in_1z)
);
defparam usbc_in.INIT=4'h8;
// @21:427
  LUT4 un1_s_rxgoodpacket_2_sqmuxa_0_cZ (
	.I0(N_177),
	.I1(s_rxgoodpacket_4_sqmuxa_2),
	.I2(s_state[5]),
	.I3(un1_s_rxgoodpacket_2_sqmuxa_0_1),
	.F(un1_s_rxgoodpacket_2_sqmuxa_0)
);
defparam un1_s_rxgoodpacket_2_sqmuxa_0_cZ.INIT=16'hFF32;
// @24:868
  LUT4 usbc_setup (
	.I0(un1_usbc_in_1z),
	.I1(usbc_setup_0),
	.I2(N_291),
	.I3(s_state_9),
	.F(usbc_setup_1z)
);
defparam usbc_setup.INIT=16'h0008;
// @24:1159
  LUT3 s_state_2_sqmuxa_a1_0 (
	.I0(un7_usbt_endpt_NE_4),
	.I1(un7_usbt_endpt_NE_6_0),
	.I2(un7_usbt_endpt_NE_6_1),
	.F(s_state_2_sqmuxa_a1_0_1z)
);
defparam s_state_2_sqmuxa_a1_0.INIT=8'h01;
// @24:695
  LUT4 s_bufptr_1_sqmuxa_1_cZ (
	.I0(s_state_0[1]),
	.I1(un9_usbt_fin),
	.I2(N_233_2),
	.I3(s_state_1_5),
	.F(s_bufptr_1_sqmuxa_1)
);
defparam s_bufptr_1_sqmuxa_1_cZ.INIT=16'h2000;
// @21:120
  LUT3 \s_state_srsts_0_a3_1_cZ[6]  (
	.I0(serial2iis_data[1]),
	.I1(serial2iis_data[5]),
	.I2(N_187),
	.F(s_state_srsts_0_a3_1[6])
);
defparam \s_state_srsts_0_a3_1_cZ[6] .INIT=8'h04;
// @21:312
  LUT2 s_rxgoodpacket_1_sqmuxa_2_2_cZ (
	.I0(crc5_buf_5[0]),
	.I1(crc5_buf_5[2]),
	.F(s_rxgoodpacket_1_sqmuxa_2_2)
);
defparam s_rxgoodpacket_1_sqmuxa_2_2_cZ.INIT=4'h4;
// @21:312
  LUT2 s_rxgoodpacket_1_sqmuxa_2_3_cZ (
	.I0(crc5_buf_5[1]),
	.I1(crc5_buf_5[3]),
	.F(s_rxgoodpacket_1_sqmuxa_2_3)
);
defparam s_rxgoodpacket_1_sqmuxa_2_3_cZ.INIT=4'h4;
// @21:120
  LUT4 \s_state_srsts_i_a3_1_cZ[7]  (
	.I0(N_249),
	.I1(s_rxvalid_1z),
	.I2(s_state_1[4]),
	.I3(s_state_srsts_i_a3_0[7]),
	.F(s_state_srsts_i_a3_1[7])
);
defparam \s_state_srsts_i_a3_1_cZ[7] .INIT=16'h7F00;
// @24:886
  LUT3 usbt_isync (
	.I0(s_isync),
	.I1(un1_usbc_in_1z),
	.I2(usbc_dscoff_0),
	.F(usbt_isync_1z)
);
defparam usbt_isync.INIT=8'h2E;
// @24:734
  LUT3 un2_usbi_usbrst_1_i (
	.I0(USBRST),
	.I1(s_state_0[1]),
	.I2(s_state_4),
	.F(un2_usbi_usbrst_1_i_1z)
);
defparam un2_usbi_usbrst_1_i.INIT=8'h54;
// @21:120
  LUT4 \s_state_srsts_i_o2_1[7]  (
	.I0(s_state_1[4]),
	.I1(s_state[5]),
	.I2(s_state[6]),
	.I3(s_state[9]),
	.F(N_190)
);
defparam \s_state_srsts_i_o2_1[7] .INIT=16'hFFFE;
// @24:912
  LUT4 un2_s_rxbuffer_wren (
	.I0(s_state_0[1]),
	.I1(s_rxvalid_1z),
	.I2(s_state_1_5),
	.I3(usbp_rxact),
	.F(serial2iis_val)
);
defparam un2_s_rxbuffer_wren.INIT=16'h8000;
// @21:120
  LUT3 \s_state_srsts_0_o2[6]  (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[4]),
	.I2(s_rxgoodpacket_4_sqmuxa_5),
	.F(N_187)
);
defparam \s_state_srsts_0_o2[6] .INIT=8'h9F;
// @21:255
  LUT4 v_dataout_1_sqmuxa_i_a3 (
	.I0(s_state[2]),
	.I1(s_state[9]),
	.I2(s_txfirst),
	.I3(s_txready),
	.F(N_220)
);
defparam v_dataout_1_sqmuxa_i_a3.INIT=16'h1113;
// @21:213
  LUT4 P_TXRDY_i_a3 (
	.I0(s_state[2]),
	.I1(s_state_0[3]),
	.I2(s_txfirst),
	.I3(s_txready),
	.F(N_205)
);
defparam P_TXRDY_i_a3.INIT=16'h1113;
// @21:164
  LUT4 \crc5_upd.y_0_a3[0]  (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[7]),
	.I2(crc5_buf[2]),
	.I3(y_1[2]),
	.F(crc5_buf_5[0])
);
defparam \crc5_upd.y_0_a3[0] .INIT=16'h6996;
// @21:160
  LUT4 \crc5_upd.y_0_a3[4]  (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[5]),
	.I2(N_442),
	.I3(crc5_buf[2]),
	.F(crc5_buf_5[4])
);
defparam \crc5_upd.y_0_a3[4] .INIT=16'h6996;
// @21:120
  LUT3 \s_state_srsts_0_a2_0[4]  (
	.I0(USBRST_rep1),
	.I1(N_176),
	.I2(s_state[9]),
	.F(N_252)
);
defparam \s_state_srsts_0_a2_0[4] .INIT=8'h10;
// @21:162
  LUT4 \crc5_upd.y_0_a3[2]  (
	.I0(serial2iis_data[5]),
	.I1(serial2iis_data[7]),
	.I2(N_441),
	.I3(y_1[2]),
	.F(crc5_buf_5[2])
);
defparam \crc5_upd.y_0_a3[2] .INIT=16'h6996;
// @21:161
  LUT4 \crc5_upd.y_0_a3[3]  (
	.I0(serial2iis_data[4]),
	.I1(N_441),
	.I2(crc5_buf[0]),
	.I3(y_2[3]),
	.F(crc5_buf_5[3])
);
defparam \crc5_upd.y_0_a3[3] .INIT=16'h6996;
// @21:163
  LUT4 \crc5_upd.y_0_a3[1]  (
	.I0(serial2iis_data[1]),
	.I1(N_441),
	.I2(crc5_buf[3]),
	.I3(y_2[3]),
	.F(crc5_buf_5[1])
);
defparam \crc5_upd.y_0_a3[1] .INIT=16'h6996;
// @21:297
  LUT4 s_rxgoodpacket_4_sqmuxa_4_cZ (
	.I0(s_rxgoodpacket_4_sqmuxa_2_0),
	.I1(s_rxvalid_1z),
	.I2(s_state[9]),
	.I3(N_334_2),
	.F(s_rxgoodpacket_4_sqmuxa_4)
);
defparam s_rxgoodpacket_4_sqmuxa_4_cZ.INIT=16'h8000;
// @21:427
  LUT4 un1_s_rxgoodpacket_2_sqmuxa_0_1_cZ (
	.I0(USBRST_rep2),
	.I1(N_177),
	.I2(s_rxvalid_1z),
	.I3(s_state[9]),
	.F(un1_s_rxgoodpacket_2_sqmuxa_0_1)
);
defparam un1_s_rxgoodpacket_2_sqmuxa_0_1_cZ.INIT=16'hFFEA;
// @24:1159
  LUT3 s_state_2_sqmuxa_1_1_cZ (
	.I0(s_state_2_sqmuxa_1_0),
	.I1(N_291),
	.I2(s_state_9),
	.F(s_state_2_sqmuxa_1_1)
);
defparam s_state_2_sqmuxa_1_1_cZ.INIT=8'h02;
// @21:247
  LUT2 un1_reset_2_0dup_0_cZ (
	.I0(USBRST_rep2),
	.I1(N_225),
	.F(un1_reset_2_0dup_0)
);
defparam un1_reset_2_0dup_0_cZ.INIT=4'hE;
// @8:226
  LUT2 s_halt_out_1_sqmuxa_i (
	.I0(USBRST_rep2),
	.I1(s_state_4),
	.F(s_halt_out_1_sqmuxa_i_1z)
);
defparam s_halt_out_1_sqmuxa_i.INIT=4'hE;
// @21:161
  LUT2 \crc5_upd.y_0_a3_2[3]  (
	.I0(serial2iis_data[6]),
	.I1(N_442),
	.F(y_2[3])
);
defparam \crc5_upd.y_0_a3_2[3] .INIT=4'h6;
// @21:297
  LUT4 s_rxgoodpacket_4_sqmuxa_5_cZ (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[3]),
	.I2(serial2iis_data[6]),
	.I3(serial2iis_data[7]),
	.F(s_rxgoodpacket_4_sqmuxa_5)
);
defparam s_rxgoodpacket_4_sqmuxa_5_cZ.INIT=16'h1248;
// @21:320
  LUT3 un3_s_rxvalid_0_o3 (
	.I0(s_rxactive_fast_1z),
	.I1(s_rxerror),
	.I2(s_rxvalid_1z),
	.F(N_176)
);
defparam un3_s_rxvalid_0_o3.INIT=8'hDF;
// @21:120
  LUT2 \s_state_srsts_0_a2[4]  (
	.I0(USBRST_rep2),
	.I1(s_rxgoodpacket_4_sqmuxa_2),
	.F(N_251)
);
defparam \s_state_srsts_0_a2[4] .INIT=4'h4;
// @21:120
  LUT3 \s_state_srsts_i_a2_3_1[7]  (
	.I0(USBRST_rep1),
	.I1(s_rxvalid_1z),
	.I2(usbp_rxact),
	.F(N_236_1)
);
defparam \s_state_srsts_i_a2_3_1[7] .INIT=8'h40;
// @21:162
  LUT4 \crc5_upd.y_0_a3_1[2]  (
	.I0(serial2iis_data[1]),
	.I1(serial2iis_data[4]),
	.I2(crc5_buf[0]),
	.I3(crc5_buf[3]),
	.F(y_1[2])
);
defparam \crc5_upd.y_0_a3_1[2] .INIT=16'h6996;
// @24:1229
  LUT3 un9_usbt_fin_cZ (
	.I0(s_osync),
	.I1(s_finished_fast),
	.I2(usbt_osync),
	.F(un9_usbt_fin)
);
defparam un9_usbt_fin_cZ.INIT=8'h84;
// @21:213
  LUT3 P_TXRDY_i_o3 (
	.I0(s_state[2]),
	.I1(s_txfirst),
	.I2(s_txready),
	.F(N_174)
);
defparam P_TXRDY_i_o3.INIT=8'h57;
// @21:255
  LUT2 s_state_10_sqmuxa_0_a3dup_cZ (
	.I0(USBRST_rep2),
	.I1(N_248),
	.F(s_state_10_sqmuxa_0_a3dup)
);
defparam s_state_10_sqmuxa_0_a3dup_cZ.INIT=4'h4;
// @21:206
  LUT3 P_RXFIN (
	.I0(s_rxerror),
	.I1(s_rxgoodpacket),
	.I2(usbp_rxact),
	.F(usbp_rxfin)
);
defparam P_RXFIN.INIT=8'h04;
// @24:866
  LUT4 un1_usbc_in (
	.I0(usbt_endpt[0]),
	.I1(usbt_endpt[1]),
	.I2(usbt_endpt[2]),
	.I3(usbt_endpt[3]),
	.F(un1_usbc_in_1z)
);
defparam un1_usbc_in.INIT=16'h0001;
// @24:1054
  LUT4 \s_halt_in_5[2]  (
	.I0(USBRST_rep2),
	.I1(s_halt_in[2]),
	.I2(usbc_clr_in[2]),
	.I3(usbc_sethlt_in[2]),
	.F(N_17_0)
);
defparam \s_halt_in_5[2] .INIT=16'h0504;
// @24:1054
  LUT4 \s_halt_in_5[1]  (
	.I0(USBRST_rep2),
	.I1(s_halt_in[1]),
	.I2(usbc_clr_in[1]),
	.I3(usbc_sethlt_in[1]),
	.F(N_21_0)
);
defparam \s_halt_in_5[1] .INIT=16'h0504;
// @21:247
  LUT4 un1_reset_2_0_a3 (
	.I0(s_state[2]),
	.I1(s_state[9]),
	.I2(s_txfirst),
	.I3(s_txready),
	.F(N_225)
);
defparam un1_reset_2_0_a3.INIT=16'h0013;
// @21:120
  LUT3 \s_state_srsts_0_a3_1[9]  (
	.I0(s_rxgoodpacket_4_sqmuxa_2),
	.I1(s_rxvalid_1z),
	.I2(s_state[9]),
	.F(N_224)
);
defparam \s_state_srsts_0_a3_1[9] .INIT=8'h20;
// @24:953
  LUT3 n_1_sqmuxa_7_0_cZ (
	.I0(usbc_dscinx[1]),
	.I1(usbc_dscinx[2]),
	.I2(usbc_dscinx[3]),
	.F(n_1_sqmuxa_7_0)
);
defparam n_1_sqmuxa_7_0_cZ.INIT=8'h01;
// @21:297
  LUT3 s_rxgoodpacket_4_sqmuxa_2_0_cZ (
	.I0(serial2iis_data[1]),
	.I1(serial2iis_data[5]),
	.I2(s_rxgoodpacket_4_sqmuxa_2),
	.F(s_rxgoodpacket_4_sqmuxa_2_0)
);
defparam s_rxgoodpacket_4_sqmuxa_2_0_cZ.INIT=8'h60;
// @21:120
  LUT4 \s_state_srsts_0_a3_0_0[5]  (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(serial2iis_data[4]),
	.I3(serial2iis_data[5]),
	.F(s_state_srsts_0_a3_0[5])
);
defparam \s_state_srsts_0_a3_0_0[5] .INIT=16'h0008;
// @24:1159
  LUT3 s_state_2_sqmuxa_1_0_cZ (
	.I0(s_state_1_d0),
	.I1(s_in),
	.I2(s_state_0[9]),
	.F(s_state_2_sqmuxa_1_0)
);
defparam s_state_2_sqmuxa_1_0_cZ.INIT=8'h08;
// @21:255
  LUT3 v_dataout_1_sqmuxa_idup_0_cZ (
	.I0(USBRST_rep1),
	.I1(s_state[2]),
	.I2(usbp_rxact),
	.F(v_dataout_1_sqmuxa_idup_0)
);
defparam v_dataout_1_sqmuxa_idup_0_cZ.INIT=8'hBA;
// @21:439
  LUT3 PHY_TXVALID_3_0_1_cZ (
	.I0(s_state[1]),
	.I1(s_state[2]),
	.I2(s_state_0[3]),
	.F(PHY_TXVALID_3_0_1)
);
defparam PHY_TXVALID_3_0_1_cZ.INIT=8'hFE;
// @21:120
  LUT4 \s_state_srsts_i_a3_0_cZ[7]  (
	.I0(s_state[0]),
	.I1(s_state_1[7]),
	.I2(s_txready),
	.I3(usbp_rxact),
	.F(s_state_srsts_i_a3_0[7])
);
defparam \s_state_srsts_i_a3_0_cZ[7] .INIT=16'h135F;
// @21:247
  LUT3 \v_crc_data_7_d_cZ[3]  (
	.I0(serial2iis_data[3]),
	.I1(s_state[5]),
	.I2(s_sendpid_3),
	.F(v_crc_data_7_d[3])
);
defparam \v_crc_data_7_d_cZ[3] .INIT=8'hB8;
// @21:247
  LUT3 \v_crc_data_7_d_cZ[2]  (
	.I0(serial2iis_data[2]),
	.I1(s_state[5]),
	.I2(s_sendpid_2),
	.F(v_crc_data_7_d[2])
);
defparam \v_crc_data_7_d_cZ[2] .INIT=8'hB8;
// @21:247
  LUT3 \v_crc_data_7_d_cZ[4]  (
	.I0(serial2iis_data[4]),
	.I1(s_state[5]),
	.I2(s_sendpid_0),
	.F(v_crc_data_7_d[4])
);
defparam \v_crc_data_7_d_cZ[4] .INIT=8'h8B;
// @21:247
  LUT3 \v_crc_data_7_d_cZ[6]  (
	.I0(serial2iis_data[6]),
	.I1(s_state[5]),
	.I2(s_sendpid_2),
	.F(v_crc_data_7_d[6])
);
defparam \v_crc_data_7_d_cZ[6] .INIT=8'h8B;
// @21:427
  LUT2 un1_s_rxgoodpacket_2_sqmuxa_0_o3_0 (
	.I0(s_state_1[4]),
	.I1(s_state[6]),
	.F(N_177)
);
defparam un1_s_rxgoodpacket_2_sqmuxa_0_o3_0.INIT=4'hE;
// @21:160
  LUT2 \crc5_upd.y_0_a2[4]  (
	.I0(serial2iis_data[3]),
	.I1(crc5_buf[1]),
	.F(N_442)
);
defparam \crc5_upd.y_0_a2[4] .INIT=4'h6;
// @24:1069
  LUT2 un1_usbi_usbrst (
	.I0(RESET_IN),
	.I1(USBRST_rep1),
	.F(un1_usbi_usbrst_1z)
);
defparam un1_usbi_usbrst.INIT=4'hE;
// @21:297
  LUT2 s_rxgoodpacket_4_sqmuxa_1 (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.F(N_334_2)
);
defparam s_rxgoodpacket_4_sqmuxa_1.INIT=4'h4;
// @21:120
  LUT2 \s_state_srsts_i_a2_0_2[7]  (
	.I0(s_rxactive_fast_1z),
	.I1(s_rxvalid_1z),
	.F(N_233_2)
);
defparam \s_state_srsts_i_a2_0_2[7] .INIT=4'h8;
// @21:163
  LUT2 \crc5_upd.y_0_a2[1]  (
	.I0(serial2iis_data[0]),
	.I1(crc5_buf[4]),
	.F(N_441)
);
defparam \crc5_upd.y_0_a2[1] .INIT=4'h6;
// @21:297
  LUT2 s_rxgoodpacket_4_sqmuxa_2_cZ (
	.I0(s_rxerror),
	.I1(usbp_rxact),
	.F(s_rxgoodpacket_4_sqmuxa_2)
);
defparam s_rxgoodpacket_4_sqmuxa_2_cZ.INIT=4'h4;
// @21:120
  LUT2 \s_state_srsts_i_a2_4[7]  (
	.I0(USBRST_rep1),
	.I1(usbp_rxact),
	.F(N_249)
);
defparam \s_state_srsts_i_a2_4[7] .INIT=4'h4;
// @21:255
  LUT2 s_state_10_sqmuxa_0_a2 (
	.I0(s_state[1]),
	.I1(s_txready),
	.F(N_248)
);
defparam s_state_10_sqmuxa_0_a2.INIT=4'h8;
// @24:883
  LUT2 usbc_send_i_m_0 (
	.I0(s_state_1_0),
	.I1(s_state_2[3]),
	.F(usbc_send_i_m_0_1z)
);
defparam usbc_send_i_m_0.INIT=4'h1;
// @24:868
  LUT2 usbc_setup_0_cZ (
	.I0(s_setup),
	.I1(s_state_0[9]),
	.F(usbc_setup_0)
);
defparam usbc_setup_0_cZ.INIT=4'h2;
// @24:866
  LUT2 usbt_txdat_sn_m1_0_cZ (
	.I0(s_state_1_0),
	.I1(s_state_1_1),
	.F(usbt_txdat_sn_m1_0)
);
defparam usbt_txdat_sn_m1_0_cZ.INIT=4'h1;
// @21:189
  LUT2 \crc16_upd.v_crc16_new_0[9]  (
	.I0(crc16_buf[1]),
	.I1(crc16_buf[15]),
	.F(v_crc16_new_0[9])
);
defparam \crc16_upd.v_crc16_new_0[9] .INIT=4'h6;
// @21:297
  LUT3 s_rxgoodpacket_4_sqmuxa_cZ (
	.I0(serial2iis_data[4]),
	.I1(s_rxgoodpacket_4_sqmuxa_4),
	.I2(s_rxgoodpacket_4_sqmuxa_5),
	.F(s_rxgoodpacket_4_sqmuxa)
);
defparam s_rxgoodpacket_4_sqmuxa_cZ.INIT=8'h80;
// @24:710
  LUT4 g0_0_cZ (
	.I0(N_324),
	.I1(N_362),
	.I2(g1_1z),
	.I3(g1_0),
	.F(un1_s_state_1_sqmuxa_0)
);
defparam g0_0_cZ.INIT=16'hFFC8;
// @24:710
  LUT4 g1 (
	.I0(N_344_1),
	.I1(un7_usbt_endpt_NE_6),
	.I2(g0_0),
	.I3(g0_4),
	.F(g1_0)
);
defparam g1.INIT=16'hAAA8;
  LUT4 g0_4_cZ (
	.I0(ANB1),
	.I1(q_txbuf_head[7]),
	.I2(un7_usbt_endpt_6),
	.I3(g0_2),
	.F(g0_4)
);
defparam g0_4_cZ.INIT=16'hFFF6;
  LUT4 g0_2_cZ (
	.I0(q_txbuf_head[8]),
	.I1(q_txbuf_head[9]),
	.I2(s_txbuf_tail_7),
	.I3(s_txbuf_tail_8),
	.F(g0_2)
);
defparam g0_2_cZ.INIT=16'h7BDE;
  LUT2 g0_0_0 (
	.I0(s_txprev_full),
	.I1(un7_usbt_endpt_NE_5_0),
	.F(g0_0)
);
defparam g0_0_0.INIT=4'hE;
// @24:710
  LUT3 g0_5 (
	.I0(un5_usbt_txrdy_1z),
	.I1(N_4_0),
	.I2(g1_2_1z),
	.F(un1_s_state_2_sqmuxa_0)
);
defparam g0_5.INIT=8'hDC;
// @24:695
  LUT4 g0_6 (
	.I0(s_state_0_d0),
	.I1(N_205),
	.I2(s_state_1_2),
	.I3(usbt_in),
	.F(un1_m3_i_a3_1)
);
defparam g0_6.INIT=16'h2000;
  LUT4 g1_2 (
	.I0(s_state_0_d0),
	.I1(N_205),
	.I2(s_state_1_2),
	.I3(usbt_in),
	.F(g1_2_1z)
);
defparam g1_2.INIT=16'h2000;
  LUT3 g0_3_2 (
	.I0(q_txbuf_head[9]),
	.I1(s_txbuf_tail_8),
	.I2(un7_usbt_endpt_NE_5),
	.F(g0_3_2_1z)
);
defparam g0_3_2.INIT=8'hF6;
// @24:710
  LUT2 g0_0_a3 (
	.I0(s_bufptr_1_sqmuxa_1),
	.I1(usbt_out),
	.F(N_4_0)
);
defparam g0_0_a3.INIT=4'h8;
  LUT4 g2_N_2L1_cZ (
	.I0(s_state_1_d0),
	.I1(s_in),
	.I2(s_state_0[9]),
	.I3(s_state_9),
	.F(g2_N_2L1)
);
defparam g2_N_2L1_cZ.INIT=16'h0008;
  LUT2 g2_N_7L13_1_mb_1_cZ (
	.I0(un8_s_txbuf_tail_NE_6_0),
	.I1(un8_s_txbuf_tail_NE_6_1),
	.F(g2_N_7L13_1_mb_1)
);
defparam g2_N_7L13_1_mb_1_cZ.INIT=4'h1;
  LUT4 g2_N_7L13_1_mb (
	.I0(un8_s_txbuf_tail_NE_5),
	.I1(g2_N_2L1),
	.I2(g2_N_7L13_1_mb_1),
	.I3(s_state_2_sqmuxa_a0_0),
	.F(g2_N_7L13_1)
);
defparam g2_N_7L13_1_mb.INIT=16'h7333;
// @21:194
  LUT4 \crc16_upd.v_crc16_new_4_rep1  (
	.I0(crc16_buf[10]),
	.I1(crc16_buf[11]),
	.I2(v_crc_data_7[4]),
	.I3(v_crc_data_7[5]),
	.F(crc16_buf_5_4_rep1)
);
defparam \crc16_upd.v_crc16_new_4_rep1 .INIT=16'h6996;
// @21:198
  LUT4 \crc16_upd.v_crc16_new_2_rep1  (
	.I0(crc16_buf[8]),
	.I1(crc16_buf[9]),
	.I2(v_crc_data_7[6]),
	.I3(v_crc_data_7[7]),
	.F(crc16_buf_5_2_rep1)
);
defparam \crc16_upd.v_crc16_new_2_rep1 .INIT=16'h6996;
// @21:120
  LUT4 \s_state_srsts_0_o3[9]  (
	.I0(s_state_1[4]),
	.I1(s_state[5]),
	.I2(s_state[6]),
	.I3(s_state_1[7]),
	.F(N_196)
);
defparam \s_state_srsts_0_o3[9] .INIT=16'hFFFE;
// @24:1159
  LUT4 s_state_2_sqmuxa_a0_0_cZ (
	.I0(s_bufptr[9]),
	.I1(s_txbuf_stop_0),
	.I2(s_txprev_acked),
	.I3(un8_s_txbuf_tail_8),
	.F(s_state_2_sqmuxa_a0_0)
);
defparam s_state_2_sqmuxa_a0_0_cZ.INIT=16'h0009;
// @24:953
  LUT4 n_1_sqmuxa_7 (
	.I0(n_1_sqmuxa_6),
	.I1(s23_0),
	.I2(n_1_sqmuxa_7_0),
	.I3(usbc_dsctyp_0),
	.F(N_374_i_0)
);
defparam n_1_sqmuxa_7.INIT=16'h8000;
  LUT3 \s_bufptr_0_0[8]  (
	.I0(un1_s_bufptr_cry_8_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[8]),
	.F(N_233_0)
);
defparam \s_bufptr_0_0[8] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[7]  (
	.I0(un1_s_bufptr_cry_7_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[7]),
	.F(N_232_0)
);
defparam \s_bufptr_0_0[7] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[6]  (
	.I0(un1_s_bufptr_cry_6_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[6]),
	.F(N_231_0)
);
defparam \s_bufptr_0_0[6] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[5]  (
	.I0(un1_s_bufptr_cry_5_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[5]),
	.F(N_230_0)
);
defparam \s_bufptr_0_0[5] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[4]  (
	.I0(un1_s_bufptr_cry_4_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[4]),
	.F(N_229_0)
);
defparam \s_bufptr_0_0[4] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[3]  (
	.I0(un1_s_bufptr_cry_3_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[3]),
	.F(N_228_0)
);
defparam \s_bufptr_0_0[3] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[2]  (
	.I0(un1_s_bufptr_cry_2_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[2]),
	.F(N_227_0)
);
defparam \s_bufptr_0_0[2] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[1]  (
	.I0(un1_s_bufptr_cry_1_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[1]),
	.F(N_226_0)
);
defparam \s_bufptr_0_0[1] .INIT=8'hF8;
  LUT3 \s_bufptr_0_0[0]  (
	.I0(un1_s_bufptr_cry_0_0_SUM),
	.I1(un1_s_state_2_sqmuxa_1_1z),
	.I2(s_bufptr_12_iv_0[0]),
	.F(N_225_0)
);
defparam \s_bufptr_0_0[0] .INIT=8'hF8;
  LUT3 N_147_i_0_cZ (
	.I0(N_192),
	.I1(N_210),
	.I2(s_state[2]),
	.F(N_147_i_0)
);
defparam N_147_i_0_cZ.INIT=8'h31;
  LUT3 N_154_i_0_cZ (
	.I0(N_184),
	.I1(s_state_srsts_i_a3_3[7]),
	.I2(usbp_txdat[0]),
	.F(N_154_i_0)
);
defparam N_154_i_0_cZ.INIT=8'h37;
  LUT3 N_145_i_0_cZ (
	.I0(N_207),
	.I1(s_state[2]),
	.I2(s_txready),
	.F(N_145_i_0)
);
defparam N_145_i_0_cZ.INIT=8'h45;
  LUT3 N_149_i_0_cZ (
	.I0(N_182),
	.I1(N_212),
	.I2(s_state_0[3]),
	.F(N_149_i_0)
);
defparam N_149_i_0_cZ.INIT=8'h31;
  LUT3 s_state_8_sqmuxa_0_a3_0 (
	.I0(s_state_0[3]),
	.I1(usbp_txdat[0]),
	.I2(usbp_txdat[1]),
	.F(s_state_8_sqmuxa_0)
);
defparam s_state_8_sqmuxa_0_a3_0.INIT=8'h80;
  LUT3 s_state_1_sqmuxa_1_0 (
	.I0(N_344_1),
	.I1(s_txprev_full),
	.I2(un7_usbt_endpt_NE),
	.F(s_state_nsss_0_0)
);
defparam s_state_1_sqmuxa_1_0.INIT=8'hA8;
  LUT3 N_143_i_0_cZ (
	.I0(N_248),
	.I1(s_state[0]),
	.I2(s_txready),
	.F(N_143_i_0)
);
defparam N_143_i_0_cZ.INIT=8'hAE;
  LUT3 \v_dataout_24_ivdup_1[1]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[1]),
	.I2(s_dataout[1]),
	.F(N_901_0)
);
defparam \v_dataout_24_ivdup_1[1] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[7]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[7]),
	.I2(s_dataout[7]),
	.F(N_897_0)
);
defparam \v_dataout_24_ivdup_1[7] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[6]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[6]),
	.I2(s_dataout[6]),
	.F(N_893_0)
);
defparam \v_dataout_24_ivdup_1[6] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[5]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[5]),
	.I2(s_dataout[5]),
	.F(N_889_0)
);
defparam \v_dataout_24_ivdup_1[5] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[4]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[4]),
	.I2(s_dataout[4]),
	.F(N_885_0)
);
defparam \v_dataout_24_ivdup_1[4] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[3]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[3]),
	.I2(s_dataout[3]),
	.F(N_881_0)
);
defparam \v_dataout_24_ivdup_1[3] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[2]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[2]),
	.I2(s_dataout[2]),
	.F(N_877_0)
);
defparam \v_dataout_24_ivdup_1[2] .INIT=8'hEC;
  LUT3 \v_dataout_24_ivdup_1[0]  (
	.I0(un1_reset_2_0dup),
	.I1(v_dataout_11_mdup[0]),
	.I2(s_dataout[0]),
	.F(N_873_0)
);
defparam \v_dataout_24_ivdup_1[0] .INIT=8'hEC;
  LUT3 \s_state_srsts_0_0[9]  (
	.I0(s_state[9]),
	.I1(usbp_rxact),
	.I2(usbp_txact),
	.F(s_state_nss_0[0])
);
defparam \s_state_srsts_0_0[9] .INIT=8'h02;
// @21:94
  DFFRE \PHY_DATAOUT[0]  (
	.Q(PHY_DATAOUT_d[0]),
	.D(v_dataout_24[0]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[1]  (
	.Q(PHY_DATAOUT_d[1]),
	.D(v_dataout_24[1]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[2]  (
	.Q(PHY_DATAOUT_d[2]),
	.D(v_dataout_24[2]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[3]  (
	.Q(PHY_DATAOUT_d[3]),
	.D(v_dataout_24[3]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[4]  (
	.Q(PHY_DATAOUT_d[4]),
	.D(v_dataout_24[4]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[5]  (
	.Q(PHY_DATAOUT_d[5]),
	.D(v_dataout_24[5]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[6]  (
	.Q(PHY_DATAOUT_d[6]),
	.D(v_dataout_24[6]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:94
  DFFRE \PHY_DATAOUT[7]  (
	.Q(PHY_DATAOUT_d[7]),
	.D(v_dataout_24[7]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:97
  DFFRE PHY_TXVALID (
	.Q(PHY_TXVALID_d),
	.D(PHY_TXVALID_3),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso),
	.CE(un1_s_state_5_i)
);
// @21:134
  DFFSE s_rxgoodpacket_Z (
	.Q(s_rxgoodpacket),
	.D(s_rxgoodpacket_1_sqmuxa_3),
	.CLK(PHY_CLKOUT),
	.SET(N_163_i),
	.CE(un1_s_rxgoodpacket_2_sqmuxa_0)
);
// @21:142
  DFFSE \crc16_buf_Z[0]  (
	.Q(crc16_buf[0]),
	.D(crc16_buf_5[0]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[1]  (
	.Q(crc16_buf[1]),
	.D(crc16_buf_5[1]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[2]  (
	.Q(crc16_buf[2]),
	.D(crc16_buf_5_2_rep1),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[3]  (
	.Q(crc16_buf[3]),
	.D(crc16_buf_5[3]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[4]  (
	.Q(crc16_buf[4]),
	.D(crc16_buf_5_4_rep1),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[5]  (
	.Q(crc16_buf[5]),
	.D(crc16_buf_5[5]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[6]  (
	.Q(crc16_buf[6]),
	.D(crc16_buf_5[6]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[7]  (
	.Q(crc16_buf[7]),
	.D(crc16_buf_5[7]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[8]  (
	.Q(crc16_buf[8]),
	.D(crc16_buf_5[8]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[9]  (
	.Q(crc16_buf[9]),
	.D(crc16_buf_5[9]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[10]  (
	.Q(crc16_buf[10]),
	.D(crc16_buf[2]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[11]  (
	.Q(crc16_buf[11]),
	.D(crc16_buf[3]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[12]  (
	.Q(crc16_buf[12]),
	.D(crc16_buf[4]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[13]  (
	.Q(crc16_buf[13]),
	.D(crc16_buf[5]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[14]  (
	.Q(crc16_buf[14]),
	.D(crc16_buf[6]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:142
  DFFSE \crc16_buf_Z[15]  (
	.Q(crc16_buf[15]),
	.D(crc16_buf_5[15]),
	.CLK(PHY_CLKOUT),
	.SET(crc16_buf_27),
	.CE(N_167_i)
);
// @21:141
  DFFSE \crc5_buf_Z[0]  (
	.Q(crc5_buf[0]),
	.D(crc5_buf_5[0]),
	.CLK(PHY_CLKOUT),
	.SET(crc5_buf_29),
	.CE(N_169_i)
);
// @21:141
  DFFSE \crc5_buf_Z[1]  (
	.Q(crc5_buf[1]),
	.D(crc5_buf_5[1]),
	.CLK(PHY_CLKOUT),
	.SET(crc5_buf_29),
	.CE(N_169_i)
);
// @21:141
  DFFSE \crc5_buf_Z[2]  (
	.Q(crc5_buf[2]),
	.D(crc5_buf_5[2]),
	.CLK(PHY_CLKOUT),
	.SET(crc5_buf_29),
	.CE(N_169_i)
);
// @21:141
  DFFSE \crc5_buf_Z[3]  (
	.Q(crc5_buf[3]),
	.D(crc5_buf_5[3]),
	.CLK(PHY_CLKOUT),
	.SET(crc5_buf_29),
	.CE(N_169_i)
);
// @21:141
  DFFSE \crc5_buf_Z[4]  (
	.Q(crc5_buf[4]),
	.D(crc5_buf_5[4]),
	.CLK(PHY_CLKOUT),
	.SET(crc5_buf_29),
	.CE(N_169_i)
);
// @21:124
  DFF s_rxactive_fast (
	.Q(s_rxactive_fast_1z),
	.D(RxActive_d),
	.CLK(PHY_CLKOUT)
);
// @21:128
  DFF s_txready_Z (
	.Q(s_txready),
	.D(TxReady_d),
	.CLK(PHY_CLKOUT)
);
// @21:126
  DFF s_rxerror_Z (
	.Q(s_rxerror),
	.D(RxError_d),
	.CLK(PHY_CLKOUT)
);
// @21:125
  DFF s_rxvalid (
	.Q(s_rxvalid_1z),
	.D(RxValid_d),
	.CLK(PHY_CLKOUT)
);
// @21:124
  DFF s_rxactive (
	.Q(usbp_rxact),
	.D(RxActive_d),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[0]  (
	.Q(serial2iis_data[0]),
	.D(DataIn_d[0]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[7]  (
	.Q(serial2iis_data[7]),
	.D(DataIn_d[7]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[6]  (
	.Q(serial2iis_data[6]),
	.D(DataIn_d[6]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[5]  (
	.Q(serial2iis_data[5]),
	.D(DataIn_d[5]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[4]  (
	.Q(serial2iis_data[4]),
	.D(DataIn_d[4]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[3]  (
	.Q(serial2iis_data[3]),
	.D(DataIn_d[3]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[2]  (
	.Q(serial2iis_data[2]),
	.D(DataIn_d[2]),
	.CLK(PHY_CLKOUT)
);
// @21:127
  DFF \s_datain[1]  (
	.Q(serial2iis_data[1]),
	.D(DataIn_d[1]),
	.CLK(PHY_CLKOUT)
);
  DFF \s_state[4]  (
	.Q(s_state_1[4]),
	.D(s_state_nss[5]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state[4] .INIT=1'b0;
  DFF \s_state_Z[5]  (
	.Q(s_state[5]),
	.D(s_state_nss[4]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state_Z[5] .INIT=1'b0;
  DFF \s_state_Z[6]  (
	.Q(s_state[6]),
	.D(s_state_nss[3]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state_Z[6] .INIT=1'b0;
  DFFR \s_state_Z[2]  (
	.Q(s_state[2]),
	.D(N_147_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[2] .INIT=1'b0;
  DFFR \s_state[7]  (
	.Q(s_state_1[7]),
	.D(N_154_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state[7] .INIT=1'b0;
  DFFR \s_state_Z[1]  (
	.Q(s_state[1]),
	.D(N_145_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[1] .INIT=1'b0;
  DFFR \s_state[3]  (
	.Q(s_state_0[3]),
	.D(N_149_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state[3] .INIT=1'b0;
  DFFR s_txfirst_Z (
	.Q(s_txfirst),
	.D(s_state_8_sqmuxa_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam s_txfirst_Z.INIT=1'b0;
  DFFR \s_state_Z[0]  (
	.Q(s_state[0]),
	.D(N_143_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[0] .INIT=1'b0;
// @21:131
  DFFS \s_dataout_Z[1]  (
	.Q(s_dataout[1]),
	.D(N_901_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[1])
);
// @21:131
  DFFS \s_dataout_Z[7]  (
	.Q(s_dataout[7]),
	.D(N_897_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[7])
);
// @21:131
  DFFS \s_dataout_Z[6]  (
	.Q(s_dataout[6]),
	.D(N_893_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[6])
);
// @21:131
  DFFS \s_dataout_Z[5]  (
	.Q(s_dataout[5]),
	.D(N_889_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[5])
);
// @21:131
  DFFS \s_dataout_Z[4]  (
	.Q(s_dataout[4]),
	.D(N_885_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[4])
);
// @21:131
  DFFS \s_dataout_Z[3]  (
	.Q(s_dataout[3]),
	.D(N_881_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[3])
);
// @21:131
  DFFS \s_dataout_Z[2]  (
	.Q(s_dataout[2]),
	.D(N_877_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[2])
);
// @21:131
  DFFS \s_dataout_Z[0]  (
	.Q(s_dataout[0]),
	.D(N_873_0),
	.CLK(PHY_CLKOUT),
	.SET(v_dataout_24_ivdup_0[0])
);
  DFFS \s_state_Z[9]  (
	.Q(s_state[9]),
	.D(s_state_nss_0[0]),
	.CLK(PHY_CLKOUT),
	.SET(s_state_srsts_0_1[9])
);
defparam \s_state_Z[9] .INIT=1'b1;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* usb_packet */

module usb_transact_false (
  serial2iis_data,
  usbc_addr,
  usbc_sethlt_out_0,
  usbc_clr_out_0,
  s_halt_out_0,
  usbt_endpt,
  usbc_txdat_0,
  s_state_0,
  s_state_1_0,
  s_state_3,
  s_state_0_d0,
  s_state_11,
  s_state_6,
  s_state_2,
  s_state_8,
  s_state_5,
  usbp_txdat,
  txbuf_rdat_0,
  descrom_rdat_0,
  s_state_ns_0,
  s_state_ns_1_tz_0,
  usbt_txdat,
  s_sendpid_2,
  s_sendpid_0,
  s_sendpid_3,
  s_finished_fast_1z,
  usbt_osync,
  usbt_stall_iv_i,
  PHY_CLKOUT,
  N_334_2,
  N_487_0,
  s_setup_1z,
  N_216,
  s_rxactive_fast,
  N_216_i_1z,
  s_rxvalid,
  N_359_0,
  un1_usbc_in_2,
  ST_OUTRECV_flag_0_sqmuxa,
  N_291,
  s_in_1z,
  usbc_send_i_m_0,
  USBRST_rep1,
  N_355,
  un5_usbt_rxrdy,
  usbc_stall,
  N_174,
  usbp_rxfin,
  N_205,
  USBRST_rep2,
  usbt_fin,
  usbt_isync,
  N_233_2,
  USBRST,
  N_354,
  N_330,
  N_324,
  un1_usbc_in,
  N_399,
  usbp_rxact,
  usbp_txact,
  N_300,
  N_249,
  N_362,
  usbt_txdat_sn_N_2,
  N_398,
  un5_p_txact,
  N_236_1,
  N_305,
  usbt_out,
  usbt_in
)
;
input [7:0] serial2iis_data ;
input [6:0] usbc_addr ;
input usbc_sethlt_out_0 ;
input usbc_clr_out_0 ;
input s_halt_out_0 ;
output [3:0] usbt_endpt ;
input usbc_txdat_0 ;
input [7:0] s_state_0 ;
input s_state_1_0 ;
output s_state_3 ;
input s_state_0_d0 ;
output s_state_11 ;
output s_state_6 ;
output s_state_2 ;
output s_state_8 ;
output s_state_5 ;
output [7:0] usbp_txdat ;
input txbuf_rdat_0 ;
input descrom_rdat_0 ;
output s_state_ns_0 ;
input s_state_ns_1_tz_0 ;
input [7:2] usbt_txdat ;
output s_sendpid_2 ;
output s_sendpid_0 ;
output s_sendpid_3 ;
output s_finished_fast_1z ;
output usbt_osync ;
input usbt_stall_iv_i ;
input PHY_CLKOUT ;
input N_334_2 ;
output N_487_0 ;
output s_setup_1z ;
output N_216 ;
input s_rxactive_fast ;
output N_216_i_1z ;
input s_rxvalid ;
output N_359_0 ;
input un1_usbc_in_2 ;
output ST_OUTRECV_flag_0_sqmuxa ;
output N_291 ;
output s_in_1z ;
input usbc_send_i_m_0 ;
input USBRST_rep1 ;
output N_355 ;
input un5_usbt_rxrdy ;
input usbc_stall ;
input N_174 ;
input usbp_rxfin ;
input N_205 ;
input USBRST_rep2 ;
output usbt_fin ;
input usbt_isync ;
input N_233_2 ;
input USBRST ;
output N_354 ;
input N_330 ;
input N_324 ;
input un1_usbc_in ;
input N_399 ;
input usbp_rxact ;
output usbp_txact ;
output N_300 ;
input N_249 ;
output N_362 ;
input usbt_txdat_sn_N_2 ;
input N_398 ;
output un5_p_txact ;
input N_236_1 ;
output N_305 ;
output usbt_out ;
output usbt_in ;
wire usbc_sethlt_out_0 ;
wire usbc_clr_out_0 ;
wire s_halt_out_0 ;
wire usbc_txdat_0 ;
wire s_state_1_0 ;
wire s_state_3 ;
wire s_state_0_d0 ;
wire s_state_11 ;
wire s_state_6 ;
wire s_state_2 ;
wire s_state_8 ;
wire s_state_5 ;
wire txbuf_rdat_0 ;
wire descrom_rdat_0 ;
wire s_state_ns_0 ;
wire s_state_ns_1_tz_0 ;
wire s_sendpid_2 ;
wire s_sendpid_0 ;
wire s_sendpid_3 ;
wire s_finished_fast_1z ;
wire usbt_osync ;
wire usbt_stall_iv_i ;
wire PHY_CLKOUT ;
wire N_334_2 ;
wire N_487_0 ;
wire s_setup_1z ;
wire N_216 ;
wire s_rxactive_fast ;
wire N_216_i_1z ;
wire s_rxvalid ;
wire N_359_0 ;
wire un1_usbc_in_2 ;
wire ST_OUTRECV_flag_0_sqmuxa ;
wire N_291 ;
wire s_in_1z ;
wire usbc_send_i_m_0 ;
wire USBRST_rep1 ;
wire N_355 ;
wire un5_usbt_rxrdy ;
wire usbc_stall ;
wire N_174 ;
wire usbp_rxfin ;
wire N_205 ;
wire USBRST_rep2 ;
wire usbt_fin ;
wire usbt_isync ;
wire N_233_2 ;
wire USBRST ;
wire N_354 ;
wire N_330 ;
wire N_324 ;
wire un1_usbc_in ;
wire N_399 ;
wire usbp_rxact ;
wire usbp_txact ;
wire N_300 ;
wire N_249 ;
wire N_362 ;
wire usbt_txdat_sn_N_2 ;
wire N_398 ;
wire un5_p_txact ;
wire N_236_1 ;
wire N_305 ;
wire usbt_out ;
wire usbt_in ;
wire [2:2] s_state_srsts_i_3;
wire [13:12] s_state_srsts_0_1;
wire [13:1] s_state_nss;
wire [0:0] s_state_ns_i_a3_0_2;
wire [13:0] s_state;
wire [0:0] P_TXDAT_d;
wire [5:5] P_TXDAT_0;
wire [13:13] s_state_srsts_0_4_tz;
wire [13:13] s_state_srsts_0_4_0;
wire [2:1] s_state_srsts_i_2;
wire [0:0] s_state_ns_i_a3_2;
wire [0:0] s_state_ns_i_a3_2_0;
wire [2:1] s_state_srsts_i_1;
wire [13:12] s_state_srsts_0_0;
wire [0:0] s_state_srsts_0_a3_0_1;
wire [0:0] s_state_srsts_0_a3_0_2;
wire [5:5] s_state_srsts_i_a2_4;
wire [5:5] s_state_srsts_i_a2_5;
wire [8:0] wait_count;
wire [13:13] s_state_srsts_0_a2_0_0;
wire [1:1] s_state_srsts_i_a3_1;
wire [1:0] s_endptce;
wire [11:11] s_state_srsts_i_0;
wire [11:11] s_state_fast;
wire [7:0] wait_count_qxu_lofx;
wire [8:8] wait_count_qxu;
wire [0:0] s_state_nss_0;
wire [8:0] wait_count_s;
wire [7:0] wait_count_cry;
wire [8:8] wait_count_s_0_COUT;
wire N_258 ;
wire N_33_0 ;
wire N_238_i_0 ;
wire N_331 ;
wire N_331_i ;
wire N_357 ;
wire N_360 ;
wire N_361 ;
wire N_271 ;
wire N_287 ;
wire N_343_1 ;
wire N_406 ;
wire un14_s_in ;
wire N_594_tz ;
wire N_372 ;
wire N_348 ;
wire N_349 ;
wire N_387_1 ;
wire un17_p_rxrdy_NE ;
wire N_499 ;
wire un1_reset_5_0_a2_1 ;
wire un1_reset_5_0 ;
wire N_284 ;
wire N_276 ;
wire N_294 ;
wire N_269_i ;
wire N_305_0 ;
wire N_265_i ;
wire N_299 ;
wire N_267_i ;
wire NN_1 ;
wire un1_s_state_11_0 ;
wire s_prevrxact ;
wire N_319 ;
wire N_354_0 ;
wire s_sendpid_11_iv_0_320 ;
wire N_281 ;
wire N_298 ;
wire s_sendpid_3_sqmuxa ;
wire N_272 ;
wire un1_reset_3_i_a3_0 ;
wire N_413_i ;
wire N_301 ;
wire N_249_i ;
wire s_state_7_sqmuxa ;
wire N_321 ;
wire N_364 ;
wire N_290 ;
wire N_394 ;
wire N_313 ;
wire N_228_i ;
wire N_27_0 ;
wire N_345 ;
wire N_368 ;
wire N_342 ;
wire N_308 ;
wire N_374 ;
wire un17_p_rxrdy_2 ;
wire un17_p_rxrdy_NE_0 ;
wire un17_p_rxrdy_NE_1 ;
wire un17_p_rxrdy_NE_2 ;
wire N_273 ;
wire N_359 ;
wire N_309 ;
wire s_out ;
wire N_21_0 ;
wire T_IN_0_a3_sx ;
wire N_247_i_0 ;
wire N_236_i_0 ;
wire N_240_i_0 ;
wire N_251_i_0 ;
wire N_243_i_0 ;
wire N_253_i_0 ;
wire N_253_i_fast_0 ;
wire GND ;
wire VCC ;
wire N_26 ;
wire N_23 ;
wire N_22 ;
wire N_20 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_7 ;
wire N_6 ;
wire N_4 ;
wire N_3 ;
  INV s_out_r_0 (
	.I(N_258),
	.O(N_33_0)
);
  INV N_238_i_0_cZ (
	.I(s_state_srsts_i_3[2]),
	.O(N_238_i_0)
);
  INV N_331_i_cZ (
	.I(N_331),
	.O(N_331_i)
);
// @23:208
  LUT4 \s_state_srsts_0[12]  (
	.I0(N_357),
	.I1(N_360),
	.I2(N_361),
	.I3(s_state_srsts_0_1[12]),
	.F(s_state_nss[1])
);
defparam \s_state_srsts_0[12] .INIT=16'hFFFE;
// @23:208
  LUT4 \s_state_srsts_0_a3_3[12]  (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(N_271),
	.I3(N_287),
	.F(N_360)
);
defparam \s_state_srsts_0_a3_3[12] .INIT=16'h0010;
// @23:208
  LUT4 \s_state_srsts_0[4]  (
	.I0(N_343_1),
	.I1(N_406),
	.I2(s_state_3),
	.I3(un14_s_in),
	.F(s_state_nss[9])
);
defparam \s_state_srsts_0[4] .INIT=16'hA0EC;
// @24:695
  LUT4 \s_state_ns_i[0]  (
	.I0(N_594_tz),
	.I1(s_state_ns_i_a3_0_2[0]),
	.I2(usbt_in),
	.I3(usbt_out),
	.F(N_305)
);
defparam \s_state_ns_i[0] .INIT=16'hECA0;
// @23:208
  LUT4 \s_state_srsts_0_o2[12]  (
	.I0(N_236_1),
	.I1(N_357),
	.I2(N_372),
	.I3(s_state[13]),
	.F(N_271)
);
defparam \s_state_srsts_0_o2[12] .INIT=16'hFEFC;
// @23:208
  LUT4 \s_state_srsts_0[7]  (
	.I0(N_348),
	.I1(N_349),
	.I2(N_406),
	.I3(un14_s_in),
	.F(s_state_nss[6])
);
defparam \s_state_srsts_0[7] .INIT=16'hFEEE;
// @23:285
  LUT3 \P_TXDAT[6]  (
	.I0(s_sendpid_2),
	.I1(un5_p_txact),
	.I2(usbt_txdat[6]),
	.F(usbp_txdat[6])
);
defparam \P_TXDAT[6] .INIT=8'h74;
// @23:285
  LUT3 \P_TXDAT[4]  (
	.I0(s_sendpid_0),
	.I1(un5_p_txact),
	.I2(usbt_txdat[4]),
	.F(usbp_txdat[4])
);
defparam \P_TXDAT[4] .INIT=8'h74;
// @23:285
  LUT3 \P_TXDAT[3]  (
	.I0(s_sendpid_3),
	.I1(un5_p_txact),
	.I2(usbt_txdat[3]),
	.F(usbp_txdat[3])
);
defparam \P_TXDAT[3] .INIT=8'hB8;
// @23:285
  LUT3 \P_TXDAT[2]  (
	.I0(s_sendpid_2),
	.I1(un5_p_txact),
	.I2(usbt_txdat[2]),
	.F(usbp_txdat[2])
);
defparam \P_TXDAT[2] .INIT=8'hB8;
// @23:285
  LUT3 \P_TXDAT[7]  (
	.I0(s_sendpid_3),
	.I1(un5_p_txact),
	.I2(usbt_txdat[7]),
	.F(usbp_txdat[7])
);
defparam \P_TXDAT[7] .INIT=8'h74;
// @23:285
  LUT4 \P_TXDAT[0]  (
	.I0(P_TXDAT_d[0]),
	.I1(N_398),
	.I2(un5_p_txact),
	.I3(usbt_txdat_sn_N_2),
	.F(usbp_txdat[0])
);
defparam \P_TXDAT[0] .INIT=16'hAAAC;
// @24:695
  LUT4 \s_state_ns_0[6]  (
	.I0(N_362),
	.I1(s_state_0_d0),
	.I2(s_state_ns_1_tz_0),
	.I3(usbt_out),
	.F(s_state_ns_0)
);
defparam \s_state_ns_0[6] .INIT=16'hECA0;
// @23:208
  LUT4 \s_state_srsts_0_a3_0[12]  (
	.I0(N_249),
	.I1(N_387_1),
	.I2(s_state_11),
	.I3(un17_p_rxrdy_NE),
	.F(N_357)
);
defparam \s_state_srsts_0_a3_0[12] .INIT=16'hA8A0;
// @23:282
  LUT3 un3_p_txact_0 (
	.I0(N_300),
	.I1(s_state_3),
	.I2(s_state_6),
	.F(usbp_txact)
);
defparam un3_p_txact_0.INIT=8'hFD;
// @23:296
  LUT4 un1_reset_5_0_cZ (
	.I0(N_499),
	.I1(N_349),
	.I2(un1_reset_5_0_a2_1),
	.I3(usbp_rxact),
	.F(un1_reset_5_0)
);
defparam un1_reset_5_0_cZ.INIT=16'hCCEC;
// @23:285
  LUT3 \P_TXDAT[1]  (
	.I0(N_399),
	.I1(un5_p_txact),
	.I2(usbt_txdat_sn_N_2),
	.F(usbp_txdat[1])
);
defparam \P_TXDAT[1] .INIT=8'hCE;
// @23:285
  LUT4 \P_TXDAT[5]  (
	.I0(descrom_rdat_0),
	.I1(txbuf_rdat_0),
	.I2(un1_usbc_in),
	.I3(P_TXDAT_0[5]),
	.F(usbp_txdat[5])
);
defparam \P_TXDAT[5] .INIT=16'hAC00;
// @24:695
  LUT3 \s_state_ns_0_a3[7]  (
	.I0(N_324),
	.I1(N_330),
	.I2(N_362),
	.F(N_354)
);
defparam \s_state_ns_0_a3[7] .INIT=8'h40;
// @23:208
  LUT4 \s_state_srsts_0_4_0_cZ[13]  (
	.I0(N_499),
	.I1(N_284),
	.I2(s_state_srsts_0_4_tz[13]),
	.I3(usbp_rxact),
	.F(s_state_srsts_0_4_0[13])
);
defparam \s_state_srsts_0_4_0_cZ[13] .INIT=16'hCCEC;
// @23:208
  LUT4 \s_state_srsts_i_3_cZ[2]  (
	.I0(N_499),
	.I1(s_state_2),
	.I2(s_state_srsts_i_2[2]),
	.I3(usbp_rxact),
	.F(s_state_srsts_i_3[2])
);
defparam \s_state_srsts_i_3_cZ[2] .INIT=16'hF0F2;
// @24:781
  LUT4 N_269_i_cZ (
	.I0(N_276),
	.I1(N_294),
	.I2(s_state[8]),
	.I3(s_state[13]),
	.F(N_269_i)
);
defparam N_269_i_cZ.INIT=16'h3331;
// @24:781
  LUT4 N_265_i_cZ (
	.I0(N_294),
	.I1(N_305_0),
	.I2(s_state[8]),
	.I3(s_state[13]),
	.F(N_265_i)
);
defparam N_265_i_cZ.INIT=16'h5551;
// @24:781
  LUT4 N_267_i_cZ (
	.I0(N_294),
	.I1(N_299),
	.I2(s_state[8]),
	.I3(s_state[13]),
	.F(N_267_i)
);
defparam N_267_i_cZ.INIT=16'h5551;
// @23:208
  LUT3 \s_state_srsts_0_a3_4[12]  (
	.I0(N_499),
	.I1(USBRST),
	.I2(NN_1),
	.F(N_361)
);
defparam \s_state_srsts_0_a3_4[12] .INIT=8'h20;
// @23:308
  LUT2 un1_s_state_11_0_cZ (
	.I0(N_284),
	.I1(s_state[13]),
	.F(un1_s_state_11_0)
);
defparam un1_s_state_11_0_cZ.INIT=4'hE;
// @23:208
  LUT3 \s_state_srsts_i_o2[8]  (
	.I0(N_499),
	.I1(s_prevrxact),
	.I2(usbp_rxact),
	.F(N_319)
);
defparam \s_state_srsts_i_o2[8] .INIT=8'h0E;
// @23:208
  LUT3 \s_state_srsts_i_a3[10]  (
	.I0(N_233_2),
	.I1(s_state[10]),
	.I2(un17_p_rxrdy_NE),
	.F(N_354_0)
);
defparam \s_state_srsts_i_a3[10] .INIT=8'h31;
// @24:781
  LUT3 s_sendpid_11_iv_0_320_cZ (
	.I0(s_state[5]),
	.I1(un14_s_in),
	.I2(usbt_isync),
	.F(s_sendpid_11_iv_0_320)
);
defparam s_sendpid_11_iv_0_320_cZ.INIT=8'hDC;
// @23:208
  LUT3 \s_state_srsts_i_o3_0[1]  (
	.I0(N_281),
	.I1(N_300),
	.I2(s_state[2]),
	.F(N_298)
);
defparam \s_state_srsts_i_o3_0[1] .INIT=8'h37;
// @23:406
  LUT2 s_sendpid_3_sqmuxa_0_a3 (
	.I0(s_state[8]),
	.I1(un14_s_in),
	.F(s_sendpid_3_sqmuxa)
);
defparam s_sendpid_3_sqmuxa_0_a3.INIT=4'h2;
  LUT4 s_state_ns_i_14_tz (
	.I0(s_state_0[7]),
	.I1(s_state_ns_i_a3_2[0]),
	.I2(s_state_ns_i_a3_2_0[0]),
	.I3(usbt_fin),
	.F(N_594_tz)
);
defparam s_state_ns_i_14_tz.INIT=16'hCCDC;
// @23:296
  LUT3 un1_reset_5_0_a2 (
	.I0(N_499),
	.I1(un1_reset_5_0_a2_1),
	.I2(usbp_rxact),
	.F(N_406)
);
defparam un1_reset_5_0_a2.INIT=8'h08;
// @23:256
  LUT4 N_413_i_cZ (
	.I0(USBRST_rep2),
	.I1(N_272),
	.I2(N_281),
	.I3(un1_reset_3_i_a3_0),
	.F(N_413_i)
);
defparam N_413_i_cZ.INIT=16'h5455;
// @23:208
  LUT3 N_249_i_cZ (
	.I0(N_249),
	.I1(N_301),
	.I2(s_state_8),
	.F(N_249_i)
);
defparam N_249_i_cZ.INIT=8'hA2;
// @23:308
  LUT4 un1_s_finished_0_sqmuxa_0_o3 (
	.I0(N_205),
	.I1(s_state[0]),
	.I2(s_state_6),
	.I3(usbp_rxfin),
	.F(N_284)
);
defparam un1_s_finished_0_sqmuxa_0_o3.INIT=16'hDC50;
// @23:208
  LUT3 \s_state_srsts_0[6]  (
	.I0(N_249),
	.I1(s_state_5),
	.I2(s_state_7_sqmuxa),
	.F(s_state_nss[7])
);
defparam \s_state_srsts_0[6] .INIT=8'hF8;
// @23:208
  LUT4 \s_state_srsts_0_a3[7]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(s_state_0[3]),
	.I3(s_state_6),
	.F(N_348)
);
defparam \s_state_srsts_0_a3[7] .INIT=16'h0400;
// @23:458
  LUT4 un14_s_in_cZ (
	.I0(s_state_0[5]),
	.I1(s_state_0[6]),
	.I2(un1_usbc_in),
	.I3(usbc_stall),
	.F(un14_s_in)
);
defparam un14_s_in_cZ.INIT=16'hFE0E;
// @24:695
  LUT3 \s_state_ns_0_a3_0[7]  (
	.I0(s_state_0[0]),
	.I1(un5_usbt_rxrdy),
	.I2(usbt_out),
	.F(N_355)
);
defparam \s_state_ns_0_a3_0[7] .INIT=8'h20;
// @24:695
  LUT4 \s_state_ns_i_a3_2_cZ[0]  (
	.I0(N_321),
	.I1(N_364),
	.I2(s_state_0[2]),
	.I3(s_state_ns_i_a3_2_0[0]),
	.F(s_state_ns_i_a3_2[0])
);
defparam \s_state_ns_i_a3_2_cZ[0] .INIT=16'h0E00;
// @23:208
  LUT3 \s_state_srsts_0_a3_0[7]  (
	.I0(N_499),
	.I1(USBRST_rep1),
	.I2(s_state[5]),
	.F(N_349)
);
defparam \s_state_srsts_0_a3_0[7] .INIT=8'h20;
// @23:282
  LUT4 un3_p_txact_0_o2 (
	.I0(s_state_1_0),
	.I1(un1_usbc_in),
	.I2(usbc_send_i_m_0),
	.I3(s_state_2),
	.F(N_300)
);
defparam un3_p_txact_0_o2.INIT=16'hD1FF;
// @23:208
  LUT4 \s_state_srsts_i_2_cZ[1]  (
	.I0(N_233_2),
	.I1(N_249),
	.I2(N_281),
	.I3(s_state_srsts_i_1[1]),
	.F(s_state_srsts_i_2[1])
);
defparam \s_state_srsts_i_2_cZ[1] .INIT=16'hFF37;
// @23:208
  LUT4 \s_state_srsts_0_1_cZ[12]  (
	.I0(serial2iis_data[1]),
	.I1(N_290),
	.I2(N_394),
	.I3(s_state_srsts_0_0[12]),
	.F(s_state_srsts_0_1[12])
);
defparam \s_state_srsts_0_1_cZ[12] .INIT=16'hFF80;
// @23:208
  LUT4 \s_state_srsts_i_m2[8]  (
	.I0(N_233_2),
	.I1(s_state[8]),
	.I2(s_state_8),
	.I3(usbp_rxfin),
	.F(N_313)
);
defparam \s_state_srsts_i_m2[8] .INIT=16'h7444;
// @23:256
  LUT4 N_228_i_cZ (
	.I0(USBRST_rep2),
	.I1(s_in_1z),
	.I2(s_state_5),
	.I3(s_state_8),
	.F(N_228_i)
);
defparam N_228_i_cZ.INIT=16'h5450;
// @23:163
  LUT2 s_setup_1_sqmuxa_0_a3 (
	.I0(N_233_2),
	.I1(N_305_0),
	.F(N_27_0)
);
defparam s_setup_1_sqmuxa_0_a3.INIT=4'h2;
// @23:208
  LUT3 \s_state_srsts_i_a3[5]  (
	.I0(s_state[5]),
	.I1(s_state_5),
	.I2(usbp_rxfin),
	.F(N_345)
);
defparam \s_state_srsts_i_a3[5] .INIT=8'h15;
// @23:208
  LUT4 \s_state_srsts_0_a2[13]  (
	.I0(N_291),
	.I1(s_state[0]),
	.I2(s_state_11),
	.I3(usbp_rxact),
	.F(N_368)
);
defparam \s_state_srsts_0_a2[13] .INIT=16'h00FE;
// @23:208
  LUT4 \s_state_srsts_0[0]  (
	.I0(N_249),
	.I1(s_state[0]),
	.I2(s_state_srsts_0_a3_0_1[0]),
	.I3(s_state_srsts_0_a3_0_2[0]),
	.F(s_state_nss[13])
);
defparam \s_state_srsts_0[0] .INIT=16'hF888;
// @24:695
  LUT2 s_state_tr6 (
	.I0(s_state_0_d0),
	.I1(usbt_out),
	.F(ST_OUTRECV_flag_0_sqmuxa)
);
defparam s_state_tr6.INIT=4'h2;
// @23:208
  LUT3 \s_state_srsts_0_a3_1[4]  (
	.I0(USBRST),
	.I1(N_174),
	.I2(s_state_0[3]),
	.F(N_343_1)
);
defparam \s_state_srsts_0_a3_1[4] .INIT=8'h04;
// @23:208
  LUT2 \s_state_srsts_i_a3_0[3]  (
	.I0(N_205),
	.I1(s_state_2),
	.F(N_342)
);
defparam \s_state_srsts_i_a3_0[3] .INIT=4'h2;
// @23:208
  LUT4 \s_state_srsts_i_a2[5]  (
	.I0(s_state_srsts_i_a2_4[5]),
	.I1(s_state_srsts_i_a2_5[5]),
	.I2(wait_count[2]),
	.I3(wait_count[6]),
	.F(N_499)
);
defparam \s_state_srsts_i_a2[5] .INIT=16'h0008;
// @23:308
  LUT3 un1_s_in_0_sqmuxa_i (
	.I0(N_233_2),
	.I1(N_299),
	.I2(N_308),
	.F(N_258)
);
defparam un1_s_in_0_sqmuxa_i.INIT=8'hDF;
// @23:296
  LUT4 un1_s_state_15_i_o3 (
	.I0(N_233_2),
	.I1(N_272),
	.I2(N_374),
	.I3(s_state[13]),
	.F(N_294)
);
defparam un1_s_state_15_i_o3.INIT=16'hF4F7;
// @23:361
  LUT4 un17_p_rxrdy_NE_cZ (
	.I0(un17_p_rxrdy_2),
	.I1(un17_p_rxrdy_NE_0),
	.I2(un17_p_rxrdy_NE_1),
	.I3(un17_p_rxrdy_NE_2),
	.F(un17_p_rxrdy_NE)
);
defparam un17_p_rxrdy_NE_cZ.INIT=16'hFFFE;
// @23:308
  LUT4 s_state_7_sqmuxa_0_a3 (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(N_290),
	.I3(N_394),
	.F(s_state_7_sqmuxa)
);
defparam s_state_7_sqmuxa_0_a3.INIT=16'h0800;
// @24:695
  LUT4 \s_state_ns_i_a3_0_2_cZ[0]  (
	.I0(N_321),
	.I1(s_state_0[2]),
	.I2(s_state_1_0),
	.I3(s_state_0[4]),
	.F(s_state_ns_i_a3_0_2[0])
);
defparam \s_state_ns_i_a3_0_2_cZ[0] .INIT=16'h0002;
// @23:208
  LUT4 \s_state_srsts_0_1_cZ[13]  (
	.I0(N_233_2),
	.I1(s_state[13]),
	.I2(s_state_srsts_0_a2_0_0[13]),
	.I3(usbp_rxfin),
	.F(s_state_srsts_0_1[13])
);
defparam \s_state_srsts_0_1_cZ[13] .INIT=16'h44F4;
// @23:208
  LUT4 \s_state_srsts_i_1_cZ[1]  (
	.I0(N_273),
	.I1(N_281),
	.I2(N_287),
	.I3(s_state_srsts_i_a3_1[1]),
	.F(s_state_srsts_i_1[1])
);
defparam \s_state_srsts_i_1_cZ[1] .INIT=16'h3310;
// @23:208
  LUT3 \s_state_srsts_i_2_cZ[2]  (
	.I0(USBRST_rep2),
	.I1(N_233_2),
	.I2(s_state_srsts_i_1[2]),
	.F(s_state_srsts_i_2[2])
);
defparam \s_state_srsts_i_2_cZ[2] .INIT=8'hFE;
// @23:208
  LUT4 \s_state_srsts_0_0_cZ[12]  (
	.I0(serial2iis_data[0]),
	.I1(N_287),
	.I2(N_359),
	.I3(N_394),
	.F(s_state_srsts_0_0[12])
);
defparam \s_state_srsts_0_0_cZ[12] .INIT=16'hF7F0;
// @23:208
  LUT4 \s_state_srsts_i_m2[11]  (
	.I0(N_272),
	.I1(s_state[11]),
	.I2(s_state[13]),
	.I3(usbp_rxact),
	.F(N_309)
);
defparam \s_state_srsts_i_m2[11] .INIT=16'hFE10;
// @23:296
  LUT3 un1_s_state_15_i_o2_0 (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[3]),
	.I2(N_273),
	.F(N_305_0)
);
defparam un1_s_state_15_i_o2_0.INIT=8'hF7;
// @24:695
  LUT4 \s_state_ns_0_a2_4[1]  (
	.I0(s_state_0[7]),
	.I1(un1_usbc_in_2),
	.I2(usbt_endpt[0]),
	.I3(usbt_endpt[1]),
	.F(N_359_0)
);
defparam \s_state_ns_0_a2_4[1] .INIT=16'h0800;
// @24:695
  LUT4 \s_state_ns_i_o3[0]  (
	.I0(s_state_0[7]),
	.I1(un1_usbc_in_2),
	.I2(usbt_endpt[0]),
	.I3(usbt_endpt[1]),
	.F(N_321)
);
defparam \s_state_ns_i_o3[0] .INIT=16'h5D55;
// @19:319
  LUT3 N_216_i (
	.I0(s_rxvalid),
	.I1(s_state_5),
	.I2(usbp_rxact),
	.F(N_216_i_1z)
);
defparam N_216_i.INIT=8'h80;
// @23:269
  LUT4 T_OUT (
	.I0(N_291),
	.I1(s_out),
	.I2(s_state_8),
	.I3(s_state_11),
	.F(usbt_out)
);
defparam T_OUT.INIT=16'h0004;
// @23:225
  LUT4 \s_endptce_cZ[1]  (
	.I0(USBRST_rep2),
	.I1(N_233_2),
	.I2(N_291),
	.I3(s_state[11]),
	.F(s_endptce[1])
);
defparam \s_endptce_cZ[1] .INIT=16'h0040;
// @23:208
  LUT4 \s_state_srsts_0_a3_2[12]  (
	.I0(USBRST_rep1),
	.I1(N_233_2),
	.I2(N_276),
	.I3(s_state[13]),
	.F(N_359)
);
defparam \s_state_srsts_0_a3_2[12] .INIT=16'h4000;
// @23:556
  LUT4 s_in_2_sqmuxa_0_a3 (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[3]),
	.I2(N_233_2),
	.I3(N_273),
	.F(N_21_0)
);
defparam s_in_2_sqmuxa_0_a3.INIT=16'h0040;
// @23:296
  LUT4 un1_s_state_15_i_a2_0 (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(N_290),
	.I3(s_state[13]),
	.F(N_374)
);
defparam un1_s_state_15_i_a2_0.INIT=16'h0008;
// @23:208
  LUT3 \s_state_srsts_i_0_cZ[11]  (
	.I0(USBRST_rep2),
	.I1(N_233_2),
	.I2(s_state[11]),
	.F(s_state_srsts_i_0[11])
);
defparam \s_state_srsts_i_0_cZ[11] .INIT=8'hEB;
// @23:208
  LUT4 \s_state_srsts_0_0_cZ[13]  (
	.I0(USBRST),
	.I1(N_272),
	.I2(s_prevrxact),
	.I3(usbp_rxact),
	.F(s_state_srsts_0_0[13])
);
defparam \s_state_srsts_0_0_cZ[13] .INIT=16'hAAEA;
// @23:208
  LUT3 \s_state_srsts_i_1_cZ[2]  (
	.I0(N_281),
	.I1(s_prevrxact),
	.I2(usbp_rxact),
	.F(s_state_srsts_i_1[2])
);
defparam \s_state_srsts_i_1_cZ[2] .INIT=8'hA4;
// @23:308
  LUT3 un1_s_in_0_sqmuxa_i_m2 (
	.I0(N_272),
	.I1(s_state[13]),
	.I2(usbp_rxact),
	.F(N_308)
);
defparam un1_s_in_0_sqmuxa_i_m2.INIT=8'hE4;
// @23:285
  LUT4 \P_TXDAT_d_cZ[0]  (
	.I0(s_sendpid_0),
	.I1(s_state_3),
	.I2(s_state_6),
	.I3(usbc_txdat_0),
	.F(P_TXDAT_d[0])
);
defparam \P_TXDAT_d_cZ[0] .INIT=16'hABA8;
// @23:208
  LUT4 \s_state_srsts_i_o2[11]  (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(serial2iis_data[2]),
	.I3(serial2iis_data[3]),
	.F(N_276)
);
defparam \s_state_srsts_i_o2[11] .INIT=16'hDDFD;
// @23:308
  LUT3 un1_s_in_0_sqmuxa_i_o3 (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[3]),
	.I2(N_273),
	.F(N_299)
);
defparam un1_s_in_0_sqmuxa_i_o3.INIT=8'hFE;
// @23:277
  LUT3 T_RXRDY_i (
	.I0(s_rxactive_fast),
	.I1(s_rxvalid),
	.I2(s_state_5),
	.F(N_216)
);
defparam T_RXRDY_i.INIT=8'h7F;
// @23:208
  LUT3 \s_state_srsts_0_a2_1_1[12]  (
	.I0(s_rxvalid),
	.I1(s_state[11]),
	.I2(usbp_rxact),
	.F(N_387_1)
);
defparam \s_state_srsts_0_a2_1_1[12] .INIT=8'h80;
// @23:208
  LUT3 \s_state_srsts_0_o2_0[12]  (
	.I0(serial2iis_data[2]),
	.I1(s_out),
	.I2(s_setup_1z),
	.F(N_290)
);
defparam \s_state_srsts_0_o2_0[12] .INIT=8'hAB;
// @24:695
  LUT4 \s_state_ns_i_a2_0[0]  (
	.I0(usbt_endpt[0]),
	.I1(usbt_endpt[1]),
	.I2(usbt_endpt[2]),
	.I3(usbt_endpt[3]),
	.F(N_364)
);
defparam \s_state_ns_i_a2_0[0] .INIT=16'h0002;
// @24:1140
  LUT3 \s_halt_out_1[1]  (
	.I0(s_halt_out_0),
	.I1(usbc_clr_out_0),
	.I2(usbc_sethlt_out_0),
	.F(N_487_0)
);
defparam \s_halt_out_1[1] .INIT=8'h32;
// @23:208
  LUT2 \s_state_srsts_i_o2[9]  (
	.I0(N_233_2),
	.I1(s_state[10]),
	.F(N_301)
);
defparam \s_state_srsts_i_o2[9] .INIT=4'h7;
// @23:308
  LUT4 s_state_7_sqmuxa_0_a2 (
	.I0(USBRST_rep1),
	.I1(s_rxvalid),
	.I2(s_state[8]),
	.I3(usbp_rxact),
	.F(N_394)
);
defparam s_state_7_sqmuxa_0_a2.INIT=16'h4000;
// @23:208
  LUT3 \s_state_srsts_0_4_tz_cZ[13]  (
	.I0(s_in_1z),
	.I1(s_state[2]),
	.I2(s_state[8]),
	.F(s_state_srsts_0_4_tz[13])
);
defparam \s_state_srsts_0_4_tz_cZ[13] .INIT=8'hDC;
// @23:208
  LUT4 \s_state_srsts_i_a3_1_0[1]  (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(serial2iis_data[2]),
	.I3(serial2iis_data[3]),
	.F(s_state_srsts_i_a3_1[1])
);
defparam \s_state_srsts_i_a3_1_0[1] .INIT=16'h0014;
// @23:208
  LUT3 \s_state_srsts_0_a2_0_0_cZ[13]  (
	.I0(s_state_5),
	.I1(s_state_8),
	.I2(usbp_rxact),
	.F(s_state_srsts_0_a2_0_0[13])
);
defparam \s_state_srsts_0_a2_0_0_cZ[13] .INIT=8'h0E;
// @23:208
  LUT3 \s_state_srsts_i_a2_4_cZ[5]  (
	.I0(wait_count[0]),
	.I1(wait_count[1]),
	.I2(wait_count[7]),
	.F(s_state_srsts_i_a2_4[5])
);
defparam \s_state_srsts_i_a2_4_cZ[5] .INIT=8'h01;
// @23:208
  LUT4 \s_state_srsts_i_a2_5_cZ[5]  (
	.I0(wait_count[3]),
	.I1(wait_count[4]),
	.I2(wait_count[5]),
	.I3(wait_count[8]),
	.F(s_state_srsts_i_a2_5[5])
);
defparam \s_state_srsts_i_a2_5_cZ[5] .INIT=16'h0001;
// @23:208
  LUT3 \s_state_srsts_0_a3_0_1_cZ[0]  (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[3]),
	.I2(N_334_2),
	.F(s_state_srsts_0_a3_0_1[0])
);
defparam \s_state_srsts_0_a3_0_1_cZ[0] .INIT=8'h10;
// @23:208
  LUT3 \s_state_srsts_0_a3_0_2_cZ[0]  (
	.I0(USBRST),
	.I1(N_233_2),
	.I2(s_state[2]),
	.F(s_state_srsts_0_a3_0_2[0])
);
defparam \s_state_srsts_0_a3_0_2_cZ[0] .INIT=8'h40;
// @23:361
  LUT4 un17_p_rxrdy_NE_0_cZ (
	.I0(serial2iis_data[4]),
	.I1(serial2iis_data[6]),
	.I2(usbc_addr[4]),
	.I3(usbc_addr[6]),
	.F(un17_p_rxrdy_NE_0)
);
defparam un17_p_rxrdy_NE_0_cZ.INIT=16'h7BDE;
// @23:361
  LUT4 un17_p_rxrdy_NE_1_cZ (
	.I0(serial2iis_data[1]),
	.I1(serial2iis_data[5]),
	.I2(usbc_addr[1]),
	.I3(usbc_addr[5]),
	.F(un17_p_rxrdy_NE_1)
);
defparam un17_p_rxrdy_NE_1_cZ.INIT=16'h7BDE;
// @23:361
  LUT4 un17_p_rxrdy_NE_2_cZ (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[3]),
	.I2(usbc_addr[0]),
	.I3(usbc_addr[3]),
	.F(un17_p_rxrdy_NE_2)
);
defparam un17_p_rxrdy_NE_2_cZ.INIT=16'h7BDE;
// @23:296
  LUT4 un1_reset_5_0_a2_1_cZ (
	.I0(USBRST_rep1),
	.I1(s_in_1z),
	.I2(s_prevrxact),
	.I3(s_state[8]),
	.F(un1_reset_5_0_a2_1)
);
defparam un1_reset_5_0_a2_1_cZ.INIT=16'h0400;
// @23:308
  LUT2 un1_s_in_0_sqmuxa_i_o2 (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.F(N_273)
);
defparam un1_s_in_0_sqmuxa_i_o2.INIT=4'hD;
// @23:208
  LUT2 \s_state_srsts_i_o2[2]  (
	.I0(NN_1),
	.I1(s_state_2),
	.F(N_281)
);
defparam \s_state_srsts_i_o2[2] .INIT=4'hE;
// @23:208
  LUT2 \s_state_srsts_i_o2[1]  (
	.I0(serial2iis_data[2]),
	.I1(serial2iis_data[3]),
	.F(N_287)
);
defparam \s_state_srsts_i_o2[1] .INIT=4'hD;
// @23:308
  LUT2 wait_count_2_sqmuxa_i_a3 (
	.I0(s_state_2),
	.I1(s_state_8),
	.F(N_331)
);
defparam wait_count_2_sqmuxa_i_a3.INIT=4'h1;
// @23:296
  LUT2 un1_reset_3_i_o2 (
	.I0(s_state[2]),
	.I1(s_state[8]),
	.F(N_272)
);
defparam un1_reset_3_i_o2.INIT=4'hE;
// @23:208
  LUT2 \s_state_srsts_i_o2[10]  (
	.I0(s_state[10]),
	.I1(s_state_fast[11]),
	.F(N_291)
);
defparam \s_state_srsts_i_o2[10] .INIT=4'hE;
// @23:361
  LUT2 un17_p_rxrdy_2_cZ (
	.I0(serial2iis_data[2]),
	.I1(usbc_addr[2]),
	.F(un17_p_rxrdy_2)
);
defparam un17_p_rxrdy_2_cZ.INIT=4'h6;
// @23:282
  LUT2 un5_p_txact_0 (
	.I0(s_state_3),
	.I1(s_state_6),
	.F(un5_p_txact)
);
defparam un5_p_txact_0.INIT=4'hE;
// @24:695
  LUT2 \s_state_ns_i_a3_2_0_cZ[0]  (
	.I0(s_state_0[0]),
	.I1(s_state_0_d0),
	.F(s_state_ns_i_a3_2_0[0])
);
defparam \s_state_ns_i_a3_2_0_cZ[0] .INIT=4'h1;
// @23:296
  LUT2 un1_reset_3_i_a3_0_cZ (
	.I0(s_state[5]),
	.I1(s_state_8),
	.F(un1_reset_3_i_a3_0)
);
defparam un1_reset_3_i_a3_0_cZ.INIT=4'h1;
// @23:225
  LUT2 \s_endptce_cZ[0]  (
	.I0(USBRST),
	.I1(N_387_1),
	.F(s_endptce[0])
);
defparam \s_endptce_cZ[0] .INIT=4'h4;
// @24:695
  LUT4 g0 (
	.I0(N_359_0),
	.I1(s_halt_out_0),
	.I2(usbt_in),
	.I3(usbt_out),
	.F(N_362)
);
defparam g0.INIT=16'h0200;
// @23:268
  LUT3 T_IN_0_a3_sx_cZ (
	.I0(s_state[10]),
	.I1(s_state_11),
	.I2(s_state_fast[11]),
	.F(T_IN_0_a3_sx)
);
defparam T_IN_0_a3_sx_cZ.INIT=8'hFE;
// @23:268
  LUT3 T_IN_0_a3 (
	.I0(T_IN_0_a3_sx),
	.I1(s_in_1z),
	.I2(s_state_8),
	.F(usbt_in)
);
defparam T_IN_0_a3.INIT=8'h04;
// @23:208
  LUT4 \s_state_srsts_0_a2[12]  (
	.I0(USBRST_rep1),
	.I1(N_233_2),
	.I2(s_state[2]),
	.I3(s_state[8]),
	.F(N_372)
);
defparam \s_state_srsts_0_a2[12] .INIT=16'h4440;
// @23:285
  LUT3 \P_TXDAT_0_cZ[5]  (
	.I0(s_state_3),
	.I1(s_state_6),
	.I2(usbt_txdat_sn_N_2),
	.F(P_TXDAT_0[5])
);
defparam \P_TXDAT_0_cZ[5] .INIT=8'h01;
  LUT2 \wait_count_qxu_lofx_cZ[0]  (
	.I0(N_331),
	.I1(wait_count[0]),
	.F(wait_count_qxu_lofx[0])
);
defparam \wait_count_qxu_lofx_cZ[0] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[1]  (
	.I0(N_331),
	.I1(wait_count[1]),
	.F(wait_count_qxu_lofx[1])
);
defparam \wait_count_qxu_lofx_cZ[1] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[2]  (
	.I0(N_331),
	.I1(wait_count[2]),
	.F(wait_count_qxu_lofx[2])
);
defparam \wait_count_qxu_lofx_cZ[2] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[3]  (
	.I0(N_331),
	.I1(wait_count[3]),
	.F(wait_count_qxu_lofx[3])
);
defparam \wait_count_qxu_lofx_cZ[3] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[4]  (
	.I0(N_331),
	.I1(wait_count[4]),
	.F(wait_count_qxu_lofx[4])
);
defparam \wait_count_qxu_lofx_cZ[4] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[5]  (
	.I0(N_331),
	.I1(wait_count[5]),
	.F(wait_count_qxu_lofx[5])
);
defparam \wait_count_qxu_lofx_cZ[5] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[6]  (
	.I0(N_331),
	.I1(wait_count[6]),
	.F(wait_count_qxu_lofx[6])
);
defparam \wait_count_qxu_lofx_cZ[6] .INIT=4'hD;
  LUT2 \wait_count_qxu_lofx_cZ[7]  (
	.I0(N_331),
	.I1(wait_count[7]),
	.F(wait_count_qxu_lofx[7])
);
defparam \wait_count_qxu_lofx_cZ[7] .INIT=4'hD;
// @23:256
  LUT2 \wait_count_qxu_cZ[8]  (
	.I0(N_331),
	.I1(wait_count[8]),
	.F(wait_count_qxu[8])
);
defparam \wait_count_qxu_cZ[8] .INIT=4'h2;
  LUT3 N_247_i_0_cZ (
	.I0(N_313),
	.I1(N_319),
	.I2(s_state[8]),
	.F(N_247_i_0)
);
defparam N_247_i_0_cZ.INIT=8'h2A;
  LUT3 N_236_i_0_cZ (
	.I0(N_499),
	.I1(NN_1),
	.I2(s_state_srsts_i_2[1]),
	.F(N_236_i_0)
);
defparam N_236_i_0_cZ.INIT=8'h07;
  LUT3 N_240_i_0_cZ (
	.I0(N_300),
	.I1(N_342),
	.I2(s_state_3),
	.F(N_240_i_0)
);
defparam N_240_i_0_cZ.INIT=8'h31;
  LUT3 N_251_i_0_cZ (
	.I0(N_249),
	.I1(N_291),
	.I2(N_301),
	.F(N_251_i_0)
);
defparam N_251_i_0_cZ.INIT=8'h80;
  LUT3 N_243_i_0_cZ (
	.I0(N_499),
	.I1(N_345),
	.I2(s_state_5),
	.F(N_243_i_0)
);
defparam N_243_i_0_cZ.INIT=8'h31;
  LUT3 N_253_i_0_cZ (
	.I0(N_276),
	.I1(N_309),
	.I2(s_state[11]),
	.F(N_253_i_0)
);
defparam N_253_i_0_cZ.INIT=8'hC4;
  LUT3 N_253_i_fast_0_cZ (
	.I0(N_276),
	.I1(N_309),
	.I2(s_state_fast[11]),
	.F(N_253_i_fast_0)
);
defparam N_253_i_fast_0_cZ.INIT=8'hC4;
  LUT3 \s_state_srsts_0_2[13]  (
	.I0(N_368),
	.I1(s_state_srsts_0_0[13]),
	.I2(s_state_srsts_0_1[13]),
	.F(s_state_nss_0[0])
);
defparam \s_state_srsts_0_2[13] .INIT=8'hFE;
// @23:256
  DFFRE \wait_count_Z[0]  (
	.Q(wait_count[0]),
	.D(wait_count_s[0]),
	.CLK(PHY_CLKOUT),
	.RESET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFSE \wait_count_Z[1]  (
	.Q(wait_count[1]),
	.D(wait_count_s[1]),
	.CLK(PHY_CLKOUT),
	.SET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFSE \wait_count_Z[2]  (
	.Q(wait_count[2]),
	.D(wait_count_s[2]),
	.CLK(PHY_CLKOUT),
	.SET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFSE \wait_count_Z[3]  (
	.Q(wait_count[3]),
	.D(wait_count_s[3]),
	.CLK(PHY_CLKOUT),
	.SET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFRE \wait_count_Z[4]  (
	.Q(wait_count[4]),
	.D(wait_count_s[4]),
	.CLK(PHY_CLKOUT),
	.RESET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFRE \wait_count_Z[5]  (
	.Q(wait_count[5]),
	.D(wait_count_s[5]),
	.CLK(PHY_CLKOUT),
	.RESET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFRE \wait_count_Z[6]  (
	.Q(wait_count[6]),
	.D(wait_count_s[6]),
	.CLK(PHY_CLKOUT),
	.RESET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFRE \wait_count_Z[7]  (
	.Q(wait_count[7]),
	.D(wait_count_s[7]),
	.CLK(PHY_CLKOUT),
	.RESET(N_228_i),
	.CE(N_413_i)
);
// @23:256
  DFFRE \wait_count_Z[8]  (
	.Q(wait_count[8]),
	.D(wait_count_s[8]),
	.CLK(PHY_CLKOUT),
	.RESET(N_228_i),
	.CE(N_413_i)
);
// @23:219
  DFF s_prevrxact_Z (
	.Q(s_prevrxact),
	.D(usbp_rxact),
	.CLK(PHY_CLKOUT)
);
// @23:222
  DFFE \s_sendpid[0]  (
	.Q(s_sendpid_0),
	.D(s_sendpid_3_sqmuxa),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_5_0)
);
// @23:222
  DFFE \s_sendpid[3]  (
	.Q(s_sendpid_3),
	.D(s_sendpid_11_iv_0_320),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_5_0)
);
// @23:222
  DFFE \s_sendpid[2]  (
	.Q(s_sendpid_2),
	.D(usbt_stall_iv_i),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_5_0)
);
  DFF \s_state[12]  (
	.Q(s_state_11),
	.D(s_state_nss[1]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state[12] .INIT=1'b0;
  DFF \s_state[4]  (
	.Q(s_state_3),
	.D(s_state_nss[9]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state[4] .INIT=1'b0;
  DFF \s_state[6]  (
	.Q(s_state_5),
	.D(s_state_nss[7]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state[6] .INIT=1'b0;
  DFF \s_state[7]  (
	.Q(s_state_6),
	.D(s_state_nss[6]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state[7] .INIT=1'b0;
  DFF \s_state[9]  (
	.Q(s_state_8),
	.D(N_249_i),
	.CLK(PHY_CLKOUT)
);
defparam \s_state[9] .INIT=1'b0;
  DFF \s_state_Z[0]  (
	.Q(s_state[0]),
	.D(s_state_nss[13]),
	.CLK(PHY_CLKOUT)
);
defparam \s_state_Z[0] .INIT=1'b0;
  DFFE \s_endpt[0]  (
	.Q(usbt_endpt[0]),
	.D(serial2iis_data[7]),
	.CLK(PHY_CLKOUT),
	.CE(s_endptce[0])
);
defparam \s_endpt[0] .INIT=1'b0;
  DFFE \s_endpt[1]  (
	.Q(usbt_endpt[1]),
	.D(serial2iis_data[0]),
	.CLK(PHY_CLKOUT),
	.CE(s_endptce[1])
);
defparam \s_endpt[1] .INIT=1'b0;
  DFFE \s_endpt[2]  (
	.Q(usbt_endpt[2]),
	.D(serial2iis_data[1]),
	.CLK(PHY_CLKOUT),
	.CE(s_endptce[1])
);
defparam \s_endpt[2] .INIT=1'b0;
  DFFE \s_endpt[3]  (
	.Q(usbt_endpt[3]),
	.D(serial2iis_data[2]),
	.CLK(PHY_CLKOUT),
	.CE(s_endptce[1])
);
defparam \s_endpt[3] .INIT=1'b0;
  DFFE s_osync (
	.Q(usbt_osync),
	.D(serial2iis_data[3]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_7_sqmuxa)
);
defparam s_osync.INIT=1'b0;
  DFFR \s_state_Z[2]  (
	.Q(s_state[2]),
	.D(N_238_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(N_298)
);
defparam \s_state_Z[2] .INIT=1'b0;
  DFFR \s_state_Z[8]  (
	.Q(s_state[8]),
	.D(N_247_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[8] .INIT=1'b0;
  DFFR \s_state[1]  (
	.Q(NN_1),
	.D(N_236_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(N_298)
);
defparam \s_state[1] .INIT=1'b0;
  DFFR \s_state[3]  (
	.Q(s_state_2),
	.D(N_240_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state[3] .INIT=1'b0;
  DFFR \s_state_Z[10]  (
	.Q(s_state[10]),
	.D(N_251_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(N_354_0)
);
defparam \s_state_Z[10] .INIT=1'b0;
  DFFR \s_state_Z[5]  (
	.Q(s_state[5]),
	.D(N_243_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[5] .INIT=1'b0;
  DFFR \s_state_Z[11]  (
	.Q(s_state[11]),
	.D(N_253_i_0),
	.CLK(PHY_CLKOUT),
	.RESET(s_state_srsts_i_0[11])
);
defparam \s_state_Z[11] .INIT=1'b0;
  DFFR \s_state_fast_Z[11]  (
	.Q(s_state_fast[11]),
	.D(N_253_i_fast_0),
	.CLK(PHY_CLKOUT),
	.RESET(s_state_srsts_i_0[11])
);
defparam \s_state_fast_Z[11] .INIT=1'b0;
  DFFS \s_state_Z[13]  (
	.Q(s_state[13]),
	.D(s_state_nss_0[0]),
	.CLK(PHY_CLKOUT),
	.SET(s_state_srsts_0_4_0[13])
);
defparam \s_state_Z[13] .INIT=1'b1;
  DFFRE s_finished (
	.Q(usbt_fin),
	.D(N_284),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(un1_s_state_11_0)
);
defparam s_finished.INIT=1'b0;
  DFFRE s_setup (
	.Q(s_setup_1z),
	.D(N_27_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(N_265_i)
);
defparam s_setup.INIT=1'b0;
  DFFRE s_out_Z (
	.Q(s_out),
	.D(N_33_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(N_267_i)
);
defparam s_out_Z.INIT=1'b0;
  DFFRE s_in (
	.Q(s_in_1z),
	.D(N_21_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(N_269_i)
);
defparam s_in.INIT=1'b0;
  DFFRE s_finished_fast (
	.Q(s_finished_fast_1z),
	.D(N_284),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(un1_s_state_11_0)
);
defparam s_finished_fast.INIT=1'b0;
// @23:256
  ALU \wait_count_s_0[8]  (
	.CIN(wait_count_cry[7]),
	.I0(wait_count_qxu[8]),
	.I1(GND),
	.I3(GND),
	.COUT(wait_count_s_0_COUT[8]),
	.SUM(wait_count_s[8])
);
defparam \wait_count_s_0[8] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[7]  (
	.CIN(wait_count_cry[6]),
	.I0(wait_count_qxu_lofx[7]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[7]),
	.SUM(wait_count_s[7])
);
defparam \wait_count_cry_0[7] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[6]  (
	.CIN(wait_count_cry[5]),
	.I0(wait_count_qxu_lofx[6]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[6]),
	.SUM(wait_count_s[6])
);
defparam \wait_count_cry_0[6] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[5]  (
	.CIN(wait_count_cry[4]),
	.I0(wait_count_qxu_lofx[5]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[5]),
	.SUM(wait_count_s[5])
);
defparam \wait_count_cry_0[5] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[4]  (
	.CIN(wait_count_cry[3]),
	.I0(wait_count_qxu_lofx[4]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[4]),
	.SUM(wait_count_s[4])
);
defparam \wait_count_cry_0[4] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[3]  (
	.CIN(wait_count_cry[2]),
	.I0(wait_count_qxu_lofx[3]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[3]),
	.SUM(wait_count_s[3])
);
defparam \wait_count_cry_0[3] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[2]  (
	.CIN(wait_count_cry[1]),
	.I0(wait_count_qxu_lofx[2]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[2]),
	.SUM(wait_count_s[2])
);
defparam \wait_count_cry_0[2] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[1]  (
	.CIN(wait_count_cry[0]),
	.I0(wait_count_qxu_lofx[1]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[1]),
	.SUM(wait_count_s[1])
);
defparam \wait_count_cry_0[1] .ALU_MODE=0;
// @23:256
  ALU \wait_count_cry_0[0]  (
	.CIN(N_331_i),
	.I0(wait_count_qxu_lofx[0]),
	.I1(VCC),
	.I3(GND),
	.COUT(wait_count_cry[0]),
	.SUM(wait_count_s[0])
);
defparam \wait_count_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* usb_transact_false */

module usb_control_2 (
  usbc_addr,
  usbc_txdat_0,
  usbc_sethlt_in,
  usbc_sethlt_out_0,
  usbc_clr_in,
  usbc_clr_out_0,
  s_halt_out_0,
  s_halt_in,
  usbc_dscinx,
  usbc_dsctyp,
  s_state_0_0,
  usbc_dscoff,
  serial2iis_data,
  s_state,
  n_1,
  s_reset_iso,
  PHY_CLKOUT,
  USBRST_fast,
  N_374_i_0,
  un39_t_rxrdy_2_1z,
  usbc_stall,
  USBRST_rep1,
  n_3_sqmuxa_3_1z,
  n_1_sqmuxa_6_1z,
  s_1_0_a2_6_1z,
  un8_descrom_have_strings_1z,
  usbt_fin,
  s23_0,
  N_382,
  usbc_dscrd,
  usbt_in,
  N_205,
  un1_usbc_in,
  un39_t_rxrdy_1z,
  N_381_i_1z,
  N_216,
  usbc_setup,
  usbc_in,
  USBRST_rep2,
  USBRST
)
;
output [6:0] usbc_addr ;
output usbc_txdat_0 ;
output [2:1] usbc_sethlt_in ;
output usbc_sethlt_out_0 ;
output [2:1] usbc_clr_in ;
output usbc_clr_out_0 ;
input s_halt_out_0 ;
input [2:1] s_halt_in ;
output [3:0] usbc_dscinx ;
output [2:0] usbc_dsctyp ;
input s_state_0_0 ;
output [7:0] usbc_dscoff ;
input [7:0] serial2iis_data ;
output [4:1] s_state ;
input [2:1] n_1 ;
input s_reset_iso ;
input PHY_CLKOUT ;
input USBRST_fast ;
input N_374_i_0 ;
output un39_t_rxrdy_2_1z ;
output usbc_stall ;
input USBRST_rep1 ;
output n_3_sqmuxa_3_1z ;
output n_1_sqmuxa_6_1z ;
output s_1_0_a2_6_1z ;
output un8_descrom_have_strings_1z ;
input usbt_fin ;
output s23_0 ;
output N_382 ;
output usbc_dscrd ;
input usbt_in ;
input N_205 ;
input un1_usbc_in ;
output un39_t_rxrdy_1z ;
output N_381_i_1z ;
input N_216 ;
input usbc_setup ;
input usbc_in ;
input USBRST_rep2 ;
input USBRST ;
wire usbc_txdat_0 ;
wire usbc_sethlt_out_0 ;
wire usbc_clr_out_0 ;
wire s_halt_out_0 ;
wire s_state_0_0 ;
wire s_reset_iso ;
wire PHY_CLKOUT ;
wire USBRST_fast ;
wire N_374_i_0 ;
wire un39_t_rxrdy_2_1z ;
wire usbc_stall ;
wire USBRST_rep1 ;
wire n_3_sqmuxa_3_1z ;
wire n_1_sqmuxa_6_1z ;
wire s_1_0_a2_6_1z ;
wire un8_descrom_have_strings_1z ;
wire usbt_fin ;
wire s23_0 ;
wire N_382 ;
wire usbc_dscrd ;
wire usbt_in ;
wire N_205 ;
wire un1_usbc_in ;
wire un39_t_rxrdy_1z ;
wire N_381_i_1z ;
wire N_216 ;
wire usbc_setup ;
wire usbc_in ;
wire USBRST_rep2 ;
wire USBRST ;
wire [9:0] s_state_cnst;
wire [1:0] s_answerptr_14_iv_1;
wire [2:0] s_answerptr_14;
wire [2:1] s_answerptr_6;
wire [2:2] s_answerptr_10_m;
wire [2:1] s_answerptr_14_iv_0;
wire [1:1] s_answerptr_10_m_xx;
wire [1:1] s_answerptr_10_m_yy;
wire [1:1] s_state_cnst_1;
wire [10:10] s_state_cnst_i_a2_4_tz;
wire [10:10] s_state_cnst_i_a2_5;
wire [7:0] s_ctlparam_11;
wire [10:0] s_state_Z;
wire [0:0] s_answerptr_6_m;
wire [5:4] n_1_Z;
wire [10:10] s_state_cnst_i_a2_4_0;
wire [2:0] s_setupptr;
wire [7:4] usbc_dscinx_Z;
wire [1:1] C_CLROUT_11;
wire [2:1] C_CLRIN_15;
wire [2:2] C_HLTIN_m;
wire [0:0] s_sendbyte_23;
wire [3:0] s_ctlrequest;
wire [1:1] C_SHLTOUT_10;
wire [2:1] C_SHLTIN_10;
wire [7:0] s_answerlen;
wire [7:0] s_answerlen_7;
wire [2:1] SUM;
wire s_state_1_sqmuxa_3 ;
wire s_state_1_sqmuxa_11 ;
wire s_state_2_sqmuxa_7 ;
wire s_answerptr_1_sqmuxa_1 ;
wire s_answerptr_5_sqmuxa ;
wire s_N_6 ;
wire s_m7_i_1 ;
wire un1_s_state_1_sqmuxa_1_5 ;
wire s_state_1_sqmuxa_15_i ;
wire s_answerptr_3_sqmuxa ;
wire N_46 ;
wire un2_t_txrdy ;
wire un19_s_answerptr_1 ;
wire un19_s_answerptr_NE_1 ;
wire un21_t_txrdy_0 ;
wire s_state_1_sqmuxa_9 ;
wire un1_s_state_4_sqmuxa_0 ;
wire un1_s_state_4_sqmuxa_1 ;
wire un3_t_in_2 ;
wire un19_s_answerptr_NE ;
wire un21_s_answerptr_NE ;
wire s_state_1_sqmuxa_14 ;
wire s_state_2_sqmuxa_6 ;
wire s_state_4_sqmuxa_3 ;
wire un1_s_state_1_sqmuxa_1_5_1 ;
wire s_sendbyte_0_sqmuxa_5 ;
wire un1_reset_7_2 ;
wire un1_reset_7_i ;
wire s_m7_i_a4_0_1 ;
wire un19_s_answerptr_NE_4_out ;
wire s_state_2_sqmuxa_4 ;
wire N_56_i ;
wire s_ctlparam_0_sqmuxa_2_1 ;
wire un1_s_ctlparam_1_sqmuxa ;
wire un1_t_rxrdy_11_0 ;
wire s_state_1_sqmuxa_13_1 ;
wire un1_s_state_0_sqmuxa_2 ;
wire un3_t_setup ;
wire un19_s_answerptr_6 ;
wire un19_s_answerptr_NE_3 ;
wire un1_s_state_0_sqmuxa_1_2_0 ;
wire un1_s_state_0_sqmuxa_1_3_tz ;
wire s_state_3_sqmuxa_1 ;
wire un1_t_txrdy ;
wire un6_t_txrdy ;
wire un1_s_answerptr_c2 ;
wire un1_s_answerptr_axbxc4 ;
wire un1_s_state_0_sqmuxa ;
wire un35_t_rxrdy ;
wire un2_t_fin_1 ;
wire un1_s_answerptr_axbxc3 ;
wire un19_s_answerptr_NE_4_s_0 ;
wire s_state_1_sqmuxa_8 ;
wire s_state_6_sqmuxa ;
wire s_state_8_sqmuxa_1 ;
wire s_sendbyte_0_sqmuxa_4 ;
wire s_sendbyte_2_sqmuxa_1 ;
wire un1_s_state_8 ;
wire s_state_2_sqmuxa_2 ;
wire un1_s_state_1_sqmuxa_1_0_tz ;
wire un1_s_state_6 ;
wire s_answerlen_1_sqmuxa_0 ;
wire s_answerlen_1_sqmuxa_6 ;
wire un1_reset_4_2_0 ;
wire un62_t_rxrdy ;
wire un1_reset_4_i ;
wire n_2_sqmuxa ;
wire n_3_sqmuxa ;
wire un1_s_answerptr_axbxc2 ;
wire s_state_0_sqmuxa_11 ;
wire s_state_0_sqmuxa_12 ;
wire s_state_1_sqmuxa_10 ;
wire s_state_8_sqmuxa_0 ;
wire un2_t_in ;
wire un70_t_fin ;
wire s_state_3_sqmuxa_1_2 ;
wire un72_t_fin ;
wire un79_t_fin ;
wire un55_t_rxrdy ;
wire un1_s_state_0_sqmuxa_1_0_0 ;
wire un1_s_state_0_sqmuxa_1_0_tz ;
wire un76_t_fin_m_0 ;
wire n_0_sqmuxa_1 ;
wire s_state_cnst_i_a2_22 ;
wire s_state_1_sqmuxa_7 ;
wire s_state_2_sqmuxa_3 ;
wire un1_reset ;
wire N_444_i ;
wire un15_t_fin ;
wire n_2_sqmuxa_1 ;
wire s_sendbyte_1_sqmuxa_3 ;
wire un22_t_rxrdy ;
wire s_ctlparam_1_sqmuxa ;
wire un1_reset_2 ;
wire un1_s_answerptr_axbxc1 ;
wire un17_t_txrdy ;
wire s_state_0_sqmuxa_9 ;
wire s_confd_m ;
wire s_sendbyte_23_0_iv_7_0 ;
wire N_80 ;
wire s_state_7_sqmuxa_0_1 ;
wire un76_t_fin ;
wire un22_t_rxrdy_2 ;
wire un1_s_answerptr_axbxc0 ;
wire un26_t_rxrdy ;
wire s_desctyp_1_sqmuxa ;
wire un12_t_rxrdy ;
wire s_ctlrequest_1_sqmuxa ;
wire un21_s_answerptr_NE_0 ;
wire un21_s_answerptr_NE_1 ;
wire un21_s_answerptr_NE_2 ;
wire un21_s_answerptr_NE_3 ;
wire n_3_sqmuxa_2 ;
wire N_82_1 ;
wire s_state_10_sqmuxa_i_0 ;
wire un1_reset_4_2 ;
wire s_state_0_sqmuxa_3 ;
wire un3_t_rxrdy_0 ;
wire s_answerptr_1_sqmuxa ;
wire un1_reset_2_2 ;
wire un76_t_fin_1 ;
wire s_confd ;
wire un79_t_fin_1 ;
wire s_answerptr_0_sqmuxa ;
wire un27_t_rxrdy ;
wire s_state_0_sqmuxa_12_1 ;
wire un1_reset_9_i ;
wire s_state_9_sqmuxa_1_0 ;
wire GND ;
wire N_13 ;
wire N_11 ;
wire VCC ;
// @19:279
  LUT4 \s_state_cnst_0_a2[0]  (
	.I0(USBRST),
	.I1(s_state_1_sqmuxa_3),
	.I2(s_state_1_sqmuxa_11),
	.I3(s_state_2_sqmuxa_7),
	.F(s_state_cnst[0])
);
defparam \s_state_cnst_0_a2[0] .INIT=16'h5554;
// @19:279
  LUT4 \s_answerptr_14_iv[0]  (
	.I0(s_answerptr_1_sqmuxa_1),
	.I1(s_answerptr_5_sqmuxa),
	.I2(s_answerptr_14_iv_1[0]),
	.I3(usbc_dscoff[0]),
	.F(s_answerptr_14[0])
);
defparam \s_answerptr_14_iv[0] .INIT=16'hF4F8;
// @19:226
  LUT4 s_state_1_sqmuxa_15_i_cZ (
	.I0(USBRST_rep2),
	.I1(s_N_6),
	.I2(s_m7_i_1),
	.I3(un1_s_state_1_sqmuxa_1_5),
	.F(s_state_1_sqmuxa_15_i)
);
defparam s_state_1_sqmuxa_15_i_cZ.INIT=16'hAAFE;
// @19:279
  LUT4 \s_answerptr_14_iv[2]  (
	.I0(s_answerptr_3_sqmuxa),
	.I1(s_answerptr_6[2]),
	.I2(s_answerptr_10_m[2]),
	.I3(s_answerptr_14_iv_0[2]),
	.F(s_answerptr_14[2])
);
defparam \s_answerptr_14_iv[2] .INIT=16'hFFF8;
// @19:279
  LUT4 \s_answerptr_14_iv[1]  (
	.I0(s_answerptr_10_m_xx[1]),
	.I1(s_answerptr_10_m_yy[1]),
	.I2(s_answerptr_1_sqmuxa_1),
	.I3(s_answerptr_14_iv_1[1]),
	.F(s_answerptr_14[1])
);
defparam \s_answerptr_14_iv[1] .INIT=16'hFFCA;
  LUT4 \s_answerptr_10_m_xx_mm[2]  (
	.I0(N_46),
	.I1(s_answerptr_1_sqmuxa_1),
	.I2(s_answerptr_5_sqmuxa),
	.I3(usbc_dscoff[2]),
	.F(s_answerptr_10_m[2])
);
defparam \s_answerptr_10_m_xx_mm[2] .INIT=16'hB080;
// @19:580
  LUT4 s_answerptr_1_sqmuxa_1_cZ (
	.I0(un2_t_txrdy),
	.I1(un19_s_answerptr_1),
	.I2(un19_s_answerptr_NE_1),
	.I3(un21_t_txrdy_0),
	.F(s_answerptr_1_sqmuxa_1)
);
defparam s_answerptr_1_sqmuxa_1_cZ.INIT=16'h00A8;
// @19:279
  LUT4 \s_state_cnst_0_a2[9]  (
	.I0(USBRST),
	.I1(s_state_1_sqmuxa_9),
	.I2(un1_s_state_4_sqmuxa_0),
	.I3(un1_s_state_4_sqmuxa_1),
	.F(s_state_cnst[9])
);
defparam \s_state_cnst_0_a2[9] .INIT=16'h5554;
// @19:563
  LUT4 s_state_2_sqmuxa_7_cZ (
	.I0(s_state[2]),
	.I1(un3_t_in_2),
	.I2(un19_s_answerptr_NE),
	.I3(un21_s_answerptr_NE),
	.F(s_state_2_sqmuxa_7)
);
defparam s_state_2_sqmuxa_7_cZ.INIT=16'h0222;
// @19:575
  LUT4 s_state_1_sqmuxa_11_cZ (
	.I0(s_state[1]),
	.I1(un2_t_txrdy),
	.I2(un19_s_answerptr_NE),
	.I3(un21_t_txrdy_0),
	.F(s_state_1_sqmuxa_11)
);
defparam s_state_1_sqmuxa_11_cZ.INIT=16'h8808;
// @19:279
  LUT4 s_state_11_sqmuxa (
	.I0(s_state_cnst_1[1]),
	.I1(un3_t_in_2),
	.I2(un19_s_answerptr_NE),
	.I3(un21_s_answerptr_NE),
	.F(s_state_cnst[1])
);
defparam s_state_11_sqmuxa.INIT=16'h2000;
// @19:292
  LUT4 un1_s_state_1_sqmuxa_1_5_cZ (
	.I0(s_state_1_sqmuxa_14),
	.I1(s_state_2_sqmuxa_6),
	.I2(s_state_4_sqmuxa_3),
	.I3(un1_s_state_1_sqmuxa_1_5_1),
	.F(un1_s_state_1_sqmuxa_1_5)
);
defparam un1_s_state_1_sqmuxa_1_5_cZ.INIT=16'hFFFE;
// @19:233
  LUT4 un1_reset_7_i_cZ (
	.I0(s_sendbyte_0_sqmuxa_5),
	.I1(s_state[3]),
	.I2(un1_reset_7_2),
	.I3(un2_t_txrdy),
	.F(un1_reset_7_i)
);
defparam un1_reset_7_i_cZ.INIT=16'h0501;
// @19:560
  LUT3 un3_t_in_2_cZ (
	.I0(n_1[1]),
	.I1(n_1[2]),
	.I2(usbc_in),
	.F(un3_t_in_2)
);
defparam un3_t_in_2_cZ.INIT=8'h1F;
// @19:563
  LUT4 s_state_1_sqmuxa_9_cZ (
	.I0(n_1[1]),
	.I1(n_1[2]),
	.I2(s_state[2]),
	.I3(usbc_in),
	.F(s_state_1_sqmuxa_9)
);
defparam s_state_1_sqmuxa_9_cZ.INIT=16'h1000;
// @19:292
  LUT4 s_m7_i_a4_0 (
	.I0(n_1[1]),
	.I1(s_m7_i_a4_0_1),
	.I2(un19_s_answerptr_NE_4_out),
	.I3(usbc_dscoff[1]),
	.F(s_N_6)
);
defparam s_m7_i_a4_0.INIT=16'h0804;
// @19:226
  LUT4 N_56_i_cZ (
	.I0(s_state_2_sqmuxa_4),
	.I1(s_state_cnst_i_a2_4_tz[10]),
	.I2(s_state_cnst_i_a2_5[10]),
	.I3(usbc_setup),
	.F(N_56_i)
);
defparam N_56_i_cZ.INIT=16'hAFBF;
// @19:279
  LUT4 \s_ctlparam_11_cZ[6]  (
	.I0(serial2iis_data[6]),
	.I1(s_ctlparam_0_sqmuxa_2_1),
	.I2(un1_s_ctlparam_1_sqmuxa),
	.I3(un1_t_rxrdy_11_0),
	.F(s_ctlparam_11[6])
);
defparam \s_ctlparam_11_cZ[6] .INIT=16'hAA08;
// @19:279
  LUT4 \s_ctlparam_11_cZ[7]  (
	.I0(serial2iis_data[7]),
	.I1(s_ctlparam_0_sqmuxa_2_1),
	.I2(un1_s_ctlparam_1_sqmuxa),
	.I3(un1_t_rxrdy_11_0),
	.F(s_ctlparam_11[7])
);
defparam \s_ctlparam_11_cZ[7] .INIT=16'hAA08;
// @19:563
  LUT2 un19_s_answerptr_1_cZ (
	.I0(n_1[1]),
	.I1(usbc_dscoff[1]),
	.F(un19_s_answerptr_1)
);
defparam un19_s_answerptr_1_cZ.INIT=4'h6;
// @19:317
  LUT4 s_state_1_sqmuxa_14_cZ (
	.I0(s_state_Z[8]),
	.I1(s_state_1_sqmuxa_13_1),
	.I2(un1_s_state_0_sqmuxa_2),
	.I3(un3_t_setup),
	.F(s_state_1_sqmuxa_14)
);
defparam s_state_1_sqmuxa_14_cZ.INIT=16'h08AA;
// @19:279
  LUT4 \s_ctlparam_11_cZ[3]  (
	.I0(serial2iis_data[3]),
	.I1(s_ctlparam_0_sqmuxa_2_1),
	.I2(un1_s_ctlparam_1_sqmuxa),
	.I3(un1_t_rxrdy_11_0),
	.F(s_ctlparam_11[3])
);
defparam \s_ctlparam_11_cZ[3] .INIT=16'hAA08;
// @19:563
  LUT4 un19_s_answerptr_NE_1_cZ (
	.I0(un19_s_answerptr_6),
	.I1(un19_s_answerptr_NE_3),
	.I2(un19_s_answerptr_NE_4_out),
	.I3(usbc_dscoff[0]),
	.F(un19_s_answerptr_NE_1)
);
defparam un19_s_answerptr_NE_1_cZ.INIT=16'hFFFE;
// @19:279
  LUT3 \s_answerptr_14_iv_1_cZ[1]  (
	.I0(s_answerptr_3_sqmuxa),
	.I1(s_answerptr_6[1]),
	.I2(s_answerptr_14_iv_0[1]),
	.F(s_answerptr_14_iv_1[1])
);
defparam \s_answerptr_14_iv_1_cZ[1] .INIT=8'hF8;
// @19:279
  LUT4 \s_state_cnst_0_a2[4]  (
	.I0(USBRST),
	.I1(un1_s_state_0_sqmuxa_1_2_0),
	.I2(un1_s_state_0_sqmuxa_1_3_tz),
	.I3(usbc_in),
	.F(s_state_cnst[4])
);
defparam \s_state_cnst_0_a2[4] .INIT=16'h4454;
// @19:508
  LUT4 s_state_4_sqmuxa_3_cZ (
	.I0(s_state[4]),
	.I1(s_state_3_sqmuxa_1),
	.I2(usbc_in),
	.I3(usbc_setup),
	.F(s_state_4_sqmuxa_3)
);
defparam s_state_4_sqmuxa_3_cZ.INIT=16'h888A;
// @19:541
  LUT4 s_state_2_sqmuxa_6_cZ (
	.I0(s_state[3]),
	.I1(un1_t_txrdy),
	.I2(un2_t_txrdy),
	.I3(un6_t_txrdy),
	.F(s_state_2_sqmuxa_6)
);
defparam s_state_2_sqmuxa_6_cZ.INIT=16'h22A2;
// @19:615
  LUT4 un1_s_answerptr_axbxc4_cZ (
	.I0(un1_s_answerptr_c2),
	.I1(usbc_dscoff[5]),
	.I2(usbc_dscoff[6]),
	.I3(usbc_dscoff[7]),
	.F(un1_s_answerptr_axbxc4)
);
defparam un1_s_answerptr_axbxc4_cZ.INIT=16'h7F80;
// @19:292
  LUT4 s_m7_i_a4_0_1_cZ (
	.I0(un1_t_txrdy),
	.I1(un19_s_answerptr_6),
	.I2(un19_s_answerptr_NE_3),
	.I3(usbc_dscoff[0]),
	.F(s_m7_i_a4_0_1)
);
defparam s_m7_i_a4_0_1_cZ.INIT=16'h0002;
// @19:292
  LUT4 s_m7_i_1_cZ (
	.I0(s_state[1]),
	.I1(un1_t_txrdy),
	.I2(un2_t_txrdy),
	.I3(un21_t_txrdy_0),
	.F(s_m7_i_1)
);
defparam s_m7_i_1_cZ.INIT=16'hDD5D;
// @19:279
  LUT4 \s_answerptr_14_iv_1_cZ[0]  (
	.I0(s_answerptr_6_m[0]),
	.I1(s_state_cnst_1[1]),
	.I2(un1_s_state_0_sqmuxa),
	.I3(usbc_dscoff[0]),
	.F(s_answerptr_14_iv_1[0])
);
defparam \s_answerptr_14_iv_1_cZ[0] .INIT=16'hFAEE;
// @19:279
  LUT3 \s_ctlparam_11_cZ[0]  (
	.I0(serial2iis_data[0]),
	.I1(un1_s_ctlparam_1_sqmuxa),
	.I2(un35_t_rxrdy),
	.F(s_ctlparam_11[0])
);
defparam \s_ctlparam_11_cZ[0] .INIT=8'h2A;
// @19:279
  LUT3 \s_ctlparam_11_cZ[1]  (
	.I0(serial2iis_data[1]),
	.I1(un1_s_ctlparam_1_sqmuxa),
	.I2(un35_t_rxrdy),
	.F(s_ctlparam_11[1])
);
defparam \s_ctlparam_11_cZ[1] .INIT=8'h2A;
// @19:279
  LUT3 \s_ctlparam_11_cZ[2]  (
	.I0(serial2iis_data[2]),
	.I1(un1_s_ctlparam_1_sqmuxa),
	.I2(un35_t_rxrdy),
	.F(s_ctlparam_11[2])
);
defparam \s_ctlparam_11_cZ[2] .INIT=8'h2A;
// @19:279
  LUT3 \s_ctlparam_11_cZ[4]  (
	.I0(serial2iis_data[4]),
	.I1(un1_s_ctlparam_1_sqmuxa),
	.I2(un35_t_rxrdy),
	.F(s_ctlparam_11[4])
);
defparam \s_ctlparam_11_cZ[4] .INIT=8'h2A;
// @19:279
  LUT3 \s_ctlparam_11_cZ[5]  (
	.I0(serial2iis_data[5]),
	.I1(un1_s_ctlparam_1_sqmuxa),
	.I2(un35_t_rxrdy),
	.F(s_ctlparam_11[5])
);
defparam \s_ctlparam_11_cZ[5] .INIT=8'h2A;
// @19:279
  LUT3 \s_answerptr_6_m_cZ[0]  (
	.I0(s_answerptr_3_sqmuxa),
	.I1(un2_t_txrdy),
	.I2(usbc_dscoff[0]),
	.F(s_answerptr_6_m[0])
);
defparam \s_answerptr_6_m_cZ[0] .INIT=8'h28;
// @19:508
  LUT4 s_sendbyte_0_sqmuxa_5_cZ (
	.I0(s_state[4]),
	.I1(un2_t_fin_1),
	.I2(usbc_in),
	.I3(usbc_setup),
	.F(s_sendbyte_0_sqmuxa_5)
);
defparam s_sendbyte_0_sqmuxa_5_cZ.INIT=16'hAA2A;
// @19:615
  LUT3 un1_s_answerptr_axbxc3_cZ (
	.I0(un1_s_answerptr_c2),
	.I1(usbc_dscoff[5]),
	.I2(usbc_dscoff[6]),
	.F(un1_s_answerptr_axbxc3)
);
defparam un1_s_answerptr_axbxc3_cZ.INIT=8'h78;
// @19:563
  LUT4 un19_s_answerptr_NE_3_cZ (
	.I0(n_1_Z[4]),
	.I1(n_1_Z[5]),
	.I2(usbc_dscoff[4]),
	.I3(usbc_dscoff[5]),
	.F(un19_s_answerptr_NE_3)
);
defparam un19_s_answerptr_NE_3_cZ.INIT=16'h7BDE;
// @19:279
  LUT4 s_state_3_sqmuxa_2 (
	.I0(USBRST),
	.I1(s_state_Z[8]),
	.I2(un1_s_state_0_sqmuxa_2),
	.I3(N_216),
	.F(s_state_cnst[7])
);
defparam s_state_3_sqmuxa_2.INIT=16'h0040;
// @19:563
  LUT3 un19_s_answerptr_NE_4_s (
	.I0(n_1[2]),
	.I1(un19_s_answerptr_NE_4_s_0),
	.I2(usbc_dscoff[2]),
	.F(un19_s_answerptr_NE_4_out)
);
defparam un19_s_answerptr_NE_4_s.INIT=8'hDE;
// @19:279
  LUT4 \s_state_cnst_i_a2_5_cZ[10]  (
	.I0(s_state_1_sqmuxa_8),
	.I1(s_state_6_sqmuxa),
	.I2(s_state_8_sqmuxa_1),
	.I3(s_state_cnst_i_a2_4_0[10]),
	.F(s_state_cnst_i_a2_5[10])
);
defparam \s_state_cnst_i_a2_5_cZ[10] .INIT=16'h0100;
// @19:279
  LUT4 un1_reset_7_2_cZ (
	.I0(USBRST_rep2),
	.I1(s_sendbyte_0_sqmuxa_4),
	.I2(s_sendbyte_2_sqmuxa_1),
	.I3(un1_s_state_8),
	.F(un1_reset_7_2)
);
defparam un1_reset_7_2_cZ.INIT=16'hFEFF;
// @19:292
  LUT4 un1_s_state_1_sqmuxa_1_5_1_cZ (
	.I0(s_state_2_sqmuxa_2),
	.I1(un1_s_state_1_sqmuxa_1_0_tz),
	.I2(un1_s_state_6),
	.I3(usbc_setup),
	.F(un1_s_state_1_sqmuxa_1_5_1)
);
defparam un1_s_state_1_sqmuxa_1_5_1_cZ.INIT=16'hEEFA;
// @19:541
  LUT3 \s_answerptr_6_cZ[2]  (
	.I0(N_46),
	.I1(un2_t_txrdy),
	.I2(usbc_dscoff[2]),
	.F(s_answerptr_6[2])
);
defparam \s_answerptr_6_cZ[2] .INIT=8'hB8;
// @19:541
  LUT3 \s_answerptr_6_cZ[1]  (
	.I0(un2_t_txrdy),
	.I1(usbc_dscoff[0]),
	.I2(usbc_dscoff[1]),
	.F(s_answerptr_6[1])
);
defparam \s_answerptr_6_cZ[1] .INIT=8'h78;
// @19:232
  LUT4 un1_reset_4_i_cZ (
	.I0(s_answerlen_1_sqmuxa_0),
	.I1(s_answerlen_1_sqmuxa_6),
	.I2(un1_reset_4_2_0),
	.I3(un62_t_rxrdy),
	.F(un1_reset_4_i)
);
defparam un1_reset_4_i_cZ.INIT=16'h070F;
// @24:1319
  LUT2 N_381_i (
	.I0(n_2_sqmuxa),
	.I1(n_3_sqmuxa),
	.F(N_381_i_1z)
);
defparam N_381_i.INIT=4'hE;
// @19:615
  LUT2 un1_s_answerptr_axbxc2_cZ (
	.I0(un1_s_answerptr_c2),
	.I1(usbc_dscoff[5]),
	.F(un1_s_answerptr_axbxc2)
);
defparam un1_s_answerptr_axbxc2_cZ.INIT=4'h6;
// @19:541
  LUT3 s_state_1_sqmuxa_3_cZ (
	.I0(s_state[3]),
	.I1(un2_t_txrdy),
	.I2(un6_t_txrdy),
	.F(s_state_1_sqmuxa_3)
);
defparam s_state_1_sqmuxa_3_cZ.INIT=8'h80;
// @19:319
  LUT4 un1_s_state_0_sqmuxa_2_cZ (
	.I0(s_state_0_sqmuxa_11),
	.I1(s_state_0_sqmuxa_12),
	.I2(s_state_1_sqmuxa_10),
	.I3(un35_t_rxrdy),
	.F(un1_s_state_0_sqmuxa_2)
);
defparam un1_s_state_0_sqmuxa_2_cZ.INIT=16'hFEEE;
// @19:279
  LUT4 s_state_8_sqmuxa (
	.I0(USBRST),
	.I1(s_state[4]),
	.I2(s_state_8_sqmuxa_0),
	.I3(un2_t_in),
	.F(s_state_cnst[3])
);
defparam s_state_8_sqmuxa.INIT=16'h4000;
// @19:508
  LUT4 s_state_2_sqmuxa_4_cZ (
	.I0(s_state[4]),
	.I1(un70_t_fin),
	.I2(usbc_in),
	.I3(usbc_setup),
	.F(s_state_2_sqmuxa_4)
);
defparam s_state_2_sqmuxa_4_cZ.INIT=16'h0080;
// @19:514
  LUT4 s_state_3_sqmuxa_1_cZ (
	.I0(s_state_3_sqmuxa_1_2),
	.I1(un2_t_in),
	.I2(un72_t_fin),
	.I3(un79_t_fin),
	.F(s_state_3_sqmuxa_1)
);
defparam s_state_3_sqmuxa_1_cZ.INIT=16'h0008;
// @19:351
  LUT3 s_ctlparam_0_sqmuxa_2_1_cZ (
	.I0(s_state_1_sqmuxa_10),
	.I1(un35_t_rxrdy),
	.I2(un55_t_rxrdy),
	.F(s_ctlparam_0_sqmuxa_2_1)
);
defparam s_ctlparam_0_sqmuxa_2_1_cZ.INIT=8'h40;
// @19:292
  LUT4 un1_s_state_0_sqmuxa_1_2_0_cZ (
	.I0(un1_s_state_0_sqmuxa_1_0_0),
	.I1(un1_s_state_0_sqmuxa_1_0_tz),
	.I2(un2_t_fin_1),
	.I3(un76_t_fin_m_0),
	.F(un1_s_state_0_sqmuxa_1_2_0)
);
defparam un1_s_state_0_sqmuxa_1_2_0_cZ.INIT=16'hFEAA;
// @19:563
  LUT4 un19_s_answerptr_NE_4_s_0_cZ (
	.I0(n_0_sqmuxa_1),
	.I1(un39_t_rxrdy_1z),
	.I2(usbc_dscoff[3]),
	.I3(usbc_dscoff[7]),
	.F(un19_s_answerptr_NE_4_s_0)
);
defparam un19_s_answerptr_NE_4_s_0_cZ.INIT=16'h7FF8;
// @19:279
  LUT4 \s_state_cnst_i_a2_4_0_cZ[10]  (
	.I0(s_state_cnst_i_a2_22),
	.I1(USBRST_rep2),
	.I2(s_state_1_sqmuxa_7),
	.I3(s_state_2_sqmuxa_3),
	.F(s_state_cnst_i_a2_4_0[10])
);
defparam \s_state_cnst_i_a2_4_0_cZ[10] .INIT=16'h0002;
// @19:279
  LUT4 \s_answerptr_14_iv_0_cZ[1]  (
	.I0(s_state_cnst_1[1]),
	.I1(un1_s_state_0_sqmuxa),
	.I2(usbc_dscoff[0]),
	.I3(usbc_dscoff[1]),
	.F(s_answerptr_14_iv_0[1])
);
defparam \s_answerptr_14_iv_0_cZ[1] .INIT=16'hCEA0;
// @19:279
  LUT4 \s_answerptr_14_iv_0_cZ[2]  (
	.I0(N_46),
	.I1(s_state_cnst_1[1]),
	.I2(un1_s_state_0_sqmuxa),
	.I3(usbc_dscoff[2]),
	.F(s_answerptr_14_iv_0[2])
);
defparam \s_answerptr_14_iv_0_cZ[2] .INIT=16'hF888;
// @19:240
  LUT2 N_444_i_cZ (
	.I0(s_setupptr[0]),
	.I1(un1_reset),
	.F(N_444_i)
);
defparam N_444_i_cZ.INIT=4'h9;
// @19:544
  LUT4 un2_t_txrdy_cZ (
	.I0(un1_usbc_in),
	.I1(N_205),
	.I2(s_state_0_0),
	.I3(usbt_in),
	.F(un2_t_txrdy)
);
defparam un2_t_txrdy_cZ.INIT=16'h2000;
// @19:253
  LUT3 C_DSCRD (
	.I0(s_state[2]),
	.I1(N_205),
	.I2(s_state_0_0),
	.F(usbc_dscrd)
);
defparam C_DSCRD.INIT=8'hBA;
// @24:924
  LUT3 \s_1_i_a4[5]  (
	.I0(n_3_sqmuxa),
	.I1(un39_t_rxrdy_1z),
	.I2(usbc_dsctyp[0]),
	.F(N_382)
);
defparam \s_1_i_a4[5] .INIT=8'h51;
// @24:924
  LUT3 \n_1_0[5]  (
	.I0(n_2_sqmuxa),
	.I1(n_0_sqmuxa_1),
	.I2(un39_t_rxrdy_1z),
	.F(n_1_Z[5])
);
defparam \n_1_0[5] .INIT=8'hEA;
// @24:924
  LUT4 \n_1_0[4]  (
	.I0(n_0_sqmuxa_1),
	.I1(s23_0),
	.I2(un39_t_rxrdy_1z),
	.I3(usbc_dsctyp[1]),
	.F(n_1_Z[4])
);
defparam \n_1_0[4] .INIT=16'hA0EC;
// @19:279
  LUT4 \C_CLROUT_11_iv[1]  (
	.I0(un15_t_fin),
	.I1(s_state_1_sqmuxa_8),
	.I2(s_state_6_sqmuxa),
	.I3(usbc_dscinx_Z[7]),
	.F(C_CLROUT_11[1])
);
defparam \C_CLROUT_11_iv[1] .INIT=16'hF0F8;
// @19:279
  LUT4 \C_CLRIN_15_iv[1]  (
	.I0(un15_t_fin),
	.I1(s_state_1_sqmuxa_8),
	.I2(s_state_6_sqmuxa),
	.I3(usbc_dscinx_Z[7]),
	.F(C_CLRIN_15[1])
);
defparam \C_CLRIN_15_iv[1] .INIT=16'hF8F0;
// @19:279
  LUT4 \C_CLRIN_15_iv[2]  (
	.I0(n_2_sqmuxa_1),
	.I1(s_state_1_sqmuxa_8),
	.I2(s_state_6_sqmuxa),
	.I3(usbc_dscinx_Z[7]),
	.F(C_CLRIN_15[2])
);
defparam \C_CLRIN_15_iv[2] .INIT=16'hF8F0;
// @19:429
  LUT4 s_sendbyte_2_sqmuxa_1_cZ (
	.I0(s_sendbyte_1_sqmuxa_3),
	.I1(s_state_Z[5]),
	.I2(un22_t_rxrdy),
	.I3(usbt_fin),
	.F(s_sendbyte_2_sqmuxa_1)
);
defparam s_sendbyte_2_sqmuxa_1_cZ.INIT=16'h8CCC;
// @19:351
  LUT4 un1_s_ctlparam_1_sqmuxa_cZ (
	.I0(s_ctlparam_1_sqmuxa),
	.I1(un22_t_rxrdy),
	.I2(usbc_dscinx[0]),
	.I3(usbc_dscinx[1]),
	.F(un1_s_ctlparam_1_sqmuxa)
);
defparam un1_s_ctlparam_1_sqmuxa_cZ.INIT=16'hEAEE;
// @19:317
  LUT4 s_sendbyte_0_sqmuxa_4_cZ (
	.I0(s_state_Z[8]),
	.I1(un22_t_rxrdy),
	.I2(un35_t_rxrdy),
	.I3(N_216),
	.F(s_sendbyte_0_sqmuxa_4)
);
defparam s_sendbyte_0_sqmuxa_4_cZ.INIT=16'hAA2A;
// @19:406
  LUT3 un3_t_setup_cZ (
	.I0(N_216),
	.I1(usbc_setup),
	.I2(usbt_fin),
	.F(un3_t_setup)
);
defparam un3_t_setup_cZ.INIT=8'hF7;
// @19:544
  LUT4 un1_t_txrdy_cZ (
	.I0(un1_usbc_in),
	.I1(N_205),
	.I2(s_state_0_0),
	.I3(usbt_in),
	.F(un1_t_txrdy)
);
defparam un1_t_txrdy_cZ.INIT=16'h75FF;
// @19:512
  LUT3 un2_t_in_cZ (
	.I0(un1_usbc_in),
	.I1(usbc_setup),
	.I2(usbt_in),
	.F(un2_t_in)
);
defparam un2_t_in_cZ.INIT=8'h20;
// @19:615
  LUT3 un1_s_answerptr_axbxc1_cZ (
	.I0(un1_reset_2),
	.I1(usbc_dscoff[3]),
	.I2(usbc_dscoff[4]),
	.F(un1_s_answerptr_axbxc1)
);
defparam un1_s_answerptr_axbxc1_cZ.INIT=8'hB4;
// @19:615
  LUT3 un1_s_answerptr_ac0_1 (
	.I0(un1_reset_2),
	.I1(usbc_dscoff[3]),
	.I2(usbc_dscoff[4]),
	.F(un1_s_answerptr_c2)
);
defparam un1_s_answerptr_ac0_1.INIT=8'h40;
// @19:279
  LUT4 \s_state_cnst_i_a2_4_tz_cZ[10]  (
	.I0(s_state_Z[6]),
	.I1(s_state_Z[8]),
	.I2(N_216),
	.I3(usbt_fin),
	.F(s_state_cnst_i_a2_4_tz[10])
);
defparam \s_state_cnst_i_a2_4_tz_cZ[10] .INIT=16'h5515;
// @19:580
  LUT2 un21_t_txrdy_0_cZ (
	.I0(un17_t_txrdy),
	.I1(un21_s_answerptr_NE),
	.F(un21_t_txrdy_0)
);
defparam un21_t_txrdy_0_cZ.INIT=4'hB;
  LUT4 s_state_cnst_i_a2_22_cZ (
	.I0(s_state_Z[5]),
	.I1(s_state_Z[7]),
	.I2(usbc_setup),
	.I3(usbt_fin),
	.F(s_state_cnst_i_a2_22)
);
defparam s_state_cnst_i_a2_22_cZ.INIT=16'hFFF1;
  LUT4 s_1_0_a2_6 (
	.I0(n_2_sqmuxa),
	.I1(un8_descrom_have_strings_1z),
	.I2(usbc_dsctyp[1]),
	.I3(usbc_dsctyp[2]),
	.F(s_1_0_a2_6_1z)
);
defparam s_1_0_a2_6.INIT=16'h0040;
// @19:279
  LUT4 s_state_2_sqmuxa_5 (
	.I0(USBRST),
	.I1(s_state_Z[8]),
	.I2(s_state_0_sqmuxa_9),
	.I3(N_216),
	.F(s_state_cnst[6])
);
defparam s_state_2_sqmuxa_5.INIT=16'h0040;
// @19:279
  LUT4 \s_sendbyte_23_0_iv[0]  (
	.I0(C_HLTIN_m[2]),
	.I1(un15_t_fin),
	.I2(s_confd_m),
	.I3(s_sendbyte_23_0_iv_7_0),
	.F(s_sendbyte_23[0])
);
defparam \s_sendbyte_23_0_iv[0] .INIT=16'hFEFA;
// @19:279
  LUT4 \s_state_cnst_0_a2[8]  (
	.I0(USBRST_rep2),
	.I1(s_state[4]),
	.I2(un1_s_state_6),
	.I3(usbc_setup),
	.F(s_state_cnst[8])
);
defparam \s_state_cnst_0_a2[8] .INIT=16'h5400;
// @19:292
  LUT4 un1_s_state_4_sqmuxa_1_cZ (
	.I0(N_80),
	.I1(s_state_7_sqmuxa_0_1),
	.I2(un76_t_fin),
	.I3(un76_t_fin_m_0),
	.F(un1_s_state_4_sqmuxa_1)
);
defparam un1_s_state_4_sqmuxa_1_cZ.INIT=16'h5D55;
// @19:279
  LUT2 un1_s_state_0_sqmuxa_cZ (
	.I0(s_state_Z[0]),
	.I1(un1_reset_2),
	.F(un1_s_state_0_sqmuxa)
);
defparam un1_s_state_0_sqmuxa_cZ.INIT=4'hE;
// @19:361
  LUT4 s_state_1_sqmuxa_10_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(un22_t_rxrdy_2),
	.I3(un39_t_rxrdy_1z),
	.F(s_state_1_sqmuxa_10)
);
defparam s_state_1_sqmuxa_10_cZ.INIT=16'h0080;
// @19:279
  LUT3 \C_SHLTOUT_10_cZ[1]  (
	.I0(un15_t_fin),
	.I1(s_state_2_sqmuxa_3),
	.I2(usbc_dscinx_Z[7]),
	.F(C_SHLTOUT_10[1])
);
defparam \C_SHLTOUT_10_cZ[1] .INIT=8'h08;
// @19:279
  LUT3 \C_SHLTIN_10_cZ[1]  (
	.I0(un15_t_fin),
	.I1(s_state_2_sqmuxa_3),
	.I2(usbc_dscinx_Z[7]),
	.F(C_SHLTIN_10[1])
);
defparam \C_SHLTIN_10_cZ[1] .INIT=8'h80;
// @19:279
  LUT3 \C_SHLTIN_10_cZ[2]  (
	.I0(n_2_sqmuxa_1),
	.I1(s_state_2_sqmuxa_3),
	.I2(usbc_dscinx_Z[7]),
	.F(C_SHLTIN_10[2])
);
defparam \C_SHLTIN_10_cZ[2] .INIT=8'h80;
// @19:353
  LUT4 s_ctlparam_1_sqmuxa_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(un22_t_rxrdy_2),
	.I3(un39_t_rxrdy_1z),
	.F(s_ctlparam_1_sqmuxa)
);
defparam s_ctlparam_1_sqmuxa_cZ.INIT=16'h0020;
// @19:615
  LUT2 un1_s_answerptr_axbxc0_cZ (
	.I0(un1_reset_2),
	.I1(usbc_dscoff[3]),
	.F(un1_s_answerptr_axbxc0)
);
defparam un1_s_answerptr_axbxc0_cZ.INIT=4'h9;
// @19:279
  LUT3 un76_t_fin_m (
	.I0(s_state_7_sqmuxa_0_1),
	.I1(un76_t_fin),
	.I2(un76_t_fin_m_0),
	.F(s_state_6_sqmuxa)
);
defparam un76_t_fin_m.INIT=8'h80;
// @19:279
  LUT4 s_state_4_sqmuxa_1 (
	.I0(USBRST),
	.I1(s_state_Z[8]),
	.I2(un62_t_rxrdy),
	.I3(N_216),
	.F(s_state_cnst[5])
);
defparam s_state_4_sqmuxa_1.INIT=16'h0040;
// @19:292
  LUT4 s_desctyp_1_sqmuxa_cZ (
	.I0(USBRST_rep2),
	.I1(s_state_Z[8]),
	.I2(un26_t_rxrdy),
	.I3(N_216),
	.F(s_desctyp_1_sqmuxa)
);
defparam s_desctyp_1_sqmuxa_cZ.INIT=16'h0040;
// @19:292
  LUT4 s_ctlrequest_1_sqmuxa_cZ (
	.I0(USBRST_rep2),
	.I1(s_state_Z[8]),
	.I2(un12_t_rxrdy),
	.I3(N_216),
	.F(s_ctlrequest_1_sqmuxa)
);
defparam s_ctlrequest_1_sqmuxa_cZ.INIT=16'h0040;
// @19:370
  LUT4 un55_t_rxrdy_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un55_t_rxrdy)
);
defparam un55_t_rxrdy_cZ.INIT=16'h000B;
// @19:564
  LUT4 un21_s_answerptr_NE_cZ (
	.I0(un21_s_answerptr_NE_0),
	.I1(un21_s_answerptr_NE_1),
	.I2(un21_s_answerptr_NE_2),
	.I3(un21_s_answerptr_NE_3),
	.F(un21_s_answerptr_NE)
);
defparam un21_s_answerptr_NE_cZ.INIT=16'hFFFE;
// @24:924
  LUT4 n_2_sqmuxa_cZ (
	.I0(n_1_sqmuxa_6_1z),
	.I1(n_2_sqmuxa_1),
	.I2(s23_0),
	.I3(usbc_dsctyp[1]),
	.F(n_2_sqmuxa)
);
defparam n_2_sqmuxa_cZ.INIT=16'h8000;
// @24:953
  LUT4 n_3_sqmuxa_cZ (
	.I0(n_3_sqmuxa_2),
	.I1(n_3_sqmuxa_3_1z),
	.I2(s23_0),
	.I3(usbc_dsctyp[1]),
	.F(n_3_sqmuxa)
);
defparam n_3_sqmuxa_cZ.INIT=16'h8000;
// @19:496
  LUT4 s_state_10_sqmuxa_i (
	.I0(N_82_1),
	.I1(s_ctlrequest[0]),
	.I2(s_ctlrequest[2]),
	.I3(s_state_10_sqmuxa_i_0),
	.F(N_80)
);
defparam s_state_10_sqmuxa_i.INIT=16'hFF1E;
// @19:279
  LUT4 un1_reset_4_2_0_cZ (
	.I0(USBRST_rep1),
	.I1(s_setupptr[1]),
	.I2(s_setupptr[2]),
	.I3(un1_reset_4_2),
	.F(un1_reset_4_2_0)
);
defparam un1_reset_4_2_0_cZ.INIT=16'hFFBF;
// @19:292
  LUT4 un1_s_state_0_sqmuxa_1_0_0_cZ (
	.I0(un17_t_txrdy),
	.I1(s_state_0_sqmuxa_3),
	.I2(un22_t_rxrdy),
	.I3(un76_t_fin_m_0),
	.F(un1_s_state_0_sqmuxa_1_0_0)
);
defparam un1_s_state_0_sqmuxa_1_0_0_cZ.INIT=16'hF888;
// @19:514
  LUT4 s_state_3_sqmuxa_1_2_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(s_state_3_sqmuxa_1_2)
);
defparam s_state_3_sqmuxa_1_2_cZ.INIT=16'hFF9E;
// @19:319
  LUT3 s_state_1_sqmuxa_13_1_cZ (
	.I0(s_state_0_sqmuxa_9),
	.I1(un62_t_rxrdy),
	.I2(N_216),
	.F(s_state_1_sqmuxa_13_1)
);
defparam s_state_1_sqmuxa_13_1_cZ.INIT=8'h01;
// @19:319
  LUT4 un1_t_rxrdy_11_0_cZ (
	.I0(s_setupptr[0]),
	.I1(s_setupptr[2]),
	.I2(un3_t_rxrdy_0),
	.I3(un22_t_rxrdy),
	.F(un1_t_rxrdy_11_0)
);
defparam un1_t_rxrdy_11_0_cZ.INIT=16'h5051;
// @19:292
  LUT4 un1_s_state_4_sqmuxa_0_cZ (
	.I0(s_state_Z[7]),
	.I1(s_state_Z[8]),
	.I2(N_216),
	.I3(usbt_fin),
	.F(un1_s_state_4_sqmuxa_0)
);
defparam un1_s_state_4_sqmuxa_0_cZ.INIT=16'hEA00;
// @19:323
  LUT4 s_state_0_sqmuxa_9_cZ (
	.I0(serial2iis_data[5]),
	.I1(serial2iis_data[6]),
	.I2(s_setupptr[0]),
	.I3(un3_t_rxrdy_0),
	.F(s_state_0_sqmuxa_9)
);
defparam s_state_0_sqmuxa_9_cZ.INIT=16'h0E00;
// @19:279
  LUT2 un1_reset_4_2_cZ (
	.I0(s_state_Z[8]),
	.I1(N_216),
	.F(un1_reset_4_2)
);
defparam un1_reset_4_2_cZ.INIT=4'hD;
// @14:1225
  LUT4 s_sendbyte_1_sqmuxa_3_cZ (
	.I0(usbc_dscinx[0]),
	.I1(usbc_dscinx[1]),
	.I2(usbc_dscinx[2]),
	.I3(usbc_dscinx[3]),
	.F(s_sendbyte_1_sqmuxa_3)
);
defparam s_sendbyte_1_sqmuxa_3_cZ.INIT=16'hFFF9;
// @19:496
  LUT4 s_state_2_sqmuxa_3_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(un22_t_rxrdy_2),
	.I3(un76_t_fin_m_0),
	.F(s_state_2_sqmuxa_3)
);
defparam s_state_2_sqmuxa_3_cZ.INIT=16'h8000;
// @19:496
  LUT4 s_state_1_sqmuxa_8_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(un22_t_rxrdy_2),
	.I3(un76_t_fin_m_0),
	.F(s_state_1_sqmuxa_8)
);
defparam s_state_1_sqmuxa_8_cZ.INIT=16'h2000;
// @14:1225
  LUT4 s_state_1_sqmuxa_7_cZ (
	.I0(s_state_0_sqmuxa_3),
	.I1(usbc_dscoff[0]),
	.I2(usbc_dscoff[1]),
	.I3(usbc_dscoff[2]),
	.F(s_state_1_sqmuxa_7)
);
defparam s_state_1_sqmuxa_7_cZ.INIT=16'hAAA8;
// @19:292
  LUT4 un1_s_state_0_sqmuxa_1_0_tz_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un1_s_state_0_sqmuxa_1_0_tz)
);
defparam un1_s_state_0_sqmuxa_1_0_tz_cZ.INIT=16'h0060;
// @19:292
  LUT2 un1_s_state_0_sqmuxa_1_2_tz (
	.I0(un72_t_fin),
	.I1(un79_t_fin),
	.F(un2_t_fin_1)
);
defparam un1_s_state_0_sqmuxa_1_2_tz.INIT=4'hE;
// @19:292
  LUT4 un1_s_state_1_sqmuxa_1_0_tz_cZ (
	.I0(s_state_Z[5]),
	.I1(s_state_Z[6]),
	.I2(s_state_Z[7]),
	.I3(usbt_fin),
	.F(un1_s_state_1_sqmuxa_1_0_tz)
);
defparam un1_s_state_1_sqmuxa_1_0_tz_cZ.INIT=16'hCCFE;
// @19:292
  LUT4 un1_s_state_0_sqmuxa_1_3_tz_cZ (
	.I0(s_answerptr_1_sqmuxa),
	.I1(s_state[1]),
	.I2(s_state[2]),
	.I3(s_state[3]),
	.F(un1_s_state_0_sqmuxa_1_3_tz)
);
defparam un1_s_state_0_sqmuxa_1_3_tz_cZ.INIT=16'hFFFE;
// @19:279
  LUT4 un1_reset_2_cZ (
	.I0(s_answerptr_1_sqmuxa),
	.I1(s_state_Z[7]),
	.I2(un1_reset_2_2),
	.I3(usbc_stall),
	.F(un1_reset_2)
);
defparam un1_reset_2_cZ.INIT=16'hFFFE;
// @19:279
  LUT3 un1_reset_cZ (
	.I0(USBRST_rep2),
	.I1(s_state_Z[8]),
	.I2(N_216),
	.F(un1_reset)
);
defparam un1_reset_cZ.INIT=8'hFB;
// @24:950
  LUT3 un8_descrom_have_strings (
	.I0(un76_t_fin_1),
	.I1(usbc_dscinx_Z[6]),
	.I2(usbc_dscinx_Z[7]),
	.F(un8_descrom_have_strings_1z)
);
defparam un8_descrom_have_strings.INIT=8'h02;
// @19:481
  LUT4 un76_t_fin_cZ (
	.I0(un76_t_fin_1),
	.I1(usbc_dscinx[1]),
	.I2(usbc_dscinx_Z[6]),
	.I3(usbc_dscinx_Z[7]),
	.F(un76_t_fin)
);
defparam un76_t_fin_cZ.INIT=16'h0002;
// @19:353
  LUT2 un39_t_rxrdy (
	.I0(n_3_sqmuxa_3_1z),
	.I1(un39_t_rxrdy_2_1z),
	.F(un39_t_rxrdy_1z)
);
defparam un39_t_rxrdy.INIT=4'h8;
// @19:279
  LUT4 \C_HLTIN_m_cZ[2]  (
	.I0(s_halt_in[2]),
	.I1(n_2_sqmuxa_1),
	.I2(s_state_Z[5]),
	.I3(usbc_dscinx_Z[7]),
	.F(C_HLTIN_m[2])
);
defparam \C_HLTIN_m_cZ[2] .INIT=16'h8000;
// @19:279
  LUT3 s_confd_m_cZ (
	.I0(s_confd),
	.I1(s_state[4]),
	.I2(un72_t_fin),
	.F(s_confd_m)
);
defparam s_confd_m_cZ.INIT=8'h80;
// @19:496
  LUT4 s_state_8_sqmuxa_1_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[2]),
	.I2(un76_t_fin_m_0),
	.I3(un79_t_fin_1),
	.F(s_state_8_sqmuxa_1)
);
defparam s_state_8_sqmuxa_1_cZ.INIT=16'h2000;
  LUT4 s_sendbyte_23_0_iv_7_0_cZ (
	.I0(s_halt_in[1]),
	.I1(s_halt_out_0),
	.I2(s_state_Z[5]),
	.I3(usbc_dscinx_Z[7]),
	.F(s_sendbyte_23_0_iv_7_0)
);
defparam s_sendbyte_23_0_iv_7_0_cZ.INIT=16'hA0C0;
// @19:496
  LUT4 s_state_10_sqmuxa_i_0_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[3]),
	.I3(un76_t_fin_m_0),
	.F(s_state_10_sqmuxa_i_0)
);
defparam s_state_10_sqmuxa_i_0_cZ.INIT=16'h02FF;
// @19:552
  LUT3 \SUM_0[2]  (
	.I0(usbc_dscoff[0]),
	.I1(usbc_dscoff[1]),
	.I2(usbc_dscoff[2]),
	.F(N_46)
);
defparam \SUM_0[2] .INIT=8'h78;
// @19:339
  LUT3 un26_t_rxrdy_cZ (
	.I0(s_setupptr[0]),
	.I1(s_setupptr[1]),
	.I2(s_setupptr[2]),
	.F(un26_t_rxrdy)
);
defparam un26_t_rxrdy_cZ.INIT=8'h08;
// @19:392
  LUT3 un62_t_rxrdy_cZ (
	.I0(s_setupptr[0]),
	.I1(s_setupptr[1]),
	.I2(s_setupptr[2]),
	.F(un62_t_rxrdy)
);
defparam un62_t_rxrdy_cZ.INIT=8'h80;
// @19:563
  LUT3 un19_s_answerptr_6_cZ (
	.I0(N_374_i_0),
	.I1(usbc_dscinx[0]),
	.I2(usbc_dscoff[6]),
	.F(un19_s_answerptr_6)
);
defparam un19_s_answerptr_6_cZ.INIT=8'h78;
// @24:953
  LUT4 n_1_sqmuxa_6 (
	.I0(usbc_dscinx_Z[4]),
	.I1(usbc_dscinx_Z[5]),
	.I2(usbc_dscinx_Z[6]),
	.I3(usbc_dscinx_Z[7]),
	.F(n_1_sqmuxa_6_1z)
);
defparam n_1_sqmuxa_6.INIT=16'h0001;
// @19:493
  LUT4 un79_t_fin_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un79_t_fin)
);
defparam un79_t_fin_cZ.INIT=16'h0400;
// @19:292
  LUT3 s_answerptr_0_sqmuxa_cZ (
	.I0(USBRST_rep2),
	.I1(s_state_Z[8]),
	.I2(s_state_Z[10]),
	.F(s_answerptr_0_sqmuxa)
);
defparam s_answerptr_0_sqmuxa_cZ.INIT=8'h54;
// @19:279
  LUT2 \s_answerptr_10_m_xx_cZ[1]  (
	.I0(s_answerptr_5_sqmuxa),
	.I1(usbc_dscoff[1]),
	.F(s_answerptr_10_m_xx[1])
);
defparam \s_answerptr_10_m_xx_cZ[1] .INIT=4'h8;
// @19:279
  LUT3 \s_answerptr_10_m_yy_cZ[1]  (
	.I0(s_answerptr_5_sqmuxa),
	.I1(usbc_dscoff[0]),
	.I2(usbc_dscoff[1]),
	.F(s_answerptr_10_m_yy[1])
);
defparam \s_answerptr_10_m_yy_cZ[1] .INIT=8'h28;
// @19:327
  LUT3 un12_t_rxrdy_cZ (
	.I0(s_setupptr[0]),
	.I1(s_setupptr[1]),
	.I2(s_setupptr[2]),
	.F(un12_t_rxrdy)
);
defparam un12_t_rxrdy_cZ.INIT=8'h02;
// @24:924
  LUT4 n_2_sqmuxa_1_cZ (
	.I0(usbc_dscinx[0]),
	.I1(usbc_dscinx[1]),
	.I2(usbc_dscinx[2]),
	.I3(usbc_dscinx[3]),
	.F(n_2_sqmuxa_1)
);
defparam n_2_sqmuxa_1_cZ.INIT=16'h0004;
// @24:953
  LUT4 n_3_sqmuxa_3 (
	.I0(usbc_dscinx[3]),
	.I1(usbc_dscinx_Z[4]),
	.I2(usbc_dscinx_Z[5]),
	.I3(usbc_dscinx_Z[6]),
	.F(n_3_sqmuxa_3_1z)
);
defparam n_3_sqmuxa_3.INIT=16'h0001;
// @19:476
  LUT4 un72_t_fin_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un72_t_fin)
);
defparam un72_t_fin_cZ.INIT=16'h0100;
// @14:1225
  LUT3 \op_eq.un17_t_txrdy  (
	.I0(usbc_dscoff[0]),
	.I1(usbc_dscoff[1]),
	.I2(usbc_dscoff[2]),
	.F(un17_t_txrdy)
);
defparam \op_eq.un17_t_txrdy .INIT=8'h01;
// @19:394
  LUT4 s_answerlen_1_sqmuxa_6_cZ (
	.I0(serial2iis_data[4]),
	.I1(serial2iis_data[5]),
	.I2(serial2iis_data[6]),
	.I3(serial2iis_data[7]),
	.F(s_answerlen_1_sqmuxa_6)
);
defparam s_answerlen_1_sqmuxa_6_cZ.INIT=16'h0001;
// @19:349
  LUT3 un35_t_rxrdy_cZ (
	.I0(s_setupptr[0]),
	.I1(s_setupptr[1]),
	.I2(s_setupptr[2]),
	.F(un35_t_rxrdy)
);
defparam un35_t_rxrdy_cZ.INIT=8'h10;
// @19:470
  LUT4 un70_t_fin_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un70_t_fin)
);
defparam un70_t_fin_cZ.INIT=16'h0020;
// @19:341
  LUT4 un27_t_rxrdy_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un27_t_rxrdy)
);
defparam un27_t_rxrdy_cZ.INIT=16'h0040;
// @19:336
  LUT4 un22_t_rxrdy_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(un22_t_rxrdy)
);
defparam un22_t_rxrdy_cZ.INIT=16'h0001;
// @14:1225
  LUT4 \op_eq.un15_t_fin  (
	.I0(usbc_dscinx[0]),
	.I1(usbc_dscinx[1]),
	.I2(usbc_dscinx[2]),
	.I3(usbc_dscinx[3]),
	.F(un15_t_fin)
);
defparam \op_eq.un15_t_fin .INIT=16'h0002;
// @19:292
  LUT4 un1_s_state_8_cZ (
	.I0(s_state[3]),
	.I1(s_state[4]),
	.I2(s_state_Z[5]),
	.I3(s_state_Z[8]),
	.F(un1_s_state_8)
);
defparam un1_s_state_8_cZ.INIT=16'hFFFE;
// @19:481
  LUT4 un76_t_fin_1_cZ (
	.I0(usbc_dscinx[2]),
	.I1(usbc_dscinx[3]),
	.I2(usbc_dscinx_Z[4]),
	.I3(usbc_dscinx_Z[5]),
	.F(un76_t_fin_1)
);
defparam un76_t_fin_1_cZ.INIT=16'h0001;
// @19:496
  LUT4 s_state_7_sqmuxa_0_1_cZ (
	.I0(s_ctlrequest[0]),
	.I1(s_ctlrequest[1]),
	.I2(s_ctlrequest[2]),
	.I3(s_ctlrequest[3]),
	.F(s_state_7_sqmuxa_0_1)
);
defparam s_state_7_sqmuxa_0_1_cZ.INIT=16'h0200;
// @19:279
  LUT3 un1_reset_2_2_cZ (
	.I0(USBRST_fast),
	.I1(s_state_Z[5]),
	.I2(s_state_Z[6]),
	.F(un1_reset_2_2)
);
defparam un1_reset_2_2_cZ.INIT=8'hFE;
// @19:564
  LUT4 un21_s_answerptr_NE_0_cZ (
	.I0(s_answerlen[4]),
	.I1(s_answerlen[5]),
	.I2(usbc_dscoff[4]),
	.I3(usbc_dscoff[5]),
	.F(un21_s_answerptr_NE_0)
);
defparam un21_s_answerptr_NE_0_cZ.INIT=16'h7BDE;
// @19:564
  LUT4 un21_s_answerptr_NE_1_cZ (
	.I0(s_answerlen[6]),
	.I1(s_answerlen[7]),
	.I2(usbc_dscoff[6]),
	.I3(usbc_dscoff[7]),
	.F(un21_s_answerptr_NE_1)
);
defparam un21_s_answerptr_NE_1_cZ.INIT=16'h7BDE;
// @19:564
  LUT4 un21_s_answerptr_NE_2_cZ (
	.I0(s_answerlen[0]),
	.I1(s_answerlen[1]),
	.I2(usbc_dscoff[0]),
	.I3(usbc_dscoff[1]),
	.F(un21_s_answerptr_NE_2)
);
defparam un21_s_answerptr_NE_2_cZ.INIT=16'h7BDE;
// @19:564
  LUT4 un21_s_answerptr_NE_3_cZ (
	.I0(s_answerlen[2]),
	.I1(s_answerlen[3]),
	.I2(usbc_dscoff[2]),
	.I3(usbc_dscoff[3]),
	.F(un21_s_answerptr_NE_3)
);
defparam un21_s_answerptr_NE_3_cZ.INIT=16'h7BDE;
// @19:394
  LUT4 s_answerlen_1_sqmuxa_0_cZ (
	.I0(serial2iis_data[0]),
	.I1(serial2iis_data[1]),
	.I2(serial2iis_data[2]),
	.I3(serial2iis_data[3]),
	.F(s_answerlen_1_sqmuxa_0)
);
defparam s_answerlen_1_sqmuxa_0_cZ.INIT=16'h0001;
// @19:353
  LUT4 un39_t_rxrdy_2 (
	.I0(usbc_dscinx[0]),
	.I1(usbc_dscinx[1]),
	.I2(usbc_dscinx[2]),
	.I3(usbc_dscinx_Z[7]),
	.F(un39_t_rxrdy_2_1z)
);
defparam un39_t_rxrdy_2.INIT=16'h0001;
// @24:953
  LUT4 n_3_sqmuxa_2_cZ (
	.I0(usbc_dscinx[0]),
	.I1(usbc_dscinx[1]),
	.I2(usbc_dscinx[2]),
	.I3(usbc_dscinx_Z[7]),
	.F(n_3_sqmuxa_2)
);
defparam n_3_sqmuxa_2_cZ.INIT=16'h0008;
// @24:929
  LUT3 n_0_sqmuxa_1_cZ (
	.I0(usbc_dsctyp[0]),
	.I1(usbc_dsctyp[1]),
	.I2(usbc_dsctyp[2]),
	.F(n_0_sqmuxa_1)
);
defparam n_0_sqmuxa_1_cZ.INIT=8'h04;
// @19:279
  LUT3 s_state_8_sqmuxa_0_cZ (
	.I0(N_82_1),
	.I1(s_ctlrequest[0]),
	.I2(s_ctlrequest[2]),
	.F(s_state_8_sqmuxa_0)
);
defparam s_state_8_sqmuxa_0_cZ.INIT=8'h02;
// @19:547
  LUT2 un6_t_txrdy_cZ (
	.I0(s_answerlen[0]),
	.I1(usbc_dscoff[0]),
	.F(un6_t_txrdy)
);
defparam un6_t_txrdy_cZ.INIT=4'hE;
// @19:616
  LUT2 s_state_0_sqmuxa_3_cZ (
	.I0(s_state_Z[0]),
	.I1(usbt_fin),
	.F(s_state_0_sqmuxa_3)
);
defparam s_state_0_sqmuxa_3_cZ.INIT=4'h8;
// @19:226
  LUT2 s_answerptr_1_sqmuxa_cZ (
	.I0(s_state_Z[0]),
	.I1(usbt_fin),
	.F(s_answerptr_1_sqmuxa)
);
defparam s_answerptr_1_sqmuxa_cZ.INIT=4'h2;
// @19:292
  LUT2 s_answerptr_3_sqmuxa_cZ (
	.I0(USBRST_rep1),
	.I1(s_state[3]),
	.F(s_answerptr_3_sqmuxa)
);
defparam s_answerptr_3_sqmuxa_cZ.INIT=4'h4;
// @19:292
  LUT2 s_answerptr_5_sqmuxa_cZ (
	.I0(USBRST_rep1),
	.I1(s_state[1]),
	.F(s_answerptr_5_sqmuxa)
);
defparam s_answerptr_5_sqmuxa_cZ.INIT=4'h4;
// @19:279
  LUT2 \s_answerlen_7_cZ[0]  (
	.I0(serial2iis_data[0]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[0])
);
defparam \s_answerlen_7_cZ[0] .INIT=4'hE;
// @19:279
  LUT2 \s_answerlen_7_cZ[1]  (
	.I0(serial2iis_data[1]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[1])
);
defparam \s_answerlen_7_cZ[1] .INIT=4'hE;
// @19:279
  LUT2 \s_answerlen_7_cZ[2]  (
	.I0(serial2iis_data[2]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[2])
);
defparam \s_answerlen_7_cZ[2] .INIT=4'hE;
// @19:279
  LUT2 \s_answerlen_7_cZ[3]  (
	.I0(serial2iis_data[3]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[3])
);
defparam \s_answerlen_7_cZ[3] .INIT=4'hE;
// @19:279
  LUT2 \s_answerlen_7_cZ[7]  (
	.I0(serial2iis_data[7]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[7])
);
defparam \s_answerlen_7_cZ[7] .INIT=4'hE;
// @19:279
  LUT2 \s_answerlen_7_cZ[5]  (
	.I0(serial2iis_data[5]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[5])
);
defparam \s_answerlen_7_cZ[5] .INIT=4'hE;
// @19:336
  LUT2 un22_t_rxrdy_2_cZ (
	.I0(s_ctlrequest[2]),
	.I1(s_ctlrequest[3]),
	.F(un22_t_rxrdy_2)
);
defparam un22_t_rxrdy_2_cZ.INIT=4'h1;
// @19:493
  LUT2 un79_t_fin_1_cZ (
	.I0(s_ctlrequest[1]),
	.I1(s_ctlrequest[3]),
	.F(un79_t_fin_1)
);
defparam un79_t_fin_1_cZ.INIT=4'h8;
// @19:279
  LUT2 s_state_11_sqmuxa_1 (
	.I0(USBRST_rep1),
	.I1(s_state[2]),
	.F(s_state_cnst_1[1])
);
defparam s_state_11_sqmuxa_1.INIT=4'h4;
// @19:496
  LUT2 s_state_10_sqmuxa_i_o2_1 (
	.I0(s_ctlrequest[1]),
	.I1(s_ctlrequest[3]),
	.F(N_82_1)
);
defparam s_state_10_sqmuxa_i_o2_1.INIT=4'hD;
// @19:279
  LUT2 \s_answerlen_7_cZ[6]  (
	.I0(serial2iis_data[6]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[6])
);
defparam \s_answerlen_7_cZ[6] .INIT=4'hE;
// @19:279
  LUT2 \s_answerlen_7_cZ[4]  (
	.I0(serial2iis_data[4]),
	.I1(s_setupptr[0]),
	.F(s_answerlen_7[4])
);
defparam \s_answerlen_7_cZ[4] .INIT=4'hE;
// @19:327
  LUT2 un12_t_rxrdy_0 (
	.I0(s_setupptr[1]),
	.I1(s_setupptr[2]),
	.F(un3_t_rxrdy_0)
);
defparam un12_t_rxrdy_0.INIT=4'h1;
// @19:292
  LUT2 un1_s_setupptr_0_sqmuxa_1_tz_0 (
	.I0(s_state_Z[10]),
	.I1(usbc_stall),
	.F(un1_s_state_6)
);
defparam un1_s_setupptr_0_sqmuxa_1_tz_0.INIT=4'hE;
// @24:924
  LUT2 \n_1_0_a3_0[4]  (
	.I0(usbc_dsctyp[0]),
	.I1(usbc_dsctyp[2]),
	.F(s23_0)
);
defparam \n_1_0_a3_0[4] .INIT=4'h2;
// @19:279
  LUT2 un76_t_fin_m_0_cZ (
	.I0(s_state_Z[5]),
	.I1(usbt_fin),
	.F(un76_t_fin_m_0)
);
defparam un76_t_fin_m_0_cZ.INIT=4'h8;
// @19:341
  LUT4 s_state_0_sqmuxa_12_1_cZ (
	.I0(serial2iis_data[3]),
	.I1(serial2iis_data[4]),
	.I2(serial2iis_data[5]),
	.I3(serial2iis_data[7]),
	.F(s_state_0_sqmuxa_12_1)
);
defparam s_state_0_sqmuxa_12_1_cZ.INIT=16'h0001;
// @19:341
  LUT4 s_state_0_sqmuxa_12_cZ (
	.I0(serial2iis_data[6]),
	.I1(s_state_0_sqmuxa_12_1),
	.I2(un26_t_rxrdy),
	.I3(un27_t_rxrdy),
	.F(s_state_0_sqmuxa_12)
);
defparam s_state_0_sqmuxa_12_cZ.INIT=16'hB000;
// @19:230
  LUT4 un1_reset_9_i_cZ (
	.I0(USBRST_rep2),
	.I1(s_ctlparam_0_sqmuxa_2_1),
	.I2(un1_reset_4_2),
	.I3(un1_t_rxrdy_11_0),
	.F(un1_reset_9_i)
);
defparam un1_reset_9_i_cZ.INIT=16'h0504;
// @19:330
  LUT4 s_state_0_sqmuxa_11_cZ (
	.I0(s_answerlen_1_sqmuxa_6),
	.I1(s_setupptr[0]),
	.I2(s_setupptr[1]),
	.I3(s_setupptr[2]),
	.F(s_state_0_sqmuxa_11)
);
defparam s_state_0_sqmuxa_11_cZ.INIT=16'h0004;
// @19:616
  LUT4 s_state_2_sqmuxa_2_cZ (
	.I0(un1_usbc_in),
	.I1(s_state_Z[0]),
	.I2(usbt_fin),
	.I3(usbt_in),
	.F(s_state_2_sqmuxa_2)
);
defparam s_state_2_sqmuxa_2_cZ.INIT=16'h0800;
// @19:563
  LUT3 un19_s_answerptr_NE_cZ (
	.I0(n_1[1]),
	.I1(un19_s_answerptr_NE_1),
	.I2(usbc_dscoff[1]),
	.F(un19_s_answerptr_NE)
);
defparam un19_s_answerptr_NE_cZ.INIT=8'hDE;
  LUT3 s_state_9_sqmuxa_1_0_cZ (
	.I0(s_state[4]),
	.I1(un2_t_in),
	.I2(un27_t_rxrdy),
	.F(s_state_9_sqmuxa_1_0)
);
defparam s_state_9_sqmuxa_1_0_cZ.INIT=8'h80;
// @19:402
  LUT2 \SUM_cZ[1]  (
	.I0(s_setupptr[1]),
	.I1(un1_reset),
	.F(SUM[1])
);
defparam \SUM_cZ[1] .INIT=4'h9;
// @19:402
  LUT3 \SUM_cZ[2]  (
	.I0(s_setupptr[1]),
	.I1(s_setupptr[2]),
	.I2(un1_reset),
	.F(SUM[2])
);
defparam \SUM_cZ[2] .INIT=8'hC6;
// @19:241
  DFFR \s_answerptr[0]  (
	.Q(usbc_dscoff[0]),
	.D(s_answerptr_14[0]),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa)
);
// @19:241
  DFFR \s_answerptr[1]  (
	.Q(usbc_dscoff[1]),
	.D(s_answerptr_14[1]),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa)
);
// @19:241
  DFFR \s_answerptr[2]  (
	.Q(usbc_dscoff[2]),
	.D(s_answerptr_14[2]),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa)
);
// @19:124
  DFFS \C_CLROUT[1]  (
	.Q(usbc_clr_out_0),
	.D(C_CLROUT_11[1]),
	.CLK(PHY_CLKOUT),
	.SET(s_reset_iso)
);
// @19:121
  DFFS \C_CLRIN[2]  (
	.Q(usbc_clr_in[2]),
	.D(C_CLRIN_15[2]),
	.CLK(PHY_CLKOUT),
	.SET(s_reset_iso)
);
// @19:121
  DFFS \C_CLRIN[1]  (
	.Q(usbc_clr_in[1]),
	.D(C_CLRIN_15[1]),
	.CLK(PHY_CLKOUT),
	.SET(s_reset_iso)
);
// @19:240
  DFFR \s_setupptr_Z[0]  (
	.Q(s_setupptr[0]),
	.D(N_444_i),
	.CLK(PHY_CLKOUT),
	.RESET(s_state_cnst[8])
);
// @19:136
  DFFR \C_SHLTOUT[1]  (
	.Q(usbc_sethlt_out_0),
	.D(C_SHLTOUT_10[1]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso)
);
// @19:133
  DFFR \C_SHLTIN[2]  (
	.Q(usbc_sethlt_in[2]),
	.D(C_SHLTIN_10[2]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso)
);
// @19:133
  DFFR \C_SHLTIN[1]  (
	.Q(usbc_sethlt_in[1]),
	.D(C_SHLTIN_10[1]),
	.CLK(PHY_CLKOUT),
	.RESET(s_reset_iso)
);
// @19:241
  DFFRE \s_answerptr[7]  (
	.Q(usbc_dscoff[7]),
	.D(un1_s_answerptr_axbxc4),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa),
	.CE(un1_s_state_0_sqmuxa)
);
// @19:241
  DFFRE \s_answerptr[6]  (
	.Q(usbc_dscoff[6]),
	.D(un1_s_answerptr_axbxc3),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa),
	.CE(un1_s_state_0_sqmuxa)
);
// @19:241
  DFFRE \s_answerptr[5]  (
	.Q(usbc_dscoff[5]),
	.D(un1_s_answerptr_axbxc2),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa),
	.CE(un1_s_state_0_sqmuxa)
);
// @19:241
  DFFRE \s_answerptr[4]  (
	.Q(usbc_dscoff[4]),
	.D(un1_s_answerptr_axbxc1),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa),
	.CE(un1_s_state_0_sqmuxa)
);
// @19:241
  DFFRE \s_answerptr[3]  (
	.Q(usbc_dscoff[3]),
	.D(un1_s_answerptr_axbxc0),
	.CLK(PHY_CLKOUT),
	.RESET(s_answerptr_0_sqmuxa),
	.CE(un1_s_state_0_sqmuxa)
);
// @19:229
  DFFE \s_ctlrequest_Z[3]  (
	.Q(s_ctlrequest[3]),
	.D(serial2iis_data[3]),
	.CLK(PHY_CLKOUT),
	.CE(s_ctlrequest_1_sqmuxa)
);
// @19:229
  DFFE \s_ctlrequest_Z[2]  (
	.Q(s_ctlrequest[2]),
	.D(serial2iis_data[2]),
	.CLK(PHY_CLKOUT),
	.CE(s_ctlrequest_1_sqmuxa)
);
// @19:229
  DFFE \s_ctlrequest_Z[1]  (
	.Q(s_ctlrequest[1]),
	.D(serial2iis_data[1]),
	.CLK(PHY_CLKOUT),
	.CE(s_ctlrequest_1_sqmuxa)
);
// @19:229
  DFFE \s_ctlrequest_Z[0]  (
	.Q(s_ctlrequest[0]),
	.D(serial2iis_data[0]),
	.CLK(PHY_CLKOUT),
	.CE(s_ctlrequest_1_sqmuxa)
);
// @19:231
  DFFE \s_desctyp[2]  (
	.Q(usbc_dsctyp[2]),
	.D(serial2iis_data[2]),
	.CLK(PHY_CLKOUT),
	.CE(s_desctyp_1_sqmuxa)
);
// @19:231
  DFFE \s_desctyp[1]  (
	.Q(usbc_dsctyp[1]),
	.D(serial2iis_data[1]),
	.CLK(PHY_CLKOUT),
	.CE(s_desctyp_1_sqmuxa)
);
// @19:231
  DFFE \s_desctyp[0]  (
	.Q(usbc_dsctyp[0]),
	.D(serial2iis_data[0]),
	.CLK(PHY_CLKOUT),
	.CE(s_desctyp_1_sqmuxa)
);
// @19:232
  DFFE \s_answerlen_Z[7]  (
	.Q(s_answerlen[7]),
	.D(s_answerlen_7[7]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[6]  (
	.Q(s_answerlen[6]),
	.D(s_answerlen_7[6]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[5]  (
	.Q(s_answerlen[5]),
	.D(s_answerlen_7[5]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[4]  (
	.Q(s_answerlen[4]),
	.D(s_answerlen_7[4]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[3]  (
	.Q(s_answerlen[3]),
	.D(s_answerlen_7[3]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[2]  (
	.Q(s_answerlen[2]),
	.D(s_answerlen_7[2]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[1]  (
	.Q(s_answerlen[1]),
	.D(s_answerlen_7[1]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:232
  DFFE \s_answerlen_Z[0]  (
	.Q(s_answerlen[0]),
	.D(s_answerlen_7[0]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_4_i)
);
// @19:230
  DFFE \s_ctlparam[7]  (
	.Q(usbc_dscinx_Z[7]),
	.D(s_ctlparam_11[7]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[6]  (
	.Q(usbc_dscinx_Z[6]),
	.D(s_ctlparam_11[6]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[5]  (
	.Q(usbc_dscinx_Z[5]),
	.D(s_ctlparam_11[5]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[4]  (
	.Q(usbc_dscinx_Z[4]),
	.D(s_ctlparam_11[4]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[3]  (
	.Q(usbc_dscinx[3]),
	.D(s_ctlparam_11[3]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[2]  (
	.Q(usbc_dscinx[2]),
	.D(s_ctlparam_11[2]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[1]  (
	.Q(usbc_dscinx[1]),
	.D(s_ctlparam_11[1]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
// @19:230
  DFFE \s_ctlparam[0]  (
	.Q(usbc_dscinx[0]),
	.D(s_ctlparam_11[0]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_9_i)
);
  DFFE \s_state_Z[3]  (
	.Q(s_state[3]),
	.D(s_state_cnst[3]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state_Z[3] .INIT=1'b0;
  DFFE \s_state_Z[4]  (
	.Q(s_state[4]),
	.D(s_state_cnst[4]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state_Z[4] .INIT=1'b0;
  DFFE \s_state[5]  (
	.Q(s_state_Z[5]),
	.D(s_state_cnst[5]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[5] .INIT=1'b0;
  DFFE \s_state[6]  (
	.Q(s_state_Z[6]),
	.D(s_state_cnst[6]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[6] .INIT=1'b0;
  DFFE \s_state[7]  (
	.Q(s_state_Z[7]),
	.D(s_state_cnst[7]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[7] .INIT=1'b0;
  DFFE \s_state[8]  (
	.Q(s_state_Z[8]),
	.D(s_state_cnst[8]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[8] .INIT=1'b0;
  DFFE \s_state[9]  (
	.Q(usbc_stall),
	.D(s_state_cnst[9]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[9] .INIT=1'b0;
  DFFSE \s_state[10]  (
	.Q(s_state_Z[10]),
	.D(N_56_i),
	.CLK(PHY_CLKOUT),
	.SET(GND),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[10] .INIT=1'b1;
  DFFE \s_state[0]  (
	.Q(s_state_Z[0]),
	.D(s_state_cnst[0]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state[0] .INIT=1'b0;
  DFFE \s_state_Z[1]  (
	.Q(s_state[1]),
	.D(s_state_cnst[1]),
	.CLK(PHY_CLKOUT),
	.CE(s_state_1_sqmuxa_15_i)
);
defparam \s_state_Z[1] .INIT=1'b0;
  DFFE \s_sendbyte[0]  (
	.Q(usbc_txdat_0),
	.D(s_sendbyte_23[0]),
	.CLK(PHY_CLKOUT),
	.CE(un1_reset_7_i)
);
defparam \s_sendbyte[0] .INIT=1'b0;
  DFFR \s_state_Z[2]  (
	.Q(s_state[2]),
	.D(s_state_9_sqmuxa_1_0),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[2] .INIT=1'b0;
// @19:240
  DFFRE \s_setupptr_Z[2]  (
	.Q(s_setupptr[2]),
	.D(SUM[2]),
	.CLK(PHY_CLKOUT),
	.RESET(s_state_cnst[8]),
	.CE(s_setupptr[0])
);
// @19:240
  DFFRE \s_setupptr_Z[1]  (
	.Q(s_setupptr[1]),
	.D(SUM[1]),
	.CLK(PHY_CLKOUT),
	.RESET(s_state_cnst[8]),
	.CE(s_setupptr[0])
);
  DFFRE s_confd_Z (
	.Q(s_confd),
	.D(usbc_dscinx[0]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_6_sqmuxa)
);
defparam s_confd_Z.INIT=1'b0;
  DFFRE \s_addr[0]  (
	.Q(usbc_addr[0]),
	.D(usbc_dscinx[0]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[0] .INIT=1'b0;
  DFFRE \s_addr[1]  (
	.Q(usbc_addr[1]),
	.D(usbc_dscinx[1]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[1] .INIT=1'b0;
  DFFRE \s_addr[2]  (
	.Q(usbc_addr[2]),
	.D(usbc_dscinx[2]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[2] .INIT=1'b0;
  DFFRE \s_addr[3]  (
	.Q(usbc_addr[3]),
	.D(usbc_dscinx[3]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[3] .INIT=1'b0;
  DFFRE \s_addr[4]  (
	.Q(usbc_addr[4]),
	.D(usbc_dscinx_Z[4]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[4] .INIT=1'b0;
  DFFRE \s_addr[5]  (
	.Q(usbc_addr[5]),
	.D(usbc_dscinx_Z[5]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[5] .INIT=1'b0;
  DFFRE \s_addr[6]  (
	.Q(usbc_addr[6]),
	.D(usbc_dscinx_Z[6]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST),
	.CE(s_state_2_sqmuxa_4)
);
defparam \s_addr[6] .INIT=1'b0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* usb_control_2 */

module work_usb_serial_usb_serial_arch_0000100010111011_0010011111000110_0000000100000000_BurrBrown_from_Texas_Instruments_USB_AUDIO____DAC_false_false_10_10_1_VENDORIDPRODUCTIDVERSIONBCDHSSUPPORTSELFPOWEREDRXBUFSIZE_BITSTXBUFSIZE_BITS (
  serial2iis_data,
  PHY_DATAOUT_d,
  DataIn_d,
  LineState_d,
  OPMODE_d_0,
  usb_rxlen_c,
  usb_txroom_c,
  usb_txdat_c,
  s_halt_out_0,
  s_state_6,
  s_state_0,
  usbt_endpt,
  q_txbuf_head_0,
  s_txbuf_tail_0,
  N_216_i,
  TxReady_d,
  N_344_1,
  un5_usbt_txrdy,
  usbt_out,
  s_state_2_sqmuxa_a1_0,
  N_291,
  serial2iis_val,
  N_4_0,
  g1_2,
  g0_3_2,
  g2_N_7L13_1,
  PHY_TXVALID_d,
  RxActive_d,
  RxError_d,
  RxValid_d,
  USBRST_fast,
  un2_usbi_usbrst_10_i,
  s_txprev_full_1z,
  PHY_CLKOUT,
  serial2iis_wrend,
  RESET_IN,
  USBRST_rep1,
  un7_usbt_endpt_NE_6_1_1z,
  un7_usbt_endpt_NE_6_0_1z,
  un7_usbt_endpt_NE_5_1z,
  usb_txval_c,
  usb_txrdy_c,
  usbt_in,
  usb_rxval_c,
  usb_rxrdy_c
)
;
output [7:0] serial2iis_data ;
output [7:0] PHY_DATAOUT_d ;
input [7:0] DataIn_d ;
input [1:0] LineState_d ;
output OPMODE_d_0 ;
output [9:0] usb_rxlen_c ;
output [9:0] usb_txroom_c ;
input [7:0] usb_txdat_c ;
output s_halt_out_0 ;
output s_state_6 ;
output s_state_0 ;
output [3:0] usbt_endpt ;
output q_txbuf_head_0 ;
output s_txbuf_tail_0 ;
output N_216_i ;
input TxReady_d ;
output N_344_1 ;
output un5_usbt_txrdy ;
output usbt_out ;
output s_state_2_sqmuxa_a1_0 ;
output N_291 ;
output serial2iis_val ;
output N_4_0 ;
output g1_2 ;
output g0_3_2 ;
output g2_N_7L13_1 ;
output PHY_TXVALID_d ;
input RxActive_d ;
input RxError_d ;
input RxValid_d ;
output USBRST_fast ;
input un2_usbi_usbrst_10_i ;
output s_txprev_full_1z ;
input PHY_CLKOUT ;
output serial2iis_wrend ;
input RESET_IN ;
output USBRST_rep1 ;
output un7_usbt_endpt_NE_6_1_1z ;
output un7_usbt_endpt_NE_6_0_1z ;
output un7_usbt_endpt_NE_5_1z ;
input usb_txval_c ;
output usb_txrdy_c ;
output usbt_in ;
output usb_rxval_c ;
input usb_rxrdy_c ;
wire OPMODE_d_0 ;
wire s_halt_out_0 ;
wire s_state_6 ;
wire s_state_0 ;
wire q_txbuf_head_0 ;
wire s_txbuf_tail_0 ;
wire N_216_i ;
wire TxReady_d ;
wire N_344_1 ;
wire un5_usbt_txrdy ;
wire usbt_out ;
wire s_state_2_sqmuxa_a1_0 ;
wire N_291 ;
wire serial2iis_val ;
wire N_4_0 ;
wire g1_2 ;
wire g0_3_2 ;
wire g2_N_7L13_1 ;
wire PHY_TXVALID_d ;
wire RxActive_d ;
wire RxError_d ;
wire RxValid_d ;
wire USBRST_fast ;
wire un2_usbi_usbrst_10_i ;
wire s_txprev_full_1z ;
wire PHY_CLKOUT ;
wire serial2iis_wrend ;
wire RESET_IN ;
wire USBRST_rep1 ;
wire un7_usbt_endpt_NE_6_1_1z ;
wire un7_usbt_endpt_NE_6_0_1z ;
wire un7_usbt_endpt_NE_5_1z ;
wire usb_txval_c ;
wire usb_txrdy_c ;
wire usbt_in ;
wire usb_rxval_c ;
wire usb_rxrdy_c ;
wire [9:1] s_rxbuf_head;
wire [3:3] s_state_nsss;
wire [9:1] s_txbuf_tail;
wire [9:9] s_bufptr_12_iv_0;
wire [2:1] usbc_clr_in;
wire [2:1] n_1;
wire [2:0] usbc_dsctyp;
wire [12:0] s_state;
wire [9:0] s_bufptr;
wire [9:0] s_txbuf_stop_7;
wire [7:7] s_state_ns_0_o2_0_2_0;
wire [9:0] q_txbuf_head;
wire [9:0] q_rxbuf_tail;
wire [9:0] s_txbuf_stop;
wire [7:7] s_state_ns_0_o3_1_1;
wire [6:6] s_state_ns_1_tz;
wire [3:0] usbc_dscinx;
wire [4:4] s_state_ns_i_0;
wire [7:0] s_state_nsss_0;
wire [5:1] s_state_ns_0_0;
wire [2:1] s_state_ns_0_1;
wire [6:6] s_state_ns;
wire [7:1] s_state_0_Z;
wire [2:1] s_halt_in;
wire [6:0] s_rxbuf_head_fast;
wire [7:0] txbuf_rdat;
wire [31:8] txbuf_txbuf_0_0_DO;
wire [7:0] descrom_rdat;
wire [31:8] descrom_rdat_0_0_DO;
wire [7:0] usbc_dscoff;
wire [7:2] usbt_txdat;
wire [4:3] s_state_1;
wire [3:0] s_sendpid;
wire [3:3] s_state_2;
wire [2:1] usbc_sethlt_in;
wire [1:1] usbc_clr_out;
wire [7:0] usbp_txdat;
wire [6:0] usbc_addr;
wire [1:1] usbc_sethlt_out;
wire [0:0] usbc_txdat;
wire s_state_3_sqmuxa_1 ;
wire s_halt_out_0_sqmuxa ;
wire s_isync ;
wire s_txprev_acked_2_sqmuxa ;
wire N_33_0 ;
wire N_4 ;
wire q_rxbuf_read_NE_6 ;
wire q_rxbuf_read_NE_7 ;
wire q_rxval_en ;
wire s_txprev_full_0_sqmuxa_3 ;
wire s_txprev_full_0_sqmuxa_4 ;
wire s_txprev_full_0_sqmuxa_7 ;
wire N_103_0 ;
wire un1_usbi_usbrst ;
wire usbt_fin ;
wire N_157_0 ;
wire un1_txval ;
wire un8_descrom_have_strings ;
wire un39_t_rxrdy ;
wire n_3_sqmuxa_3 ;
wire un39_t_rxrdy_2 ;
wire un7_usbt_endpt_NE_4 ;
wire un7_usbt_endpt_NE_6 ;
wire un7_usbt_endpt_NE ;
wire un3_q_txbuf_rdy_NE_2 ;
wire un3_q_txbuf_rdy_NE_3 ;
wire un3_q_txbuf_rdy_NE_4 ;
wire un3_q_txbuf_rdy_NE_5 ;
wire CO1 ;
wire CO2 ;
wire ANB1 ;
wire CO0 ;
wire un2_usbt_fin ;
wire v_rxbuf_pktroom2lt7 ;
wire N_330 ;
wire q_rxbuf_read_NE_0 ;
wire q_rxbuf_read_NE_1 ;
wire q_rxbuf_read_NE_4 ;
wire un4_usbt_txrdy_NE_0 ;
wire un4_usbt_txrdy_NE_1 ;
wire un4_usbt_txrdy_NE_4 ;
wire un4_usbt_txrdy_NE_7 ;
wire un8_s_txbuf_tail_8 ;
wire un8_s_txbuf_tail_9 ;
wire un8_s_txbuf_tail_NE_6_0 ;
wire un8_s_txbuf_tail_NE_6_1 ;
wire un8_s_txbuf_tail_NE_0 ;
wire s_txprev_full_0_sqmuxa_5 ;
wire s_osync ;
wire N_233_2 ;
wire usbt_osync ;
wire un5_usbt_rxrdy ;
wire un8_s_txbuf_tail_NE_5_0 ;
wire un8_s_txbuf_tail_NE_5_1 ;
wire un8_s_txbuf_tail_NE_5 ;
wire un7_usbt_endpt_6 ;
wire un7_usbt_endpt_NE_5_0 ;
wire q_rxbuf_read_5 ;
wire q_rxbuf_read_NE_3 ;
wire un4_usbt_txrdy_5 ;
wire un4_usbt_txrdy_NE_3 ;
wire un4_usbt_txrdy_NE_6 ;
wire un1_q_txbuf_rdy_cry_0_0_SUM ;
wire TXROOM ;
wire un3_q_txbuf_rdy_1 ;
wire un3_q_txbuf_rdy_NE_1 ;
wire s_txprev_full_0_sqmuxa_0 ;
wire s_txprev_full_0_sqmuxa_2 ;
wire un6_usbt_fin_1 ;
wire un6_usbt_fin_8_0 ;
wire RXLEN ;
wire un1_q_txbuf_rdy_cry_2_0_SUM ;
wire un1_q_txbuf_rdy_cry_3_0_SUM ;
wire un1_q_txbuf_rdy_cry_4_0_SUM ;
wire un1_q_txbuf_rdy_cry_5_0_SUM ;
wire un1_q_txbuf_rdy_cry_6_0_SUM ;
wire un1_q_txbuf_rdy_cry_7_0_SUM ;
wire un1_q_txbuf_rdy_cry_8_0_SUM ;
wire un1_q_txbuf_rdy_s_9_0_SUM ;
wire N_324 ;
wire un1_usbc_in_2 ;
wire un1_q_txbuf_rdy_cry_1_0_SUM ;
wire N_339_1 ;
wire g1_1_0 ;
wire g1 ;
wire N_382 ;
wire un2_descrom_raddr_axb_4_lofx ;
wire un2_descrom_raddr_axb_7 ;
wire N_374_i_0 ;
wire un2_descrom_raddr_cry_1_ns ;
wire s_1_0_a2_6 ;
wire un2_descrom_raddr_cry_0_ns ;
wire un1_s_bufptr_s_9_0_SUM ;
wire un1_s_state_2_sqmuxa_1 ;
wire N_234_0 ;
wire N_346 ;
wire N_349 ;
wire N_354 ;
wire N_355 ;
wire N_344 ;
wire N_305 ;
wire ST_OUTRECV_flag_0_sqmuxa ;
wire un2_usbi_usbrst_1_i ;
wire un2_usbi_usbrst_8_i ;
wire N_233_0 ;
wire N_232_0 ;
wire N_231_0 ;
wire N_230_0 ;
wire N_229_0 ;
wire N_228_0 ;
wire N_227_0 ;
wire N_226_0 ;
wire N_225_0 ;
wire USBRST ;
wire N_97_0 ;
wire N_95_0 ;
wire N_93_0 ;
wire N_91_0 ;
wire N_89_0 ;
wire N_87_0 ;
wire N_85_0 ;
wire N_83_0 ;
wire N_81_0 ;
wire N_79_0 ;
wire s_isync_1_sqmuxa_i ;
wire N_109_0 ;
wire s_osync_1_sqmuxa_1_i ;
wire s_txbuf_tail_0_sqmuxa_1_i ;
wire N_21_0 ;
wire s_halt_out_1_sqmuxa_i ;
wire N_17_0 ;
wire N_487_0 ;
wire un2_usbi_usbrst_4_i ;
wire un4_s_rxbuf_head_s_8_0_SUM ;
wire un2_usbi_usbrst_6_i ;
wire un4_s_rxbuf_head_cry_7_0_SUM ;
wire un4_s_rxbuf_head_cry_6_0_SUM ;
wire un4_s_rxbuf_head_cry_5_0_SUM ;
wire un4_s_rxbuf_head_cry_4_0_SUM ;
wire un4_s_rxbuf_head_cry_3_0_SUM ;
wire un4_s_rxbuf_head_cry_2_0_SUM ;
wire un4_s_rxbuf_head_cry_1_0_SUM ;
wire un4_s_rxbuf_head_cry_0_0_SUM ;
wire s_txprev_acked ;
wire N_27_0 ;
wire s_txprev_acked_0_sqmuxa_i ;
wire GND ;
wire VCC ;
wire un17_usbt_txrdy ;
wire un2_descrom_raddr_cry_0_0_0_SUM ;
wire un2_descrom_raddr_cry_1_0_0_SUM ;
wire un2_descrom_raddr_cry_2_0_SUM ;
wire un2_descrom_raddr_cry_3_0_SUM ;
wire un2_descrom_raddr_cry_4_0_SUM ;
wire un2_descrom_raddr_cry_5_0_SUM ;
wire un2_descrom_raddr_cry_6_0_SUM ;
wire un2_descrom_raddr_s_7_0_SUM ;
wire usbc_dscrd ;
wire un1_q_rxbuf_tail_cry_8 ;
wire un1_q_rxbuf_tail_s_9_0_COUT ;
wire un1_q_rxbuf_tail_cry_7 ;
wire un1_q_rxbuf_tail_cry_6 ;
wire un1_q_rxbuf_tail_cry_5 ;
wire un1_q_rxbuf_tail_cry_4 ;
wire un1_q_rxbuf_tail_cry_3 ;
wire un1_q_rxbuf_tail_cry_2 ;
wire un1_q_rxbuf_tail_cry_1 ;
wire un1_q_rxbuf_tail_cry_0 ;
wire un2_descrom_raddr_cry_6 ;
wire un2_descrom_raddr_s_7_0_COUT ;
wire un2_descrom_raddr_cry_5 ;
wire N_381_i ;
wire un2_descrom_raddr_cry_4 ;
wire un2_descrom_raddr_cry_3 ;
wire un2_descrom_raddr_cry_2 ;
wire un2_descrom_raddr_cry_1 ;
wire un2_descrom_raddr_cry_0 ;
wire un1_s_bufptr_cry_8 ;
wire un1_s_bufptr_s_9_0_COUT ;
wire un1_s_bufptr_cry_7 ;
wire un1_s_bufptr_cry_8_0_SUM ;
wire un1_s_bufptr_cry_6 ;
wire un1_s_bufptr_cry_7_0_SUM ;
wire un1_s_bufptr_cry_5 ;
wire un1_s_bufptr_cry_6_0_SUM ;
wire un1_s_bufptr_cry_4 ;
wire un1_s_bufptr_cry_5_0_SUM ;
wire un1_s_bufptr_cry_3 ;
wire un1_s_bufptr_cry_4_0_SUM ;
wire un1_s_bufptr_cry_2 ;
wire un1_s_bufptr_cry_3_0_SUM ;
wire un1_s_bufptr_cry_1 ;
wire un1_s_bufptr_cry_2_0_SUM ;
wire un1_s_bufptr_cry_0 ;
wire un1_s_bufptr_cry_1_0_SUM ;
wire un1_s_bufptr_cry_0_0_SUM ;
wire TXROOM_cry_8 ;
wire TXROOM_s_9_0_COUT ;
wire TXROOM_cry_7 ;
wire TXROOM_cry_6 ;
wire TXROOM_cry_5 ;
wire TXROOM_cry_4 ;
wire TXROOM_cry_3 ;
wire TXROOM_cry_2 ;
wire TXROOM_cry_1 ;
wire TXROOM_cry_0 ;
wire RXLEN_cry_8 ;
wire RXLEN_s_9_0_COUT ;
wire RXLEN_cry_7 ;
wire RXLEN_cry_6 ;
wire RXLEN_cry_5 ;
wire RXLEN_cry_4 ;
wire RXLEN_cry_3 ;
wire RXLEN_cry_2 ;
wire RXLEN_cry_1 ;
wire RXLEN_cry_0 ;
wire un1_q_txbuf_rdy_cry_8 ;
wire un1_q_txbuf_rdy_s_9_0_COUT ;
wire un1_q_txbuf_rdy_cry_7 ;
wire un1_q_txbuf_rdy_cry_6 ;
wire un1_q_txbuf_rdy_cry_5 ;
wire un1_q_txbuf_rdy_cry_4 ;
wire un1_q_txbuf_rdy_cry_3 ;
wire un1_q_txbuf_rdy_cry_2 ;
wire un1_q_txbuf_rdy_cry_1 ;
wire un1_q_txbuf_rdy_cry_0 ;
wire un4_s_rxbuf_head_cry_7 ;
wire un4_s_rxbuf_head_s_8_0_COUT ;
wire un4_s_rxbuf_head_cry_6 ;
wire un4_s_rxbuf_head_cry_5 ;
wire un4_s_rxbuf_head_cry_4 ;
wire un4_s_rxbuf_head_cry_3 ;
wire un4_s_rxbuf_head_cry_2 ;
wire un4_s_rxbuf_head_cry_1 ;
wire un4_s_rxbuf_head_cry_0 ;
wire N_195 ;
wire N_23 ;
wire N_22 ;
wire N_20 ;
wire N_18 ;
wire N_16 ;
wire N_13 ;
wire N_12 ;
wire N_7 ;
wire s_reset_iso ;
wire USBRST_rep2 ;
wire N_398 ;
wire N_399 ;
wire usbt_txdat_sn_N_2 ;
wire un1_usbc_in ;
wire N_1522 ;
wire N_1523 ;
wire N_1524 ;
wire N_1525 ;
wire N_1526 ;
wire N_1527 ;
wire s23_0 ;
wire n_1_sqmuxa_6 ;
wire s_setup ;
wire usbc_send_i_m_0 ;
wire s_in ;
wire usbp_rxfin ;
wire s_finished_fast ;
wire N_236_1 ;
wire s_rxactive_fast ;
wire usbt_isync ;
wire N_249 ;
wire usbc_setup ;
wire usbc_in ;
wire N_334_2 ;
wire usbt_stall_iv_i ;
wire usbc_stall ;
wire N_205 ;
wire N_359 ;
wire s_rxvalid ;
wire N_362 ;
wire usbp_rxact ;
wire un5_p_txact ;
wire N_300 ;
wire N_174 ;
wire usbp_txact ;
wire N_1528 ;
wire N_1529 ;
wire N_216 ;
// @24:1054
  LUT4 \s_bufptr_12_iv_0_cZ[9]  (
	.I0(s_rxbuf_head[9]),
	.I1(s_state_3_sqmuxa_1),
	.I2(s_state_nsss[3]),
	.I3(s_txbuf_tail[9]),
	.F(s_bufptr_12_iv_0[9])
);
defparam \s_bufptr_12_iv_0_cZ[9] .INIT=16'hF888;
// @24:1054
  LUT4 s_isync_5_iv (
	.I0(s_halt_out_0_sqmuxa),
	.I1(s_isync),
	.I2(s_txprev_acked_2_sqmuxa),
	.I3(usbc_clr_in[1]),
	.F(N_33_0)
);
defparam s_isync_5_iv.INIT=16'h30B8;
// @24:924
  LUT4 \n_1_2_1_.m5  (
	.I0(n_1[2]),
	.I1(N_4),
	.I2(usbc_dsctyp[0]),
	.I3(usbc_dsctyp[2]),
	.F(n_1[1])
);
defparam \n_1_2_1_.m5 .INIT=16'h0ACA;
// @24:728
  LUT4 q_rxval_en_cZ (
	.I0(q_rxbuf_read_NE_6),
	.I1(q_rxbuf_read_NE_7),
	.I2(usb_rxrdy_c),
	.I3(usb_rxval_c),
	.F(q_rxval_en)
);
defparam q_rxval_en_cZ.INIT=16'h0FEF;
// @24:1211
  LUT4 s_txprev_full_0_sqmuxa (
	.I0(s_txprev_acked_2_sqmuxa),
	.I1(s_txprev_full_0_sqmuxa_3),
	.I2(s_txprev_full_0_sqmuxa_4),
	.I3(s_txprev_full_0_sqmuxa_7),
	.F(N_103_0)
);
defparam s_txprev_full_0_sqmuxa.INIT=16'h8000;
// @24:1069
  LUT4 s_txprev_acked_2_sqmuxa_cZ (
	.I0(s_state[2]),
	.I1(un1_usbi_usbrst),
	.I2(usbt_fin),
	.I3(usbt_in),
	.F(s_txprev_acked_2_sqmuxa)
);
defparam s_txprev_acked_2_sqmuxa_cZ.INIT=16'h2000;
// @24:893
  LUT4 q_rxbuf_read_1 (
	.I0(q_rxbuf_read_NE_6),
	.I1(q_rxbuf_read_NE_7),
	.I2(usb_rxrdy_c),
	.I3(usb_rxval_c),
	.F(N_157_0)
);
defparam q_rxbuf_read_1.INIT=16'h0EEE;
// @24:1005
  LUT2 un1_txval_cZ (
	.I0(usb_txrdy_c),
	.I1(usb_txval_c),
	.F(un1_txval)
);
defparam un1_txval_cZ.INIT=4'h8;
// @24:924
  LUT3 \n_1_2_1_.m3  (
	.I0(un8_descrom_have_strings),
	.I1(un39_t_rxrdy),
	.I2(usbc_dsctyp[1]),
	.F(N_4)
);
defparam \n_1_2_1_.m3 .INIT=8'h2F;
// @24:924
  LUT4 \n_1_2_1_.m2  (
	.I0(n_3_sqmuxa_3),
	.I1(un39_t_rxrdy_2),
	.I2(usbc_dsctyp[1]),
	.I3(usbc_dsctyp[2]),
	.F(n_1[2])
);
defparam \n_1_2_1_.m2 .INIT=16'h0080;
// @24:1093
  LUT3 un7_usbt_endpt_NE_cZ (
	.I0(un7_usbt_endpt_NE_4),
	.I1(un7_usbt_endpt_NE_5_1z),
	.I2(un7_usbt_endpt_NE_6),
	.F(un7_usbt_endpt_NE)
);
defparam un7_usbt_endpt_NE_cZ.INIT=8'hFE;
// @8:226
  LUT4 un3_q_txbuf_rdy_NE (
	.I0(un3_q_txbuf_rdy_NE_2),
	.I1(un3_q_txbuf_rdy_NE_3),
	.I2(un3_q_txbuf_rdy_NE_4),
	.I3(un3_q_txbuf_rdy_NE_5),
	.F(usb_txrdy_c)
);
defparam un3_q_txbuf_rdy_NE.INIT=16'hFFFE;
// @24:1054
  LUT4 \s_txbuf_stop_7_cZ[8]  (
	.I0(CO1),
	.I1(s_bufptr[8]),
	.I2(s_txbuf_tail_0),
	.I3(usbt_in),
	.F(s_txbuf_stop_7[8])
);
defparam \s_txbuf_stop_7_cZ[8] .INIT=16'h5ACC;
// @24:1054
  LUT4 \s_txbuf_stop_7_cZ[9]  (
	.I0(CO2),
	.I1(s_bufptr[9]),
	.I2(s_txbuf_tail[9]),
	.I3(usbt_in),
	.F(s_txbuf_stop_7[9])
);
defparam \s_txbuf_stop_7_cZ[9] .INIT=16'h5ACC;
// @24:1054
  LUT4 \s_txbuf_stop_7_cZ[7]  (
	.I0(ANB1),
	.I1(CO0),
	.I2(s_bufptr[7]),
	.I3(usbt_in),
	.F(s_txbuf_stop_7[7])
);
defparam \s_txbuf_stop_7_cZ[7] .INIT=16'h99F0;
// @24:1203
  LUT2 un2_usbt_fin_cZ (
	.I0(usbt_fin),
	.I1(usbt_in),
	.F(un2_usbt_fin)
);
defparam un2_usbt_fin_cZ.INIT=4'h8;
// @24:695
  LUT3 \s_state_ns_0_o3[7]  (
	.I0(v_rxbuf_pktroom2lt7),
	.I1(usb_rxlen_c[6]),
	.I2(usb_rxlen_c[7]),
	.F(N_330)
);
defparam \s_state_ns_0_o3[7] .INIT=8'hFD;
// @24:893
  LUT3 q_rxbuf_read_NE_7_cZ (
	.I0(q_rxbuf_read_NE_0),
	.I1(q_rxbuf_read_NE_1),
	.I2(q_rxbuf_read_NE_4),
	.F(q_rxbuf_read_NE_7)
);
defparam q_rxbuf_read_NE_7_cZ.INIT=8'hFE;
// @24:1185
  LUT3 un4_usbt_txrdy_NE_7_cZ (
	.I0(un4_usbt_txrdy_NE_0),
	.I1(un4_usbt_txrdy_NE_1),
	.I2(un4_usbt_txrdy_NE_4),
	.F(un4_usbt_txrdy_NE_7)
);
defparam un4_usbt_txrdy_NE_7_cZ.INIT=8'hFE;
// @24:1160
  LUT4 un8_s_txbuf_tail_NE_0_cZ (
	.I0(un8_s_txbuf_tail_8),
	.I1(un8_s_txbuf_tail_9),
	.I2(un8_s_txbuf_tail_NE_6_0),
	.I3(un8_s_txbuf_tail_NE_6_1),
	.F(un8_s_txbuf_tail_NE_0)
);
defparam un8_s_txbuf_tail_NE_0_cZ.INIT=16'hFFFE;
// @24:1211
  LUT4 s_txprev_full_0_sqmuxa_7_cZ (
	.I0(CO2),
	.I1(s_bufptr[9]),
	.I2(s_txbuf_tail[9]),
	.I3(s_txprev_full_0_sqmuxa_5),
	.F(s_txprev_full_0_sqmuxa_7)
);
defparam s_txprev_full_0_sqmuxa_7_cZ.INIT=16'h6900;
// @24:1251
  LUT4 un5_usbt_rxrdy_cZ (
	.I0(s_osync),
	.I1(N_233_2),
	.I2(s_state[6]),
	.I3(usbt_osync),
	.F(un5_usbt_rxrdy)
);
defparam un5_usbt_rxrdy_cZ.INIT=16'h8040;
// @24:695
  LUT4 \s_state_ns_0_o2_0[7]  (
	.I0(s_state_ns_0_o2_0_2_0[7]),
	.I1(usb_rxlen_c[3]),
	.I2(usb_rxlen_c[4]),
	.I3(usb_rxlen_c[5]),
	.F(v_rxbuf_pktroom2lt7)
);
defparam \s_state_ns_0_o2_0[7] .INIT=16'hBFFF;
// @24:1160
  LUT2 un8_s_txbuf_tail_NE_5_cZ (
	.I0(un8_s_txbuf_tail_NE_5_0),
	.I1(un8_s_txbuf_tail_NE_5_1),
	.F(un8_s_txbuf_tail_NE_5)
);
defparam un8_s_txbuf_tail_NE_5_cZ.INIT=4'hE;
// @24:1093
  LUT4 un7_usbt_endpt_NE_5 (
	.I0(ANB1),
	.I1(q_txbuf_head[7]),
	.I2(un7_usbt_endpt_6),
	.I3(un7_usbt_endpt_NE_5_0),
	.F(un7_usbt_endpt_NE_5_1z)
);
defparam un7_usbt_endpt_NE_5.INIT=16'hFFF6;
// @24:893
  LUT4 q_rxbuf_read_NE_6_cZ (
	.I0(q_rxbuf_read_5),
	.I1(q_rxbuf_read_NE_3),
	.I2(q_rxbuf_tail[4]),
	.I3(s_rxbuf_head[4]),
	.F(q_rxbuf_read_NE_6)
);
defparam q_rxbuf_read_NE_6_cZ.INIT=16'hEFFE;
// @24:1185
  LUT4 un4_usbt_txrdy_NE_6_cZ (
	.I0(q_txbuf_head[4]),
	.I1(s_bufptr[4]),
	.I2(un4_usbt_txrdy_5),
	.I3(un4_usbt_txrdy_NE_3),
	.F(un4_usbt_txrdy_NE_6)
);
defparam un4_usbt_txrdy_NE_6_cZ.INIT=16'hFFF6;
// @8:226
  LUT4 un3_q_txbuf_rdy_NE_5_cZ (
	.I0(un1_q_txbuf_rdy_cry_0_0_SUM),
	.I1(TXROOM),
	.I2(un3_q_txbuf_rdy_1),
	.I3(un3_q_txbuf_rdy_NE_1),
	.F(un3_q_txbuf_rdy_NE_5)
);
defparam un3_q_txbuf_rdy_NE_5_cZ.INIT=16'hFFF6;
// @24:1211
  LUT3 s_txprev_full_0_sqmuxa_3_cZ (
	.I0(s_bufptr[3]),
	.I1(s_txbuf_tail[3]),
	.I2(s_txprev_full_0_sqmuxa_0),
	.F(s_txprev_full_0_sqmuxa_3)
);
defparam s_txprev_full_0_sqmuxa_3_cZ.INIT=8'h90;
// @24:1211
  LUT4 s_txprev_full_0_sqmuxa_4_cZ (
	.I0(s_bufptr[5]),
	.I1(s_txbuf_tail[5]),
	.I2(s_txprev_full_0_sqmuxa_2),
	.I3(un6_usbt_fin_1),
	.F(s_txprev_full_0_sqmuxa_4)
);
defparam s_txprev_full_0_sqmuxa_4_cZ.INIT=16'h0090;
// @24:1211
  LUT4 s_txprev_full_0_sqmuxa_5_cZ (
	.I0(ANB1),
	.I1(CO0),
	.I2(s_bufptr[7]),
	.I3(un6_usbt_fin_8_0),
	.F(s_txprev_full_0_sqmuxa_5)
);
defparam s_txprev_full_0_sqmuxa_5_cZ.INIT=16'h8610;
// @24:1170
  LUT2 CO2_cZ (
	.I0(CO1),
	.I1(s_txbuf_tail_0),
	.F(CO2)
);
defparam CO2_cZ.INIT=4'h8;
// @24:1093
  LUT4 un7_usbt_endpt_NE_6_0 (
	.I0(TXROOM),
	.I1(q_txbuf_head[0]),
	.I2(q_txbuf_head[1]),
	.I3(s_txbuf_tail[1]),
	.F(un7_usbt_endpt_NE_6_0_1z)
);
defparam un7_usbt_endpt_NE_6_0.INIT=16'h6FF6;
// @24:1093
  LUT4 un7_usbt_endpt_NE_6_1 (
	.I0(q_txbuf_head[2]),
	.I1(q_txbuf_head[3]),
	.I2(s_txbuf_tail[2]),
	.I3(s_txbuf_tail[3]),
	.F(un7_usbt_endpt_NE_6_1_1z)
);
defparam un7_usbt_endpt_NE_6_1.INIT=16'h7BDE;
// @24:1093
  LUT4 un7_usbt_endpt_NE_5_0_cZ (
	.I0(q_txbuf_head[4]),
	.I1(q_txbuf_head[5]),
	.I2(s_txbuf_tail[4]),
	.I3(s_txbuf_tail[5]),
	.F(un7_usbt_endpt_NE_5_0)
);
defparam un7_usbt_endpt_NE_5_0_cZ.INIT=16'h7BDE;
// @24:1160
  LUT4 un8_s_txbuf_tail_NE_5_0_cZ (
	.I0(s_bufptr[4]),
	.I1(s_bufptr[5]),
	.I2(s_txbuf_stop[4]),
	.I3(s_txbuf_stop[5]),
	.F(un8_s_txbuf_tail_NE_5_0)
);
defparam un8_s_txbuf_tail_NE_5_0_cZ.INIT=16'h7BDE;
// @24:1160
  LUT4 un8_s_txbuf_tail_NE_5_1_cZ (
	.I0(s_bufptr[6]),
	.I1(s_bufptr[7]),
	.I2(s_txbuf_stop[6]),
	.I3(s_txbuf_stop[7]),
	.F(un8_s_txbuf_tail_NE_5_1)
);
defparam un8_s_txbuf_tail_NE_5_1_cZ.INIT=16'h7BDE;
// @24:1160
  LUT4 un8_s_txbuf_tail_NE_6_0_cZ (
	.I0(s_bufptr[0]),
	.I1(s_bufptr[1]),
	.I2(s_txbuf_stop[0]),
	.I3(s_txbuf_stop[1]),
	.F(un8_s_txbuf_tail_NE_6_0)
);
defparam un8_s_txbuf_tail_NE_6_0_cZ.INIT=16'h7BDE;
// @24:1160
  LUT4 un8_s_txbuf_tail_NE_6_1_cZ (
	.I0(s_bufptr[2]),
	.I1(s_bufptr[3]),
	.I2(s_txbuf_stop[2]),
	.I3(s_txbuf_stop[3]),
	.F(un8_s_txbuf_tail_NE_6_1)
);
defparam un8_s_txbuf_tail_NE_6_1_cZ.INIT=16'h7BDE;
// @24:893
  LUT4 q_rxbuf_read_NE_0_cZ (
	.I0(RXLEN),
	.I1(q_rxbuf_tail[0]),
	.I2(q_rxbuf_tail[1]),
	.I3(s_rxbuf_head[1]),
	.F(q_rxbuf_read_NE_0)
);
defparam q_rxbuf_read_NE_0_cZ.INIT=16'h6FF6;
// @24:893
  LUT4 q_rxbuf_read_NE_1_cZ (
	.I0(q_rxbuf_tail[2]),
	.I1(q_rxbuf_tail[3]),
	.I2(s_rxbuf_head[2]),
	.I3(s_rxbuf_head[3]),
	.F(q_rxbuf_read_NE_1)
);
defparam q_rxbuf_read_NE_1_cZ.INIT=16'h7BDE;
// @24:893
  LUT4 q_rxbuf_read_NE_3_cZ (
	.I0(q_rxbuf_tail[6]),
	.I1(q_rxbuf_tail[7]),
	.I2(s_rxbuf_head[6]),
	.I3(s_rxbuf_head[7]),
	.F(q_rxbuf_read_NE_3)
);
defparam q_rxbuf_read_NE_3_cZ.INIT=16'h7BDE;
// @24:893
  LUT4 q_rxbuf_read_NE_4_cZ (
	.I0(q_rxbuf_tail[8]),
	.I1(q_rxbuf_tail[9]),
	.I2(s_rxbuf_head[8]),
	.I3(s_rxbuf_head[9]),
	.F(q_rxbuf_read_NE_4)
);
defparam q_rxbuf_read_NE_4_cZ.INIT=16'h7BDE;
// @24:1185
  LUT4 un4_usbt_txrdy_NE_0_cZ (
	.I0(q_txbuf_head[0]),
	.I1(q_txbuf_head[1]),
	.I2(s_bufptr[0]),
	.I3(s_bufptr[1]),
	.F(un4_usbt_txrdy_NE_0)
);
defparam un4_usbt_txrdy_NE_0_cZ.INIT=16'h7BDE;
// @24:1185
  LUT4 un4_usbt_txrdy_NE_1_cZ (
	.I0(q_txbuf_head[2]),
	.I1(q_txbuf_head[3]),
	.I2(s_bufptr[2]),
	.I3(s_bufptr[3]),
	.F(un4_usbt_txrdy_NE_1)
);
defparam un4_usbt_txrdy_NE_1_cZ.INIT=16'h7BDE;
// @24:1185
  LUT4 un4_usbt_txrdy_NE_3_cZ (
	.I0(q_txbuf_head[6]),
	.I1(q_txbuf_head[7]),
	.I2(s_bufptr[6]),
	.I3(s_bufptr[7]),
	.F(un4_usbt_txrdy_NE_3)
);
defparam un4_usbt_txrdy_NE_3_cZ.INIT=16'h7BDE;
// @24:1185
  LUT4 un4_usbt_txrdy_NE_4_cZ (
	.I0(q_txbuf_head_0),
	.I1(q_txbuf_head[9]),
	.I2(s_bufptr[8]),
	.I3(s_bufptr[9]),
	.F(un4_usbt_txrdy_NE_4)
);
defparam un4_usbt_txrdy_NE_4_cZ.INIT=16'h7BDE;
// @8:226
  LUT4 un3_q_txbuf_rdy_NE_1_cZ (
	.I0(un1_q_txbuf_rdy_cry_2_0_SUM),
	.I1(un1_q_txbuf_rdy_cry_3_0_SUM),
	.I2(s_txbuf_tail[2]),
	.I3(s_txbuf_tail[3]),
	.F(un3_q_txbuf_rdy_NE_1)
);
defparam un3_q_txbuf_rdy_NE_1_cZ.INIT=16'h7BDE;
// @8:226
  LUT4 un3_q_txbuf_rdy_NE_2_cZ (
	.I0(un1_q_txbuf_rdy_cry_4_0_SUM),
	.I1(un1_q_txbuf_rdy_cry_5_0_SUM),
	.I2(s_txbuf_tail[4]),
	.I3(s_txbuf_tail[5]),
	.F(un3_q_txbuf_rdy_NE_2)
);
defparam un3_q_txbuf_rdy_NE_2_cZ.INIT=16'h7BDE;
// @8:226
  LUT4 un3_q_txbuf_rdy_NE_3_cZ (
	.I0(un1_q_txbuf_rdy_cry_6_0_SUM),
	.I1(un1_q_txbuf_rdy_cry_7_0_SUM),
	.I2(ANB1),
	.I3(CO0),
	.F(un3_q_txbuf_rdy_NE_3)
);
defparam un3_q_txbuf_rdy_NE_3_cZ.INIT=16'h7DBE;
// @8:226
  LUT4 un3_q_txbuf_rdy_NE_4_cZ (
	.I0(un1_q_txbuf_rdy_cry_8_0_SUM),
	.I1(un1_q_txbuf_rdy_s_9_0_SUM),
	.I2(s_txbuf_tail_0),
	.I3(s_txbuf_tail[9]),
	.F(un3_q_txbuf_rdy_NE_4)
);
defparam un3_q_txbuf_rdy_NE_4_cZ.INIT=16'h7BDE;
// @24:1211
  LUT4 s_txprev_full_0_sqmuxa_0_cZ (
	.I0(CO0),
	.I1(s_bufptr[4]),
	.I2(s_bufptr[6]),
	.I3(s_txbuf_tail[4]),
	.F(s_txprev_full_0_sqmuxa_0)
);
defparam s_txprev_full_0_sqmuxa_0_cZ.INIT=16'h4812;
// @24:1211
  LUT4 s_txprev_full_0_sqmuxa_2_cZ (
	.I0(TXROOM),
	.I1(s_bufptr[0]),
	.I2(s_bufptr[2]),
	.I3(s_txbuf_tail[2]),
	.F(s_txprev_full_0_sqmuxa_2)
);
defparam s_txprev_full_0_sqmuxa_2_cZ.INIT=16'h9009;
// @24:1170
  LUT2 CO1_cZ (
	.I0(ANB1),
	.I1(CO0),
	.F(CO1)
);
defparam CO1_cZ.INIT=4'hE;
// @24:1093
  LUT2 un7_usbt_endpt_6_cZ (
	.I0(CO0),
	.I1(q_txbuf_head[6]),
	.F(un7_usbt_endpt_6)
);
defparam un7_usbt_endpt_6_cZ.INIT=4'h6;
// @24:1211
  LUT2 un6_usbt_fin_1_cZ (
	.I0(s_bufptr[1]),
	.I1(s_txbuf_tail[1]),
	.F(un6_usbt_fin_1)
);
defparam un6_usbt_fin_1_cZ.INIT=4'h6;
// @24:695
  LUT2 \s_state_ns_0_o3[6]  (
	.I0(usb_rxlen_c[8]),
	.I1(usb_rxlen_c[9]),
	.F(N_324)
);
defparam \s_state_ns_0_o3[6] .INIT=4'h7;
// @24:1069
  LUT2 s_halt_out_0_sqmuxa_cZ (
	.I0(USBRST_rep1),
	.I1(s_state_6),
	.F(s_halt_out_0_sqmuxa)
);
defparam s_halt_out_0_sqmuxa_cZ.INIT=4'h4;
// @24:866
  LUT2 un1_usbc_in_2_cZ (
	.I0(usbt_endpt[2]),
	.I1(usbt_endpt[3]),
	.F(un1_usbc_in_2)
);
defparam un1_usbc_in_2_cZ.INIT=4'h1;
// @24:1185
  LUT2 un4_usbt_txrdy_5_cZ (
	.I0(q_txbuf_head[5]),
	.I1(s_bufptr[5]),
	.F(un4_usbt_txrdy_5)
);
defparam un4_usbt_txrdy_5_cZ.INIT=4'h6;
// @24:893
  LUT2 q_rxbuf_read_5_cZ (
	.I0(q_rxbuf_tail[5]),
	.I1(s_rxbuf_head[5]),
	.F(q_rxbuf_read_5)
);
defparam q_rxbuf_read_5_cZ.INIT=4'h6;
// @8:226
  LUT2 un3_q_txbuf_rdy_1_cZ (
	.I0(un1_q_txbuf_rdy_cry_1_0_SUM),
	.I1(s_txbuf_tail[1]),
	.F(un3_q_txbuf_rdy_1)
);
defparam un3_q_txbuf_rdy_1_cZ.INIT=4'h6;
// @24:1160
  LUT2 un8_s_txbuf_tail_9_cZ (
	.I0(s_bufptr[9]),
	.I1(s_txbuf_stop[9]),
	.F(un8_s_txbuf_tail_9)
);
defparam un8_s_txbuf_tail_9_cZ.INIT=4'h6;
// @24:1160
  LUT2 un8_s_txbuf_tail_8_cZ (
	.I0(s_bufptr[8]),
	.I1(s_txbuf_stop[8]),
	.F(un8_s_txbuf_tail_8)
);
defparam un8_s_txbuf_tail_8_cZ.INIT=4'h6;
// @24:1211
  LUT2 un6_usbt_fin_8_0_cZ (
	.I0(s_bufptr[8]),
	.I1(s_txbuf_tail_0),
	.F(un6_usbt_fin_8_0)
);
defparam un6_usbt_fin_8_0_cZ.INIT=4'h6;
// @24:695
  LUT2 \s_state_ns_0_o2_0_2_0_cZ[7]  (
	.I0(usb_rxlen_c[1]),
	.I1(usb_rxlen_c[2]),
	.F(s_state_ns_0_o2_0_2_0[7])
);
defparam \s_state_ns_0_o2_0_2_0_cZ[7] .INIT=4'h7;
// @24:695
  LUT4 \s_state_ns_0_a3_1_1[1]  (
	.I0(s_state_6),
	.I1(un1_usbc_in_2),
	.I2(usbt_endpt[0]),
	.I3(usbt_endpt[1]),
	.F(N_339_1)
);
defparam \s_state_ns_0_a3_1_1[1] .INIT=16'h0080;
// @24:695
  LUT4 \s_state_ns_0_o3_1_1_cZ[7]  (
	.I0(s_state_ns_0_o2_0_2_0[7]),
	.I1(usb_rxlen_c[3]),
	.I2(usb_rxlen_c[4]),
	.I3(usb_rxlen_c[5]),
	.F(s_state_ns_0_o3_1_1[7])
);
defparam \s_state_ns_0_o3_1_1_cZ[7] .INIT=16'h4000;
// @24:695
  LUT4 \s_state_ns_0_o3_1[7]  (
	.I0(N_324),
	.I1(s_state_ns_0_o3_1_1[7]),
	.I2(usb_rxlen_c[6]),
	.I3(usb_rxlen_c[7]),
	.F(s_state_ns_1_tz[6])
);
defparam \s_state_ns_0_o3_1[7] .INIT=16'hAAAB;
// @24:1093
  LUT4 g0_1 (
	.I0(q_txbuf_head_0),
	.I1(q_txbuf_head[9]),
	.I2(s_txbuf_tail_0),
	.I3(s_txbuf_tail[9]),
	.F(un7_usbt_endpt_NE_4)
);
defparam g0_1.INIT=16'h7BDE;
// @24:1093
  LUT2 g0_2 (
	.I0(un7_usbt_endpt_NE_6_0_1z),
	.I1(un7_usbt_endpt_NE_6_1_1z),
	.F(un7_usbt_endpt_NE_6)
);
defparam g0_2.INIT=4'hE;
// @24:695
  LUT4 g1_1_1 (
	.I0(usb_rxlen_c[1]),
	.I1(usb_rxlen_c[2]),
	.I2(usb_rxlen_c[3]),
	.I3(usb_rxlen_c[4]),
	.F(g1_1_0)
);
defparam g1_1_1.INIT=16'h7FFF;
// @24:695
  LUT4 g1_cZ (
	.I0(g1_1_0),
	.I1(usb_rxlen_c[5]),
	.I2(usb_rxlen_c[6]),
	.I3(usb_rxlen_c[7]),
	.F(g1)
);
defparam g1_cZ.INIT=16'h000B;
  LUT3 un2_descrom_raddr_axb_4_lofx_cZ (
	.I0(N_382),
	.I1(usbc_dsctyp[1]),
	.I2(usbc_dsctyp[2]),
	.F(un2_descrom_raddr_axb_4_lofx)
);
defparam un2_descrom_raddr_axb_4_lofx_cZ.INIT=8'h04;
// @24:1319
  LUT4 un2_descrom_raddr_axb_7_cZ (
	.I0(un8_descrom_have_strings),
	.I1(usbc_dsctyp[0]),
	.I2(usbc_dsctyp[1]),
	.I3(usbc_dsctyp[2]),
	.F(un2_descrom_raddr_axb_7)
);
defparam un2_descrom_raddr_axb_7_cZ.INIT=16'h0080;
  LUT2 un2_descrom_raddr_cry_1_ns_cZ (
	.I0(N_374_i_0),
	.I1(usbc_dscinx[0]),
	.F(un2_descrom_raddr_cry_1_ns)
);
defparam un2_descrom_raddr_cry_1_ns_cZ.INIT=4'h8;
  LUT2 un2_descrom_raddr_cry_0_ns_cZ (
	.I0(s_1_0_a2_6),
	.I1(usbc_dsctyp[0]),
	.F(un2_descrom_raddr_cry_0_ns)
);
defparam un2_descrom_raddr_cry_0_ns_cZ.INIT=4'h8;
  LUT3 \s_bufptr_0_0[9]  (
	.I0(un1_s_bufptr_s_9_0_SUM),
	.I1(s_bufptr_12_iv_0[9]),
	.I2(un1_s_state_2_sqmuxa_1),
	.F(N_234_0)
);
defparam \s_bufptr_0_0[9] .INIT=8'hEC;
  LUT3 \s_state_srsts_0_0[3]  (
	.I0(RESET_IN),
	.I1(N_346),
	.I2(s_state_ns_i_0[4]),
	.F(s_state_nsss_0[4])
);
defparam \s_state_srsts_0_0[3] .INIT=8'h01;
  LUT3 \s_state_srsts_0_0[2]  (
	.I0(RESET_IN),
	.I1(N_349),
	.I2(s_state_ns_0_0[5]),
	.F(s_state_nsss_0[5])
);
defparam \s_state_srsts_0_0[2] .INIT=8'h54;
  LUT3 \s_state_srsts_0_0[0]  (
	.I0(RESET_IN),
	.I1(N_354),
	.I2(N_355),
	.F(s_state_nsss_0[7])
);
defparam \s_state_srsts_0_0[0] .INIT=8'h54;
  LUT3 \s_state_srsts_0_0[5]  (
	.I0(RESET_IN),
	.I1(N_344),
	.I2(s_state_ns_0_1[2]),
	.F(s_state_nsss_0[2])
);
defparam \s_state_srsts_0_0[5] .INIT=8'h54;
  LUT2 \s_state_srsts_0_0[1]  (
	.I0(RESET_IN),
	.I1(s_state_ns[6]),
	.F(s_state_nsss_0[6])
);
defparam \s_state_srsts_0_0[1] .INIT=4'h4;
  LUT3 \s_state_srsts_0_0[6]  (
	.I0(RESET_IN),
	.I1(s_state_ns_0_0[1]),
	.I2(s_state_ns_0_1[1]),
	.F(s_state_nsss_0[1])
);
defparam \s_state_srsts_0_0[6] .INIT=8'h54;
  LUT2 \s_state_srsts_0_0[7]  (
	.I0(RESET_IN),
	.I1(N_305),
	.F(s_state_nsss_0[0])
);
defparam \s_state_srsts_0_0[7] .INIT=4'hB;
// @24:734
  DFFRE ST_OUTRECV_flag (
	.Q(serial2iis_wrend),
	.D(ST_OUTRECV_flag_0_sqmuxa),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_1_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[9]  (
	.Q(s_txbuf_stop[9]),
	.D(s_txbuf_stop_7[9]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[8]  (
	.Q(s_txbuf_stop[8]),
	.D(s_txbuf_stop_7[8]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[7]  (
	.Q(s_txbuf_stop[7]),
	.D(s_txbuf_stop_7[7]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[6]  (
	.Q(s_txbuf_stop[6]),
	.D(s_txbuf_stop_7[6]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[5]  (
	.Q(s_txbuf_stop[5]),
	.D(s_txbuf_stop_7[5]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[4]  (
	.Q(s_txbuf_stop[4]),
	.D(s_txbuf_stop_7[4]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[3]  (
	.Q(s_txbuf_stop[3]),
	.D(s_txbuf_stop_7[3]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[2]  (
	.Q(s_txbuf_stop[2]),
	.D(s_txbuf_stop_7[2]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[1]  (
	.Q(s_txbuf_stop[1]),
	.D(s_txbuf_stop_7[1]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
// @24:702
  DFFE \s_txbuf_stop_Z[0]  (
	.Q(s_txbuf_stop[0]),
	.D(s_txbuf_stop_7[0]),
	.CLK(PHY_CLKOUT),
	.CE(un2_usbi_usbrst_8_i)
);
  DFFR \s_bufptr_Z[9]  (
	.Q(s_bufptr[9]),
	.D(N_234_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[9] .INIT=1'b0;
  DFFR \s_bufptr_Z[8]  (
	.Q(s_bufptr[8]),
	.D(N_233_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[8] .INIT=1'b0;
  DFFR \s_bufptr_Z[7]  (
	.Q(s_bufptr[7]),
	.D(N_232_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[7] .INIT=1'b0;
  DFFR \s_bufptr_Z[6]  (
	.Q(s_bufptr[6]),
	.D(N_231_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[6] .INIT=1'b0;
  DFFR \s_bufptr_Z[5]  (
	.Q(s_bufptr[5]),
	.D(N_230_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[5] .INIT=1'b0;
  DFFR \s_bufptr_Z[4]  (
	.Q(s_bufptr[4]),
	.D(N_229_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[4] .INIT=1'b0;
  DFFR \s_bufptr_Z[3]  (
	.Q(s_bufptr[3]),
	.D(N_228_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[3] .INIT=1'b0;
  DFFR \s_bufptr_Z[2]  (
	.Q(s_bufptr[2]),
	.D(N_227_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[2] .INIT=1'b0;
  DFFR \s_bufptr_Z[1]  (
	.Q(s_bufptr[1]),
	.D(N_226_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[1] .INIT=1'b0;
  DFFR \s_bufptr_Z[0]  (
	.Q(s_bufptr[0]),
	.D(N_225_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \s_bufptr_Z[0] .INIT=1'b0;
  DFFR \s_state_Z[3]  (
	.Q(s_state[3]),
	.D(s_state_nsss_0[4]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[3] .INIT=1'b0;
  DFFR \s_state_Z[2]  (
	.Q(s_state[2]),
	.D(s_state_nsss_0[5]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[2] .INIT=1'b0;
  DFFR \s_state_Z[0]  (
	.Q(s_state[0]),
	.D(s_state_nsss_0[7]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[0] .INIT=1'b0;
  DFFR \s_state_Z[5]  (
	.Q(s_state[5]),
	.D(s_state_nsss_0[2]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[5] .INIT=1'b0;
  DFFR \s_state[1]  (
	.Q(s_state_0),
	.D(s_state_nsss_0[6]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state[1] .INIT=1'b0;
  DFFR \s_state_Z[6]  (
	.Q(s_state_0_Z[6]),
	.D(s_state_nsss_0[1]),
	.CLK(PHY_CLKOUT),
	.RESET(USBRST)
);
defparam \s_state_Z[6] .INIT=1'b0;
  DFFR \s_state_Z[4]  (
	.Q(s_state[4]),
	.D(s_state_nsss_0[3]),
	.CLK(PHY_CLKOUT),
	.RESET(un1_usbi_usbrst)
);
defparam \s_state_Z[4] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[9]  (
	.Q(q_rxbuf_tail[9]),
	.D(N_97_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[9] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[8]  (
	.Q(q_rxbuf_tail[8]),
	.D(N_95_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[8] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[7]  (
	.Q(q_rxbuf_tail[7]),
	.D(N_93_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[7] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[6]  (
	.Q(q_rxbuf_tail[6]),
	.D(N_91_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[6] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[5]  (
	.Q(q_rxbuf_tail[5]),
	.D(N_89_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[5] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[4]  (
	.Q(q_rxbuf_tail[4]),
	.D(N_87_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[4] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[3]  (
	.Q(q_rxbuf_tail[3]),
	.D(N_85_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[3] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[2]  (
	.Q(q_rxbuf_tail[2]),
	.D(N_83_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[2] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[1]  (
	.Q(q_rxbuf_tail[1]),
	.D(N_81_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[1] .INIT=1'b0;
  DFFR \q_rxbuf_tail_Z[0]  (
	.Q(q_rxbuf_tail[0]),
	.D(N_79_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN)
);
defparam \q_rxbuf_tail_Z[0] .INIT=1'b0;
  DFFS \s_state[7]  (
	.Q(s_state_6),
	.D(s_state_nsss_0[0]),
	.CLK(PHY_CLKOUT),
	.SET(USBRST)
);
defparam \s_state[7] .INIT=1'b1;
  DFFRE s_isync_Z (
	.Q(s_isync),
	.D(N_33_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(s_isync_1_sqmuxa_i)
);
defparam s_isync_Z.INIT=1'b0;
  DFFRE s_osync_Z (
	.Q(s_osync),
	.D(N_109_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(s_osync_1_sqmuxa_1_i)
);
defparam s_osync_Z.INIT=1'b0;
  DFFRE s_txprev_full (
	.Q(s_txprev_full_1z),
	.D(N_103_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(s_txbuf_tail_0_sqmuxa_1_i)
);
defparam s_txprev_full.INIT=1'b0;
  DFFRE q_rxval (
	.Q(usb_rxval_c),
	.D(N_157_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(q_rxval_en)
);
defparam q_rxval.INIT=1'b0;
  DFFRE \q_txbuf_head_Z[9]  (
	.Q(q_txbuf_head[9]),
	.D(un1_q_txbuf_rdy_s_9_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[9] .INIT=1'b0;
  DFFRE \q_txbuf_head[8]  (
	.Q(q_txbuf_head_0),
	.D(un1_q_txbuf_rdy_cry_8_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head[8] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[7]  (
	.Q(q_txbuf_head[7]),
	.D(un1_q_txbuf_rdy_cry_7_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[7] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[6]  (
	.Q(q_txbuf_head[6]),
	.D(un1_q_txbuf_rdy_cry_6_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[6] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[5]  (
	.Q(q_txbuf_head[5]),
	.D(un1_q_txbuf_rdy_cry_5_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[5] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[4]  (
	.Q(q_txbuf_head[4]),
	.D(un1_q_txbuf_rdy_cry_4_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[4] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[3]  (
	.Q(q_txbuf_head[3]),
	.D(un1_q_txbuf_rdy_cry_3_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[3] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[2]  (
	.Q(q_txbuf_head[2]),
	.D(un1_q_txbuf_rdy_cry_2_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[2] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[1]  (
	.Q(q_txbuf_head[1]),
	.D(un1_q_txbuf_rdy_cry_1_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[1] .INIT=1'b0;
  DFFRE \q_txbuf_head_Z[0]  (
	.Q(q_txbuf_head[0]),
	.D(un1_q_txbuf_rdy_cry_0_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un1_txval)
);
defparam \q_txbuf_head_Z[0] .INIT=1'b0;
  DFFRE \s_halt_in_Z[1]  (
	.Q(s_halt_in[1]),
	.D(N_21_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(s_halt_out_1_sqmuxa_i)
);
defparam \s_halt_in_Z[1] .INIT=1'b0;
  DFFRE \s_halt_in_Z[2]  (
	.Q(s_halt_in[2]),
	.D(N_17_0),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(s_halt_out_1_sqmuxa_i)
);
defparam \s_halt_in_Z[2] .INIT=1'b0;
  DFFRE \s_halt_out[1]  (
	.Q(s_halt_out_0),
	.D(N_487_0),
	.CLK(PHY_CLKOUT),
	.RESET(un1_usbi_usbrst),
	.CE(s_state_6)
);
defparam \s_halt_out[1] .INIT=1'b0;
  DFFRE \s_txbuf_tail[0]  (
	.Q(TXROOM),
	.D(s_bufptr[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail[0] .INIT=1'b0;
  DFFRE \s_txbuf_tail[8]  (
	.Q(s_txbuf_tail_0),
	.D(s_bufptr[8]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail[8] .INIT=1'b0;
  DFFRE \s_txbuf_tail_Z[9]  (
	.Q(s_txbuf_tail[9]),
	.D(s_bufptr[9]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail_Z[9] .INIT=1'b0;
  DFFRE \s_txbuf_tail[6]  (
	.Q(CO0),
	.D(s_bufptr[6]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail[6] .INIT=1'b0;
  DFFRE \s_txbuf_tail_Z[5]  (
	.Q(s_txbuf_tail[5]),
	.D(s_bufptr[5]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail_Z[5] .INIT=1'b0;
  DFFRE \s_txbuf_tail_Z[4]  (
	.Q(s_txbuf_tail[4]),
	.D(s_bufptr[4]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail_Z[4] .INIT=1'b0;
  DFFRE \s_txbuf_tail_Z[3]  (
	.Q(s_txbuf_tail[3]),
	.D(s_bufptr[3]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail_Z[3] .INIT=1'b0;
  DFFRE \s_txbuf_tail_Z[2]  (
	.Q(s_txbuf_tail[2]),
	.D(s_bufptr[2]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail_Z[2] .INIT=1'b0;
  DFFRE \s_txbuf_tail_Z[1]  (
	.Q(s_txbuf_tail[1]),
	.D(s_bufptr[1]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail_Z[1] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[9]  (
	.Q(s_rxbuf_head[9]),
	.D(un4_s_rxbuf_head_s_8_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[9] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[8]  (
	.Q(s_rxbuf_head[8]),
	.D(un4_s_rxbuf_head_cry_7_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[8] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[7]  (
	.Q(s_rxbuf_head[7]),
	.D(un4_s_rxbuf_head_cry_6_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[7] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[6]  (
	.Q(s_rxbuf_head[6]),
	.D(un4_s_rxbuf_head_cry_5_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[6] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[5]  (
	.Q(s_rxbuf_head[5]),
	.D(un4_s_rxbuf_head_cry_4_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[5] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[4]  (
	.Q(s_rxbuf_head[4]),
	.D(un4_s_rxbuf_head_cry_3_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[4] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[3]  (
	.Q(s_rxbuf_head[3]),
	.D(un4_s_rxbuf_head_cry_2_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[3] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[2]  (
	.Q(s_rxbuf_head[2]),
	.D(un4_s_rxbuf_head_cry_1_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[2] .INIT=1'b0;
  DFFRE \s_rxbuf_head_Z[1]  (
	.Q(s_rxbuf_head[1]),
	.D(un4_s_rxbuf_head_cry_0_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_Z[1] .INIT=1'b0;
  DFFRE \s_rxbuf_head[0]  (
	.Q(RXLEN),
	.D(s_bufptr[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head[0] .INIT=1'b0;
  DFFRE \s_txbuf_tail[7]  (
	.Q(ANB1),
	.D(s_bufptr[7]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_4_i)
);
defparam \s_txbuf_tail[7] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[0]  (
	.Q(s_rxbuf_head_fast[0]),
	.D(s_bufptr[0]),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[0] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[1]  (
	.Q(s_rxbuf_head_fast[1]),
	.D(un4_s_rxbuf_head_cry_0_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[1] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[2]  (
	.Q(s_rxbuf_head_fast[2]),
	.D(un4_s_rxbuf_head_cry_1_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[2] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[3]  (
	.Q(s_rxbuf_head_fast[3]),
	.D(un4_s_rxbuf_head_cry_2_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[3] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[4]  (
	.Q(s_rxbuf_head_fast[4]),
	.D(un4_s_rxbuf_head_cry_3_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[4] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[5]  (
	.Q(s_rxbuf_head_fast[5]),
	.D(un4_s_rxbuf_head_cry_4_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[5] .INIT=1'b0;
  DFFRE \s_rxbuf_head_fast_Z[6]  (
	.Q(s_rxbuf_head_fast[6]),
	.D(un4_s_rxbuf_head_cry_5_0_SUM),
	.CLK(PHY_CLKOUT),
	.RESET(RESET_IN),
	.CE(un2_usbi_usbrst_6_i)
);
defparam \s_rxbuf_head_fast_Z[6] .INIT=1'b0;
  DFFSE s_txprev_acked_Z (
	.Q(s_txprev_acked),
	.D(N_27_0),
	.CLK(PHY_CLKOUT),
	.SET(RESET_IN),
	.CE(s_txprev_acked_0_sqmuxa_i)
);
defparam s_txprev_acked_Z.INIT=1'b1;
// @24:630
  SDP txbuf_txbuf_0_0 (
	.DO({txbuf_txbuf_0_0_DO[31:8], txbuf_rdat[7:0]}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, usb_txdat_c[7:0]}),
	.ADA({GND, q_txbuf_head[9], q_txbuf_head_0, q_txbuf_head[7:0], GND, GND, GND}),
	.ADB({GND, s_bufptr[9:0], GND, GND, GND}),
	.CLKA(PHY_CLKOUT),
	.CLKB(PHY_CLKOUT),
	.OCE(GND),
	.CEA(VCC),
	.CEB(un17_usbt_txrdy),
	.RESETA(GND),
	.RESETB(GND),
	.BLKSEL({GND, GND, GND}),
	.WREA(usb_txval_c),
	.WREB(GND)
);
defparam txbuf_txbuf_0_0.READ_MODE=1'b0;
defparam txbuf_txbuf_0_0.BIT_WIDTH_0=8;
defparam txbuf_txbuf_0_0.BIT_WIDTH_1=8;
defparam txbuf_txbuf_0_0.BLK_SEL=3'b000;
defparam txbuf_txbuf_0_0.RESET_MODE="SYNC";
// @24:1325
  pROM descrom_rdat_0_0 (
	.DO({descrom_rdat_0_0_DO[31:8], descrom_rdat[7:0]}),
	.AD({un2_descrom_raddr_s_7_0_SUM, un2_descrom_raddr_cry_6_0_SUM, un2_descrom_raddr_cry_5_0_SUM, un2_descrom_raddr_cry_4_0_SUM, un2_descrom_raddr_cry_3_0_SUM, un2_descrom_raddr_cry_2_0_SUM, un2_descrom_raddr_cry_1_0_0_SUM, un2_descrom_raddr_cry_0_0_0_SUM, usbc_dscoff[0], GND, GND, GND, GND, GND}),
	.CLK(PHY_CLKOUT),
	.OCE(GND),
	.CE(usbc_dscrd),
	.RESET(GND)
);
defparam descrom_rdat_0_0.READ_MODE=1'b0;
defparam descrom_rdat_0_0.BIT_WIDTH=32;
defparam descrom_rdat_0_0.RESET_MODE="SYNC";
defparam descrom_rdat_0_0.INIT_RAM_36=256'h0000000000000000000000000000000000000003000000020000000000000043;
defparam descrom_rdat_0_0.INIT_RAM_35=256'h0000000000000041000000000000004400000000000000200000000000000020;
defparam descrom_rdat_0_0.INIT_RAM_34=256'h00000000000000200000000000000020000000000000004F0000000000000049;
defparam descrom_rdat_0_0.INIT_RAM_33=256'h0000000000000044000000000000005500000000000000410000000000000020;
defparam descrom_rdat_0_0.INIT_RAM_32=256'h0000000000000042000000000000005300000000000000550000000300000022;
defparam descrom_rdat_0_0.INIT_RAM_31=256'h00000000000000730000000000000074000000000000006E0000000000000065;
defparam descrom_rdat_0_0.INIT_RAM_30=256'h000000000000006D000000000000007500000000000000720000000000000074;
defparam descrom_rdat_0_0.INIT_RAM_2F=256'h0000000000000073000000000000006E00000000000000490000000000000020;
defparam descrom_rdat_0_0.INIT_RAM_2E=256'h0000000000000073000000000000006100000000000000780000000000000065;
defparam descrom_rdat_0_0.INIT_RAM_2D=256'h00000000000000540000000000000020000000000000006D000000000000006F;
defparam descrom_rdat_0_0.INIT_RAM_2C=256'h000000000000007200000000000000660000000000000020000000000000006E;
defparam descrom_rdat_0_0.INIT_RAM_2B=256'h0000000000000077000000000000006F00000000000000720000000000000042;
defparam descrom_rdat_0_0.INIT_RAM_2A=256'h0000000000000072000000000000007200000000000000750000000000000042;
defparam descrom_rdat_0_0.INIT_RAM_29=256'h0000000300000042000000040000000900000003000000040000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000700000000;
defparam descrom_rdat_0_0.INIT_RAM_23=256'h0000000200000000000000020000000100000005000000070000000000000002;
defparam descrom_rdat_0_0.INIT_RAM_22=256'h0000000000000002000000810000000500000007000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_21=256'h0000000A00000002000000000000000100000004000000090000000F00000000;
defparam descrom_rdat_0_0.INIT_RAM_20=256'h0000000800000003000000820000000500000007000000010000000000000001;
defparam descrom_rdat_0_0.INIT_RAM_1F=256'h0000002400000005000000010000000000000006000000240000000500000000;
defparam descrom_rdat_0_0.INIT_RAM_1E=256'h0000000200000024000000040000000100000010000000000000002400000005;
defparam descrom_rdat_0_0.INIT_RAM_1D=256'h0000000000000001000000020000000200000001000000000000000000000004;
defparam descrom_rdat_0_0.INIT_RAM_1C=256'h00000009000000FA000000800000000000000001000000020000000000000043;
defparam descrom_rdat_0_0.INIT_RAM_1B=256'h00000002000000090000000A0000000000000001000000030000008500000005;
defparam descrom_rdat_0_0.INIT_RAM_1A=256'h0000000700000000000000240000002200000001000000000000000100000000;
defparam descrom_rdat_0_0.INIT_RAM_19=256'h0000002100000009000000000000000000000000000000030000000100000000;
defparam descrom_rdat_0_0.INIT_RAM_18=256'h0000000200000004000000090000000000000000000000000000000000000001;
defparam descrom_rdat_0_0.INIT_RAM_17=256'h0000002500000007000000000000000000000001000000000000006000000009;
defparam descrom_rdat_0_0.INIT_RAM_16=256'h00000002000000050000000900000000000000BB0000008000000000000000AC;
defparam descrom_rdat_0_0.INIT_RAM_15=256'h00000044000000000000007D0000000000000003000000100000000200000001;
defparam descrom_rdat_0_0.INIT_RAM_14=256'h0000000100000002000000240000001100000000000000010000000000000001;
defparam descrom_rdat_0_0.INIT_RAM_13=256'h0000000100000024000000070000000000000000000000020000000100000001;
defparam descrom_rdat_0_0.INIT_RAM_12=256'h0000000200000001000000040000000900000000000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_11=256'h00000001000000250000000700000000000000000000000100000000000000C0;
defparam descrom_rdat_0_0.INIT_RAM_10=256'h0000000900000002000000050000000900000000000000BB0000008000000000;
defparam descrom_rdat_0_0.INIT_RAM_0F=256'h000000AC00000044000000000000007D00000000000000030000001000000002;
defparam descrom_rdat_0_0.INIT_RAM_0E=256'h0000000200000001000000020000002400000011000000000000000100000000;
defparam descrom_rdat_0_0.INIT_RAM_0D=256'h0000000100000001000000240000000700000000000000000000000200000001;
defparam descrom_rdat_0_0.INIT_RAM_0C=256'h0000000100000001000000010000000400000009000000000000000000000002;
defparam descrom_rdat_0_0.INIT_RAM_0B=256'h0000000100000000000000000000000100000004000000090000000000000002;
defparam descrom_rdat_0_0.INIT_RAM_0A=256'h000000020000000100000001000000010000000300000006000000240000000A;
defparam descrom_rdat_0_0.INIT_RAM_09=256'h0000000000000003000000000000000300000001000000020000000300000024;
defparam descrom_rdat_0_0.INIT_RAM_08=256'h0000000900000000000000000000000000000003000000020000000000000001;
defparam descrom_rdat_0_0.INIT_RAM_07=256'h000000010000000100000002000000240000000C000000010000000100000000;
defparam descrom_rdat_0_0.INIT_RAM_06=256'h0000002800000001000000000000000100000024000000090000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_05=256'h0000000100000001000000000000000000000000000000040000000900000032;
defparam descrom_rdat_0_0.INIT_RAM_04=256'h0000008000000000000000010000000300000000000000BE0000000200000009;
defparam descrom_rdat_0_0.INIT_RAM_03=256'h0000000000000000000000000000000100000040000000000000000000000000;
defparam descrom_rdat_0_0.INIT_RAM_02=256'h0000000200000000000000060000000A00000000000000000000000100000000;
defparam descrom_rdat_0_0.INIT_RAM_01=256'h0000000200000001000000010000000000000027000000C600000008000000BB;
defparam descrom_rdat_0_0.INIT_RAM_00=256'h0000000800000000000000000000000000000001000000100000000100000012;
// @24:997
  ALU un1_q_rxbuf_tail_s_9_0 (
	.CIN(un1_q_rxbuf_tail_cry_8),
	.I0(q_rxbuf_tail[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_s_9_0_COUT),
	.SUM(N_97_0)
);
defparam un1_q_rxbuf_tail_s_9_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_8_0 (
	.CIN(un1_q_rxbuf_tail_cry_7),
	.I0(q_rxbuf_tail[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_8),
	.SUM(N_95_0)
);
defparam un1_q_rxbuf_tail_cry_8_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_7_0 (
	.CIN(un1_q_rxbuf_tail_cry_6),
	.I0(q_rxbuf_tail[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_7),
	.SUM(N_93_0)
);
defparam un1_q_rxbuf_tail_cry_7_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_6_0 (
	.CIN(un1_q_rxbuf_tail_cry_5),
	.I0(q_rxbuf_tail[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_6),
	.SUM(N_91_0)
);
defparam un1_q_rxbuf_tail_cry_6_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_5_0 (
	.CIN(un1_q_rxbuf_tail_cry_4),
	.I0(q_rxbuf_tail[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_5),
	.SUM(N_89_0)
);
defparam un1_q_rxbuf_tail_cry_5_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_4_0 (
	.CIN(un1_q_rxbuf_tail_cry_3),
	.I0(q_rxbuf_tail[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_4),
	.SUM(N_87_0)
);
defparam un1_q_rxbuf_tail_cry_4_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_3_0 (
	.CIN(un1_q_rxbuf_tail_cry_2),
	.I0(q_rxbuf_tail[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_3),
	.SUM(N_85_0)
);
defparam un1_q_rxbuf_tail_cry_3_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_2_0 (
	.CIN(un1_q_rxbuf_tail_cry_1),
	.I0(q_rxbuf_tail[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_2),
	.SUM(N_83_0)
);
defparam un1_q_rxbuf_tail_cry_2_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_1_0 (
	.CIN(un1_q_rxbuf_tail_cry_0),
	.I0(q_rxbuf_tail[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_1),
	.SUM(N_81_0)
);
defparam un1_q_rxbuf_tail_cry_1_0.ALU_MODE=0;
// @24:997
  ALU un1_q_rxbuf_tail_cry_0_0 (
	.CIN(N_157_0),
	.I0(q_rxbuf_tail[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_rxbuf_tail_cry_0),
	.SUM(N_79_0)
);
defparam un1_q_rxbuf_tail_cry_0_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_s_7_0 (
	.CIN(un2_descrom_raddr_cry_6),
	.I0(un2_descrom_raddr_axb_7),
	.I1(GND),
	.I3(GND),
	.COUT(un2_descrom_raddr_s_7_0_COUT),
	.SUM(un2_descrom_raddr_s_7_0_SUM)
);
defparam un2_descrom_raddr_s_7_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_6_0 (
	.CIN(un2_descrom_raddr_cry_5),
	.I0(usbc_dscoff[7]),
	.I1(N_381_i),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_6),
	.SUM(un2_descrom_raddr_cry_6_0_SUM)
);
defparam un2_descrom_raddr_cry_6_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_5_0 (
	.CIN(un2_descrom_raddr_cry_4),
	.I0(usbc_dscoff[6]),
	.I1(N_374_i_0),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_5),
	.SUM(un2_descrom_raddr_cry_5_0_SUM)
);
defparam un2_descrom_raddr_cry_5_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_4_0 (
	.CIN(un2_descrom_raddr_cry_3),
	.I0(un2_descrom_raddr_axb_4_lofx),
	.I1(usbc_dscoff[5]),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_4),
	.SUM(un2_descrom_raddr_cry_4_0_SUM)
);
defparam un2_descrom_raddr_cry_4_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_3_0 (
	.CIN(un2_descrom_raddr_cry_2),
	.I0(usbc_dscoff[4]),
	.I1(N_381_i),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_3),
	.SUM(un2_descrom_raddr_cry_3_0_SUM)
);
defparam un2_descrom_raddr_cry_3_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_2_0 (
	.CIN(un2_descrom_raddr_cry_1),
	.I0(N_374_i_0),
	.I1(usbc_dscoff[3]),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_2),
	.SUM(un2_descrom_raddr_cry_2_0_SUM)
);
defparam un2_descrom_raddr_cry_2_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_1_0_0 (
	.CIN(un2_descrom_raddr_cry_0),
	.I0(usbc_dscoff[2]),
	.I1(un2_descrom_raddr_cry_1_ns),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_1),
	.SUM(un2_descrom_raddr_cry_1_0_0_SUM)
);
defparam un2_descrom_raddr_cry_1_0_0.ALU_MODE=0;
// @24:1319
  ALU un2_descrom_raddr_cry_0_0_0 (
	.CIN(GND),
	.I0(usbc_dscoff[1]),
	.I1(un2_descrom_raddr_cry_0_ns),
	.I3(GND),
	.COUT(un2_descrom_raddr_cry_0),
	.SUM(un2_descrom_raddr_cry_0_0_0_SUM)
);
defparam un2_descrom_raddr_cry_0_0_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_s_9_0 (
	.CIN(un1_s_bufptr_cry_8),
	.I0(s_bufptr[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_s_9_0_COUT),
	.SUM(un1_s_bufptr_s_9_0_SUM)
);
defparam un1_s_bufptr_s_9_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_8_0 (
	.CIN(un1_s_bufptr_cry_7),
	.I0(s_bufptr[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_8),
	.SUM(un1_s_bufptr_cry_8_0_SUM)
);
defparam un1_s_bufptr_cry_8_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_7_0 (
	.CIN(un1_s_bufptr_cry_6),
	.I0(s_bufptr[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_7),
	.SUM(un1_s_bufptr_cry_7_0_SUM)
);
defparam un1_s_bufptr_cry_7_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_6_0 (
	.CIN(un1_s_bufptr_cry_5),
	.I0(s_bufptr[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_6),
	.SUM(un1_s_bufptr_cry_6_0_SUM)
);
defparam un1_s_bufptr_cry_6_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_5_0 (
	.CIN(un1_s_bufptr_cry_4),
	.I0(s_bufptr[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_5),
	.SUM(un1_s_bufptr_cry_5_0_SUM)
);
defparam un1_s_bufptr_cry_5_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_4_0 (
	.CIN(un1_s_bufptr_cry_3),
	.I0(s_bufptr[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_4),
	.SUM(un1_s_bufptr_cry_4_0_SUM)
);
defparam un1_s_bufptr_cry_4_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_3_0 (
	.CIN(un1_s_bufptr_cry_2),
	.I0(s_bufptr[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_3),
	.SUM(un1_s_bufptr_cry_3_0_SUM)
);
defparam un1_s_bufptr_cry_3_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_2_0 (
	.CIN(un1_s_bufptr_cry_1),
	.I0(s_bufptr[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_2),
	.SUM(un1_s_bufptr_cry_2_0_SUM)
);
defparam un1_s_bufptr_cry_2_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_1_0 (
	.CIN(un1_s_bufptr_cry_0),
	.I0(s_bufptr[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_1),
	.SUM(un1_s_bufptr_cry_1_0_SUM)
);
defparam un1_s_bufptr_cry_1_0.ALU_MODE=0;
// @24:1172
  ALU un1_s_bufptr_cry_0_0 (
	.CIN(un2_usbi_usbrst_10_i),
	.I0(s_bufptr[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_s_bufptr_cry_0),
	.SUM(un1_s_bufptr_cry_0_0_SUM)
);
defparam un1_s_bufptr_cry_0_0.ALU_MODE=0;
// @24:862
  ALU TXROOM_s_9_0 (
	.CIN(TXROOM_cry_8),
	.I0(q_txbuf_head[9]),
	.I1(s_txbuf_tail[9]),
	.I3(GND),
	.COUT(TXROOM_s_9_0_COUT),
	.SUM(usb_txroom_c[9])
);
defparam TXROOM_s_9_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_8_0 (
	.CIN(TXROOM_cry_7),
	.I0(s_txbuf_tail_0),
	.I1(q_txbuf_head_0),
	.I3(GND),
	.COUT(TXROOM_cry_8),
	.SUM(usb_txroom_c[8])
);
defparam TXROOM_cry_8_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_7_0 (
	.CIN(TXROOM_cry_6),
	.I0(ANB1),
	.I1(q_txbuf_head[7]),
	.I3(GND),
	.COUT(TXROOM_cry_7),
	.SUM(usb_txroom_c[7])
);
defparam TXROOM_cry_7_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_6_0 (
	.CIN(TXROOM_cry_5),
	.I0(CO0),
	.I1(q_txbuf_head[6]),
	.I3(GND),
	.COUT(TXROOM_cry_6),
	.SUM(usb_txroom_c[6])
);
defparam TXROOM_cry_6_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_5_0 (
	.CIN(TXROOM_cry_4),
	.I0(s_txbuf_tail[5]),
	.I1(q_txbuf_head[5]),
	.I3(GND),
	.COUT(TXROOM_cry_5),
	.SUM(usb_txroom_c[5])
);
defparam TXROOM_cry_5_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_4_0 (
	.CIN(TXROOM_cry_3),
	.I0(s_txbuf_tail[4]),
	.I1(q_txbuf_head[4]),
	.I3(GND),
	.COUT(TXROOM_cry_4),
	.SUM(usb_txroom_c[4])
);
defparam TXROOM_cry_4_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_3_0 (
	.CIN(TXROOM_cry_2),
	.I0(s_txbuf_tail[3]),
	.I1(q_txbuf_head[3]),
	.I3(GND),
	.COUT(TXROOM_cry_3),
	.SUM(usb_txroom_c[3])
);
defparam TXROOM_cry_3_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_2_0 (
	.CIN(TXROOM_cry_1),
	.I0(s_txbuf_tail[2]),
	.I1(q_txbuf_head[2]),
	.I3(GND),
	.COUT(TXROOM_cry_2),
	.SUM(usb_txroom_c[2])
);
defparam TXROOM_cry_2_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_1_0 (
	.CIN(TXROOM_cry_0),
	.I0(s_txbuf_tail[1]),
	.I1(q_txbuf_head[1]),
	.I3(GND),
	.COUT(TXROOM_cry_1),
	.SUM(usb_txroom_c[1])
);
defparam TXROOM_cry_1_0.ALU_MODE=1;
// @24:862
  ALU TXROOM_cry_0_0 (
	.CIN(GND),
	.I0(TXROOM),
	.I1(q_txbuf_head[0]),
	.I3(GND),
	.COUT(TXROOM_cry_0),
	.SUM(usb_txroom_c[0])
);
defparam TXROOM_cry_0_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_s_9_0 (
	.CIN(RXLEN_cry_8),
	.I0(q_rxbuf_tail[9]),
	.I1(s_rxbuf_head[9]),
	.I3(GND),
	.COUT(RXLEN_s_9_0_COUT),
	.SUM(usb_rxlen_c[9])
);
defparam RXLEN_s_9_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_8_0 (
	.CIN(RXLEN_cry_7),
	.I0(s_rxbuf_head[8]),
	.I1(q_rxbuf_tail[8]),
	.I3(GND),
	.COUT(RXLEN_cry_8),
	.SUM(usb_rxlen_c[8])
);
defparam RXLEN_cry_8_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_7_0 (
	.CIN(RXLEN_cry_6),
	.I0(s_rxbuf_head[7]),
	.I1(q_rxbuf_tail[7]),
	.I3(GND),
	.COUT(RXLEN_cry_7),
	.SUM(usb_rxlen_c[7])
);
defparam RXLEN_cry_7_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_6_0 (
	.CIN(RXLEN_cry_5),
	.I0(s_rxbuf_head_fast[6]),
	.I1(q_rxbuf_tail[6]),
	.I3(GND),
	.COUT(RXLEN_cry_6),
	.SUM(usb_rxlen_c[6])
);
defparam RXLEN_cry_6_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_5_0 (
	.CIN(RXLEN_cry_4),
	.I0(s_rxbuf_head_fast[5]),
	.I1(q_rxbuf_tail[5]),
	.I3(GND),
	.COUT(RXLEN_cry_5),
	.SUM(usb_rxlen_c[5])
);
defparam RXLEN_cry_5_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_4_0 (
	.CIN(RXLEN_cry_3),
	.I0(s_rxbuf_head_fast[4]),
	.I1(q_rxbuf_tail[4]),
	.I3(GND),
	.COUT(RXLEN_cry_4),
	.SUM(usb_rxlen_c[4])
);
defparam RXLEN_cry_4_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_3_0 (
	.CIN(RXLEN_cry_2),
	.I0(s_rxbuf_head_fast[3]),
	.I1(q_rxbuf_tail[3]),
	.I3(GND),
	.COUT(RXLEN_cry_3),
	.SUM(usb_rxlen_c[3])
);
defparam RXLEN_cry_3_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_2_0 (
	.CIN(RXLEN_cry_1),
	.I0(s_rxbuf_head_fast[2]),
	.I1(q_rxbuf_tail[2]),
	.I3(GND),
	.COUT(RXLEN_cry_2),
	.SUM(usb_rxlen_c[2])
);
defparam RXLEN_cry_2_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_1_0 (
	.CIN(RXLEN_cry_0),
	.I0(s_rxbuf_head_fast[1]),
	.I1(q_rxbuf_tail[1]),
	.I3(GND),
	.COUT(RXLEN_cry_1),
	.SUM(usb_rxlen_c[1])
);
defparam RXLEN_cry_1_0.ALU_MODE=1;
// @24:860
  ALU RXLEN_cry_0_0 (
	.CIN(VCC),
	.I0(s_rxbuf_head_fast[0]),
	.I1(q_rxbuf_tail[0]),
	.I3(GND),
	.COUT(RXLEN_cry_0),
	.SUM(usb_rxlen_c[0])
);
defparam RXLEN_cry_0_0.ALU_MODE=1;
// @24:894
  ALU un1_q_txbuf_rdy_s_9_0 (
	.CIN(un1_q_txbuf_rdy_cry_8),
	.I0(q_txbuf_head[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_s_9_0_COUT),
	.SUM(un1_q_txbuf_rdy_s_9_0_SUM)
);
defparam un1_q_txbuf_rdy_s_9_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_8_0 (
	.CIN(un1_q_txbuf_rdy_cry_7),
	.I0(q_txbuf_head_0),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_8),
	.SUM(un1_q_txbuf_rdy_cry_8_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_8_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_7_0 (
	.CIN(un1_q_txbuf_rdy_cry_6),
	.I0(q_txbuf_head[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_7),
	.SUM(un1_q_txbuf_rdy_cry_7_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_7_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_6_0 (
	.CIN(un1_q_txbuf_rdy_cry_5),
	.I0(q_txbuf_head[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_6),
	.SUM(un1_q_txbuf_rdy_cry_6_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_6_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_5_0 (
	.CIN(un1_q_txbuf_rdy_cry_4),
	.I0(q_txbuf_head[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_5),
	.SUM(un1_q_txbuf_rdy_cry_5_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_5_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_4_0 (
	.CIN(un1_q_txbuf_rdy_cry_3),
	.I0(q_txbuf_head[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_4),
	.SUM(un1_q_txbuf_rdy_cry_4_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_4_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_3_0 (
	.CIN(un1_q_txbuf_rdy_cry_2),
	.I0(q_txbuf_head[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_3),
	.SUM(un1_q_txbuf_rdy_cry_3_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_3_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_2_0 (
	.CIN(un1_q_txbuf_rdy_cry_1),
	.I0(q_txbuf_head[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_2),
	.SUM(un1_q_txbuf_rdy_cry_2_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_2_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_1_0 (
	.CIN(un1_q_txbuf_rdy_cry_0),
	.I0(q_txbuf_head[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_1),
	.SUM(un1_q_txbuf_rdy_cry_1_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_1_0.ALU_MODE=0;
// @24:894
  ALU un1_q_txbuf_rdy_cry_0_0 (
	.CIN(VCC),
	.I0(q_txbuf_head[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_q_txbuf_rdy_cry_0),
	.SUM(un1_q_txbuf_rdy_cry_0_0_SUM)
);
defparam un1_q_txbuf_rdy_cry_0_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_s_8_0 (
	.CIN(un4_s_rxbuf_head_cry_7),
	.I0(s_bufptr[9]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_s_8_0_COUT),
	.SUM(un4_s_rxbuf_head_s_8_0_SUM)
);
defparam un4_s_rxbuf_head_s_8_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_7_0 (
	.CIN(un4_s_rxbuf_head_cry_6),
	.I0(s_bufptr[8]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_7),
	.SUM(un4_s_rxbuf_head_cry_7_0_SUM)
);
defparam un4_s_rxbuf_head_cry_7_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_6_0 (
	.CIN(un4_s_rxbuf_head_cry_5),
	.I0(s_bufptr[7]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_6),
	.SUM(un4_s_rxbuf_head_cry_6_0_SUM)
);
defparam un4_s_rxbuf_head_cry_6_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_5_0 (
	.CIN(un4_s_rxbuf_head_cry_4),
	.I0(s_bufptr[6]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_5),
	.SUM(un4_s_rxbuf_head_cry_5_0_SUM)
);
defparam un4_s_rxbuf_head_cry_5_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_4_0 (
	.CIN(un4_s_rxbuf_head_cry_3),
	.I0(s_bufptr[5]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_4),
	.SUM(un4_s_rxbuf_head_cry_4_0_SUM)
);
defparam un4_s_rxbuf_head_cry_4_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_3_0 (
	.CIN(un4_s_rxbuf_head_cry_2),
	.I0(s_bufptr[4]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_3),
	.SUM(un4_s_rxbuf_head_cry_3_0_SUM)
);
defparam un4_s_rxbuf_head_cry_3_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_2_0 (
	.CIN(un4_s_rxbuf_head_cry_1),
	.I0(s_bufptr[3]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_2),
	.SUM(un4_s_rxbuf_head_cry_2_0_SUM)
);
defparam un4_s_rxbuf_head_cry_2_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_1_0 (
	.CIN(un4_s_rxbuf_head_cry_0),
	.I0(s_bufptr[2]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_1),
	.SUM(un4_s_rxbuf_head_cry_1_0_SUM)
);
defparam un4_s_rxbuf_head_cry_1_0.ALU_MODE=0;
// @24:1231
  ALU un4_s_rxbuf_head_cry_0_0 (
	.CIN(GND),
	.I0(s_bufptr[1]),
	.I1(VCC),
	.I3(GND),
	.COUT(un4_s_rxbuf_head_cry_0),
	.SUM(un4_s_rxbuf_head_cry_0_0_SUM)
);
defparam un4_s_rxbuf_head_cry_0_0.ALU_MODE=0;
// @24:743
  usb_init_false usb_init_inst (
	.OPMODE_d_0(OPMODE_d_0),
	.LineState_d(LineState_d[1:0]),
	.txbuf_rdat_7(txbuf_rdat[7]),
	.txbuf_rdat_1(txbuf_rdat[1]),
	.txbuf_rdat_0(txbuf_rdat[0]),
	.descrom_rdat_7(descrom_rdat[7]),
	.descrom_rdat_1(descrom_rdat[1]),
	.descrom_rdat_0(descrom_rdat[0]),
	.usbt_txdat_0(usbt_txdat[7]),
	.USBRST(USBRST),
	.s_reset_iso_1z(s_reset_iso),
	.USBRST_fast(USBRST_fast),
	.USBRST_rep1(USBRST_rep1),
	.USBRST_rep2(USBRST_rep2),
	.PHY_CLKOUT(PHY_CLKOUT),
	.N_398(N_398),
	.N_399(N_399),
	.RESET_IN(RESET_IN),
	.usbt_txdat_sn_N_2(usbt_txdat_sn_N_2),
	.un1_usbc_in(un1_usbc_in)
);
// @24:760
  usb_packet usb_packet_inst (
	.DataIn_d(DataIn_d[7:0]),
	.PHY_DATAOUT_d(PHY_DATAOUT_d[7:0]),
	.s_state_nsss_0_0(s_state_nsss_0[3]),
	.usbc_dsctyp_0(usbc_dsctyp[1]),
	.s_txbuf_stop_0(s_txbuf_stop[9]),
	.s_bufptr({s_bufptr[9], N_1523, N_1522, s_bufptr[6:0]}),
	.s_txbuf_tail_0(s_txbuf_tail[1]),
	.s_txbuf_tail_1(s_txbuf_tail[2]),
	.s_txbuf_tail_2(s_txbuf_tail[3]),
	.s_txbuf_tail_3(s_txbuf_tail[4]),
	.s_txbuf_tail_4(s_txbuf_tail[5]),
	.s_txbuf_tail_7(s_txbuf_tail_0),
	.s_txbuf_tail_8(s_txbuf_tail[9]),
	.q_txbuf_head({q_txbuf_head[9], q_txbuf_head_0, q_txbuf_head[7]}),
	.s_state_1_2(s_state_0_Z[3]),
	.s_state_1_5(s_state[6]),
	.s_state_1_0(s_state_0_Z[1]),
	.s_state_1_1(s_state_0_Z[2]),
	.s_state_2({s_state_0_Z[4], s_state_1[3]}),
	.s_sendpid_3(s_sendpid[3]),
	.s_sendpid_2(s_sendpid[2]),
	.s_sendpid_0(s_sendpid[0]),
	.s_state_0({s_state[9], N_1524, s_state_0_Z[7:6], s_state[5], s_state_1[4], s_state_2[3], s_state[2], s_state_0, s_state[0]}),
	.usbc_dscinx(usbc_dscinx[3:1]),
	.usbc_sethlt_in(usbc_sethlt_in[2:1]),
	.usbc_clr_in(usbc_clr_in[2:1]),
	.usbt_endpt(usbt_endpt[3:0]),
	.serial2iis_data(serial2iis_data[7:0]),
	.usbc_dscoff_0(usbc_dscoff[3]),
	.s_state_0_d0(s_state[3]),
	.s_state_1_d0(s_state[4]),
	.s_state_4(s_state_6),
	.s_state_9(s_state[12]),
	.s_txbuf_stop_7(s_txbuf_stop_7[6:0]),
	.s_halt_out_0(s_halt_out_0),
	.s_state_ns_0_1(s_state_ns_0_1[2:1]),
	.s_halt_in(s_halt_in[2:1]),
	.s_state_ns_0_0_4(s_state_ns_0_0[5]),
	.s_state_ns_0_0_0(s_state_ns_0_0[1]),
	.txbuf_rdat({txbuf_rdat[6], N_1525, txbuf_rdat[4:2]}),
	.descrom_rdat({descrom_rdat[6], N_1526, descrom_rdat[4:2]}),
	.usbc_clr_out_0(usbc_clr_out[1]),
	.s_state_ns_1_tz_0(s_state_ns_1_tz[6]),
	.usbt_txdat({usbt_txdat[6], N_1527, usbt_txdat[4:2]}),
	.s_state_ns_i_0_0(s_state_ns_i_0[4]),
	.s_rxbuf_head(s_rxbuf_head[8:1]),
	.s_state_nsss_0_d0(s_state_nsss[3]),
	.usbp_txdat(usbp_txdat[7:0]),
	.RxValid_d(RxValid_d),
	.RxError_d(RxError_d),
	.RxActive_d(RxActive_d),
	.PHY_TXVALID_d(PHY_TXVALID_d),
	.s_reset_iso(s_reset_iso),
	.PHY_CLKOUT(PHY_CLKOUT),
	.N_225_0(N_225_0),
	.un1_s_bufptr_cry_0_0_SUM(un1_s_bufptr_cry_0_0_SUM),
	.N_226_0(N_226_0),
	.un1_s_bufptr_cry_1_0_SUM(un1_s_bufptr_cry_1_0_SUM),
	.N_227_0(N_227_0),
	.un1_s_bufptr_cry_2_0_SUM(un1_s_bufptr_cry_2_0_SUM),
	.N_228_0(N_228_0),
	.un1_s_bufptr_cry_3_0_SUM(un1_s_bufptr_cry_3_0_SUM),
	.N_229_0(N_229_0),
	.un1_s_bufptr_cry_4_0_SUM(un1_s_bufptr_cry_4_0_SUM),
	.N_230_0(N_230_0),
	.un1_s_bufptr_cry_5_0_SUM(un1_s_bufptr_cry_5_0_SUM),
	.N_231_0(N_231_0),
	.un1_s_bufptr_cry_6_0_SUM(un1_s_bufptr_cry_6_0_SUM),
	.N_232_0(N_232_0),
	.un1_s_bufptr_cry_7_0_SUM(un1_s_bufptr_cry_7_0_SUM),
	.N_233_0(N_233_0),
	.un1_s_bufptr_cry_8_0_SUM(un1_s_bufptr_cry_8_0_SUM),
	.N_374_i_0(N_374_i_0),
	.s23_0(s23_0),
	.n_1_sqmuxa_6(n_1_sqmuxa_6),
	.un8_s_txbuf_tail_8(un8_s_txbuf_tail_8),
	.g2_N_7L13_1(g2_N_7L13_1),
	.g0_3_2_1z(g0_3_2),
	.g1_2_1z(g1_2),
	.N_4_0(N_4_0),
	.un7_usbt_endpt_NE_5_0(un7_usbt_endpt_NE_5_0),
	.un7_usbt_endpt_6(un7_usbt_endpt_6),
	.un7_usbt_endpt_NE_6(un7_usbt_endpt_NE_6),
	.g1_1z(g1),
	.N_324(N_324),
	.s_setup(s_setup),
	.usbc_send_i_m_0_1z(usbc_send_i_m_0),
	.RESET_IN(RESET_IN),
	.s_in(s_in),
	.N_21_0(N_21_0),
	.N_17_0(N_17_0),
	.usbp_rxfin(usbp_rxfin),
	.usbt_osync(usbt_osync),
	.s_finished_fast(s_finished_fast),
	.N_236_1(N_236_1),
	.s_rxactive_fast_1z(s_rxactive_fast),
	.s_halt_out_1_sqmuxa_i_1z(s_halt_out_1_sqmuxa_i),
	.serial2iis_val(serial2iis_val),
	.un2_usbi_usbrst_1_i_1z(un2_usbi_usbrst_1_i),
	.usbt_isync_1z(usbt_isync),
	.s_isync(s_isync),
	.N_249(N_249),
	.un7_usbt_endpt_NE_6_1(un7_usbt_endpt_NE_6_1_1z),
	.un7_usbt_endpt_NE_6_0(un7_usbt_endpt_NE_6_0_1z),
	.un7_usbt_endpt_NE_4(un7_usbt_endpt_NE_4),
	.usbc_setup_1z(usbc_setup),
	.N_291(N_291),
	.usbc_in_1z(usbc_in),
	.N_334_2(N_334_2),
	.un8_s_txbuf_tail_NE_6_1(un8_s_txbuf_tail_NE_6_1),
	.un8_s_txbuf_tail_NE_6_0(un8_s_txbuf_tail_NE_6_0),
	.un5_usbt_rxrdy(un5_usbt_rxrdy),
	.usbt_stall_iv_i_1z(usbt_stall_iv_i),
	.usbc_stall(usbc_stall),
	.un17_usbt_txrdy_1z(un17_usbt_txrdy),
	.N_205(N_205),
	.N_233_2(N_233_2),
	.USBRST_rep1(USBRST_rep1),
	.N_359(N_359),
	.N_339_1(N_339_1),
	.un4_usbt_txrdy_NE_7(un4_usbt_txrdy_NE_7),
	.un4_usbt_txrdy_NE_6(un4_usbt_txrdy_NE_6),
	.un1_usbc_in_1z(un1_usbc_in),
	.s_rxvalid_1z(s_rxvalid),
	.s_state_2_sqmuxa_a1_0_1z(s_state_2_sqmuxa_a1_0),
	.un7_usbt_endpt_NE_5(un7_usbt_endpt_NE_5_1z),
	.un8_s_txbuf_tail_NE_5(un8_s_txbuf_tail_NE_5),
	.un8_s_txbuf_tail_NE_0(un8_s_txbuf_tail_NE_0),
	.N_344(N_344),
	.N_109_0(N_109_0),
	.s_osync(s_osync),
	.s_halt_out_0_sqmuxa(s_halt_out_0_sqmuxa),
	.N_362(N_362),
	.N_27_0(N_27_0),
	.s_txbuf_tail_0_sqmuxa_1_i_1z(s_txbuf_tail_0_sqmuxa_1_i),
	.un2_usbi_usbrst_6_i_1z(un2_usbi_usbrst_6_i),
	.usbt_out(usbt_out),
	.s_txprev_acked_0_sqmuxa_i_1z(s_txprev_acked_0_sqmuxa_i),
	.un5_usbt_txrdy_1z(un5_usbt_txrdy),
	.usbt_fin(usbt_fin),
	.N_349(N_349),
	.usbt_in(usbt_in),
	.usbp_rxact(usbp_rxact),
	.usbt_txdat_sn_N_2(usbt_txdat_sn_N_2),
	.un5_p_txact(un5_p_txact),
	.N_399(N_399),
	.N_300(N_300),
	.un7_usbt_endpt_NE(un7_usbt_endpt_NE),
	.s_txprev_full(s_txprev_full_1z),
	.N_344_1(N_344_1),
	.un2_usbi_usbrst_4_i_1z(un2_usbi_usbrst_4_i),
	.s_osync_1_sqmuxa_1_i_1z(s_osync_1_sqmuxa_1_i),
	.s_isync_1_sqmuxa_i_1z(s_isync_1_sqmuxa_i),
	.un2_usbt_fin(un2_usbt_fin),
	.N_346(N_346),
	.ANB1(ANB1),
	.CO0(CO0),
	.s_state_3_sqmuxa_1_1z(s_state_3_sqmuxa_1),
	.TXROOM(TXROOM),
	.RXLEN(RXLEN),
	.N_174(N_174),
	.TxReady_d(TxReady_d),
	.un2_usbi_usbrst_8_i_1z(un2_usbi_usbrst_8_i),
	.un1_usbi_usbrst_1z(un1_usbi_usbrst),
	.s_txprev_acked(s_txprev_acked),
	.usbp_txact(usbp_txact),
	.USBRST(USBRST),
	.un1_s_state_2_sqmuxa_1_1z(un1_s_state_2_sqmuxa_1),
	.USBRST_rep2(USBRST_rep2)
);
// @24:781
  usb_transact_false usb_transact_inst (
	.serial2iis_data(serial2iis_data[7:0]),
	.usbc_addr(usbc_addr[6:0]),
	.usbc_sethlt_out_0(usbc_sethlt_out[1]),
	.usbc_clr_out_0(usbc_clr_out[1]),
	.s_halt_out_0(s_halt_out_0),
	.usbt_endpt(usbt_endpt[3:0]),
	.usbc_txdat_0(usbc_txdat[0]),
	.s_state_0({s_state_6, s_state_0_Z[6], s_state[5:4], s_state_2[3], s_state[2], N_1528, s_state[0]}),
	.s_state_1_0(s_state[3]),
	.s_state_3(s_state_1[4]),
	.s_state_0_d0(s_state_0),
	.s_state_11(s_state[12]),
	.s_state_6(s_state_0_Z[7]),
	.s_state_2(s_state_0_Z[3]),
	.s_state_8(s_state[9]),
	.s_state_5(s_state[6]),
	.usbp_txdat(usbp_txdat[7:0]),
	.txbuf_rdat_0(txbuf_rdat[5]),
	.descrom_rdat_0(descrom_rdat[5]),
	.s_state_ns_0(s_state_ns[6]),
	.s_state_ns_1_tz_0(s_state_ns_1_tz[6]),
	.usbt_txdat({usbt_txdat[7:6], N_1529, usbt_txdat[4:2]}),
	.s_sendpid_2(s_sendpid[2]),
	.s_sendpid_0(s_sendpid[0]),
	.s_sendpid_3(s_sendpid[3]),
	.s_finished_fast_1z(s_finished_fast),
	.usbt_osync(usbt_osync),
	.usbt_stall_iv_i(usbt_stall_iv_i),
	.PHY_CLKOUT(PHY_CLKOUT),
	.N_334_2(N_334_2),
	.N_487_0(N_487_0),
	.s_setup_1z(s_setup),
	.N_216(N_216),
	.s_rxactive_fast(s_rxactive_fast),
	.N_216_i_1z(N_216_i),
	.s_rxvalid(s_rxvalid),
	.N_359_0(N_359),
	.un1_usbc_in_2(un1_usbc_in_2),
	.ST_OUTRECV_flag_0_sqmuxa(ST_OUTRECV_flag_0_sqmuxa),
	.N_291(N_291),
	.s_in_1z(s_in),
	.usbc_send_i_m_0(usbc_send_i_m_0),
	.USBRST_rep1(USBRST_rep1),
	.N_355(N_355),
	.un5_usbt_rxrdy(un5_usbt_rxrdy),
	.usbc_stall(usbc_stall),
	.N_174(N_174),
	.usbp_rxfin(usbp_rxfin),
	.N_205(N_205),
	.USBRST_rep2(USBRST_rep2),
	.usbt_fin(usbt_fin),
	.usbt_isync(usbt_isync),
	.N_233_2(N_233_2),
	.USBRST(USBRST),
	.N_354(N_354),
	.N_330(N_330),
	.N_324(N_324),
	.un1_usbc_in(un1_usbc_in),
	.N_399(N_399),
	.usbp_rxact(usbp_rxact),
	.usbp_txact(usbp_txact),
	.N_300(N_300),
	.N_249(N_249),
	.N_362(N_362),
	.usbt_txdat_sn_N_2(usbt_txdat_sn_N_2),
	.N_398(N_398),
	.un5_p_txact(un5_p_txact),
	.N_236_1(N_236_1),
	.N_305(N_305),
	.usbt_out(usbt_out),
	.usbt_in(usbt_in)
);
// @24:814
  usb_control_2 usb_control_inst (
	.usbc_addr(usbc_addr[6:0]),
	.usbc_txdat_0(usbc_txdat[0]),
	.usbc_sethlt_in(usbc_sethlt_in[2:1]),
	.usbc_sethlt_out_0(usbc_sethlt_out[1]),
	.usbc_clr_in(usbc_clr_in[2:1]),
	.usbc_clr_out_0(usbc_clr_out[1]),
	.s_halt_out_0(s_halt_out_0),
	.s_halt_in(s_halt_in[2:1]),
	.usbc_dscinx(usbc_dscinx[3:0]),
	.usbc_dsctyp(usbc_dsctyp[2:0]),
	.s_state_0_0(s_state_0_Z[3]),
	.usbc_dscoff(usbc_dscoff[7:0]),
	.serial2iis_data(serial2iis_data[7:0]),
	.s_state({s_state_0_Z[4], s_state_1[3], s_state_0_Z[2:1]}),
	.n_1(n_1[2:1]),
	.s_reset_iso(s_reset_iso),
	.PHY_CLKOUT(PHY_CLKOUT),
	.USBRST_fast(USBRST_fast),
	.N_374_i_0(N_374_i_0),
	.un39_t_rxrdy_2_1z(un39_t_rxrdy_2),
	.usbc_stall(usbc_stall),
	.USBRST_rep1(USBRST_rep1),
	.n_3_sqmuxa_3_1z(n_3_sqmuxa_3),
	.n_1_sqmuxa_6_1z(n_1_sqmuxa_6),
	.s_1_0_a2_6_1z(s_1_0_a2_6),
	.un8_descrom_have_strings_1z(un8_descrom_have_strings),
	.usbt_fin(usbt_fin),
	.s23_0(s23_0),
	.N_382(N_382),
	.usbc_dscrd(usbc_dscrd),
	.usbt_in(usbt_in),
	.N_205(N_205),
	.un1_usbc_in(un1_usbc_in),
	.un39_t_rxrdy_1z(un39_t_rxrdy),
	.N_381_i_1z(N_381_i),
	.N_216(N_216),
	.usbc_setup(usbc_setup),
	.usbc_in(usbc_in),
	.USBRST_rep2(USBRST_rep2),
	.USBRST(USBRST)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* work_usb_serial_usb_serial_arch_0000100010111011_0010011111000110_0000000100000000_BurrBrown_from_Texas_Instruments_USB_AUDIO____DAC_false_false_10_10_1_VENDORIDPRODUCTIDVERSIONBCDHSSUPPORTSELFPOWEREDRXBUFSIZE_BITSTXBUFSIZE_BITS */

module \~usb_1p1.USB_TOP__2235_10182_256_10s_10s  (
  s_txbuf_tail_0,
  q_txbuf_head_0,
  usbt_endpt,
  s_state_0,
  s_halt_out_0,
  usb_txdat_c,
  usb_txroom_c,
  usb_rxlen_c,
  usb_rxrdy_c,
  usb_rxval_c,
  usbt_in,
  usb_txrdy_c,
  usb_txval_c,
  un7_usbt_endpt_NE_5,
  un7_usbt_endpt_NE_6_0,
  un7_usbt_endpt_NE_6_1,
  USBRST_rep1,
  s_txprev_full,
  un2_usbi_usbrst_10_i,
  USBRST_fast,
  g2_N_7L13_1,
  g0_3_2,
  g1_2,
  N_4_0,
  N_291,
  s_state_2_sqmuxa_a1_0,
  usbt_out,
  un5_usbt_txrdy,
  N_344_1,
  lrck_O_c,
  iis_1_O_c,
  bck_O_c
)
;
output s_txbuf_tail_0 ;
output q_txbuf_head_0 ;
output [3:0] usbt_endpt ;
output s_state_0 ;
output s_halt_out_0 ;
input [7:0] usb_txdat_c ;
output [9:0] usb_txroom_c ;
output [9:0] usb_rxlen_c ;
input usb_rxrdy_c ;
output usb_rxval_c ;
output usbt_in ;
output usb_txrdy_c ;
input usb_txval_c ;
output un7_usbt_endpt_NE_5 ;
output un7_usbt_endpt_NE_6_0 ;
output un7_usbt_endpt_NE_6_1 ;
output USBRST_rep1 ;
output s_txprev_full ;
input un2_usbi_usbrst_10_i ;
output USBRST_fast ;
output g2_N_7L13_1 ;
output g0_3_2 ;
output g1_2 ;
output N_4_0 ;
output N_291 ;
output s_state_2_sqmuxa_a1_0 ;
output usbt_out ;
output un5_usbt_txrdy ;
output N_344_1 ;
output lrck_O_c ;
output iis_1_O_c ;
output bck_O_c ;
wire s_txbuf_tail_0 ;
wire q_txbuf_head_0 ;
wire s_state_0 ;
wire s_halt_out_0 ;
wire usb_rxrdy_c ;
wire usb_rxval_c ;
wire usbt_in ;
wire usb_txrdy_c ;
wire usb_txval_c ;
wire un7_usbt_endpt_NE_5 ;
wire un7_usbt_endpt_NE_6_0 ;
wire un7_usbt_endpt_NE_6_1 ;
wire USBRST_rep1 ;
wire s_txprev_full ;
wire un2_usbi_usbrst_10_i ;
wire USBRST_fast ;
wire g2_N_7L13_1 ;
wire g0_3_2 ;
wire g1_2 ;
wire N_4_0 ;
wire N_291 ;
wire s_state_2_sqmuxa_a1_0 ;
wire usbt_out ;
wire un5_usbt_txrdy ;
wire N_344_1 ;
wire lrck_O_c ;
wire iis_1_O_c ;
wire bck_O_c ;
wire [7:0] cnt_rst;
wire [6:6] cnt_rst_i;
wire [0:0] cnt_rst_3;
wire [7:0] DATAOUT;
wire [7:0] PHY_DATAOUT_d;
wire [1:0] LineState_d;
wire [1:0] LINESTATE;
wire [0:0] OPMODE;
wire [0:0] OPMODE_d;
wire [7:0] DataIn_d;
wire [7:0] DATAIN;
wire [7:1] cnt_rst_2;
wire [15:8] Phy_DATAOUT;
wire [1:1] s_state;
wire [7:0] serial2iis_data;
wire cnt_rst9_0 ;
wire cnt_rst9_4 ;
wire un5lt7 ;
wire RESET_INs_i ;
wire RESET_IN ;
wire PHY_CLKOUT ;
wire TXVLD ;
wire PHY_TXVALID_d ;
wire TERMSEL ;
wire VCC ;
wire RxActive_d ;
wire RXACTIVE ;
wire RxError_d ;
wire RXERROR ;
wire TxReady_d ;
wire TXREADY ;
wire RxValid_d ;
wire RXVLD ;
wire cnt_rst_2_cry_6 ;
wire GND ;
wire cnt_rst_2_s_7_0_COUT ;
wire cnt_rst_2_cry_5 ;
wire cnt_rst_2_cry_4 ;
wire cnt_rst_2_cry_3 ;
wire cnt_rst_2_cry_2 ;
wire cnt_rst_2_cry_1 ;
wire cnt_rst_2_cry_0 ;
wire cnt_rst_2_cry_0_0_SUM ;
wire RXVLDH ;
wire DP ;
wire DM ;
wire Phy_HOSTDIS ;
wire Phy_IDDIG ;
wire Phy_ADPPRB ;
wire Phy_ADPSNS ;
wire Phy_SESSVLD ;
wire Phy_VBUSVLD ;
wire Phy_RXDP ;
wire Phy_RXDM ;
wire Phy_RXRCV ;
wire Phy_LBKERR ;
wire Phy_CLKRDY ;
wire Phy_CLK480PAD ;
wire Phy_SCANOUT1 ;
wire Phy_SCANOUT2 ;
wire Phy_SCANOUT3 ;
wire Phy_SCANOUT4 ;
wire Phy_SCANOUT5 ;
wire Phy_SCANOUT6 ;
wire N_216_i ;
wire serial2iis_wrend ;
wire serial2iis_val ;
  INV \cnt_rst_i_cZ[6]  (
	.I(cnt_rst[6]),
	.O(cnt_rst_i[6])
);
// @8:77
  LUT4 \cnt_rst_3_cZ[0]  (
	.I0(cnt_rst9_0),
	.I1(cnt_rst9_4),
	.I2(cnt_rst[0]),
	.I3(cnt_rst[4]),
	.F(cnt_rst_3[0])
);
defparam \cnt_rst_3_cZ[0] .INIT=16'h070F;
  LUT4 RESET_INs_i_cZ (
	.I0(cnt_rst[4]),
	.I1(cnt_rst[5]),
	.I2(cnt_rst[7]),
	.I3(un5lt7),
	.F(RESET_INs_i)
);
defparam RESET_INs_i_cZ.INIT=16'h7FFF;
// @8:85
  LUT4 un5lto3 (
	.I0(cnt_rst[0]),
	.I1(cnt_rst[1]),
	.I2(cnt_rst[2]),
	.I3(cnt_rst[3]),
	.F(un5lt7)
);
defparam un5lto3.INIT=16'hFFFE;
// @8:77
  LUT4 cnt_rst9_4_cZ (
	.I0(cnt_rst[1]),
	.I1(cnt_rst[2]),
	.I2(cnt_rst[5]),
	.I3(cnt_rst[6]),
	.F(cnt_rst9_4)
);
defparam cnt_rst9_4_cZ.INIT=16'h8000;
// @8:77
  LUT2 cnt_rst9_0_cZ (
	.I0(cnt_rst[3]),
	.I1(cnt_rst[7]),
	.F(cnt_rst9_0)
);
defparam cnt_rst9_0_cZ.INIT=4'h8;
// @8:83
  DFFS RESET_IN_Z (
	.Q(RESET_IN),
	.D(RESET_INs_i),
	.CLK(PHY_CLKOUT),
	.SET(cnt_rst_i[6])
);
// @8:190
  DFFC TXVLD_Z (
	.Q(TXVLD),
	.D(PHY_TXVALID_d),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:163
  DFFC TERMSEL_Z (
	.Q(TERMSEL),
	.D(VCC),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:125
  DFFC RxActive_d_Z (
	.Q(RxActive_d),
	.D(RXACTIVE),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:116
  DFFC RxError_d_Z (
	.Q(RxError_d),
	.D(RXERROR),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:106
  DFFC TxReady_d_Z (
	.Q(TxReady_d),
	.D(TXREADY),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:97
  DFFC RxValid_d_Z (
	.Q(RxValid_d),
	.D(RXVLD),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[5]  (
	.Q(DATAOUT[5]),
	.D(PHY_DATAOUT_d[5]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[4]  (
	.Q(DATAOUT[4]),
	.D(PHY_DATAOUT_d[4]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[3]  (
	.Q(DATAOUT[3]),
	.D(PHY_DATAOUT_d[3]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[2]  (
	.Q(DATAOUT[2]),
	.D(PHY_DATAOUT_d[2]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[1]  (
	.Q(DATAOUT[1]),
	.D(PHY_DATAOUT_d[1]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[0]  (
	.Q(DATAOUT[0]),
	.D(PHY_DATAOUT_d[0]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:143
  DFFC \LineState_d_Z[1]  (
	.Q(LineState_d[1]),
	.D(LINESTATE[1]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:143
  DFFC \LineState_d_Z[0]  (
	.Q(LineState_d[0]),
	.D(LINESTATE[0]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:172
  DFFC \OPMODE_Z[0]  (
	.Q(OPMODE[0]),
	.D(OPMODE_d[0]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[7]  (
	.Q(DataIn_d[7]),
	.D(DATAIN[7]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[6]  (
	.Q(DataIn_d[6]),
	.D(DATAIN[6]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[5]  (
	.Q(DataIn_d[5]),
	.D(DATAIN[5]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[4]  (
	.Q(DataIn_d[4]),
	.D(DATAIN[4]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[3]  (
	.Q(DataIn_d[3]),
	.D(DATAIN[3]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[2]  (
	.Q(DataIn_d[2]),
	.D(DATAIN[2]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[1]  (
	.Q(DataIn_d[1]),
	.D(DATAIN[1]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:134
  DFFC \DataIn_d_Z[0]  (
	.Q(DataIn_d[0]),
	.D(DATAIN[0]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[7]  (
	.Q(DATAOUT[7]),
	.D(PHY_DATAOUT_d[7]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
// @8:181
  DFFC \DATAOUT_Z[6]  (
	.Q(DATAOUT[6]),
	.D(PHY_DATAOUT_d[6]),
	.CLK(PHY_CLKOUT),
	.CLEAR(RESET_IN)
);
  DFF \cnt_rst_Z[7]  (
	.Q(cnt_rst[7]),
	.D(cnt_rst_2[7]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[7] .INIT=1'b0;
  DFF \cnt_rst_Z[6]  (
	.Q(cnt_rst[6]),
	.D(cnt_rst_2[6]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[6] .INIT=1'b0;
  DFF \cnt_rst_Z[5]  (
	.Q(cnt_rst[5]),
	.D(cnt_rst_2[5]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[5] .INIT=1'b0;
  DFF \cnt_rst_Z[4]  (
	.Q(cnt_rst[4]),
	.D(cnt_rst_2[4]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[4] .INIT=1'b0;
  DFF \cnt_rst_Z[3]  (
	.Q(cnt_rst[3]),
	.D(cnt_rst_2[3]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[3] .INIT=1'b0;
  DFF \cnt_rst_Z[2]  (
	.Q(cnt_rst[2]),
	.D(cnt_rst_2[2]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[2] .INIT=1'b0;
  DFF \cnt_rst_Z[1]  (
	.Q(cnt_rst[1]),
	.D(cnt_rst_2[1]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[1] .INIT=1'b0;
  DFF \cnt_rst_Z[0]  (
	.Q(cnt_rst[0]),
	.D(cnt_rst_3[0]),
	.CLK(PHY_CLKOUT)
);
defparam \cnt_rst_Z[0] .INIT=1'b0;
// @8:80
  ALU cnt_rst_2_s_7_0 (
	.CIN(cnt_rst_2_cry_6),
	.I0(cnt_rst[7]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_s_7_0_COUT),
	.SUM(cnt_rst_2[7])
);
defparam cnt_rst_2_s_7_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_6_0 (
	.CIN(cnt_rst_2_cry_5),
	.I0(cnt_rst[6]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_6),
	.SUM(cnt_rst_2[6])
);
defparam cnt_rst_2_cry_6_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_5_0 (
	.CIN(cnt_rst_2_cry_4),
	.I0(cnt_rst[5]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_5),
	.SUM(cnt_rst_2[5])
);
defparam cnt_rst_2_cry_5_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_4_0 (
	.CIN(cnt_rst_2_cry_3),
	.I0(cnt_rst[4]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_4),
	.SUM(cnt_rst_2[4])
);
defparam cnt_rst_2_cry_4_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_3_0 (
	.CIN(cnt_rst_2_cry_2),
	.I0(cnt_rst[3]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_3),
	.SUM(cnt_rst_2[3])
);
defparam cnt_rst_2_cry_3_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_2_0 (
	.CIN(cnt_rst_2_cry_1),
	.I0(cnt_rst[2]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_2),
	.SUM(cnt_rst_2[2])
);
defparam cnt_rst_2_cry_2_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_1_0 (
	.CIN(cnt_rst_2_cry_0),
	.I0(cnt_rst[1]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_1),
	.SUM(cnt_rst_2[1])
);
defparam cnt_rst_2_cry_1_0.ALU_MODE=0;
// @8:80
  ALU cnt_rst_2_cry_0_0 (
	.CIN(VCC),
	.I0(cnt_rst[0]),
	.I1(GND),
	.I3(GND),
	.COUT(cnt_rst_2_cry_0),
	.SUM(cnt_rst_2_cry_0_0_SUM)
);
defparam cnt_rst_2_cry_0_0.ALU_MODE=0;
// @8:262
  USB20_PHY Phy (
	.DATAIN({GND, GND, GND, GND, GND, GND, GND, GND, DATAOUT[7:0]}),
	.TXVLD(TXVLD),
	.TXVLDH(GND),
	.RESET(GND),
	.SUSPENDM(VCC),
	.XCVRSEL({GND, TERMSEL}),
	.TERMSEL(TERMSEL),
	.OPMODE({GND, OPMODE[0]}),
	.DATAOUT({Phy_DATAOUT[15:8], DATAIN[7:0]}),
	.TXREADY(TXREADY),
	.RXACTIVE(RXACTIVE),
	.RXVLD(RXVLD),
	.RXVLDH(RXVLDH),
	.CLK(PHY_CLKOUT),
	.RXERROR(RXERROR),
	.DP(DP),
	.DM(DM),
	.LINESTATE(LINESTATE[1:0]),
	.IDPULLUP(GND),
	.DPPD(GND),
	.DMPD(GND),
	.CHARGVBUS(GND),
	.DISCHARGVBUS(GND),
	.TXBITSTUFFEN(GND),
	.TXBITSTUFFENH(GND),
	.TXENN(GND),
	.TXDAT(GND),
	.TXSE0(GND),
	.FSLSSERIAL(GND),
	.HOSTDIS(Phy_HOSTDIS),
	.IDDIG(Phy_IDDIG),
	.ADPPRB(Phy_ADPPRB),
	.ADPSNS(Phy_ADPSNS),
	.SESSVLD(Phy_SESSVLD),
	.VBUSVLD(Phy_VBUSVLD),
	.RXDP(Phy_RXDP),
	.RXDM(Phy_RXDM),
	.RXRCV(Phy_RXRCV),
	.LBKERR(Phy_LBKERR),
	.CLKRDY(Phy_CLKRDY),
	.INTCLK(GND),
	.ID(GND),
	.VBUS(GND),
	.REXT(GND),
	.XIN(GND),
	.XOUT(GND),
	.TEST(GND),
	.CLK480PAD(Phy_CLK480PAD),
	.SCANCLK(GND),
	.SCANEN(GND),
	.SCANMODE(GND),
	.TRESETN(VCC),
	.SCANIN1(GND),
	.SCANOUT1(Phy_SCANOUT1),
	.SCANIN2(GND),
	.SCANOUT2(Phy_SCANOUT2),
	.SCANIN3(GND),
	.SCANOUT3(Phy_SCANOUT3),
	.SCANIN4(GND),
	.SCANOUT4(Phy_SCANOUT4),
	.SCANIN5(GND),
	.SCANOUT5(Phy_SCANOUT5),
	.SCANIN6(GND),
	.SCANOUT6(Phy_SCANOUT6)
);
// @8:204
  serial2iis serial2iis_ver1 (
	.s_state_0(s_state[1]),
	.serial2iis_data(serial2iis_data[7:0]),
	.bck_O_c(bck_O_c),
	.iis_1_O_c(iis_1_O_c),
	.N_216_i(N_216_i),
	.PHY_CLKOUT(PHY_CLKOUT),
	.lrck_O_c(lrck_O_c),
	.serial2iis_wrend(serial2iis_wrend),
	.serial2iis_val(serial2iis_val),
	.RESET_IN(RESET_IN)
);
// @8:226
  work_usb_serial_usb_serial_arch_0000100010111011_0010011111000110_0000000100000000_BurrBrown_from_Texas_Instruments_USB_AUDIO____DAC_false_false_10_10_1_VENDORIDPRODUCTIDVERSIONBCDHSSUPPORTSELFPOWEREDRXBUFSIZE_BITSTXBUFSIZE_BITS u_usb_for_uart (
	.serial2iis_data(serial2iis_data[7:0]),
	.PHY_DATAOUT_d(PHY_DATAOUT_d[7:0]),
	.DataIn_d(DataIn_d[7:0]),
	.LineState_d(LineState_d[1:0]),
	.OPMODE_d_0(OPMODE_d[0]),
	.usb_rxlen_c(usb_rxlen_c[9:0]),
	.usb_txroom_c(usb_txroom_c[9:0]),
	.usb_txdat_c(usb_txdat_c[7:0]),
	.s_halt_out_0(s_halt_out_0),
	.s_state_6(s_state_0),
	.s_state_0(s_state[1]),
	.usbt_endpt(usbt_endpt[3:0]),
	.q_txbuf_head_0(q_txbuf_head_0),
	.s_txbuf_tail_0(s_txbuf_tail_0),
	.N_216_i(N_216_i),
	.TxReady_d(TxReady_d),
	.N_344_1(N_344_1),
	.un5_usbt_txrdy(un5_usbt_txrdy),
	.usbt_out(usbt_out),
	.s_state_2_sqmuxa_a1_0(s_state_2_sqmuxa_a1_0),
	.N_291(N_291),
	.serial2iis_val(serial2iis_val),
	.N_4_0(N_4_0),
	.g1_2(g1_2),
	.g0_3_2(g0_3_2),
	.g2_N_7L13_1(g2_N_7L13_1),
	.PHY_TXVALID_d(PHY_TXVALID_d),
	.RxActive_d(RxActive_d),
	.RxError_d(RxError_d),
	.RxValid_d(RxValid_d),
	.USBRST_fast(USBRST_fast),
	.un2_usbi_usbrst_10_i(un2_usbi_usbrst_10_i),
	.s_txprev_full_1z(s_txprev_full),
	.PHY_CLKOUT(PHY_CLKOUT),
	.serial2iis_wrend(serial2iis_wrend),
	.RESET_IN(RESET_IN),
	.USBRST_rep1(USBRST_rep1),
	.un7_usbt_endpt_NE_6_1_1z(un7_usbt_endpt_NE_6_1),
	.un7_usbt_endpt_NE_6_0_1z(un7_usbt_endpt_NE_6_0),
	.un7_usbt_endpt_NE_5_1z(un7_usbt_endpt_NE_5),
	.usb_txval_c(usb_txval_c),
	.usb_txrdy_c(usb_txrdy_c),
	.usbt_in(usbt_in),
	.usb_rxval_c(usb_rxval_c),
	.usb_rxrdy_c(usb_rxrdy_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* \~usb_1p1.USB_TOP__2235_10182_256_10s_10s  */

module USB_TOP (
  usb_rxval,
  usb_rxdat,
  usb_rxrdy,
  usb_rxlen,
  usb_txval,
  usb_txdat,
  usb_txrdy,
  usb_txroom,
  bck_O,
  lrck_O,
  iis_1_O
)
;
output usb_rxval ;
output [7:0] usb_rxdat ;
input usb_rxrdy ;
output [9:0] usb_rxlen ;
input usb_txval ;
input [7:0] usb_txdat ;
output usb_txrdy ;
output [9:0] usb_txroom ;
output bck_O ;
output lrck_O ;
output iis_1_O ;
wire usb_rxval ;
wire usb_rxrdy ;
wire usb_txval ;
wire usb_txrdy ;
wire bck_O ;
wire lrck_O ;
wire iis_1_O ;
wire [3:0] \u_usb_1p1.u_usb_for_uart.usbt_endpt ;
wire [1:1] \u_usb_1p1.u_usb_for_uart.s_halt_out ;
wire [8:8] \u_usb_1p1.u_usb_for_uart.q_txbuf_head ;
wire [7:7] \u_usb_1p1.u_usb_for_uart.s_state ;
wire [8:8] \u_usb_1p1.u_usb_for_uart.s_txbuf_tail ;
wire [7:0] usb_txdat_c;
wire [9:0] usb_txroom_c;
wire [9:0] usb_rxlen_c;
wire GND ;
wire VCC ;
wire \u_usb_1p1.u_usb_for_uart.s_txprev_full  ;
wire usb_rxrdy_c ;
wire usb_txval_c ;
wire usb_rxval_c ;
wire usb_txrdy_c ;
wire bck_O_c ;
wire lrck_O_c ;
wire iis_1_O_c ;
wire \u_usb_1p1.u_usb_for_uart.usbt_out  ;
wire \u_usb_1p1.u_usb_for_uart.usbt_in  ;
wire \u_usb_1p1.u_usb_for_uart.usb_transact_inst.N_291  ;
wire \u_usb_1p1.u_usb_for_uart.un5_usbt_txrdy  ;
wire \u_usb_1p1.u_usb_for_uart.N_344_1  ;
wire \u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_5  ;
wire \u_usb_1p1.u_usb_for_uart.un2_usbi_usbrst_10_i  ;
wire \u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_6_0  ;
wire \u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_6_1  ;
wire \u_usb_1p1.u_usb_for_uart.usb_packet_inst.s_state_2_sqmuxa_a1_0  ;
wire \u_usb_1p1.u_usb_for_uart.usb_packet_inst.N_4_0  ;
wire \u_usb_1p1.u_usb_for_uart.usb_packet_inst.g0_3_2  ;
wire \u_usb_1p1.u_usb_for_uart.usb_packet_inst.g1_2  ;
wire N_38_mux_i_0_1 ;
wire m14_e_1 ;
wire \u_usb_1p1.u_usb_for_uart.USBRST_fast  ;
wire \u_usb_1p1.u_usb_for_uart.USBRST_rep1  ;
wire \u_usb_1p1.u_usb_for_uart.usb_packet_inst.g2_N_7L13_1  ;
wire N_38_mux_i_0_N_2L1 ;
wire N_38_mux_i_0_N_3L3 ;
wire N_38_mux_i_0_N_4L5 ;
wire N_38_mux_i_0_N_5L7 ;
wire N_38_mux_i_0_a3_N_2L1 ;
wire N_38_mux_i_0_a3_1 ;
wire N_38_mux_i_0_a3_1_sx ;
wire N_38_mux_i_0_a3_N_2L1_1 ;
wire N_38_mux_i_0_a3_N_3L3_0 ;
  GSR GSR (
	.GSRI(VCC)
);
  LUT3 m14_e_1_cZ (
	.I0(\u_usb_1p1.u_usb_for_uart.q_txbuf_head [8]),
	.I1(\u_usb_1p1.u_usb_for_uart.s_txbuf_tail [8]),
	.I2(\u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_6_0 ),
	.F(m14_e_1)
);
defparam m14_e_1_cZ.INIT=8'h09;
  LUT4 N_38_mux_i_0 (
	.I0(N_38_mux_i_0_1),
	.I1(N_38_mux_i_0_N_3L3),
	.I2(N_38_mux_i_0_N_5L7),
	.I3(\u_usb_1p1.u_usb_for_uart.USBRST_rep1 ),
	.F(\u_usb_1p1.u_usb_for_uart.un2_usbi_usbrst_10_i )
);
defparam N_38_mux_i_0.INIT=16'hAAFB;
  LUT4 N_38_mux_i_0_N_5L7_cZ (
	.I0(N_38_mux_i_0_N_4L5),
	.I1(\u_usb_1p1.u_usb_for_uart.un5_usbt_txrdy ),
	.I2(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.g1_2 ),
	.I3(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.g2_N_7L13_1 ),
	.F(N_38_mux_i_0_N_5L7)
);
defparam N_38_mux_i_0_N_5L7_cZ.INIT=16'h30BA;
  LUT3 N_38_mux_i_0_N_4L5_cZ (
	.I0(\u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_5 ),
	.I1(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.s_state_2_sqmuxa_a1_0 ),
	.I2(\u_usb_1p1.u_usb_for_uart.usb_transact_inst.N_291 ),
	.F(N_38_mux_i_0_N_4L5)
);
defparam N_38_mux_i_0_N_4L5_cZ.INIT=8'h0B;
  LUT4 N_38_mux_i_0_N_3L3_cZ (
	.I0(N_38_mux_i_0_N_2L1),
	.I1(\u_usb_1p1.u_usb_for_uart.N_344_1 ),
	.I2(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.N_4_0 ),
	.I3(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.g0_3_2 ),
	.F(N_38_mux_i_0_N_3L3)
);
defparam N_38_mux_i_0_N_3L3_cZ.INIT=16'h030B;
  LUT3 N_38_mux_i_0_N_2L1_cZ (
	.I0(m14_e_1),
	.I1(\u_usb_1p1.u_usb_for_uart.s_txprev_full ),
	.I2(\u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_6_1 ),
	.F(N_38_mux_i_0_N_2L1)
);
defparam N_38_mux_i_0_N_2L1_cZ.INIT=8'h02;
  LUT4 N_38_mux_i_0_a3_N_2L1_cZ (
	.I0(\u_usb_1p1.u_usb_for_uart.USBRST_fast ),
	.I1(\u_usb_1p1.u_usb_for_uart.s_halt_out [1]),
	.I2(\u_usb_1p1.u_usb_for_uart.usbt_endpt [0]),
	.I3(\u_usb_1p1.u_usb_for_uart.usbt_endpt [1]),
	.F(N_38_mux_i_0_a3_N_2L1)
);
defparam N_38_mux_i_0_a3_N_2L1_cZ.INIT=16'h0100;
  LUT4 N_38_mux_i_0_a3_1_sx_cZ (
	.I0(N_38_mux_i_0_a3_N_2L1),
	.I1(\u_usb_1p1.u_usb_for_uart.s_state [7]),
	.I2(\u_usb_1p1.u_usb_for_uart.usbt_endpt [2]),
	.I3(\u_usb_1p1.u_usb_for_uart.usbt_endpt [3]),
	.F(N_38_mux_i_0_a3_1_sx)
);
defparam N_38_mux_i_0_a3_1_sx_cZ.INIT=16'hFFF7;
  LUT3 N_38_mux_i_0_a3_1_cZ (
	.I0(N_38_mux_i_0_a3_1_sx),
	.I1(\u_usb_1p1.u_usb_for_uart.usbt_in ),
	.I2(\u_usb_1p1.u_usb_for_uart.usbt_out ),
	.F(N_38_mux_i_0_a3_1)
);
defparam N_38_mux_i_0_a3_1_cZ.INIT=8'hEF;
  LUT4 N_38_mux_i_0_a3 (
	.I0(N_38_mux_i_0_a3_1),
	.I1(N_38_mux_i_0_a3_N_3L3_0),
	.I2(usb_rxlen_c[8]),
	.I3(usb_rxlen_c[9]),
	.F(N_38_mux_i_0_1)
);
defparam N_38_mux_i_0_a3.INIT=16'h4555;
  LUT4 N_38_mux_i_0_a3_N_3L3_0_cZ (
	.I0(N_38_mux_i_0_a3_N_2L1_1),
	.I1(usb_rxlen_c[5]),
	.I2(usb_rxlen_c[6]),
	.I3(usb_rxlen_c[7]),
	.F(N_38_mux_i_0_a3_N_3L3_0)
);
defparam N_38_mux_i_0_a3_N_3L3_0_cZ.INIT=16'h000B;
  LUT4 N_38_mux_i_0_a3_N_2L1_1_cZ (
	.I0(usb_rxlen_c[1]),
	.I1(usb_rxlen_c[2]),
	.I2(usb_rxlen_c[3]),
	.I3(usb_rxlen_c[4]),
	.F(N_38_mux_i_0_a3_N_2L1_1)
);
defparam N_38_mux_i_0_a3_N_2L1_1_cZ.INIT=16'h7FFF;
// @5:26
  IBUF usb_rxrdy_ibuf (
	.O(usb_rxrdy_c),
	.I(usb_rxrdy)
);
// @5:28
  IBUF usb_txval_ibuf (
	.O(usb_txval_c),
	.I(usb_txval)
);
// @5:29
  IBUF \usb_txdat_ibuf[0]  (
	.O(usb_txdat_c[0]),
	.I(usb_txdat[0])
);
// @5:29
  IBUF \usb_txdat_ibuf[1]  (
	.O(usb_txdat_c[1]),
	.I(usb_txdat[1])
);
// @5:29
  IBUF \usb_txdat_ibuf[2]  (
	.O(usb_txdat_c[2]),
	.I(usb_txdat[2])
);
// @5:29
  IBUF \usb_txdat_ibuf[3]  (
	.O(usb_txdat_c[3]),
	.I(usb_txdat[3])
);
// @5:29
  IBUF \usb_txdat_ibuf[4]  (
	.O(usb_txdat_c[4]),
	.I(usb_txdat[4])
);
// @5:29
  IBUF \usb_txdat_ibuf[5]  (
	.O(usb_txdat_c[5]),
	.I(usb_txdat[5])
);
// @5:29
  IBUF \usb_txdat_ibuf[6]  (
	.O(usb_txdat_c[6]),
	.I(usb_txdat[6])
);
// @5:29
  IBUF \usb_txdat_ibuf[7]  (
	.O(usb_txdat_c[7]),
	.I(usb_txdat[7])
);
// @5:24
  OBUF usb_rxval_obuf (
	.O(usb_rxval),
	.I(usb_rxval_c)
);
// @5:25
  OBUF \usb_rxdat_obuf[0]  (
	.O(usb_rxdat[0]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[1]  (
	.O(usb_rxdat[1]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[2]  (
	.O(usb_rxdat[2]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[3]  (
	.O(usb_rxdat[3]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[4]  (
	.O(usb_rxdat[4]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[5]  (
	.O(usb_rxdat[5]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[6]  (
	.O(usb_rxdat[6]),
	.I(GND)
);
// @5:25
  OBUF \usb_rxdat_obuf[7]  (
	.O(usb_rxdat[7]),
	.I(GND)
);
// @5:27
  OBUF \usb_rxlen_obuf[0]  (
	.O(usb_rxlen[0]),
	.I(usb_rxlen_c[0])
);
// @5:27
  OBUF \usb_rxlen_obuf[1]  (
	.O(usb_rxlen[1]),
	.I(usb_rxlen_c[1])
);
// @5:27
  OBUF \usb_rxlen_obuf[2]  (
	.O(usb_rxlen[2]),
	.I(usb_rxlen_c[2])
);
// @5:27
  OBUF \usb_rxlen_obuf[3]  (
	.O(usb_rxlen[3]),
	.I(usb_rxlen_c[3])
);
// @5:27
  OBUF \usb_rxlen_obuf[4]  (
	.O(usb_rxlen[4]),
	.I(usb_rxlen_c[4])
);
// @5:27
  OBUF \usb_rxlen_obuf[5]  (
	.O(usb_rxlen[5]),
	.I(usb_rxlen_c[5])
);
// @5:27
  OBUF \usb_rxlen_obuf[6]  (
	.O(usb_rxlen[6]),
	.I(usb_rxlen_c[6])
);
// @5:27
  OBUF \usb_rxlen_obuf[7]  (
	.O(usb_rxlen[7]),
	.I(usb_rxlen_c[7])
);
// @5:27
  OBUF \usb_rxlen_obuf[8]  (
	.O(usb_rxlen[8]),
	.I(usb_rxlen_c[8])
);
// @5:27
  OBUF \usb_rxlen_obuf[9]  (
	.O(usb_rxlen[9]),
	.I(usb_rxlen_c[9])
);
// @5:30
  OBUF usb_txrdy_obuf (
	.O(usb_txrdy),
	.I(usb_txrdy_c)
);
// @5:31
  OBUF \usb_txroom_obuf[0]  (
	.O(usb_txroom[0]),
	.I(usb_txroom_c[0])
);
// @5:31
  OBUF \usb_txroom_obuf[1]  (
	.O(usb_txroom[1]),
	.I(usb_txroom_c[1])
);
// @5:31
  OBUF \usb_txroom_obuf[2]  (
	.O(usb_txroom[2]),
	.I(usb_txroom_c[2])
);
// @5:31
  OBUF \usb_txroom_obuf[3]  (
	.O(usb_txroom[3]),
	.I(usb_txroom_c[3])
);
// @5:31
  OBUF \usb_txroom_obuf[4]  (
	.O(usb_txroom[4]),
	.I(usb_txroom_c[4])
);
// @5:31
  OBUF \usb_txroom_obuf[5]  (
	.O(usb_txroom[5]),
	.I(usb_txroom_c[5])
);
// @5:31
  OBUF \usb_txroom_obuf[6]  (
	.O(usb_txroom[6]),
	.I(usb_txroom_c[6])
);
// @5:31
  OBUF \usb_txroom_obuf[7]  (
	.O(usb_txroom[7]),
	.I(usb_txroom_c[7])
);
// @5:31
  OBUF \usb_txroom_obuf[8]  (
	.O(usb_txroom[8]),
	.I(usb_txroom_c[8])
);
// @5:31
  OBUF \usb_txroom_obuf[9]  (
	.O(usb_txroom[9]),
	.I(usb_txroom_c[9])
);
// @5:32
  OBUF bck_O_obuf (
	.O(bck_O),
	.I(bck_O_c)
);
// @5:33
  OBUF lrck_O_obuf (
	.O(lrck_O),
	.I(lrck_O_c)
);
// @5:34
  OBUF iis_1_O_obuf (
	.O(iis_1_O),
	.I(iis_1_O_c)
);
// @5:48
  \~usb_1p1.USB_TOP__2235_10182_256_10s_10s  u_usb_1p1 (
	.s_txbuf_tail_0(\u_usb_1p1.u_usb_for_uart.s_txbuf_tail [8]),
	.q_txbuf_head_0(\u_usb_1p1.u_usb_for_uart.q_txbuf_head [8]),
	.usbt_endpt(\u_usb_1p1.u_usb_for_uart.usbt_endpt [3:0]),
	.s_state_0(\u_usb_1p1.u_usb_for_uart.s_state [7]),
	.s_halt_out_0(\u_usb_1p1.u_usb_for_uart.s_halt_out [1]),
	.usb_txdat_c(usb_txdat_c[7:0]),
	.usb_txroom_c(usb_txroom_c[9:0]),
	.usb_rxlen_c(usb_rxlen_c[9:0]),
	.usb_rxrdy_c(usb_rxrdy_c),
	.usb_rxval_c(usb_rxval_c),
	.usbt_in(\u_usb_1p1.u_usb_for_uart.usbt_in ),
	.usb_txrdy_c(usb_txrdy_c),
	.usb_txval_c(usb_txval_c),
	.un7_usbt_endpt_NE_5(\u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_5 ),
	.un7_usbt_endpt_NE_6_0(\u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_6_0 ),
	.un7_usbt_endpt_NE_6_1(\u_usb_1p1.u_usb_for_uart.un7_usbt_endpt_NE_6_1 ),
	.USBRST_rep1(\u_usb_1p1.u_usb_for_uart.USBRST_rep1 ),
	.s_txprev_full(\u_usb_1p1.u_usb_for_uart.s_txprev_full ),
	.un2_usbi_usbrst_10_i(\u_usb_1p1.u_usb_for_uart.un2_usbi_usbrst_10_i ),
	.USBRST_fast(\u_usb_1p1.u_usb_for_uart.USBRST_fast ),
	.g2_N_7L13_1(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.g2_N_7L13_1 ),
	.g0_3_2(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.g0_3_2 ),
	.g1_2(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.g1_2 ),
	.N_4_0(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.N_4_0 ),
	.N_291(\u_usb_1p1.u_usb_for_uart.usb_transact_inst.N_291 ),
	.s_state_2_sqmuxa_a1_0(\u_usb_1p1.u_usb_for_uart.usb_packet_inst.s_state_2_sqmuxa_a1_0 ),
	.usbt_out(\u_usb_1p1.u_usb_for_uart.usbt_out ),
	.un5_usbt_txrdy(\u_usb_1p1.u_usb_for_uart.un5_usbt_txrdy ),
	.N_344_1(\u_usb_1p1.u_usb_for_uart.N_344_1 ),
	.lrck_O_c(lrck_O_c),
	.iis_1_O_c(iis_1_O_c),
	.bck_O_c(bck_O_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* USB_TOP */

