Loading plugins phase: Elapsed time ==> 2s.018ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.472ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.431ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 08 16:24:08 2019


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 08 16:24:08 2019

Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 08 16:24:09 2019

Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 08 16:24:12 2019

Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Right_Eyebrow:PWMUDB:km_run\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode2_2\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode2_1\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode2_0\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode1_2\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode1_1\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode1_0\
	\Right_Eyebrow:PWMUDB:capt_rising\
	\Right_Eyebrow:PWMUDB:capt_falling\
	\Right_Eyebrow:PWMUDB:trig_rise\
	\Right_Eyebrow:PWMUDB:trig_fall\
	\Right_Eyebrow:PWMUDB:sc_kill\
	\Right_Eyebrow:PWMUDB:min_kill\
	\Right_Eyebrow:PWMUDB:km_tc\
	\Right_Eyebrow:PWMUDB:db_tc\
	\Right_Eyebrow:PWMUDB:dith_sel\
	\Right_Eyebrow:Net_101\
	\Right_Eyebrow:Net_96\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_31\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_30\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_29\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_28\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_27\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_26\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_25\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_24\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_23\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_22\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_21\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_20\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_19\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_18\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_17\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_16\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_15\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_14\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_13\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_12\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_11\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_10\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_9\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_8\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_7\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_6\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_5\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_4\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_3\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_2\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_1\
	\Right_Eyebrow:PWMUDB:MODULE_1:b_0\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_31\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_30\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_29\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_28\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_27\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_26\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_25\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_24\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_31\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_30\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_29\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_28\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_27\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_26\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_25\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_24\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_23\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_22\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_21\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_20\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_19\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_18\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_17\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_16\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_15\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_14\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_13\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_12\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_11\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_10\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_9\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_8\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_7\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_6\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_5\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_4\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_3\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_2\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_1\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:b_0\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_31\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_30\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_29\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_28\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_27\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_26\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_25\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_24\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_23\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_22\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_21\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_20\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_19\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_18\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_17\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_16\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_15\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_14\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_13\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_12\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_11\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_10\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_9\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_8\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_7\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_6\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_5\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_4\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_3\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_2\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1078
	Net_1072
	Net_1071
	\Right_Eyebrow:Net_113\
	\Right_Eyebrow:Net_107\
	\Right_Eyebrow:Net_114\
	\Left_Eyebrow:PWMUDB:km_run\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode2_2\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode2_1\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode2_0\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode1_2\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode1_1\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode1_0\
	\Left_Eyebrow:PWMUDB:capt_rising\
	\Left_Eyebrow:PWMUDB:capt_falling\
	\Left_Eyebrow:PWMUDB:trig_rise\
	\Left_Eyebrow:PWMUDB:trig_fall\
	\Left_Eyebrow:PWMUDB:sc_kill\
	\Left_Eyebrow:PWMUDB:min_kill\
	\Left_Eyebrow:PWMUDB:km_tc\
	\Left_Eyebrow:PWMUDB:db_tc\
	\Left_Eyebrow:PWMUDB:dith_sel\
	\Left_Eyebrow:Net_101\
	\Left_Eyebrow:Net_96\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_31\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_30\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_29\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_28\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_27\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_26\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_25\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_24\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_23\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_22\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_21\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_20\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_19\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_18\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_17\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_16\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_15\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_14\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_13\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_12\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_11\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_10\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_9\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_8\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_7\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_6\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_5\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_4\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_3\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_2\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_1\
	\Left_Eyebrow:PWMUDB:MODULE_2:b_0\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_31\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_30\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_29\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_28\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_27\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_26\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_25\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_24\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_31\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_30\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_29\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_28\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_27\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_26\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_25\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_24\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_23\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_22\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_21\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_20\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_19\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_18\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_17\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_16\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_15\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_14\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_13\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_12\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_11\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_10\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_9\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_8\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_7\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_6\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_5\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_4\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_3\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_2\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_1\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:b_0\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_31\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_30\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_29\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_28\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_27\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_26\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_25\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_24\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_23\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_22\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_21\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_20\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_19\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_18\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_17\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_16\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_15\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_14\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_13\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_12\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_11\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_10\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_9\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_8\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_7\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_6\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_5\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_4\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_3\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_2\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12317
	Net_12311
	Net_12310
	\Left_Eyebrow:Net_113\
	\Left_Eyebrow:Net_107\
	\Left_Eyebrow:Net_114\
	\Right_Eye:PWMUDB:km_run\
	\Right_Eye:PWMUDB:ctrl_cmpmode2_2\
	\Right_Eye:PWMUDB:ctrl_cmpmode2_1\
	\Right_Eye:PWMUDB:ctrl_cmpmode2_0\
	\Right_Eye:PWMUDB:ctrl_cmpmode1_2\
	\Right_Eye:PWMUDB:ctrl_cmpmode1_1\
	\Right_Eye:PWMUDB:ctrl_cmpmode1_0\
	\Right_Eye:PWMUDB:capt_rising\
	\Right_Eye:PWMUDB:capt_falling\
	\Right_Eye:PWMUDB:trig_rise\
	\Right_Eye:PWMUDB:trig_fall\
	\Right_Eye:PWMUDB:sc_kill\
	\Right_Eye:PWMUDB:min_kill\
	\Right_Eye:PWMUDB:km_tc\
	\Right_Eye:PWMUDB:db_tc\
	\Right_Eye:PWMUDB:dith_sel\
	\Right_Eye:Net_101\
	\Right_Eye:Net_96\
	\Right_Eye:PWMUDB:MODULE_3:b_31\
	\Right_Eye:PWMUDB:MODULE_3:b_30\
	\Right_Eye:PWMUDB:MODULE_3:b_29\
	\Right_Eye:PWMUDB:MODULE_3:b_28\
	\Right_Eye:PWMUDB:MODULE_3:b_27\
	\Right_Eye:PWMUDB:MODULE_3:b_26\
	\Right_Eye:PWMUDB:MODULE_3:b_25\
	\Right_Eye:PWMUDB:MODULE_3:b_24\
	\Right_Eye:PWMUDB:MODULE_3:b_23\
	\Right_Eye:PWMUDB:MODULE_3:b_22\
	\Right_Eye:PWMUDB:MODULE_3:b_21\
	\Right_Eye:PWMUDB:MODULE_3:b_20\
	\Right_Eye:PWMUDB:MODULE_3:b_19\
	\Right_Eye:PWMUDB:MODULE_3:b_18\
	\Right_Eye:PWMUDB:MODULE_3:b_17\
	\Right_Eye:PWMUDB:MODULE_3:b_16\
	\Right_Eye:PWMUDB:MODULE_3:b_15\
	\Right_Eye:PWMUDB:MODULE_3:b_14\
	\Right_Eye:PWMUDB:MODULE_3:b_13\
	\Right_Eye:PWMUDB:MODULE_3:b_12\
	\Right_Eye:PWMUDB:MODULE_3:b_11\
	\Right_Eye:PWMUDB:MODULE_3:b_10\
	\Right_Eye:PWMUDB:MODULE_3:b_9\
	\Right_Eye:PWMUDB:MODULE_3:b_8\
	\Right_Eye:PWMUDB:MODULE_3:b_7\
	\Right_Eye:PWMUDB:MODULE_3:b_6\
	\Right_Eye:PWMUDB:MODULE_3:b_5\
	\Right_Eye:PWMUDB:MODULE_3:b_4\
	\Right_Eye:PWMUDB:MODULE_3:b_3\
	\Right_Eye:PWMUDB:MODULE_3:b_2\
	\Right_Eye:PWMUDB:MODULE_3:b_1\
	\Right_Eye:PWMUDB:MODULE_3:b_0\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_31\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_30\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_29\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_28\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_27\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_26\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_25\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:a_24\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_31\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_30\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_29\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_28\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_27\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_26\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_25\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_24\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_23\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_22\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_21\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_20\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_19\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_18\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_17\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_16\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_15\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_14\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_13\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_12\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_11\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_10\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_9\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_8\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_7\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_6\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_5\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_4\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_3\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_2\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_1\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:b_0\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_31\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_30\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_29\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_28\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_27\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_26\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_25\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_24\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_23\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_22\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_21\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_20\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_19\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_18\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_17\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_16\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_15\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_14\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_13\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_12\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_11\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_10\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_9\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_8\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_7\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_6\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_5\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_4\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_3\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_2\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12327
	Net_12321
	Net_12320
	\Right_Eye:Net_113\
	\Right_Eye:Net_107\
	\Right_Eye:Net_114\
	\Left_Eye:PWMUDB:km_run\
	\Left_Eye:PWMUDB:ctrl_cmpmode2_2\
	\Left_Eye:PWMUDB:ctrl_cmpmode2_1\
	\Left_Eye:PWMUDB:ctrl_cmpmode2_0\
	\Left_Eye:PWMUDB:ctrl_cmpmode1_2\
	\Left_Eye:PWMUDB:ctrl_cmpmode1_1\
	\Left_Eye:PWMUDB:ctrl_cmpmode1_0\
	\Left_Eye:PWMUDB:capt_rising\
	\Left_Eye:PWMUDB:capt_falling\
	\Left_Eye:PWMUDB:trig_rise\
	\Left_Eye:PWMUDB:trig_fall\
	\Left_Eye:PWMUDB:sc_kill\
	\Left_Eye:PWMUDB:min_kill\
	\Left_Eye:PWMUDB:km_tc\
	\Left_Eye:PWMUDB:db_tc\
	\Left_Eye:PWMUDB:dith_sel\
	\Left_Eye:Net_101\
	\Left_Eye:Net_96\
	\Left_Eye:PWMUDB:MODULE_4:b_31\
	\Left_Eye:PWMUDB:MODULE_4:b_30\
	\Left_Eye:PWMUDB:MODULE_4:b_29\
	\Left_Eye:PWMUDB:MODULE_4:b_28\
	\Left_Eye:PWMUDB:MODULE_4:b_27\
	\Left_Eye:PWMUDB:MODULE_4:b_26\
	\Left_Eye:PWMUDB:MODULE_4:b_25\
	\Left_Eye:PWMUDB:MODULE_4:b_24\
	\Left_Eye:PWMUDB:MODULE_4:b_23\
	\Left_Eye:PWMUDB:MODULE_4:b_22\
	\Left_Eye:PWMUDB:MODULE_4:b_21\
	\Left_Eye:PWMUDB:MODULE_4:b_20\
	\Left_Eye:PWMUDB:MODULE_4:b_19\
	\Left_Eye:PWMUDB:MODULE_4:b_18\
	\Left_Eye:PWMUDB:MODULE_4:b_17\
	\Left_Eye:PWMUDB:MODULE_4:b_16\
	\Left_Eye:PWMUDB:MODULE_4:b_15\
	\Left_Eye:PWMUDB:MODULE_4:b_14\
	\Left_Eye:PWMUDB:MODULE_4:b_13\
	\Left_Eye:PWMUDB:MODULE_4:b_12\
	\Left_Eye:PWMUDB:MODULE_4:b_11\
	\Left_Eye:PWMUDB:MODULE_4:b_10\
	\Left_Eye:PWMUDB:MODULE_4:b_9\
	\Left_Eye:PWMUDB:MODULE_4:b_8\
	\Left_Eye:PWMUDB:MODULE_4:b_7\
	\Left_Eye:PWMUDB:MODULE_4:b_6\
	\Left_Eye:PWMUDB:MODULE_4:b_5\
	\Left_Eye:PWMUDB:MODULE_4:b_4\
	\Left_Eye:PWMUDB:MODULE_4:b_3\
	\Left_Eye:PWMUDB:MODULE_4:b_2\
	\Left_Eye:PWMUDB:MODULE_4:b_1\
	\Left_Eye:PWMUDB:MODULE_4:b_0\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_31\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_30\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_29\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_28\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_27\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_26\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_25\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:a_24\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_31\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_30\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_29\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_28\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_27\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_26\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_25\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_24\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_23\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_22\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_21\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_20\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_19\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_18\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_17\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_16\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_15\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_14\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_13\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_12\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_11\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_10\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_9\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_8\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_7\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_6\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_5\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_4\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_3\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_2\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_1\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:b_0\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_31\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_30\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_29\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_28\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_27\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_26\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_25\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_24\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_23\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_22\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_21\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_20\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_19\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_18\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_17\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_16\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_15\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_14\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_13\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_12\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_11\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_10\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_9\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_8\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_7\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_6\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_5\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_4\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_3\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_2\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12337
	Net_12331
	Net_12330
	\Left_Eye:Net_113\
	\Left_Eye:Net_107\
	\Left_Eye:Net_114\
	\Lip:PWMUDB:km_run\
	\Lip:PWMUDB:ctrl_cmpmode2_2\
	\Lip:PWMUDB:ctrl_cmpmode2_1\
	\Lip:PWMUDB:ctrl_cmpmode2_0\
	\Lip:PWMUDB:ctrl_cmpmode1_2\
	\Lip:PWMUDB:ctrl_cmpmode1_1\
	\Lip:PWMUDB:ctrl_cmpmode1_0\
	\Lip:PWMUDB:capt_rising\
	\Lip:PWMUDB:capt_falling\
	\Lip:PWMUDB:trig_rise\
	\Lip:PWMUDB:trig_fall\
	\Lip:PWMUDB:sc_kill\
	\Lip:PWMUDB:min_kill\
	\Lip:PWMUDB:km_tc\
	\Lip:PWMUDB:db_tc\
	\Lip:PWMUDB:dith_sel\
	\Lip:Net_101\
	\Lip:Net_96\
	\Lip:PWMUDB:MODULE_5:b_31\
	\Lip:PWMUDB:MODULE_5:b_30\
	\Lip:PWMUDB:MODULE_5:b_29\
	\Lip:PWMUDB:MODULE_5:b_28\
	\Lip:PWMUDB:MODULE_5:b_27\
	\Lip:PWMUDB:MODULE_5:b_26\
	\Lip:PWMUDB:MODULE_5:b_25\
	\Lip:PWMUDB:MODULE_5:b_24\
	\Lip:PWMUDB:MODULE_5:b_23\
	\Lip:PWMUDB:MODULE_5:b_22\
	\Lip:PWMUDB:MODULE_5:b_21\
	\Lip:PWMUDB:MODULE_5:b_20\
	\Lip:PWMUDB:MODULE_5:b_19\
	\Lip:PWMUDB:MODULE_5:b_18\
	\Lip:PWMUDB:MODULE_5:b_17\
	\Lip:PWMUDB:MODULE_5:b_16\
	\Lip:PWMUDB:MODULE_5:b_15\
	\Lip:PWMUDB:MODULE_5:b_14\
	\Lip:PWMUDB:MODULE_5:b_13\
	\Lip:PWMUDB:MODULE_5:b_12\
	\Lip:PWMUDB:MODULE_5:b_11\
	\Lip:PWMUDB:MODULE_5:b_10\
	\Lip:PWMUDB:MODULE_5:b_9\
	\Lip:PWMUDB:MODULE_5:b_8\
	\Lip:PWMUDB:MODULE_5:b_7\
	\Lip:PWMUDB:MODULE_5:b_6\
	\Lip:PWMUDB:MODULE_5:b_5\
	\Lip:PWMUDB:MODULE_5:b_4\
	\Lip:PWMUDB:MODULE_5:b_3\
	\Lip:PWMUDB:MODULE_5:b_2\
	\Lip:PWMUDB:MODULE_5:b_1\
	\Lip:PWMUDB:MODULE_5:b_0\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_31\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_30\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_29\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_28\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_27\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_26\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_25\
	\Lip:PWMUDB:MODULE_5:g2:a0:a_24\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_31\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_30\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_29\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_28\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_27\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_26\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_25\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_24\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_23\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_22\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_21\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_20\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_19\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_18\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_17\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_16\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_15\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_14\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_13\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_12\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_11\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_10\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_9\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_8\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_7\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_6\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_5\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_4\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_3\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_2\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_1\
	\Lip:PWMUDB:MODULE_5:g2:a0:b_0\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_31\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_30\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_29\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_28\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_27\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_26\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_25\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_24\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_23\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_22\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_21\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_20\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_19\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_18\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_17\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_16\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_15\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_14\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_13\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_12\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_11\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_10\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_9\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_8\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_7\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_6\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_5\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_4\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_3\
	\Lip:PWMUDB:MODULE_5:g2:a0:s_2\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12347
	Net_12341
	Net_12340
	\Lip:Net_113\
	\Lip:Net_107\
	\Lip:Net_114\
	\Base_Jaw:PWMUDB:km_run\
	\Base_Jaw:PWMUDB:ctrl_cmpmode2_2\
	\Base_Jaw:PWMUDB:ctrl_cmpmode2_1\
	\Base_Jaw:PWMUDB:ctrl_cmpmode2_0\
	\Base_Jaw:PWMUDB:ctrl_cmpmode1_2\
	\Base_Jaw:PWMUDB:ctrl_cmpmode1_1\
	\Base_Jaw:PWMUDB:ctrl_cmpmode1_0\
	\Base_Jaw:PWMUDB:capt_rising\
	\Base_Jaw:PWMUDB:capt_falling\
	\Base_Jaw:PWMUDB:trig_rise\
	\Base_Jaw:PWMUDB:trig_fall\
	\Base_Jaw:PWMUDB:sc_kill\
	\Base_Jaw:PWMUDB:min_kill\
	\Base_Jaw:PWMUDB:km_tc\
	\Base_Jaw:PWMUDB:db_tc\
	\Base_Jaw:PWMUDB:dith_sel\
	\Base_Jaw:Net_101\
	\Base_Jaw:Net_96\
	Net_12351
	\Base_Jaw:PWMUDB:MODULE_6:b_31\
	\Base_Jaw:PWMUDB:MODULE_6:b_30\
	\Base_Jaw:PWMUDB:MODULE_6:b_29\
	\Base_Jaw:PWMUDB:MODULE_6:b_28\
	\Base_Jaw:PWMUDB:MODULE_6:b_27\
	\Base_Jaw:PWMUDB:MODULE_6:b_26\
	\Base_Jaw:PWMUDB:MODULE_6:b_25\
	\Base_Jaw:PWMUDB:MODULE_6:b_24\
	\Base_Jaw:PWMUDB:MODULE_6:b_23\
	\Base_Jaw:PWMUDB:MODULE_6:b_22\
	\Base_Jaw:PWMUDB:MODULE_6:b_21\
	\Base_Jaw:PWMUDB:MODULE_6:b_20\
	\Base_Jaw:PWMUDB:MODULE_6:b_19\
	\Base_Jaw:PWMUDB:MODULE_6:b_18\
	\Base_Jaw:PWMUDB:MODULE_6:b_17\
	\Base_Jaw:PWMUDB:MODULE_6:b_16\
	\Base_Jaw:PWMUDB:MODULE_6:b_15\
	\Base_Jaw:PWMUDB:MODULE_6:b_14\
	\Base_Jaw:PWMUDB:MODULE_6:b_13\
	\Base_Jaw:PWMUDB:MODULE_6:b_12\
	\Base_Jaw:PWMUDB:MODULE_6:b_11\
	\Base_Jaw:PWMUDB:MODULE_6:b_10\
	\Base_Jaw:PWMUDB:MODULE_6:b_9\
	\Base_Jaw:PWMUDB:MODULE_6:b_8\
	\Base_Jaw:PWMUDB:MODULE_6:b_7\
	\Base_Jaw:PWMUDB:MODULE_6:b_6\
	\Base_Jaw:PWMUDB:MODULE_6:b_5\
	\Base_Jaw:PWMUDB:MODULE_6:b_4\
	\Base_Jaw:PWMUDB:MODULE_6:b_3\
	\Base_Jaw:PWMUDB:MODULE_6:b_2\
	\Base_Jaw:PWMUDB:MODULE_6:b_1\
	\Base_Jaw:PWMUDB:MODULE_6:b_0\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_31\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_30\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_29\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_28\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_27\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_26\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_25\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_24\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_31\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_30\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_29\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_28\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_27\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_26\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_25\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_24\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_23\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_22\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_21\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_20\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_19\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_18\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_17\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_16\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_15\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_14\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_13\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_12\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_11\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_10\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_9\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_8\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_7\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_6\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_5\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_4\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_3\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_2\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_1\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:b_0\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_31\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_30\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_29\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_28\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_27\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_26\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_25\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_24\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_23\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_22\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_21\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_20\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_19\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_18\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_17\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_16\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_15\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_14\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_13\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_12\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_11\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_10\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_9\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_8\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_7\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_6\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_5\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_4\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_3\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_2\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12358
	Net_12352
	Net_12350
	\Base_Jaw:Net_113\
	\Base_Jaw:Net_107\
	\Base_Jaw:Net_114\
	\Neck:PWMUDB:km_run\
	\Neck:PWMUDB:ctrl_cmpmode2_2\
	\Neck:PWMUDB:ctrl_cmpmode2_1\
	\Neck:PWMUDB:ctrl_cmpmode2_0\
	\Neck:PWMUDB:ctrl_cmpmode1_2\
	\Neck:PWMUDB:ctrl_cmpmode1_1\
	\Neck:PWMUDB:ctrl_cmpmode1_0\
	\Neck:PWMUDB:capt_rising\
	\Neck:PWMUDB:capt_falling\
	\Neck:PWMUDB:trig_rise\
	\Neck:PWMUDB:trig_fall\
	\Neck:PWMUDB:sc_kill\
	\Neck:PWMUDB:min_kill\
	\Neck:PWMUDB:km_tc\
	\Neck:PWMUDB:db_tc\
	\Neck:PWMUDB:dith_sel\
	\Neck:Net_101\
	\Neck:Net_96\
	\Neck:PWMUDB:MODULE_7:b_31\
	\Neck:PWMUDB:MODULE_7:b_30\
	\Neck:PWMUDB:MODULE_7:b_29\
	\Neck:PWMUDB:MODULE_7:b_28\
	\Neck:PWMUDB:MODULE_7:b_27\
	\Neck:PWMUDB:MODULE_7:b_26\
	\Neck:PWMUDB:MODULE_7:b_25\
	\Neck:PWMUDB:MODULE_7:b_24\
	\Neck:PWMUDB:MODULE_7:b_23\
	\Neck:PWMUDB:MODULE_7:b_22\
	\Neck:PWMUDB:MODULE_7:b_21\
	\Neck:PWMUDB:MODULE_7:b_20\
	\Neck:PWMUDB:MODULE_7:b_19\
	\Neck:PWMUDB:MODULE_7:b_18\
	\Neck:PWMUDB:MODULE_7:b_17\
	\Neck:PWMUDB:MODULE_7:b_16\
	\Neck:PWMUDB:MODULE_7:b_15\
	\Neck:PWMUDB:MODULE_7:b_14\
	\Neck:PWMUDB:MODULE_7:b_13\
	\Neck:PWMUDB:MODULE_7:b_12\
	\Neck:PWMUDB:MODULE_7:b_11\
	\Neck:PWMUDB:MODULE_7:b_10\
	\Neck:PWMUDB:MODULE_7:b_9\
	\Neck:PWMUDB:MODULE_7:b_8\
	\Neck:PWMUDB:MODULE_7:b_7\
	\Neck:PWMUDB:MODULE_7:b_6\
	\Neck:PWMUDB:MODULE_7:b_5\
	\Neck:PWMUDB:MODULE_7:b_4\
	\Neck:PWMUDB:MODULE_7:b_3\
	\Neck:PWMUDB:MODULE_7:b_2\
	\Neck:PWMUDB:MODULE_7:b_1\
	\Neck:PWMUDB:MODULE_7:b_0\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_25\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_24\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_25\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_24\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_23\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_22\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_21\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_20\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_19\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_18\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_17\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_16\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_15\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_14\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_13\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_12\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_11\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_10\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_9\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_8\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_7\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_6\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_5\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_4\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_3\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_2\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_1\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_0\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_25\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_24\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_23\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_22\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_21\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_20\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_19\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_18\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_17\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_16\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_15\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_14\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_13\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_12\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_11\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_10\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_9\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_8\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_7\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_6\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_5\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_4\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_3\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_2\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12368
	Net_12362
	Net_12361
	\Neck:Net_113\
	\Neck:Net_107\
	\Neck:Net_114\
	\Jaw:PWMUDB:km_run\
	\Jaw:PWMUDB:ctrl_cmpmode2_2\
	\Jaw:PWMUDB:ctrl_cmpmode2_1\
	\Jaw:PWMUDB:ctrl_cmpmode2_0\
	\Jaw:PWMUDB:ctrl_cmpmode1_2\
	\Jaw:PWMUDB:ctrl_cmpmode1_1\
	\Jaw:PWMUDB:ctrl_cmpmode1_0\
	\Jaw:PWMUDB:capt_rising\
	\Jaw:PWMUDB:capt_falling\
	\Jaw:PWMUDB:trig_rise\
	\Jaw:PWMUDB:trig_fall\
	\Jaw:PWMUDB:sc_kill\
	\Jaw:PWMUDB:min_kill\
	\Jaw:PWMUDB:km_tc\
	\Jaw:PWMUDB:db_tc\
	\Jaw:PWMUDB:dith_sel\
	\Jaw:Net_101\
	\Jaw:Net_96\
	Net_13542
	\Jaw:PWMUDB:MODULE_8:b_31\
	\Jaw:PWMUDB:MODULE_8:b_30\
	\Jaw:PWMUDB:MODULE_8:b_29\
	\Jaw:PWMUDB:MODULE_8:b_28\
	\Jaw:PWMUDB:MODULE_8:b_27\
	\Jaw:PWMUDB:MODULE_8:b_26\
	\Jaw:PWMUDB:MODULE_8:b_25\
	\Jaw:PWMUDB:MODULE_8:b_24\
	\Jaw:PWMUDB:MODULE_8:b_23\
	\Jaw:PWMUDB:MODULE_8:b_22\
	\Jaw:PWMUDB:MODULE_8:b_21\
	\Jaw:PWMUDB:MODULE_8:b_20\
	\Jaw:PWMUDB:MODULE_8:b_19\
	\Jaw:PWMUDB:MODULE_8:b_18\
	\Jaw:PWMUDB:MODULE_8:b_17\
	\Jaw:PWMUDB:MODULE_8:b_16\
	\Jaw:PWMUDB:MODULE_8:b_15\
	\Jaw:PWMUDB:MODULE_8:b_14\
	\Jaw:PWMUDB:MODULE_8:b_13\
	\Jaw:PWMUDB:MODULE_8:b_12\
	\Jaw:PWMUDB:MODULE_8:b_11\
	\Jaw:PWMUDB:MODULE_8:b_10\
	\Jaw:PWMUDB:MODULE_8:b_9\
	\Jaw:PWMUDB:MODULE_8:b_8\
	\Jaw:PWMUDB:MODULE_8:b_7\
	\Jaw:PWMUDB:MODULE_8:b_6\
	\Jaw:PWMUDB:MODULE_8:b_5\
	\Jaw:PWMUDB:MODULE_8:b_4\
	\Jaw:PWMUDB:MODULE_8:b_3\
	\Jaw:PWMUDB:MODULE_8:b_2\
	\Jaw:PWMUDB:MODULE_8:b_1\
	\Jaw:PWMUDB:MODULE_8:b_0\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_31\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_30\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_29\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_28\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_27\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_26\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_25\
	\Jaw:PWMUDB:MODULE_8:g2:a0:a_24\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_31\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_30\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_29\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_28\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_27\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_26\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_25\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_24\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_23\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_22\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_21\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_20\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_19\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_18\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_17\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_16\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_15\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_14\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_13\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_12\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_11\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_10\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_9\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_8\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_7\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_6\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_5\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_4\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_3\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_2\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_1\
	\Jaw:PWMUDB:MODULE_8:g2:a0:b_0\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_31\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_30\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_29\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_28\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_27\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_26\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_25\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_24\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_23\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_22\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_21\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_20\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_19\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_18\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_17\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_16\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_15\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_14\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_13\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_12\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_11\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_10\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_9\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_8\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_7\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_6\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_5\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_4\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_3\
	\Jaw:PWMUDB:MODULE_8:g2:a0:s_2\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_13549
	Net_13543
	Net_13541
	\Jaw:Net_113\
	\Jaw:Net_107\
	\Jaw:Net_114\

    Synthesized names
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_2\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_31\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_30\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_29\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_28\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_27\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_26\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_25\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_24\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_23\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_22\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_21\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_20\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_19\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_18\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_17\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_16\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_15\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_14\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_13\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_12\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_11\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_10\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_9\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_8\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_7\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_6\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_5\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_4\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_3\
	\Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_2\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_31\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_30\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_29\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_28\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_27\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_26\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_25\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_24\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_23\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_22\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_21\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_20\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_19\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_18\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_17\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_16\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_15\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_14\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_13\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_12\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_11\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_10\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_9\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_8\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_7\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_6\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_5\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_4\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_3\
	\Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_2\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_31\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_30\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_29\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_28\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_27\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_26\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_25\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_24\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_23\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_22\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_21\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_20\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_19\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_18\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_17\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_16\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_15\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_14\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_13\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_12\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_11\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_10\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_9\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_8\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_7\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_6\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_5\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_4\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_3\
	\Lip:PWMUDB:add_vi_vv_MODGEN_5_2\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_2\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_31\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_30\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_29\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_28\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_27\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_26\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_25\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_24\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_23\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_22\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_21\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_20\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_19\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_18\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_17\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_16\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_15\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_14\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_13\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_12\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_11\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_10\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_9\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_8\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_7\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_6\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_5\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_4\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_3\
	\Jaw:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 1066 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Right_Eyebrow:PWMUDB:hwCapture\ to zero
Aliasing \Right_Eyebrow:PWMUDB:trig_out\ to one
Aliasing Net_103 to zero
Aliasing \Right_Eyebrow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:min_kill_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_kill\ to one
Aliasing \Right_Eyebrow:PWMUDB:dith_count_1\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:dith_count_0\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:status_6\ to zero
Aliasing \Right_Eyebrow:PWMUDB:status_4\ to zero
Aliasing \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_kill_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:cs_addr_0\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:pwm_temp\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Right_Eyebrow_Horizontal_net_0 to one
Aliasing tmpOE__Right_Eyebrow_Vertical_net_0 to one
Aliasing tmpOE__Left_Eyebrow_Horizontal_net_0 to one
Aliasing \Left_Eyebrow:PWMUDB:hwCapture\ to zero
Aliasing \Left_Eyebrow:PWMUDB:trig_out\ to one
Aliasing Net_772 to zero
Aliasing \Left_Eyebrow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:min_kill_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_kill\ to one
Aliasing \Left_Eyebrow:PWMUDB:dith_count_1\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:dith_count_0\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:status_6\ to zero
Aliasing \Left_Eyebrow:PWMUDB:status_4\ to zero
Aliasing \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_kill_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:cs_addr_0\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:pwm_temp\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Left_Eyebrow_Vertical_net_0 to one
Aliasing \Right_Eye:PWMUDB:hwCapture\ to zero
Aliasing \Right_Eye:PWMUDB:trig_out\ to one
Aliasing Net_5968 to zero
Aliasing \Right_Eye:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Right_Eye:PWMUDB:ltch_kill_reg\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Right_Eye:PWMUDB:min_kill_reg\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Right_Eye:PWMUDB:final_kill\ to one
Aliasing \Right_Eye:PWMUDB:dith_count_1\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Right_Eye:PWMUDB:dith_count_0\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Right_Eye:PWMUDB:status_6\ to zero
Aliasing \Right_Eye:PWMUDB:status_4\ to zero
Aliasing \Right_Eye:PWMUDB:cmp1_status_reg\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Right_Eye:PWMUDB:cmp2_status_reg\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Right_Eye:PWMUDB:final_kill_reg\\R\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Right_Eye:PWMUDB:cs_addr_0\ to \Right_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eye:PWMUDB:pwm_temp\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Right_Eye_Vertical_net_0 to one
Aliasing tmpOE__Right_Eye_Horizontal_net_0 to one
Aliasing \Left_Eye:PWMUDB:hwCapture\ to zero
Aliasing \Left_Eye:PWMUDB:trig_out\ to one
Aliasing Net_6287 to zero
Aliasing \Left_Eye:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Left_Eye:PWMUDB:ltch_kill_reg\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Left_Eye:PWMUDB:min_kill_reg\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Left_Eye:PWMUDB:final_kill\ to one
Aliasing \Left_Eye:PWMUDB:dith_count_1\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Left_Eye:PWMUDB:dith_count_0\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Left_Eye:PWMUDB:status_6\ to zero
Aliasing \Left_Eye:PWMUDB:status_4\ to zero
Aliasing \Left_Eye:PWMUDB:cmp1_status_reg\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Left_Eye:PWMUDB:cmp2_status_reg\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Left_Eye:PWMUDB:final_kill_reg\\R\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Left_Eye:PWMUDB:cs_addr_0\ to \Left_Eye:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eye:PWMUDB:pwm_temp\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Left_Eye_Horizontal_net_0 to one
Aliasing tmpOE__Left_Eye_Vertical_net_0 to one
Aliasing tmpOE__Left_Lip_net_0 to one
Aliasing tmpOE__Left_Neck_net_0 to one
Aliasing tmpOE__Right_Neck_net_0 to one
Aliasing tmpOE__Right_Lip_net_0 to one
Aliasing \Lip:PWMUDB:hwCapture\ to zero
Aliasing \Lip:PWMUDB:trig_out\ to one
Aliasing Net_12093 to zero
Aliasing \Lip:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Lip:PWMUDB:ltch_kill_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Lip:PWMUDB:min_kill_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Lip:PWMUDB:final_kill\ to one
Aliasing \Lip:PWMUDB:dith_count_1\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Lip:PWMUDB:dith_count_0\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Lip:PWMUDB:status_6\ to zero
Aliasing \Lip:PWMUDB:status_4\ to zero
Aliasing \Lip:PWMUDB:cmp1_status_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Lip:PWMUDB:cmp2_status_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Lip:PWMUDB:final_kill_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Lip:PWMUDB:cs_addr_0\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:pwm_temp\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Base_Jaw:PWMUDB:hwCapture\ to zero
Aliasing \Base_Jaw:PWMUDB:trig_out\ to one
Aliasing Net_8781 to zero
Aliasing \Base_Jaw:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:ltch_kill_reg\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:min_kill_reg\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:final_kill\ to one
Aliasing \Base_Jaw:PWMUDB:dith_count_1\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:dith_count_0\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:status_6\ to zero
Aliasing \Base_Jaw:PWMUDB:status_4\ to zero
Aliasing \Base_Jaw:PWMUDB:cmp1_status_reg\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:cmp2_status_reg\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:final_kill_reg\\R\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Base_Jaw:PWMUDB:cs_addr_0\ to \Base_Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Base_Jaw:PWMUDB:pwm_temp\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Base_Rotate_net_0 to one
Aliasing \Neck:PWMUDB:hwCapture\ to zero
Aliasing \Neck:PWMUDB:trig_out\ to one
Aliasing Net_10790 to zero
Aliasing \Neck:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Neck:PWMUDB:ltch_kill_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Neck:PWMUDB:min_kill_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Neck:PWMUDB:final_kill\ to one
Aliasing \Neck:PWMUDB:dith_count_1\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Neck:PWMUDB:dith_count_0\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Neck:PWMUDB:status_6\ to zero
Aliasing \Neck:PWMUDB:status_4\ to zero
Aliasing \Neck:PWMUDB:cmp1_status_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Neck:PWMUDB:cmp2_status_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Neck:PWMUDB:final_kill_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Neck:PWMUDB:cs_addr_0\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:pwm_temp\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Jaw:PWMUDB:hwCapture\ to zero
Aliasing \Jaw:PWMUDB:trig_out\ to one
Aliasing Net_12428 to zero
Aliasing \Jaw:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Jaw:PWMUDB:ltch_kill_reg\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Jaw:PWMUDB:min_kill_reg\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Jaw:PWMUDB:final_kill\ to one
Aliasing \Jaw:PWMUDB:dith_count_1\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Jaw:PWMUDB:dith_count_0\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Jaw:PWMUDB:status_6\ to zero
Aliasing \Jaw:PWMUDB:status_4\ to zero
Aliasing \Jaw:PWMUDB:cmp1_status_reg\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Jaw:PWMUDB:cmp2_status_reg\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Jaw:PWMUDB:final_kill_reg\\R\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Jaw:PWMUDB:cs_addr_0\ to \Jaw:PWMUDB:runmode_enable\\R\
Aliasing \Jaw:PWMUDB:pwm_temp\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Jaw_Control_net_0 to one
Aliasing \Right_Eyebrow:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Right_Eyebrow:PWMUDB:prevCapture\\D\ to zero
Aliasing \Right_Eyebrow:PWMUDB:trig_last\\D\ to zero
Aliasing \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Right_Eyebrow:PWMUDB:tc_i_reg\\D\ to \Right_Eyebrow:PWMUDB:status_2\
Aliasing \Left_Eyebrow:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Left_Eyebrow:PWMUDB:prevCapture\\D\ to zero
Aliasing \Left_Eyebrow:PWMUDB:trig_last\\D\ to zero
Aliasing \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Left_Eyebrow:PWMUDB:tc_i_reg\\D\ to \Left_Eyebrow:PWMUDB:status_2\
Aliasing \Right_Eye:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Right_Eye:PWMUDB:prevCapture\\D\ to zero
Aliasing \Right_Eye:PWMUDB:trig_last\\D\ to zero
Aliasing \Right_Eye:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Right_Eye:PWMUDB:tc_i_reg\\D\ to \Right_Eye:PWMUDB:status_2\
Aliasing \Left_Eye:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Left_Eye:PWMUDB:prevCapture\\D\ to zero
Aliasing \Left_Eye:PWMUDB:trig_last\\D\ to zero
Aliasing \Left_Eye:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Left_Eye:PWMUDB:tc_i_reg\\D\ to \Left_Eye:PWMUDB:status_2\
Aliasing \Lip:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Lip:PWMUDB:prevCapture\\D\ to zero
Aliasing \Lip:PWMUDB:trig_last\\D\ to zero
Aliasing \Lip:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Lip:PWMUDB:tc_i_reg\\D\ to \Lip:PWMUDB:status_2\
Aliasing \Base_Jaw:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Base_Jaw:PWMUDB:prevCapture\\D\ to zero
Aliasing \Base_Jaw:PWMUDB:trig_last\\D\ to zero
Aliasing \Base_Jaw:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Base_Jaw:PWMUDB:tc_i_reg\\D\ to \Base_Jaw:PWMUDB:status_2\
Aliasing \Neck:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Neck:PWMUDB:prevCapture\\D\ to zero
Aliasing \Neck:PWMUDB:trig_last\\D\ to zero
Aliasing \Neck:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Neck:PWMUDB:tc_i_reg\\D\ to \Neck:PWMUDB:status_2\
Aliasing \Jaw:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Jaw:PWMUDB:prevCapture\\D\ to zero
Aliasing \Jaw:PWMUDB:trig_last\\D\ to zero
Aliasing \Jaw:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Jaw:PWMUDB:tc_i_reg\\D\ to \Jaw:PWMUDB:status_2\
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ctrl_enable\[16] = \Right_Eyebrow:PWMUDB:control_7\[8]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:hwEnable\[27] = \Right_Eyebrow:PWMUDB:control_7\[8]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_103[34] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_enable\[36] = \Right_Eyebrow:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_1\[338]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_0\[339]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_5\[60] = \Right_Eyebrow:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_3\[62] = \Right_Eyebrow:PWMUDB:fifo_full\[82]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_1\[64] = \Right_Eyebrow:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_0\[65] = \Right_Eyebrow:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cs_addr_2\[83] = \Right_Eyebrow:PWMUDB:tc_i\[38]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cs_addr_1\[84] = \Right_Eyebrow:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:compare1\[166] = \Right_Eyebrow:PWMUDB:cmp1_less\[137]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:compare2\[167] = \Right_Eyebrow:PWMUDB:cmp2_less\[140]
Removing Rhs of wire Net_129[177] = \Right_Eyebrow:PWMUDB:pwm1_i_reg\[170]
Removing Rhs of wire Net_141[178] = \Right_Eyebrow:PWMUDB:pwm2_i_reg\[172]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm_temp\[179] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_23\[220] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_22\[221] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_21\[222] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_20\[223] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_19\[224] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_18\[225] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_17\[226] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_16\[227] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_15\[228] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_14\[229] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_13\[230] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_12\[231] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_11\[232] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_10\[233] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_9\[234] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_8\[235] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_7\[236] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_6\[237] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_5\[238] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_4\[239] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_3\[240] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_2\[241] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_1\[242] = \Right_Eyebrow:PWMUDB:MODIN1_1\[243]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODIN1_1\[243] = \Right_Eyebrow:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:a_0\[244] = \Right_Eyebrow:PWMUDB:MODIN1_0\[245]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODIN1_0\[245] = \Right_Eyebrow:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[377] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[378] = one[4]
Removing Lhs of wire tmpOE__Right_Eyebrow_Horizontal_net_0[387] = one[4]
Removing Lhs of wire tmpOE__Right_Eyebrow_Vertical_net_0[393] = one[4]
Removing Lhs of wire tmpOE__Left_Eyebrow_Horizontal_net_0[401] = one[4]
Removing Rhs of wire Net_7108[402] = \Left_Eyebrow:PWMUDB:pwm1_i_reg\[574]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ctrl_enable\[420] = \Left_Eyebrow:PWMUDB:control_7\[412]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:hwCapture\[430] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:hwEnable\[431] = \Left_Eyebrow:PWMUDB:control_7\[412]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:trig_out\[435] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:runmode_enable\\R\[437] = zero[7]
Removing Lhs of wire Net_772[438] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:runmode_enable\\S\[439] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_enable\[440] = \Left_Eyebrow:PWMUDB:runmode_enable\[436]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\[444] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\[445] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:min_kill_reg\\R\[446] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:min_kill_reg\\S\[447] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill\[450] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_1\[454] = \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_1\[741]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_2_0\[456] = \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_0\[742]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_1\\R\[457] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_1\\S\[458] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_0\\R\[459] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_0\\S\[460] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:status_6\[463] = zero[7]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_5\[464] = \Left_Eyebrow:PWMUDB:final_kill_reg\[479]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:status_4\[465] = zero[7]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_3\[466] = \Left_Eyebrow:PWMUDB:fifo_full\[486]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_1\[468] = \Left_Eyebrow:PWMUDB:cmp2_status_reg\[478]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_0\[469] = \Left_Eyebrow:PWMUDB:cmp1_status_reg\[477]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\[480] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\[481] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\[482] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\[483] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill_reg\\R\[484] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill_reg\\S\[485] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cs_addr_2\[487] = \Left_Eyebrow:PWMUDB:tc_i\[442]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cs_addr_1\[488] = \Left_Eyebrow:PWMUDB:runmode_enable\[436]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cs_addr_0\[489] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:compare1\[570] = \Left_Eyebrow:PWMUDB:cmp1_less\[541]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:compare2\[571] = \Left_Eyebrow:PWMUDB:cmp2_less\[544]
Removing Rhs of wire Net_960[581] = \Left_Eyebrow:PWMUDB:pwm2_i_reg\[576]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm_temp\[582] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_23\[623] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_22\[624] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_21\[625] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_20\[626] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_19\[627] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_18\[628] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_17\[629] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_16\[630] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_15\[631] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_14\[632] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_13\[633] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_12\[634] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_11\[635] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_10\[636] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_9\[637] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_8\[638] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_7\[639] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_6\[640] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_5\[641] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_4\[642] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_3\[643] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_2\[644] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_1\[645] = \Left_Eyebrow:PWMUDB:MODIN2_1\[646]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODIN2_1\[646] = \Left_Eyebrow:PWMUDB:dith_count_1\[453]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:a_0\[647] = \Left_Eyebrow:PWMUDB:MODIN2_0\[648]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODIN2_0\[648] = \Left_Eyebrow:PWMUDB:dith_count_0\[455]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[780] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[781] = one[4]
Removing Lhs of wire tmpOE__Left_Eyebrow_Vertical_net_0[789] = one[4]
Removing Lhs of wire \Right_Eye:PWMUDB:ctrl_enable\[808] = \Right_Eye:PWMUDB:control_7\[800]
Removing Lhs of wire \Right_Eye:PWMUDB:hwCapture\[818] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:hwEnable\[819] = \Right_Eye:PWMUDB:control_7\[800]
Removing Lhs of wire \Right_Eye:PWMUDB:trig_out\[823] = one[4]
Removing Lhs of wire \Right_Eye:PWMUDB:runmode_enable\\R\[825] = zero[7]
Removing Lhs of wire Net_5968[826] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:runmode_enable\\S\[827] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:final_enable\[828] = \Right_Eye:PWMUDB:runmode_enable\[824]
Removing Lhs of wire \Right_Eye:PWMUDB:ltch_kill_reg\\R\[832] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:ltch_kill_reg\\S\[833] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:min_kill_reg\\R\[834] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:min_kill_reg\\S\[835] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:final_kill\[838] = one[4]
Removing Lhs of wire \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_1\[842] = \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_1\[1130]
Removing Lhs of wire \Right_Eye:PWMUDB:add_vi_vv_MODGEN_3_0\[844] = \Right_Eye:PWMUDB:MODULE_3:g2:a0:s_0\[1131]
Removing Lhs of wire \Right_Eye:PWMUDB:dith_count_1\\R\[845] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:dith_count_1\\S\[846] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:dith_count_0\\R\[847] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:dith_count_0\\S\[848] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:status_6\[851] = zero[7]
Removing Rhs of wire \Right_Eye:PWMUDB:status_5\[852] = \Right_Eye:PWMUDB:final_kill_reg\[867]
Removing Lhs of wire \Right_Eye:PWMUDB:status_4\[853] = zero[7]
Removing Rhs of wire \Right_Eye:PWMUDB:status_3\[854] = \Right_Eye:PWMUDB:fifo_full\[874]
Removing Rhs of wire \Right_Eye:PWMUDB:status_1\[856] = \Right_Eye:PWMUDB:cmp2_status_reg\[866]
Removing Rhs of wire \Right_Eye:PWMUDB:status_0\[857] = \Right_Eye:PWMUDB:cmp1_status_reg\[865]
Removing Lhs of wire \Right_Eye:PWMUDB:cmp1_status_reg\\R\[868] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:cmp1_status_reg\\S\[869] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:cmp2_status_reg\\R\[870] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:cmp2_status_reg\\S\[871] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:final_kill_reg\\R\[872] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:final_kill_reg\\S\[873] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:cs_addr_2\[875] = \Right_Eye:PWMUDB:tc_i\[830]
Removing Lhs of wire \Right_Eye:PWMUDB:cs_addr_1\[876] = \Right_Eye:PWMUDB:runmode_enable\[824]
Removing Lhs of wire \Right_Eye:PWMUDB:cs_addr_0\[877] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:compare1\[958] = \Right_Eye:PWMUDB:cmp1_less\[929]
Removing Lhs of wire \Right_Eye:PWMUDB:compare2\[959] = \Right_Eye:PWMUDB:cmp2_less\[932]
Removing Rhs of wire Net_12601[969] = \Right_Eye:PWMUDB:pwm1_i_reg\[962]
Removing Rhs of wire Net_12613[970] = \Right_Eye:PWMUDB:pwm2_i_reg\[964]
Removing Lhs of wire \Right_Eye:PWMUDB:pwm_temp\[971] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_23\[1012] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_22\[1013] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_21\[1014] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_20\[1015] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_19\[1016] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_18\[1017] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_17\[1018] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_16\[1019] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_15\[1020] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_14\[1021] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_13\[1022] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_12\[1023] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_11\[1024] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_10\[1025] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_9\[1026] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_8\[1027] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_7\[1028] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_6\[1029] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_5\[1030] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_4\[1031] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_3\[1032] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_2\[1033] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_1\[1034] = \Right_Eye:PWMUDB:MODIN3_1\[1035]
Removing Lhs of wire \Right_Eye:PWMUDB:MODIN3_1\[1035] = \Right_Eye:PWMUDB:dith_count_1\[841]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:a_0\[1036] = \Right_Eye:PWMUDB:MODIN3_0\[1037]
Removing Lhs of wire \Right_Eye:PWMUDB:MODIN3_0\[1037] = \Right_Eye:PWMUDB:dith_count_0\[843]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1169] = one[4]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1170] = one[4]
Removing Lhs of wire tmpOE__Right_Eye_Vertical_net_0[1179] = one[4]
Removing Lhs of wire tmpOE__Right_Eye_Horizontal_net_0[1185] = one[4]
Removing Lhs of wire \Left_Eye:PWMUDB:ctrl_enable\[1204] = \Left_Eye:PWMUDB:control_7\[1196]
Removing Lhs of wire \Left_Eye:PWMUDB:hwCapture\[1214] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:hwEnable\[1215] = \Left_Eye:PWMUDB:control_7\[1196]
Removing Lhs of wire \Left_Eye:PWMUDB:trig_out\[1219] = one[4]
Removing Lhs of wire \Left_Eye:PWMUDB:runmode_enable\\R\[1221] = zero[7]
Removing Lhs of wire Net_6287[1222] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:runmode_enable\\S\[1223] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:final_enable\[1224] = \Left_Eye:PWMUDB:runmode_enable\[1220]
Removing Lhs of wire \Left_Eye:PWMUDB:ltch_kill_reg\\R\[1228] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:ltch_kill_reg\\S\[1229] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:min_kill_reg\\R\[1230] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:min_kill_reg\\S\[1231] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:final_kill\[1234] = one[4]
Removing Lhs of wire \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_1\[1238] = \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_1\[1526]
Removing Lhs of wire \Left_Eye:PWMUDB:add_vi_vv_MODGEN_4_0\[1240] = \Left_Eye:PWMUDB:MODULE_4:g2:a0:s_0\[1527]
Removing Lhs of wire \Left_Eye:PWMUDB:dith_count_1\\R\[1241] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:dith_count_1\\S\[1242] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:dith_count_0\\R\[1243] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:dith_count_0\\S\[1244] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:status_6\[1247] = zero[7]
Removing Rhs of wire \Left_Eye:PWMUDB:status_5\[1248] = \Left_Eye:PWMUDB:final_kill_reg\[1263]
Removing Lhs of wire \Left_Eye:PWMUDB:status_4\[1249] = zero[7]
Removing Rhs of wire \Left_Eye:PWMUDB:status_3\[1250] = \Left_Eye:PWMUDB:fifo_full\[1270]
Removing Rhs of wire \Left_Eye:PWMUDB:status_1\[1252] = \Left_Eye:PWMUDB:cmp2_status_reg\[1262]
Removing Rhs of wire \Left_Eye:PWMUDB:status_0\[1253] = \Left_Eye:PWMUDB:cmp1_status_reg\[1261]
Removing Lhs of wire \Left_Eye:PWMUDB:cmp1_status_reg\\R\[1264] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:cmp1_status_reg\\S\[1265] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:cmp2_status_reg\\R\[1266] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:cmp2_status_reg\\S\[1267] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:final_kill_reg\\R\[1268] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:final_kill_reg\\S\[1269] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:cs_addr_2\[1271] = \Left_Eye:PWMUDB:tc_i\[1226]
Removing Lhs of wire \Left_Eye:PWMUDB:cs_addr_1\[1272] = \Left_Eye:PWMUDB:runmode_enable\[1220]
Removing Lhs of wire \Left_Eye:PWMUDB:cs_addr_0\[1273] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:compare1\[1354] = \Left_Eye:PWMUDB:cmp1_less\[1325]
Removing Lhs of wire \Left_Eye:PWMUDB:compare2\[1355] = \Left_Eye:PWMUDB:cmp2_less\[1328]
Removing Rhs of wire Net_6874[1365] = \Left_Eye:PWMUDB:pwm1_i_reg\[1358]
Removing Rhs of wire Net_6916[1366] = \Left_Eye:PWMUDB:pwm2_i_reg\[1360]
Removing Lhs of wire \Left_Eye:PWMUDB:pwm_temp\[1367] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_23\[1408] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_22\[1409] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_21\[1410] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_20\[1411] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_19\[1412] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_18\[1413] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_17\[1414] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_16\[1415] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_15\[1416] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_14\[1417] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_13\[1418] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_12\[1419] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_11\[1420] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_10\[1421] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_9\[1422] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_8\[1423] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_7\[1424] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_6\[1425] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_5\[1426] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_4\[1427] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_3\[1428] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_2\[1429] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_1\[1430] = \Left_Eye:PWMUDB:MODIN4_1\[1431]
Removing Lhs of wire \Left_Eye:PWMUDB:MODIN4_1\[1431] = \Left_Eye:PWMUDB:dith_count_1\[1237]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:a_0\[1432] = \Left_Eye:PWMUDB:MODIN4_0\[1433]
Removing Lhs of wire \Left_Eye:PWMUDB:MODIN4_0\[1433] = \Left_Eye:PWMUDB:dith_count_0\[1239]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1565] = one[4]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1566] = one[4]
Removing Lhs of wire tmpOE__Left_Eye_Horizontal_net_0[1575] = one[4]
Removing Lhs of wire tmpOE__Left_Eye_Vertical_net_0[1581] = one[4]
Removing Lhs of wire tmpOE__Left_Lip_net_0[1587] = one[4]
Removing Rhs of wire Net_13045[1588] = \Lip:PWMUDB:pwm2_i_reg\[1784]
Removing Lhs of wire tmpOE__Left_Neck_net_0[1594] = one[4]
Removing Rhs of wire Net_11487[1595] = \Neck:PWMUDB:pwm2_i_reg\[2555]
Removing Lhs of wire tmpOE__Right_Neck_net_0[1601] = one[4]
Removing Rhs of wire Net_11539[1602] = \Neck:PWMUDB:pwm1_i_reg\[2553]
Removing Lhs of wire tmpOE__Right_Lip_net_0[1608] = one[4]
Removing Rhs of wire Net_13023[1609] = \Lip:PWMUDB:pwm1_i_reg\[1782]
Removing Lhs of wire \Lip:PWMUDB:ctrl_enable\[1628] = \Lip:PWMUDB:control_7\[1620]
Removing Lhs of wire \Lip:PWMUDB:hwCapture\[1638] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:hwEnable\[1639] = \Lip:PWMUDB:control_7\[1620]
Removing Lhs of wire \Lip:PWMUDB:trig_out\[1643] = one[4]
Removing Lhs of wire \Lip:PWMUDB:runmode_enable\\R\[1645] = zero[7]
Removing Lhs of wire Net_12093[1646] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:runmode_enable\\S\[1647] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:final_enable\[1648] = \Lip:PWMUDB:runmode_enable\[1644]
Removing Lhs of wire \Lip:PWMUDB:ltch_kill_reg\\R\[1652] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:ltch_kill_reg\\S\[1653] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:min_kill_reg\\R\[1654] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:min_kill_reg\\S\[1655] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:final_kill\[1658] = one[4]
Removing Lhs of wire \Lip:PWMUDB:add_vi_vv_MODGEN_5_1\[1662] = \Lip:PWMUDB:MODULE_5:g2:a0:s_1\[1948]
Removing Lhs of wire \Lip:PWMUDB:add_vi_vv_MODGEN_5_0\[1664] = \Lip:PWMUDB:MODULE_5:g2:a0:s_0\[1949]
Removing Lhs of wire \Lip:PWMUDB:dith_count_1\\R\[1665] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:dith_count_1\\S\[1666] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:dith_count_0\\R\[1667] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:dith_count_0\\S\[1668] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:status_6\[1671] = zero[7]
Removing Rhs of wire \Lip:PWMUDB:status_5\[1672] = \Lip:PWMUDB:final_kill_reg\[1687]
Removing Lhs of wire \Lip:PWMUDB:status_4\[1673] = zero[7]
Removing Rhs of wire \Lip:PWMUDB:status_3\[1674] = \Lip:PWMUDB:fifo_full\[1694]
Removing Rhs of wire \Lip:PWMUDB:status_1\[1676] = \Lip:PWMUDB:cmp2_status_reg\[1686]
Removing Rhs of wire \Lip:PWMUDB:status_0\[1677] = \Lip:PWMUDB:cmp1_status_reg\[1685]
Removing Lhs of wire \Lip:PWMUDB:cmp1_status_reg\\R\[1688] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:cmp1_status_reg\\S\[1689] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:cmp2_status_reg\\R\[1690] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:cmp2_status_reg\\S\[1691] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:final_kill_reg\\R\[1692] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:final_kill_reg\\S\[1693] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:cs_addr_2\[1695] = \Lip:PWMUDB:tc_i\[1650]
Removing Lhs of wire \Lip:PWMUDB:cs_addr_1\[1696] = \Lip:PWMUDB:runmode_enable\[1644]
Removing Lhs of wire \Lip:PWMUDB:cs_addr_0\[1697] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:compare1\[1778] = \Lip:PWMUDB:cmp1_less\[1749]
Removing Lhs of wire \Lip:PWMUDB:compare2\[1779] = \Lip:PWMUDB:cmp2_less\[1752]
Removing Lhs of wire \Lip:PWMUDB:pwm_temp\[1789] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_23\[1830] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_22\[1831] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_21\[1832] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_20\[1833] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_19\[1834] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_18\[1835] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_17\[1836] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_16\[1837] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_15\[1838] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_14\[1839] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_13\[1840] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_12\[1841] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_11\[1842] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_10\[1843] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_9\[1844] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_8\[1845] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_7\[1846] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_6\[1847] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_5\[1848] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_4\[1849] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_3\[1850] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_2\[1851] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_1\[1852] = \Lip:PWMUDB:MODIN5_1\[1853]
Removing Lhs of wire \Lip:PWMUDB:MODIN5_1\[1853] = \Lip:PWMUDB:dith_count_1\[1661]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:a_0\[1854] = \Lip:PWMUDB:MODIN5_0\[1855]
Removing Lhs of wire \Lip:PWMUDB:MODIN5_0\[1855] = \Lip:PWMUDB:dith_count_0\[1663]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1987] = one[4]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1988] = one[4]
Removing Lhs of wire \Base_Jaw:PWMUDB:ctrl_enable\[2009] = \Base_Jaw:PWMUDB:control_7\[2001]
Removing Lhs of wire \Base_Jaw:PWMUDB:hwCapture\[2019] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:hwEnable\[2020] = \Base_Jaw:PWMUDB:control_7\[2001]
Removing Lhs of wire \Base_Jaw:PWMUDB:trig_out\[2024] = one[4]
Removing Lhs of wire \Base_Jaw:PWMUDB:runmode_enable\\R\[2026] = zero[7]
Removing Lhs of wire Net_8781[2027] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:runmode_enable\\S\[2028] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:final_enable\[2029] = \Base_Jaw:PWMUDB:runmode_enable\[2025]
Removing Lhs of wire \Base_Jaw:PWMUDB:ltch_kill_reg\\R\[2033] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:ltch_kill_reg\\S\[2034] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:min_kill_reg\\R\[2035] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:min_kill_reg\\S\[2036] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:final_kill\[2039] = one[4]
Removing Lhs of wire \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_1\[2043] = \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_1\[2331]
Removing Lhs of wire \Base_Jaw:PWMUDB:add_vi_vv_MODGEN_6_0\[2045] = \Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_0\[2332]
Removing Lhs of wire \Base_Jaw:PWMUDB:dith_count_1\\R\[2046] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:dith_count_1\\S\[2047] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:dith_count_0\\R\[2048] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:dith_count_0\\S\[2049] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:status_6\[2052] = zero[7]
Removing Rhs of wire \Base_Jaw:PWMUDB:status_5\[2053] = \Base_Jaw:PWMUDB:final_kill_reg\[2068]
Removing Lhs of wire \Base_Jaw:PWMUDB:status_4\[2054] = zero[7]
Removing Rhs of wire \Base_Jaw:PWMUDB:status_3\[2055] = \Base_Jaw:PWMUDB:fifo_full\[2075]
Removing Rhs of wire \Base_Jaw:PWMUDB:status_1\[2057] = \Base_Jaw:PWMUDB:cmp2_status_reg\[2067]
Removing Rhs of wire \Base_Jaw:PWMUDB:status_0\[2058] = \Base_Jaw:PWMUDB:cmp1_status_reg\[2066]
Removing Lhs of wire \Base_Jaw:PWMUDB:cmp1_status_reg\\R\[2069] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:cmp1_status_reg\\S\[2070] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:cmp2_status_reg\\R\[2071] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:cmp2_status_reg\\S\[2072] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:final_kill_reg\\R\[2073] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:final_kill_reg\\S\[2074] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:cs_addr_2\[2076] = \Base_Jaw:PWMUDB:tc_i\[2031]
Removing Lhs of wire \Base_Jaw:PWMUDB:cs_addr_1\[2077] = \Base_Jaw:PWMUDB:runmode_enable\[2025]
Removing Lhs of wire \Base_Jaw:PWMUDB:cs_addr_0\[2078] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:compare1\[2159] = \Base_Jaw:PWMUDB:cmp1_less\[2130]
Removing Lhs of wire \Base_Jaw:PWMUDB:compare2\[2160] = \Base_Jaw:PWMUDB:cmp2_less\[2133]
Removing Rhs of wire Net_8418[2170] = \Base_Jaw:PWMUDB:pwm1_i_reg\[2163]
Removing Lhs of wire \Base_Jaw:PWMUDB:pwm_temp\[2172] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_23\[2213] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_22\[2214] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_21\[2215] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_20\[2216] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_19\[2217] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_18\[2218] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_17\[2219] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_16\[2220] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_15\[2221] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_14\[2222] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_13\[2223] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_12\[2224] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_11\[2225] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_10\[2226] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_9\[2227] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_8\[2228] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_7\[2229] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_6\[2230] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_5\[2231] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_4\[2232] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_3\[2233] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_2\[2234] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_1\[2235] = \Base_Jaw:PWMUDB:MODIN6_1\[2236]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODIN6_1\[2236] = \Base_Jaw:PWMUDB:dith_count_1\[2042]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:a_0\[2237] = \Base_Jaw:PWMUDB:MODIN6_0\[2238]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODIN6_0\[2238] = \Base_Jaw:PWMUDB:dith_count_0\[2044]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2370] = one[4]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2371] = one[4]
Removing Lhs of wire tmpOE__Base_Rotate_net_0[2380] = one[4]
Removing Lhs of wire \Neck:PWMUDB:ctrl_enable\[2399] = \Neck:PWMUDB:control_7\[2391]
Removing Lhs of wire \Neck:PWMUDB:hwCapture\[2409] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:hwEnable\[2410] = \Neck:PWMUDB:control_7\[2391]
Removing Lhs of wire \Neck:PWMUDB:trig_out\[2414] = one[4]
Removing Lhs of wire \Neck:PWMUDB:runmode_enable\\R\[2416] = zero[7]
Removing Lhs of wire Net_10790[2417] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:runmode_enable\\S\[2418] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:final_enable\[2419] = \Neck:PWMUDB:runmode_enable\[2415]
Removing Lhs of wire \Neck:PWMUDB:ltch_kill_reg\\R\[2423] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:ltch_kill_reg\\S\[2424] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:min_kill_reg\\R\[2425] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:min_kill_reg\\S\[2426] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:final_kill\[2429] = one[4]
Removing Lhs of wire \Neck:PWMUDB:add_vi_vv_MODGEN_7_1\[2433] = \Neck:PWMUDB:MODULE_7:g2:a0:s_1\[2719]
Removing Lhs of wire \Neck:PWMUDB:add_vi_vv_MODGEN_7_0\[2435] = \Neck:PWMUDB:MODULE_7:g2:a0:s_0\[2720]
Removing Lhs of wire \Neck:PWMUDB:dith_count_1\\R\[2436] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:dith_count_1\\S\[2437] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:dith_count_0\\R\[2438] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:dith_count_0\\S\[2439] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:status_6\[2442] = zero[7]
Removing Rhs of wire \Neck:PWMUDB:status_5\[2443] = \Neck:PWMUDB:final_kill_reg\[2458]
Removing Lhs of wire \Neck:PWMUDB:status_4\[2444] = zero[7]
Removing Rhs of wire \Neck:PWMUDB:status_3\[2445] = \Neck:PWMUDB:fifo_full\[2465]
Removing Rhs of wire \Neck:PWMUDB:status_1\[2447] = \Neck:PWMUDB:cmp2_status_reg\[2457]
Removing Rhs of wire \Neck:PWMUDB:status_0\[2448] = \Neck:PWMUDB:cmp1_status_reg\[2456]
Removing Lhs of wire \Neck:PWMUDB:cmp1_status_reg\\R\[2459] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:cmp1_status_reg\\S\[2460] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:cmp2_status_reg\\R\[2461] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:cmp2_status_reg\\S\[2462] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:final_kill_reg\\R\[2463] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:final_kill_reg\\S\[2464] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:cs_addr_2\[2466] = \Neck:PWMUDB:tc_i\[2421]
Removing Lhs of wire \Neck:PWMUDB:cs_addr_1\[2467] = \Neck:PWMUDB:runmode_enable\[2415]
Removing Lhs of wire \Neck:PWMUDB:cs_addr_0\[2468] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:compare1\[2549] = \Neck:PWMUDB:cmp1_less\[2520]
Removing Lhs of wire \Neck:PWMUDB:compare2\[2550] = \Neck:PWMUDB:cmp2_less\[2523]
Removing Lhs of wire \Neck:PWMUDB:pwm_temp\[2560] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_23\[2601] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_22\[2602] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_21\[2603] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_20\[2604] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_19\[2605] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_18\[2606] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_17\[2607] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_16\[2608] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_15\[2609] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_14\[2610] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_13\[2611] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_12\[2612] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_11\[2613] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_10\[2614] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_9\[2615] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_8\[2616] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_7\[2617] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_6\[2618] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_5\[2619] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_4\[2620] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_3\[2621] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_2\[2622] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_1\[2623] = \Neck:PWMUDB:MODIN7_1\[2624]
Removing Lhs of wire \Neck:PWMUDB:MODIN7_1\[2624] = \Neck:PWMUDB:dith_count_1\[2432]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_0\[2625] = \Neck:PWMUDB:MODIN7_0\[2626]
Removing Lhs of wire \Neck:PWMUDB:MODIN7_0\[2626] = \Neck:PWMUDB:dith_count_0\[2434]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2758] = one[4]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2759] = one[4]
Removing Lhs of wire \Jaw:PWMUDB:ctrl_enable\[2782] = \Jaw:PWMUDB:control_7\[2774]
Removing Lhs of wire \Jaw:PWMUDB:hwCapture\[2792] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:hwEnable\[2793] = \Jaw:PWMUDB:control_7\[2774]
Removing Lhs of wire \Jaw:PWMUDB:trig_out\[2797] = one[4]
Removing Lhs of wire \Jaw:PWMUDB:runmode_enable\\R\[2799] = zero[7]
Removing Lhs of wire Net_12428[2800] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:runmode_enable\\S\[2801] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:final_enable\[2802] = \Jaw:PWMUDB:runmode_enable\[2798]
Removing Lhs of wire \Jaw:PWMUDB:ltch_kill_reg\\R\[2806] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:ltch_kill_reg\\S\[2807] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:min_kill_reg\\R\[2808] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:min_kill_reg\\S\[2809] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:final_kill\[2812] = one[4]
Removing Lhs of wire \Jaw:PWMUDB:add_vi_vv_MODGEN_8_1\[2816] = \Jaw:PWMUDB:MODULE_8:g2:a0:s_1\[3104]
Removing Lhs of wire \Jaw:PWMUDB:add_vi_vv_MODGEN_8_0\[2818] = \Jaw:PWMUDB:MODULE_8:g2:a0:s_0\[3105]
Removing Lhs of wire \Jaw:PWMUDB:dith_count_1\\R\[2819] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:dith_count_1\\S\[2820] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:dith_count_0\\R\[2821] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:dith_count_0\\S\[2822] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:status_6\[2825] = zero[7]
Removing Rhs of wire \Jaw:PWMUDB:status_5\[2826] = \Jaw:PWMUDB:final_kill_reg\[2841]
Removing Lhs of wire \Jaw:PWMUDB:status_4\[2827] = zero[7]
Removing Rhs of wire \Jaw:PWMUDB:status_3\[2828] = \Jaw:PWMUDB:fifo_full\[2848]
Removing Rhs of wire \Jaw:PWMUDB:status_1\[2830] = \Jaw:PWMUDB:cmp2_status_reg\[2840]
Removing Rhs of wire \Jaw:PWMUDB:status_0\[2831] = \Jaw:PWMUDB:cmp1_status_reg\[2839]
Removing Lhs of wire \Jaw:PWMUDB:cmp1_status_reg\\R\[2842] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:cmp1_status_reg\\S\[2843] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:cmp2_status_reg\\R\[2844] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:cmp2_status_reg\\S\[2845] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:final_kill_reg\\R\[2846] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:final_kill_reg\\S\[2847] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:cs_addr_2\[2849] = \Jaw:PWMUDB:tc_i\[2804]
Removing Lhs of wire \Jaw:PWMUDB:cs_addr_1\[2850] = \Jaw:PWMUDB:runmode_enable\[2798]
Removing Lhs of wire \Jaw:PWMUDB:cs_addr_0\[2851] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:compare1\[2932] = \Jaw:PWMUDB:cmp1_less\[2903]
Removing Lhs of wire \Jaw:PWMUDB:compare2\[2933] = \Jaw:PWMUDB:cmp2_less\[2906]
Removing Rhs of wire Net_12522[2943] = \Jaw:PWMUDB:pwm1_i_reg\[2936]
Removing Lhs of wire \Jaw:PWMUDB:pwm_temp\[2945] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_23\[2986] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_22\[2987] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_21\[2988] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_20\[2989] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_19\[2990] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_18\[2991] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_17\[2992] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_16\[2993] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_15\[2994] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_14\[2995] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_13\[2996] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_12\[2997] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_11\[2998] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_10\[2999] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_9\[3000] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_8\[3001] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_7\[3002] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_6\[3003] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_5\[3004] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_4\[3005] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_3\[3006] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_2\[3007] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_1\[3008] = \Jaw:PWMUDB:MODIN8_1\[3009]
Removing Lhs of wire \Jaw:PWMUDB:MODIN8_1\[3009] = \Jaw:PWMUDB:dith_count_1\[2815]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:a_0\[3010] = \Jaw:PWMUDB:MODIN8_0\[3011]
Removing Lhs of wire \Jaw:PWMUDB:MODIN8_0\[3011] = \Jaw:PWMUDB:dith_count_0\[2817]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[3143] = one[4]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[3144] = one[4]
Removing Lhs of wire tmpOE__Jaw_Control_net_0[3153] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:min_kill_reg\\D\[3158] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:prevCapture\\D\[3159] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:trig_last\\D\[3160] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\[3163] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:prevCompare1\\D\[3166] = \Right_Eyebrow:PWMUDB:cmp1\[68]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:prevCompare2\\D\[3167] = \Right_Eyebrow:PWMUDB:cmp2\[71]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp1_status_reg\\D\[3168] = \Right_Eyebrow:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp2_status_reg\\D\[3169] = \Right_Eyebrow:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm_i_reg\\D\[3171] = \Right_Eyebrow:PWMUDB:pwm_i\[169]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm1_i_reg\\D\[3172] = \Right_Eyebrow:PWMUDB:pwm1_i\[171]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm2_i_reg\\D\[3173] = \Right_Eyebrow:PWMUDB:pwm2_i\[173]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:tc_i_reg\\D\[3174] = \Right_Eyebrow:PWMUDB:status_2\[63]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:min_kill_reg\\D\[3175] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:prevCapture\\D\[3176] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:trig_last\\D\[3177] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\[3180] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:prevCompare1\\D\[3183] = \Left_Eyebrow:PWMUDB:cmp1\[472]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:prevCompare2\\D\[3184] = \Left_Eyebrow:PWMUDB:cmp2\[475]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp1_status_reg\\D\[3185] = \Left_Eyebrow:PWMUDB:cmp1_status\[473]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp2_status_reg\\D\[3186] = \Left_Eyebrow:PWMUDB:cmp2_status\[476]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm_i_reg\\D\[3188] = \Left_Eyebrow:PWMUDB:pwm_i\[573]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm1_i_reg\\D\[3189] = \Left_Eyebrow:PWMUDB:pwm1_i\[575]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm2_i_reg\\D\[3190] = \Left_Eyebrow:PWMUDB:pwm2_i\[577]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:tc_i_reg\\D\[3191] = \Left_Eyebrow:PWMUDB:status_2\[467]
Removing Lhs of wire \Right_Eye:PWMUDB:min_kill_reg\\D\[3192] = one[4]
Removing Lhs of wire \Right_Eye:PWMUDB:prevCapture\\D\[3193] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:trig_last\\D\[3194] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:ltch_kill_reg\\D\[3197] = one[4]
Removing Lhs of wire \Right_Eye:PWMUDB:prevCompare1\\D\[3200] = \Right_Eye:PWMUDB:cmp1\[860]
Removing Lhs of wire \Right_Eye:PWMUDB:prevCompare2\\D\[3201] = \Right_Eye:PWMUDB:cmp2\[863]
Removing Lhs of wire \Right_Eye:PWMUDB:cmp1_status_reg\\D\[3202] = \Right_Eye:PWMUDB:cmp1_status\[861]
Removing Lhs of wire \Right_Eye:PWMUDB:cmp2_status_reg\\D\[3203] = \Right_Eye:PWMUDB:cmp2_status\[864]
Removing Lhs of wire \Right_Eye:PWMUDB:pwm_i_reg\\D\[3205] = \Right_Eye:PWMUDB:pwm_i\[961]
Removing Lhs of wire \Right_Eye:PWMUDB:pwm1_i_reg\\D\[3206] = \Right_Eye:PWMUDB:pwm1_i\[963]
Removing Lhs of wire \Right_Eye:PWMUDB:pwm2_i_reg\\D\[3207] = \Right_Eye:PWMUDB:pwm2_i\[965]
Removing Lhs of wire \Right_Eye:PWMUDB:tc_i_reg\\D\[3208] = \Right_Eye:PWMUDB:status_2\[855]
Removing Lhs of wire \Left_Eye:PWMUDB:min_kill_reg\\D\[3209] = one[4]
Removing Lhs of wire \Left_Eye:PWMUDB:prevCapture\\D\[3210] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:trig_last\\D\[3211] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:ltch_kill_reg\\D\[3214] = one[4]
Removing Lhs of wire \Left_Eye:PWMUDB:prevCompare1\\D\[3217] = \Left_Eye:PWMUDB:cmp1\[1256]
Removing Lhs of wire \Left_Eye:PWMUDB:prevCompare2\\D\[3218] = \Left_Eye:PWMUDB:cmp2\[1259]
Removing Lhs of wire \Left_Eye:PWMUDB:cmp1_status_reg\\D\[3219] = \Left_Eye:PWMUDB:cmp1_status\[1257]
Removing Lhs of wire \Left_Eye:PWMUDB:cmp2_status_reg\\D\[3220] = \Left_Eye:PWMUDB:cmp2_status\[1260]
Removing Lhs of wire \Left_Eye:PWMUDB:pwm_i_reg\\D\[3222] = \Left_Eye:PWMUDB:pwm_i\[1357]
Removing Lhs of wire \Left_Eye:PWMUDB:pwm1_i_reg\\D\[3223] = \Left_Eye:PWMUDB:pwm1_i\[1359]
Removing Lhs of wire \Left_Eye:PWMUDB:pwm2_i_reg\\D\[3224] = \Left_Eye:PWMUDB:pwm2_i\[1361]
Removing Lhs of wire \Left_Eye:PWMUDB:tc_i_reg\\D\[3225] = \Left_Eye:PWMUDB:status_2\[1251]
Removing Lhs of wire \Lip:PWMUDB:min_kill_reg\\D\[3226] = one[4]
Removing Lhs of wire \Lip:PWMUDB:prevCapture\\D\[3227] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:trig_last\\D\[3228] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:ltch_kill_reg\\D\[3231] = one[4]
Removing Lhs of wire \Lip:PWMUDB:prevCompare1\\D\[3234] = \Lip:PWMUDB:cmp1\[1680]
Removing Lhs of wire \Lip:PWMUDB:prevCompare2\\D\[3235] = \Lip:PWMUDB:cmp2\[1683]
Removing Lhs of wire \Lip:PWMUDB:cmp1_status_reg\\D\[3236] = \Lip:PWMUDB:cmp1_status\[1681]
Removing Lhs of wire \Lip:PWMUDB:cmp2_status_reg\\D\[3237] = \Lip:PWMUDB:cmp2_status\[1684]
Removing Lhs of wire \Lip:PWMUDB:pwm_i_reg\\D\[3239] = \Lip:PWMUDB:pwm_i\[1781]
Removing Lhs of wire \Lip:PWMUDB:pwm1_i_reg\\D\[3240] = \Lip:PWMUDB:pwm1_i\[1783]
Removing Lhs of wire \Lip:PWMUDB:pwm2_i_reg\\D\[3241] = \Lip:PWMUDB:pwm2_i\[1785]
Removing Lhs of wire \Lip:PWMUDB:tc_i_reg\\D\[3242] = \Lip:PWMUDB:status_2\[1675]
Removing Lhs of wire \Base_Jaw:PWMUDB:min_kill_reg\\D\[3243] = one[4]
Removing Lhs of wire \Base_Jaw:PWMUDB:prevCapture\\D\[3244] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:trig_last\\D\[3245] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:ltch_kill_reg\\D\[3248] = one[4]
Removing Lhs of wire \Base_Jaw:PWMUDB:prevCompare1\\D\[3251] = \Base_Jaw:PWMUDB:cmp1\[2061]
Removing Lhs of wire \Base_Jaw:PWMUDB:prevCompare2\\D\[3252] = \Base_Jaw:PWMUDB:cmp2\[2064]
Removing Lhs of wire \Base_Jaw:PWMUDB:cmp1_status_reg\\D\[3253] = \Base_Jaw:PWMUDB:cmp1_status\[2062]
Removing Lhs of wire \Base_Jaw:PWMUDB:cmp2_status_reg\\D\[3254] = \Base_Jaw:PWMUDB:cmp2_status\[2065]
Removing Lhs of wire \Base_Jaw:PWMUDB:pwm_i_reg\\D\[3256] = \Base_Jaw:PWMUDB:pwm_i\[2162]
Removing Lhs of wire \Base_Jaw:PWMUDB:pwm1_i_reg\\D\[3257] = \Base_Jaw:PWMUDB:pwm1_i\[2164]
Removing Lhs of wire \Base_Jaw:PWMUDB:pwm2_i_reg\\D\[3258] = \Base_Jaw:PWMUDB:pwm2_i\[2166]
Removing Lhs of wire \Base_Jaw:PWMUDB:tc_i_reg\\D\[3259] = \Base_Jaw:PWMUDB:status_2\[2056]
Removing Lhs of wire \Neck:PWMUDB:min_kill_reg\\D\[3260] = one[4]
Removing Lhs of wire \Neck:PWMUDB:prevCapture\\D\[3261] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:trig_last\\D\[3262] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:ltch_kill_reg\\D\[3265] = one[4]
Removing Lhs of wire \Neck:PWMUDB:prevCompare1\\D\[3268] = \Neck:PWMUDB:cmp1\[2451]
Removing Lhs of wire \Neck:PWMUDB:prevCompare2\\D\[3269] = \Neck:PWMUDB:cmp2\[2454]
Removing Lhs of wire \Neck:PWMUDB:cmp1_status_reg\\D\[3270] = \Neck:PWMUDB:cmp1_status\[2452]
Removing Lhs of wire \Neck:PWMUDB:cmp2_status_reg\\D\[3271] = \Neck:PWMUDB:cmp2_status\[2455]
Removing Lhs of wire \Neck:PWMUDB:pwm_i_reg\\D\[3273] = \Neck:PWMUDB:pwm_i\[2552]
Removing Lhs of wire \Neck:PWMUDB:pwm1_i_reg\\D\[3274] = \Neck:PWMUDB:pwm1_i\[2554]
Removing Lhs of wire \Neck:PWMUDB:pwm2_i_reg\\D\[3275] = \Neck:PWMUDB:pwm2_i\[2556]
Removing Lhs of wire \Neck:PWMUDB:tc_i_reg\\D\[3276] = \Neck:PWMUDB:status_2\[2446]
Removing Lhs of wire \Jaw:PWMUDB:min_kill_reg\\D\[3277] = one[4]
Removing Lhs of wire \Jaw:PWMUDB:prevCapture\\D\[3278] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:trig_last\\D\[3279] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:ltch_kill_reg\\D\[3282] = one[4]
Removing Lhs of wire \Jaw:PWMUDB:prevCompare1\\D\[3285] = \Jaw:PWMUDB:cmp1\[2834]
Removing Lhs of wire \Jaw:PWMUDB:prevCompare2\\D\[3286] = \Jaw:PWMUDB:cmp2\[2837]
Removing Lhs of wire \Jaw:PWMUDB:cmp1_status_reg\\D\[3287] = \Jaw:PWMUDB:cmp1_status\[2835]
Removing Lhs of wire \Jaw:PWMUDB:cmp2_status_reg\\D\[3288] = \Jaw:PWMUDB:cmp2_status\[2838]
Removing Lhs of wire \Jaw:PWMUDB:pwm_i_reg\\D\[3290] = \Jaw:PWMUDB:pwm_i\[2935]
Removing Lhs of wire \Jaw:PWMUDB:pwm1_i_reg\\D\[3291] = \Jaw:PWMUDB:pwm1_i\[2937]
Removing Lhs of wire \Jaw:PWMUDB:pwm2_i_reg\\D\[3292] = \Jaw:PWMUDB:pwm2_i\[2939]
Removing Lhs of wire \Jaw:PWMUDB:tc_i_reg\\D\[3293] = \Jaw:PWMUDB:status_2\[2829]

------------------------------------------------------
Aliased 0 equations, 644 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:cmp1\' (cost = 0):
\Right_Eyebrow:PWMUDB:cmp1\ <= (\Right_Eyebrow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:cmp2\' (cost = 0):
\Right_Eyebrow:PWMUDB:cmp2\ <= (\Right_Eyebrow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Right_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:cmp1\' (cost = 0):
\Left_Eyebrow:PWMUDB:cmp1\ <= (\Left_Eyebrow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:cmp2\' (cost = 0):
\Left_Eyebrow:PWMUDB:cmp2\ <= (\Left_Eyebrow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Left_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:cmp1\' (cost = 0):
\Right_Eye:PWMUDB:cmp1\ <= (\Right_Eye:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:cmp2\' (cost = 0):
\Right_Eye:PWMUDB:cmp2\ <= (\Right_Eye:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_Eye:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \Right_Eye:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_Eye:PWMUDB:dith_count_1\ and \Right_Eye:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:cmp1\' (cost = 0):
\Left_Eye:PWMUDB:cmp1\ <= (\Left_Eye:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:cmp2\' (cost = 0):
\Left_Eye:PWMUDB:cmp2\ <= (\Left_Eye:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_Eye:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \Left_Eye:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_Eye:PWMUDB:dith_count_1\ and \Left_Eye:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Lip:PWMUDB:cmp1\' (cost = 0):
\Lip:PWMUDB:cmp1\ <= (\Lip:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:cmp2\' (cost = 0):
\Lip:PWMUDB:cmp2\ <= (\Lip:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Lip:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \Lip:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Lip:PWMUDB:dith_count_1\ and \Lip:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:cmp1\' (cost = 0):
\Base_Jaw:PWMUDB:cmp1\ <= (\Base_Jaw:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:cmp2\' (cost = 0):
\Base_Jaw:PWMUDB:cmp2\ <= (\Base_Jaw:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Base_Jaw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Base_Jaw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Base_Jaw:PWMUDB:dith_count_1\ and \Base_Jaw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Neck:PWMUDB:cmp1\' (cost = 0):
\Neck:PWMUDB:cmp1\ <= (\Neck:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:cmp2\' (cost = 0):
\Neck:PWMUDB:cmp2\ <= (\Neck:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Neck:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Neck:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Jaw:PWMUDB:cmp1\' (cost = 0):
\Jaw:PWMUDB:cmp1\ <= (\Jaw:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Jaw:PWMUDB:cmp2\' (cost = 0):
\Jaw:PWMUDB:cmp2\ <= (\Jaw:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Jaw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \Jaw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Jaw:PWMUDB:dith_count_1\ and \Jaw:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \Right_Eye:PWMUDB:dith_count_0\ and \Right_Eye:PWMUDB:dith_count_1\)
	OR (not \Right_Eye:PWMUDB:dith_count_1\ and \Right_Eye:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \Left_Eye:PWMUDB:dith_count_0\ and \Left_Eye:PWMUDB:dith_count_1\)
	OR (not \Left_Eye:PWMUDB:dith_count_1\ and \Left_Eye:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\Lip:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \Lip:PWMUDB:dith_count_0\ and \Lip:PWMUDB:dith_count_1\)
	OR (not \Lip:PWMUDB:dith_count_1\ and \Lip:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Base_Jaw:PWMUDB:dith_count_0\ and \Base_Jaw:PWMUDB:dith_count_1\)
	OR (not \Base_Jaw:PWMUDB:dith_count_1\ and \Base_Jaw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Neck:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:dith_count_1\)
	OR (not \Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\Jaw:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \Jaw:PWMUDB:dith_count_0\ and \Jaw:PWMUDB:dith_count_1\)
	OR (not \Jaw:PWMUDB:dith_count_1\ and \Jaw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 202 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Right_Eyebrow:PWMUDB:final_capture\ to zero
Aliasing \Right_Eyebrow:PWMUDB:pwm_i\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_capture\ to zero
Aliasing \Left_Eyebrow:PWMUDB:pwm_i\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Right_Eye:PWMUDB:final_capture\ to zero
Aliasing \Right_Eye:PWMUDB:pwm_i\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_Eye:PWMUDB:final_capture\ to zero
Aliasing \Left_Eye:PWMUDB:pwm_i\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Lip:PWMUDB:final_capture\ to zero
Aliasing \Lip:PWMUDB:pwm_i\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Base_Jaw:PWMUDB:final_capture\ to zero
Aliasing \Base_Jaw:PWMUDB:pwm_i\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Neck:PWMUDB:final_capture\ to zero
Aliasing \Neck:PWMUDB:pwm_i\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Jaw:PWMUDB:final_capture\ to zero
Aliasing \Jaw:PWMUDB:pwm_i\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Right_Eye:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Left_Eye:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Lip:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Base_Jaw:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Neck:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Jaw:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm_i\[169] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[348] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[358] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[368] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_capture\[491] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm_i\[573] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[751] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[761] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[771] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:final_capture\[879] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:pwm_i\[961] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1140] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1150] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1160] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:final_capture\[1275] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:pwm_i\[1357] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1536] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1546] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1556] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:final_capture\[1699] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:pwm_i\[1781] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1958] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1968] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1978] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:final_capture\[2080] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:pwm_i\[2162] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2341] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2351] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2361] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:final_capture\[2470] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:pwm_i\[2552] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2729] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2739] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2749] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:final_capture\[2853] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:pwm_i\[2935] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[3114] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[3124] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[3134] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:runmode_enable\\D\[3161] = \Right_Eyebrow:PWMUDB:control_7\[8]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill_reg\\D\[3170] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:runmode_enable\\D\[3178] = \Left_Eyebrow:PWMUDB:control_7\[412]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill_reg\\D\[3187] = zero[7]
Removing Lhs of wire \Right_Eye:PWMUDB:runmode_enable\\D\[3195] = \Right_Eye:PWMUDB:control_7\[800]
Removing Lhs of wire \Right_Eye:PWMUDB:final_kill_reg\\D\[3204] = zero[7]
Removing Lhs of wire \Left_Eye:PWMUDB:runmode_enable\\D\[3212] = \Left_Eye:PWMUDB:control_7\[1196]
Removing Lhs of wire \Left_Eye:PWMUDB:final_kill_reg\\D\[3221] = zero[7]
Removing Lhs of wire \Lip:PWMUDB:runmode_enable\\D\[3229] = \Lip:PWMUDB:control_7\[1620]
Removing Lhs of wire \Lip:PWMUDB:final_kill_reg\\D\[3238] = zero[7]
Removing Lhs of wire \Base_Jaw:PWMUDB:runmode_enable\\D\[3246] = \Base_Jaw:PWMUDB:control_7\[2001]
Removing Lhs of wire \Base_Jaw:PWMUDB:final_kill_reg\\D\[3255] = zero[7]
Removing Lhs of wire \Neck:PWMUDB:runmode_enable\\D\[3263] = \Neck:PWMUDB:control_7\[2391]
Removing Lhs of wire \Neck:PWMUDB:final_kill_reg\\D\[3272] = zero[7]
Removing Lhs of wire \Jaw:PWMUDB:runmode_enable\\D\[3280] = \Jaw:PWMUDB:control_7\[2774]
Removing Lhs of wire \Jaw:PWMUDB:final_kill_reg\\D\[3289] = zero[7]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : F:\Apps\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : F:\Apps\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.875ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 08 December 2019 16:24:14
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=F:\Projects\PSOCCreator\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Right_Eyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Left_Eyebrow:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Right_Eye:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Left_Eye:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Lip:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Base_Jaw:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Jaw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eye:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eye:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eye:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eye:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eye:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eye:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eye:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eye:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Base_Jaw:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Base_Jaw:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Base_Jaw:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Base_Jaw:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Jaw:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Jaw:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Jaw:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Jaw:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_816
    Digital Clock 1: Automatic-assigning  clock 'Clock_7'. Fanout=1, Signal=Net_9027
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_75
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_6179
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_6288
    Digital Clock 5: Automatic-assigning  clock 'Clock_8'. Fanout=1, Signal=Net_12429
    Digital Clock 6: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_12094
    Digital Clock 7: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_8416
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Right_Eyebrow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Left_Eyebrow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Right_Eye:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Left_Eye:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Lip:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Base_Jaw:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \Neck:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Jaw:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_8 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_8, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: Left_Eyebrow_Horizontal(0), Left_Eyebrow_Vertical(0), Right_Eyebrow_Horizontal(0), Right_Eyebrow_Vertical(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Right_Eyebrow_Horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eyebrow_Horizontal(0)__PA ,
            input => Net_129 ,
            pad => Right_Eyebrow_Horizontal(0)_PAD );

    Pin : Name = Right_Eyebrow_Vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eyebrow_Vertical(0)__PA ,
            input => Net_141 ,
            pad => Right_Eyebrow_Vertical(0)_PAD );

    Pin : Name = Left_Eyebrow_Horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eyebrow_Horizontal(0)__PA ,
            input => Net_7108 ,
            pad => Left_Eyebrow_Horizontal(0)_PAD );

    Pin : Name = Left_Eyebrow_Vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eyebrow_Vertical(0)__PA ,
            input => Net_960 ,
            pad => Left_Eyebrow_Vertical(0)_PAD );

    Pin : Name = Right_Eye_Vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eye_Vertical(0)__PA ,
            input => Net_12613 ,
            pad => Right_Eye_Vertical(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Eye_Horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eye_Horizontal(0)__PA ,
            input => Net_12601 ,
            pad => Right_Eye_Horizontal(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Eye_Horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eye_Horizontal(0)__PA ,
            input => Net_6874 ,
            pad => Left_Eye_Horizontal(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Eye_Vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eye_Vertical(0)__PA ,
            input => Net_6916 ,
            pad => Left_Eye_Vertical(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Lip(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Lip(0)__PA ,
            input => Net_13045 ,
            pad => Left_Lip(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Neck(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Neck(0)__PA ,
            input => Net_11487 ,
            pad => Left_Neck(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Neck(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Neck(0)__PA ,
            input => Net_11539 ,
            pad => Right_Neck(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Lip(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Lip(0)__PA ,
            input => Net_13023 ,
            pad => Right_Lip(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Base_Rotate(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Base_Rotate(0)__PA ,
            input => Net_8418 ,
            pad => Base_Rotate(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Jaw_Control(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Jaw_Control(0)__PA ,
            input => Net_12522 ,
            pad => Jaw_Control(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Right_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Right_Eyebrow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Left_Eyebrow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Eye:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:runmode_enable\ * \Right_Eye:PWMUDB:tc_i\
        );
        Output = \Right_Eye:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_Eye:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:runmode_enable\ * \Left_Eye:PWMUDB:tc_i\
        );
        Output = \Left_Eye:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:tc_i\
        );
        Output = \Lip:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Base_Jaw:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:runmode_enable\ * \Base_Jaw:PWMUDB:tc_i\
        );
        Output = \Base_Jaw:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:tc_i\
        );
        Output = \Neck:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Jaw:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:runmode_enable\ * \Jaw:PWMUDB:tc_i\
        );
        Output = \Jaw:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:control_7\
        );
        Output = \Right_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare1\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare2\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_129, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=Net_141, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_141 (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:control_7\
        );
        Output = \Left_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare1\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare2\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_7108, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_7108 (fanout=1)

    MacroCell: Name=Net_960, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_960 (fanout=1)

    MacroCell: Name=\Right_Eye:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:control_7\
        );
        Output = \Right_Eye:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Right_Eye:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:cmp1_less\
        );
        Output = \Right_Eye:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Right_Eye:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:cmp2_less\
        );
        Output = \Right_Eye:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Right_Eye:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eye:PWMUDB:prevCompare1\ * \Right_Eye:PWMUDB:cmp1_less\
        );
        Output = \Right_Eye:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_Eye:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eye:PWMUDB:prevCompare2\ * \Right_Eye:PWMUDB:cmp2_less\
        );
        Output = \Right_Eye:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_12601, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:runmode_enable\ * 
              \Right_Eye:PWMUDB:cmp1_less\
        );
        Output = Net_12601 (fanout=1)

    MacroCell: Name=Net_12613, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:runmode_enable\ * 
              \Right_Eye:PWMUDB:cmp2_less\
        );
        Output = Net_12613 (fanout=1)

    MacroCell: Name=\Left_Eye:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:control_7\
        );
        Output = \Left_Eye:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Left_Eye:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:cmp1_less\
        );
        Output = \Left_Eye:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Left_Eye:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:cmp2_less\
        );
        Output = \Left_Eye:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Left_Eye:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eye:PWMUDB:prevCompare1\ * \Left_Eye:PWMUDB:cmp1_less\
        );
        Output = \Left_Eye:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_Eye:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eye:PWMUDB:prevCompare2\ * \Left_Eye:PWMUDB:cmp2_less\
        );
        Output = \Left_Eye:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_6874, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:runmode_enable\ * \Left_Eye:PWMUDB:cmp1_less\
        );
        Output = Net_6874 (fanout=1)

    MacroCell: Name=Net_6916, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:runmode_enable\ * \Left_Eye:PWMUDB:cmp2_less\
        );
        Output = Net_6916 (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:control_7\
        );
        Output = \Lip:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Lip:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare1\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare2\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_13023, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = Net_13023 (fanout=1)

    MacroCell: Name=Net_13045, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = Net_13045 (fanout=1)

    MacroCell: Name=\Base_Jaw:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:control_7\
        );
        Output = \Base_Jaw:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Base_Jaw:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:cmp1_less\
        );
        Output = \Base_Jaw:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Base_Jaw:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:cmp2_less\
        );
        Output = \Base_Jaw:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Base_Jaw:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Base_Jaw:PWMUDB:prevCompare1\ * \Base_Jaw:PWMUDB:cmp1_less\
        );
        Output = \Base_Jaw:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Base_Jaw:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Base_Jaw:PWMUDB:prevCompare2\ * \Base_Jaw:PWMUDB:cmp2_less\
        );
        Output = \Base_Jaw:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_8418, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:runmode_enable\ * \Base_Jaw:PWMUDB:cmp1_less\
        );
        Output = Net_8418 (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:control_7\
        );
        Output = \Neck:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Neck:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare1\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare2\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_11539, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = Net_11539 (fanout=1)

    MacroCell: Name=Net_11487, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = Net_11487 (fanout=1)

    MacroCell: Name=\Jaw:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:control_7\
        );
        Output = \Jaw:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Jaw:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:cmp1_less\
        );
        Output = \Jaw:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Jaw:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:cmp2_less\
        );
        Output = \Jaw:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Jaw:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Jaw:PWMUDB:prevCompare1\ * \Jaw:PWMUDB:cmp1_less\
        );
        Output = \Jaw:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Jaw:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Jaw:PWMUDB:prevCompare2\ * \Jaw:PWMUDB:cmp2_less\
        );
        Output = \Jaw:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_12522, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:runmode_enable\ * \Jaw:PWMUDB:cmp1_less\
        );
        Output = Net_12522 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_75 ,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
            chain_out => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_75 ,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
            cl0_comb => \Right_Eyebrow:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_Eyebrow:PWMUDB:tc_i\ ,
            cl1_comb => \Right_Eyebrow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Right_Eyebrow:PWMUDB:status_3\ ,
            chain_in => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_816 ,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
            chain_out => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_816 ,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
            cl0_comb => \Left_Eyebrow:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_Eyebrow:PWMUDB:tc_i\ ,
            cl1_comb => \Left_Eyebrow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Left_Eyebrow:PWMUDB:status_3\ ,
            chain_in => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Right_Eye:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6179 ,
            cs_addr_2 => \Right_Eye:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eye:PWMUDB:runmode_enable\ ,
            chain_out => \Right_Eye:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_Eye:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Right_Eye:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6179 ,
            cs_addr_2 => \Right_Eye:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eye:PWMUDB:runmode_enable\ ,
            cl0_comb => \Right_Eye:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_Eye:PWMUDB:tc_i\ ,
            cl1_comb => \Right_Eye:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Right_Eye:PWMUDB:status_3\ ,
            chain_in => \Right_Eye:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Eye:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Left_Eye:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6288 ,
            cs_addr_2 => \Left_Eye:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eye:PWMUDB:runmode_enable\ ,
            chain_out => \Left_Eye:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_Eye:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Left_Eye:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6288 ,
            cs_addr_2 => \Left_Eye:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eye:PWMUDB:runmode_enable\ ,
            cl0_comb => \Left_Eye:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_Eye:PWMUDB:tc_i\ ,
            cl1_comb => \Left_Eye:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Left_Eye:PWMUDB:status_3\ ,
            chain_in => \Left_Eye:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Eye:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_12094 ,
            cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
            cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
            chain_out => \Lip:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Lip:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_12094 ,
            cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
            cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
            cl0_comb => \Lip:PWMUDB:cmp1_less\ ,
            z0_comb => \Lip:PWMUDB:tc_i\ ,
            cl1_comb => \Lip:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Lip:PWMUDB:status_3\ ,
            chain_in => \Lip:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Lip:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Base_Jaw:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_8416 ,
            cs_addr_2 => \Base_Jaw:PWMUDB:tc_i\ ,
            cs_addr_1 => \Base_Jaw:PWMUDB:runmode_enable\ ,
            chain_out => \Base_Jaw:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Base_Jaw:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Base_Jaw:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_8416 ,
            cs_addr_2 => \Base_Jaw:PWMUDB:tc_i\ ,
            cs_addr_1 => \Base_Jaw:PWMUDB:runmode_enable\ ,
            cl0_comb => \Base_Jaw:PWMUDB:cmp1_less\ ,
            z0_comb => \Base_Jaw:PWMUDB:tc_i\ ,
            cl1_comb => \Base_Jaw:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Base_Jaw:PWMUDB:status_3\ ,
            chain_in => \Base_Jaw:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Base_Jaw:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_9027 ,
            cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
            chain_out => \Neck:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Neck:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_9027 ,
            cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
            cl0_comb => \Neck:PWMUDB:cmp1_less\ ,
            z0_comb => \Neck:PWMUDB:tc_i\ ,
            cl1_comb => \Neck:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Neck:PWMUDB:status_3\ ,
            chain_in => \Neck:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Neck:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Jaw:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_12429 ,
            cs_addr_2 => \Jaw:PWMUDB:tc_i\ ,
            cs_addr_1 => \Jaw:PWMUDB:runmode_enable\ ,
            chain_out => \Jaw:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Jaw:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Jaw:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_12429 ,
            cs_addr_2 => \Jaw:PWMUDB:tc_i\ ,
            cs_addr_1 => \Jaw:PWMUDB:runmode_enable\ ,
            cl0_comb => \Jaw:PWMUDB:cmp1_less\ ,
            z0_comb => \Jaw:PWMUDB:tc_i\ ,
            cl1_comb => \Jaw:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Jaw:PWMUDB:status_3\ ,
            chain_in => \Jaw:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Jaw:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Right_Eyebrow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_75 ,
            status_3 => \Right_Eyebrow:PWMUDB:status_3\ ,
            status_2 => \Right_Eyebrow:PWMUDB:status_2\ ,
            status_1 => \Right_Eyebrow:PWMUDB:status_1\ ,
            status_0 => \Right_Eyebrow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Eyebrow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_816 ,
            status_3 => \Left_Eyebrow:PWMUDB:status_3\ ,
            status_2 => \Left_Eyebrow:PWMUDB:status_2\ ,
            status_1 => \Left_Eyebrow:PWMUDB:status_1\ ,
            status_0 => \Left_Eyebrow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_Eye:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6179 ,
            status_3 => \Right_Eye:PWMUDB:status_3\ ,
            status_2 => \Right_Eye:PWMUDB:status_2\ ,
            status_1 => \Right_Eye:PWMUDB:status_1\ ,
            status_0 => \Right_Eye:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Eye:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6288 ,
            status_3 => \Left_Eye:PWMUDB:status_3\ ,
            status_2 => \Left_Eye:PWMUDB:status_2\ ,
            status_1 => \Left_Eye:PWMUDB:status_1\ ,
            status_0 => \Left_Eye:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Lip:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_12094 ,
            status_3 => \Lip:PWMUDB:status_3\ ,
            status_2 => \Lip:PWMUDB:status_2\ ,
            status_1 => \Lip:PWMUDB:status_1\ ,
            status_0 => \Lip:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Base_Jaw:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_8416 ,
            status_3 => \Base_Jaw:PWMUDB:status_3\ ,
            status_2 => \Base_Jaw:PWMUDB:status_2\ ,
            status_1 => \Base_Jaw:PWMUDB:status_1\ ,
            status_0 => \Base_Jaw:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Neck:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_9027 ,
            status_3 => \Neck:PWMUDB:status_3\ ,
            status_2 => \Neck:PWMUDB:status_2\ ,
            status_1 => \Neck:PWMUDB:status_1\ ,
            status_0 => \Neck:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Jaw:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_12429 ,
            status_3 => \Jaw:PWMUDB:status_3\ ,
            status_2 => \Jaw:PWMUDB:status_2\ ,
            status_1 => \Jaw:PWMUDB:status_1\ ,
            status_0 => \Jaw:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_75 ,
            control_7 => \Right_Eyebrow:PWMUDB:control_7\ ,
            control_6 => \Right_Eyebrow:PWMUDB:control_6\ ,
            control_5 => \Right_Eyebrow:PWMUDB:control_5\ ,
            control_4 => \Right_Eyebrow:PWMUDB:control_4\ ,
            control_3 => \Right_Eyebrow:PWMUDB:control_3\ ,
            control_2 => \Right_Eyebrow:PWMUDB:control_2\ ,
            control_1 => \Right_Eyebrow:PWMUDB:control_1\ ,
            control_0 => \Right_Eyebrow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_816 ,
            control_7 => \Left_Eyebrow:PWMUDB:control_7\ ,
            control_6 => \Left_Eyebrow:PWMUDB:control_6\ ,
            control_5 => \Left_Eyebrow:PWMUDB:control_5\ ,
            control_4 => \Left_Eyebrow:PWMUDB:control_4\ ,
            control_3 => \Left_Eyebrow:PWMUDB:control_3\ ,
            control_2 => \Left_Eyebrow:PWMUDB:control_2\ ,
            control_1 => \Left_Eyebrow:PWMUDB:control_1\ ,
            control_0 => \Left_Eyebrow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Right_Eye:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6179 ,
            control_7 => \Right_Eye:PWMUDB:control_7\ ,
            control_6 => \Right_Eye:PWMUDB:control_6\ ,
            control_5 => \Right_Eye:PWMUDB:control_5\ ,
            control_4 => \Right_Eye:PWMUDB:control_4\ ,
            control_3 => \Right_Eye:PWMUDB:control_3\ ,
            control_2 => \Right_Eye:PWMUDB:control_2\ ,
            control_1 => \Right_Eye:PWMUDB:control_1\ ,
            control_0 => \Right_Eye:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Left_Eye:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6288 ,
            control_7 => \Left_Eye:PWMUDB:control_7\ ,
            control_6 => \Left_Eye:PWMUDB:control_6\ ,
            control_5 => \Left_Eye:PWMUDB:control_5\ ,
            control_4 => \Left_Eye:PWMUDB:control_4\ ,
            control_3 => \Left_Eye:PWMUDB:control_3\ ,
            control_2 => \Left_Eye:PWMUDB:control_2\ ,
            control_1 => \Left_Eye:PWMUDB:control_1\ ,
            control_0 => \Left_Eye:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Lip:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_12094 ,
            control_7 => \Lip:PWMUDB:control_7\ ,
            control_6 => \Lip:PWMUDB:control_6\ ,
            control_5 => \Lip:PWMUDB:control_5\ ,
            control_4 => \Lip:PWMUDB:control_4\ ,
            control_3 => \Lip:PWMUDB:control_3\ ,
            control_2 => \Lip:PWMUDB:control_2\ ,
            control_1 => \Lip:PWMUDB:control_1\ ,
            control_0 => \Lip:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Base_Jaw:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_8416 ,
            control_7 => \Base_Jaw:PWMUDB:control_7\ ,
            control_6 => \Base_Jaw:PWMUDB:control_6\ ,
            control_5 => \Base_Jaw:PWMUDB:control_5\ ,
            control_4 => \Base_Jaw:PWMUDB:control_4\ ,
            control_3 => \Base_Jaw:PWMUDB:control_3\ ,
            control_2 => \Base_Jaw:PWMUDB:control_2\ ,
            control_1 => \Base_Jaw:PWMUDB:control_1\ ,
            control_0 => \Base_Jaw:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Neck:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_9027 ,
            control_7 => \Neck:PWMUDB:control_7\ ,
            control_6 => \Neck:PWMUDB:control_6\ ,
            control_5 => \Neck:PWMUDB:control_5\ ,
            control_4 => \Neck:PWMUDB:control_4\ ,
            control_3 => \Neck:PWMUDB:control_3\ ,
            control_2 => \Neck:PWMUDB:control_2\ ,
            control_1 => \Neck:PWMUDB:control_1\ ,
            control_0 => \Neck:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Jaw:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_12429 ,
            control_7 => \Jaw:PWMUDB:control_7\ ,
            control_6 => \Jaw:PWMUDB:control_6\ ,
            control_5 => \Jaw:PWMUDB:control_5\ ,
            control_4 => \Jaw:PWMUDB:control_4\ ,
            control_3 => \Jaw:PWMUDB:control_3\ ,
            control_2 => \Jaw:PWMUDB:control_2\ ,
            control_1 => \Jaw:PWMUDB:control_1\ ,
            control_0 => \Jaw:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   62 :  130 :  192 : 32.29 %
  Unique P-terms              :   62 :  322 :  384 : 16.15 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.365ms
Tech mapping phase: Elapsed time ==> 0s.558ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Base_Rotate(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Jaw_Control(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Left_Eye_Horizontal(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Left_Eye_Vertical(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Left_Lip(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Left_Neck(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Right_Eye_Horizontal(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Right_Eye_Vertical(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Right_Lip(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Right_Neck(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.145ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.444ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.38
                   Pterms :            3.88
               Macrocells :            3.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.036ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 279, final cost is 279 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       3.50 :       3.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_9027 ,
        cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
        cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
        chain_out => \Neck:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Neck:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Jaw:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:control_7\
        );
        Output = \Jaw:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Jaw:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:runmode_enable\ * \Jaw:PWMUDB:tc_i\
        );
        Output = \Jaw:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12522, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:runmode_enable\ * \Jaw:PWMUDB:cmp1_less\
        );
        Output = Net_12522 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Jaw:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:cmp1_less\
        );
        Output = \Jaw:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Jaw:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Jaw:PWMUDB:prevCompare1\ * \Jaw:PWMUDB:cmp1_less\
        );
        Output = \Jaw:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Jaw:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Jaw:PWMUDB:prevCompare2\ * \Jaw:PWMUDB:cmp2_less\
        );
        Output = \Jaw:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Jaw:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Jaw:PWMUDB:cmp2_less\
        );
        Output = \Jaw:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Jaw:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_12429 ,
        cs_addr_2 => \Jaw:PWMUDB:tc_i\ ,
        cs_addr_1 => \Jaw:PWMUDB:runmode_enable\ ,
        cl0_comb => \Jaw:PWMUDB:cmp1_less\ ,
        z0_comb => \Jaw:PWMUDB:tc_i\ ,
        cl1_comb => \Jaw:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Jaw:PWMUDB:status_3\ ,
        chain_in => \Jaw:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Jaw:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Jaw:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_12429 ,
        status_3 => \Jaw:PWMUDB:status_3\ ,
        status_2 => \Jaw:PWMUDB:status_2\ ,
        status_1 => \Jaw:PWMUDB:status_1\ ,
        status_0 => \Jaw:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Jaw:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_12429 ,
        control_7 => \Jaw:PWMUDB:control_7\ ,
        control_6 => \Jaw:PWMUDB:control_6\ ,
        control_5 => \Jaw:PWMUDB:control_5\ ,
        control_4 => \Jaw:PWMUDB:control_4\ ,
        control_3 => \Jaw:PWMUDB:control_3\ ,
        control_2 => \Jaw:PWMUDB:control_2\ ,
        control_1 => \Jaw:PWMUDB:control_1\ ,
        control_0 => \Jaw:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Base_Jaw:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:control_7\
        );
        Output = \Base_Jaw:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Base_Jaw:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:runmode_enable\ * \Base_Jaw:PWMUDB:tc_i\
        );
        Output = \Base_Jaw:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_8418, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:runmode_enable\ * \Base_Jaw:PWMUDB:cmp1_less\
        );
        Output = Net_8418 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Base_Jaw:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:cmp1_less\
        );
        Output = \Base_Jaw:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Base_Jaw:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Base_Jaw:PWMUDB:prevCompare1\ * \Base_Jaw:PWMUDB:cmp1_less\
        );
        Output = \Base_Jaw:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Base_Jaw:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Base_Jaw:PWMUDB:prevCompare2\ * \Base_Jaw:PWMUDB:cmp2_less\
        );
        Output = \Base_Jaw:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Base_Jaw:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8416) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Base_Jaw:PWMUDB:cmp2_less\
        );
        Output = \Base_Jaw:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Base_Jaw:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_8416 ,
        cs_addr_2 => \Base_Jaw:PWMUDB:tc_i\ ,
        cs_addr_1 => \Base_Jaw:PWMUDB:runmode_enable\ ,
        cl0_comb => \Base_Jaw:PWMUDB:cmp1_less\ ,
        z0_comb => \Base_Jaw:PWMUDB:tc_i\ ,
        cl1_comb => \Base_Jaw:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Base_Jaw:PWMUDB:status_3\ ,
        chain_in => \Base_Jaw:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Base_Jaw:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Base_Jaw:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_8416 ,
        status_3 => \Base_Jaw:PWMUDB:status_3\ ,
        status_2 => \Base_Jaw:PWMUDB:status_2\ ,
        status_1 => \Base_Jaw:PWMUDB:status_1\ ,
        status_0 => \Base_Jaw:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Base_Jaw:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_8416 ,
        control_7 => \Base_Jaw:PWMUDB:control_7\ ,
        control_6 => \Base_Jaw:PWMUDB:control_6\ ,
        control_5 => \Base_Jaw:PWMUDB:control_5\ ,
        control_4 => \Base_Jaw:PWMUDB:control_4\ ,
        control_3 => \Base_Jaw:PWMUDB:control_3\ ,
        control_2 => \Base_Jaw:PWMUDB:control_2\ ,
        control_1 => \Base_Jaw:PWMUDB:control_1\ ,
        control_0 => \Base_Jaw:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_12094 ,
        cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
        cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
        chain_out => \Lip:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Lip:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Neck:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:control_7\
        );
        Output = \Neck:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Neck:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:tc_i\
        );
        Output = \Neck:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11487, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = Net_11487 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11539, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = Net_11539 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Neck:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Neck:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare1\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Neck:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Neck:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_9027) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare2\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_9027 ,
        cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
        cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
        cl0_comb => \Neck:PWMUDB:cmp1_less\ ,
        z0_comb => \Neck:PWMUDB:tc_i\ ,
        cl1_comb => \Neck:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Neck:PWMUDB:status_3\ ,
        chain_in => \Neck:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Neck:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Neck:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_9027 ,
        status_3 => \Neck:PWMUDB:status_3\ ,
        status_2 => \Neck:PWMUDB:status_2\ ,
        status_1 => \Neck:PWMUDB:status_1\ ,
        status_0 => \Neck:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Neck:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_9027 ,
        control_7 => \Neck:PWMUDB:control_7\ ,
        control_6 => \Neck:PWMUDB:control_6\ ,
        control_5 => \Neck:PWMUDB:control_5\ ,
        control_4 => \Neck:PWMUDB:control_4\ ,
        control_3 => \Neck:PWMUDB:control_3\ ,
        control_2 => \Neck:PWMUDB:control_2\ ,
        control_1 => \Neck:PWMUDB:control_1\ ,
        control_0 => \Neck:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\Jaw:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_12429 ,
        cs_addr_2 => \Jaw:PWMUDB:tc_i\ ,
        cs_addr_1 => \Jaw:PWMUDB:runmode_enable\ ,
        chain_out => \Jaw:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Jaw:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Base_Jaw:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_8416 ,
        cs_addr_2 => \Base_Jaw:PWMUDB:tc_i\ ,
        cs_addr_1 => \Base_Jaw:PWMUDB:runmode_enable\ ,
        chain_out => \Base_Jaw:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Base_Jaw:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lip:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:control_7\
        );
        Output = \Lip:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lip:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:tc_i\
        );
        Output = \Lip:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_13023, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = Net_13023 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13045, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = Net_13045 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lip:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lip:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare1\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lip:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lip:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12094) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare2\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_12094 ,
        cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
        cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
        cl0_comb => \Lip:PWMUDB:cmp1_less\ ,
        z0_comb => \Lip:PWMUDB:tc_i\ ,
        cl1_comb => \Lip:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Lip:PWMUDB:status_3\ ,
        chain_in => \Lip:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Lip:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Lip:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_12094 ,
        status_3 => \Lip:PWMUDB:status_3\ ,
        status_2 => \Lip:PWMUDB:status_2\ ,
        status_1 => \Lip:PWMUDB:status_1\ ,
        status_0 => \Lip:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Lip:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_12094 ,
        control_7 => \Lip:PWMUDB:control_7\ ,
        control_6 => \Lip:PWMUDB:control_6\ ,
        control_5 => \Lip:PWMUDB:control_5\ ,
        control_4 => \Lip:PWMUDB:control_4\ ,
        control_3 => \Lip:PWMUDB:control_3\ ,
        control_2 => \Lip:PWMUDB:control_2\ ,
        control_1 => \Lip:PWMUDB:control_1\ ,
        control_0 => \Lip:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_75 ,
        cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
        chain_out => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:control_7\
        );
        Output = \Left_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Left_Eyebrow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7108, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_7108 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_960, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_960 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare1\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_816) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare2\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_816 ,
        cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
        cl0_comb => \Left_Eyebrow:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_Eyebrow:PWMUDB:tc_i\ ,
        cl1_comb => \Left_Eyebrow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Left_Eyebrow:PWMUDB:status_3\ ,
        chain_in => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Left_Eyebrow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_816 ,
        status_3 => \Left_Eyebrow:PWMUDB:status_3\ ,
        status_2 => \Left_Eyebrow:PWMUDB:status_2\ ,
        status_1 => \Left_Eyebrow:PWMUDB:status_1\ ,
        status_0 => \Left_Eyebrow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_816 ,
        control_7 => \Left_Eyebrow:PWMUDB:control_7\ ,
        control_6 => \Left_Eyebrow:PWMUDB:control_6\ ,
        control_5 => \Left_Eyebrow:PWMUDB:control_5\ ,
        control_4 => \Left_Eyebrow:PWMUDB:control_4\ ,
        control_3 => \Left_Eyebrow:PWMUDB:control_3\ ,
        control_2 => \Left_Eyebrow:PWMUDB:control_2\ ,
        control_1 => \Left_Eyebrow:PWMUDB:control_1\ ,
        control_0 => \Left_Eyebrow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eye:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:control_7\
        );
        Output = \Left_Eye:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eye:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:runmode_enable\ * \Left_Eye:PWMUDB:tc_i\
        );
        Output = \Left_Eye:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6874, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:runmode_enable\ * \Left_Eye:PWMUDB:cmp1_less\
        );
        Output = Net_6874 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_6916, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:runmode_enable\ * \Left_Eye:PWMUDB:cmp2_less\
        );
        Output = Net_6916 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eye:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:cmp1_less\
        );
        Output = \Left_Eye:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eye:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eye:PWMUDB:prevCompare1\ * \Left_Eye:PWMUDB:cmp1_less\
        );
        Output = \Left_Eye:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_Eye:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eye:PWMUDB:cmp2_less\
        );
        Output = \Left_Eye:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Eye:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6288) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eye:PWMUDB:prevCompare2\ * \Left_Eye:PWMUDB:cmp2_less\
        );
        Output = \Left_Eye:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Eye:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6288 ,
        cs_addr_2 => \Left_Eye:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eye:PWMUDB:runmode_enable\ ,
        cl0_comb => \Left_Eye:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_Eye:PWMUDB:tc_i\ ,
        cl1_comb => \Left_Eye:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Left_Eye:PWMUDB:status_3\ ,
        chain_in => \Left_Eye:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Eye:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Left_Eye:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6288 ,
        status_3 => \Left_Eye:PWMUDB:status_3\ ,
        status_2 => \Left_Eye:PWMUDB:status_2\ ,
        status_1 => \Left_Eye:PWMUDB:status_1\ ,
        status_0 => \Left_Eye:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Left_Eye:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6288 ,
        control_7 => \Left_Eye:PWMUDB:control_7\ ,
        control_6 => \Left_Eye:PWMUDB:control_6\ ,
        control_5 => \Left_Eye:PWMUDB:control_5\ ,
        control_4 => \Left_Eye:PWMUDB:control_4\ ,
        control_3 => \Left_Eye:PWMUDB:control_3\ ,
        control_2 => \Left_Eye:PWMUDB:control_2\ ,
        control_1 => \Left_Eye:PWMUDB:control_1\ ,
        control_0 => \Left_Eye:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\Right_Eye:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6179 ,
        cs_addr_2 => \Right_Eye:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eye:PWMUDB:runmode_enable\ ,
        chain_out => \Right_Eye:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_Eye:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:control_7\
        );
        Output = \Right_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Right_Eyebrow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_129, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_141, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_141 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare1\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare2\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_75 ,
        cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
        cl0_comb => \Right_Eyebrow:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_Eyebrow:PWMUDB:tc_i\ ,
        cl1_comb => \Right_Eyebrow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Right_Eyebrow:PWMUDB:status_3\ ,
        chain_in => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Right_Eyebrow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_75 ,
        status_3 => \Right_Eyebrow:PWMUDB:status_3\ ,
        status_2 => \Right_Eyebrow:PWMUDB:status_2\ ,
        status_1 => \Right_Eyebrow:PWMUDB:status_1\ ,
        status_0 => \Right_Eyebrow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_75 ,
        control_7 => \Right_Eyebrow:PWMUDB:control_7\ ,
        control_6 => \Right_Eyebrow:PWMUDB:control_6\ ,
        control_5 => \Right_Eyebrow:PWMUDB:control_5\ ,
        control_4 => \Right_Eyebrow:PWMUDB:control_4\ ,
        control_3 => \Right_Eyebrow:PWMUDB:control_3\ ,
        control_2 => \Right_Eyebrow:PWMUDB:control_2\ ,
        control_1 => \Right_Eyebrow:PWMUDB:control_1\ ,
        control_0 => \Right_Eyebrow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_816 ,
        cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
        chain_out => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Left_Eye:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6288 ,
        cs_addr_2 => \Left_Eye:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eye:PWMUDB:runmode_enable\ ,
        chain_out => \Left_Eye:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_Eye:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eye:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:control_7\
        );
        Output = \Right_Eye:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eye:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:runmode_enable\ * \Right_Eye:PWMUDB:tc_i\
        );
        Output = \Right_Eye:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12601, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:runmode_enable\ * 
              \Right_Eye:PWMUDB:cmp1_less\
        );
        Output = Net_12601 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12613, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:runmode_enable\ * 
              \Right_Eye:PWMUDB:cmp2_less\
        );
        Output = Net_12613 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eye:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:cmp1_less\
        );
        Output = \Right_Eye:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eye:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eye:PWMUDB:prevCompare1\ * \Right_Eye:PWMUDB:cmp1_less\
        );
        Output = \Right_Eye:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Eye:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eye:PWMUDB:cmp2_less\
        );
        Output = \Right_Eye:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_Eye:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6179) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eye:PWMUDB:prevCompare2\ * \Right_Eye:PWMUDB:cmp2_less\
        );
        Output = \Right_Eye:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_Eye:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6179 ,
        cs_addr_2 => \Right_Eye:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eye:PWMUDB:runmode_enable\ ,
        cl0_comb => \Right_Eye:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_Eye:PWMUDB:tc_i\ ,
        cl1_comb => \Right_Eye:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Right_Eye:PWMUDB:status_3\ ,
        chain_in => \Right_Eye:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Eye:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Right_Eye:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6179 ,
        status_3 => \Right_Eye:PWMUDB:status_3\ ,
        status_2 => \Right_Eye:PWMUDB:status_2\ ,
        status_1 => \Right_Eye:PWMUDB:status_1\ ,
        status_0 => \Right_Eye:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Right_Eye:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6179 ,
        control_7 => \Right_Eye:PWMUDB:control_7\ ,
        control_6 => \Right_Eye:PWMUDB:control_6\ ,
        control_5 => \Right_Eye:PWMUDB:control_5\ ,
        control_4 => \Right_Eye:PWMUDB:control_4\ ,
        control_3 => \Right_Eye:PWMUDB:control_3\ ,
        control_2 => \Right_Eye:PWMUDB:control_2\ ,
        control_1 => \Right_Eye:PWMUDB:control_1\ ,
        control_0 => \Right_Eye:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left_Eyebrow_Vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eyebrow_Vertical(0)__PA ,
        input => Net_960 ,
        pad => Left_Eyebrow_Vertical(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Left_Eyebrow_Horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eyebrow_Horizontal(0)__PA ,
        input => Net_7108 ,
        pad => Left_Eyebrow_Horizontal(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Right_Eyebrow_Vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eyebrow_Vertical(0)__PA ,
        input => Net_141 ,
        pad => Right_Eyebrow_Vertical(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Right_Eyebrow_Horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eyebrow_Horizontal(0)__PA ,
        input => Net_129 ,
        pad => Right_Eyebrow_Horizontal(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Right_Eye_Horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eye_Horizontal(0)__PA ,
        input => Net_12601 ,
        pad => Right_Eye_Horizontal(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Left_Eye_Horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eye_Horizontal(0)__PA ,
        input => Net_6874 ,
        pad => Left_Eye_Horizontal(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_Eye_Vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eye_Vertical(0)__PA ,
        input => Net_12613 ,
        pad => Right_Eye_Vertical(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Left_Eye_Vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eye_Vertical(0)__PA ,
        input => Net_6916 ,
        pad => Left_Eye_Vertical(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = Jaw_Control(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Jaw_Control(0)__PA ,
        input => Net_12522 ,
        pad => Jaw_Control(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_Lip(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Lip(0)__PA ,
        input => Net_13023 ,
        pad => Right_Lip(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Left_Lip(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Lip(0)__PA ,
        input => Net_13045 ,
        pad => Left_Lip(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left_Neck(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Neck(0)__PA ,
        input => Net_11487 ,
        pad => Left_Neck(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Right_Neck(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Neck(0)__PA ,
        input => Net_11539 ,
        pad => Right_Neck(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Base_Rotate(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Base_Rotate(0)__PA ,
        input => Net_8418 ,
        pad => Base_Rotate(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_816 ,
            dclk_0 => Net_816_local ,
            dclk_glb_1 => Net_9027 ,
            dclk_1 => Net_9027_local ,
            dclk_glb_2 => Net_75 ,
            dclk_2 => Net_75_local ,
            dclk_glb_3 => Net_6179 ,
            dclk_3 => Net_6179_local ,
            dclk_glb_4 => Net_6288 ,
            dclk_4 => Net_6288_local ,
            dclk_glb_5 => Net_12429 ,
            dclk_5 => Net_12429_local ,
            dclk_glb_6 => Net_12094 ,
            dclk_6 => Net_12094_local ,
            dclk_glb_7 => Net_8416 ,
            dclk_7 => Net_8416_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+--------------
   0 |   0 |       |      NONE |         CMOS_OUT |    Left_Eyebrow_Vertical(0) | In(Net_960)
     |   1 |       |      NONE |         CMOS_OUT |  Left_Eyebrow_Horizontal(0) | In(Net_7108)
     |   2 |       |      NONE |         CMOS_OUT |   Right_Eyebrow_Vertical(0) | In(Net_141)
     |   3 |       |      NONE |         CMOS_OUT | Right_Eyebrow_Horizontal(0) | In(Net_129)
     |   4 |     * |      NONE |         CMOS_OUT |     Right_Eye_Horizontal(0) | In(Net_12601)
     |   5 |     * |      NONE |         CMOS_OUT |      Left_Eye_Horizontal(0) | In(Net_6874)
     |   6 |     * |      NONE |         CMOS_OUT |       Right_Eye_Vertical(0) | In(Net_12613)
     |   7 |     * |      NONE |         CMOS_OUT |        Left_Eye_Vertical(0) | In(Net_6916)
-----+-----+-------+-----------+------------------+-----------------------------+--------------
   1 |   5 |     * |      NONE |         CMOS_OUT |              Jaw_Control(0) | In(Net_12522)
     |   6 |     * |      NONE |         CMOS_OUT |                Right_Lip(0) | In(Net_13023)
     |   7 |     * |      NONE |         CMOS_OUT |                 Left_Lip(0) | In(Net_13045)
-----+-----+-------+-----------+------------------+-----------------------------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                Left_Neck(0) | In(Net_11487)
     |   1 |     * |      NONE |         CMOS_OUT |               Right_Neck(0) | In(Net_11539)
     |   2 |     * |      NONE |         CMOS_OUT |              Base_Rotate(0) | In(Net_8418)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.032ms
Digital Placement phase: Elapsed time ==> 5s.188ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.793ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.599ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.239ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.297ms
API generation phase: Elapsed time ==> 5s.648ms
Dependency generation phase: Elapsed time ==> 0s.702ms
Cleanup phase: Elapsed time ==> 0s.006ms
