INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'xilinx_frame_buffer'...
WARNING:sim - A core named 'xilinx_frame_buffer' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'xilinx_frame_buffer'...
Delivering associated files for 'xilinx_frame_buffer'...
Delivering EJava files for 'xilinx_frame_buffer'...
Generating implementation netlist for 'xilinx_frame_buffer'...
INFO:sim - Pre-processing HDL files for 'xilinx_frame_buffer'...
Running synthesis for 'xilinx_frame_buffer'
Running ngcbuild...
Writing VHO instantiation template for 'xilinx_frame_buffer'...
Writing VHDL behavioral simulation model for 'xilinx_frame_buffer'...
WARNING:sim - Overwriting existing file
   C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progr
   ess/ipcore_dir/tmp/_cg/xilinx_frame_buffer/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory
C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progress
/ipcore_dir/tmp/_cg/xilinx_frame_buffer
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xilinx_frame_buffer'...
Generating metadata file...
Regenerating ISE project file for 'xilinx_frame_buffer'...
Generating ISE project...
XCO file found: xilinx_frame_buffer.xco
XMDF file found: xilinx_frame_buffer_xmdf.tcl
Adding
C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progress
/ipcore_dir/tmp/_cg/xilinx_frame_buffer.asy -view all -origin_type imported
Adding
C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progress
/ipcore_dir/tmp/_cg/xilinx_frame_buffer.ngc -view all -origin_type created
Checking file
"C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progres
s/ipcore_dir/tmp/_cg/xilinx_frame_buffer.ngc" for project device match ...
File
"C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progres
s/ipcore_dir/tmp/_cg/xilinx_frame_buffer.ngc" device information matches project
device.
Adding
C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progress
/ipcore_dir/tmp/_cg/xilinx_frame_buffer.sym -view all -origin_type imported
Adding
C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progress
/ipcore_dir/tmp/_cg/xilinx_frame_buffer.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_prog
   ress/ipcore_dir/tmp/_cg/xilinx_frame_buffer.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jack/Desktop/2017_Winter_Texts/ec551NSA-JoeBranch/segmentation_progress
/ipcore_dir/tmp/_cg/xilinx_frame_buffer.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xilinx_frame_buffer"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xilinx_frame_buffer'.
