
*** Running vivado
    with args -log DAC_Array_Tester.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DAC_Array_Tester.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source DAC_Array_Tester.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.ip_user_files'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top DAC_Array_Tester -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Dirac_ROM/Dirac_ROM.dcp' for cell 'DiracROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/PCM_Transmitter_16_0/PCM_Transmitter_16_0.dcp' for cell 'PCM_TX'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Saw_ROM/Saw_ROM.dcp' for cell 'SawROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Sine_ROM/Sine_ROM.dcp' for cell 'SineROM'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/Triangle_ROM/Triangle_ROM.dcp' for cell 'TriangleROM'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2514.797 ; gain = 0.000 ; free physical = 11806 ; free virtual = 20759
INFO: [Netlist 29-17] Analyzing 1248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Wizard/inst'
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc]
Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
Finished Parsing XDC File [/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clock_Wizard/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.434 ; gain = 0.000 ; free physical = 11316 ; free virtual = 20283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2697.434 ; gain = 182.871 ; free physical = 11316 ; free virtual = 20283
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2761.465 ; gain = 64.031 ; free physical = 11268 ; free virtual = 20269

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c3b4aa6a

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2761.465 ; gain = 0.000 ; free physical = 11263 ; free virtual = 20264

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c3b4aa6a

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11090 ; free virtual = 20091
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4cef17d6

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11090 ; free virtual = 20091
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7c231475

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11090 ; free virtual = 20090
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 109a48855

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11090 ; free virtual = 20091
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 124f872eb

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11090 ; free virtual = 20091
INFO: [Opt 31-389] Phase Shift Register Optimization created 13 cells and removed 24 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d15ca9ac

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11089 ; free virtual = 20090
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |              13  |              24  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11089 ; free virtual = 20090
Ending Logic Optimization Task | Checksum: 187127b09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2910.262 ; gain = 0.000 ; free physical = 11089 ; free virtual = 20090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 187127b09

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11072 ; free virtual = 20077
Ending Power Optimization Task | Checksum: 187127b09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3175.230 ; gain = 264.969 ; free physical = 11079 ; free virtual = 20084

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 187127b09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11079 ; free virtual = 20084

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11079 ; free virtual = 20084
Ending Netlist Obfuscation Task | Checksum: 187127b09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11079 ; free virtual = 20084
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11073 ; free virtual = 20079
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
Command: report_drc -file DAC_Array_Tester_drc_opted.rpt -pb DAC_Array_Tester_drc_opted.pb -rpx DAC_Array_Tester_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10994 ; free virtual = 20003
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11465aaac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10994 ; free virtual = 20003
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10994 ; free virtual = 20003

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 117c539de

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11026 ; free virtual = 20037

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11b45af63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11032 ; free virtual = 20045

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11b45af63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11032 ; free virtual = 20045
Phase 1 Placer Initialization | Checksum: 11b45af63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11032 ; free virtual = 20045

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17c8f828b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11016 ; free virtual = 20029

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17a3d5418

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11016 ; free virtual = 20030

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17a3d5418

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11016 ; free virtual = 20030

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 376 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 376, two critical 0, total 376, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 376 nets or LUTs. Breaked 376 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20018
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20018

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          376  |              0  |                   376  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           96  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          472  |              0  |                   384  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 23be7eb89

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20018
Phase 2.4 Global Placement Core | Checksum: 16a757fbe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11009 ; free virtual = 20017
Phase 2 Global Placement | Checksum: 16a757fbe

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20019

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ea68d11e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11009 ; free virtual = 20017

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b92efc65

Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11009 ; free virtual = 20017

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0abb997

Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11009 ; free virtual = 20017

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21a01309e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11009 ; free virtual = 20017

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 245d25aa4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11008 ; free virtual = 20016

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1426653ef

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11004 ; free virtual = 19996

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: daa67d84

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11004 ; free virtual = 19996

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21cdbabb9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11004 ; free virtual = 19996
Phase 3 Detail Placement | Checksum: 21cdbabb9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11004 ; free virtual = 19996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19296a92d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.945 | TNS=-6221.701 |
Phase 1 Physical Synthesis Initialization | Checksum: 17455ff6a

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11000 ; free virtual = 19992
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 172c252ed

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11000 ; free virtual = 19992
Phase 4.1.1.1 BUFG Insertion | Checksum: 19296a92d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11000 ; free virtual = 19992

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.294. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: eec2adea

Time (s): cpu = 00:02:10 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20034

Time (s): cpu = 00:02:10 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20034
Phase 4.1 Post Commit Optimization | Checksum: eec2adea

Time (s): cpu = 00:02:10 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20034

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eec2adea

Time (s): cpu = 00:02:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: eec2adea

Time (s): cpu = 00:02:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035
Phase 4.3 Placer Reporting | Checksum: eec2adea

Time (s): cpu = 00:02:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035

Time (s): cpu = 00:02:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c9cdc946

Time (s): cpu = 00:02:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035
Ending Placer Task | Checksum: 1865acb05

Time (s): cpu = 00:02:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11051 ; free virtual = 20035
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:33 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11065 ; free virtual = 20048
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11049 ; free virtual = 20045
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_Array_Tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11052 ; free virtual = 20038
INFO: [runtcl-4] Executing : report_utilization -file DAC_Array_Tester_utilization_placed.rpt -pb DAC_Array_Tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_Array_Tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11059 ; free virtual = 20046
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.80s |  WALL: 0.71s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11031 ; free virtual = 20017

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.294 | TNS=-6049.767 |
Phase 1 Physical Synthesis Initialization | Checksum: 1629da128

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11028 ; free virtual = 20014

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1629da128

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11027 ; free virtual = 20014
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.294 | TNS=-6049.767 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11027 ; free virtual = 20014
Phase 3 Fanout Optimization | Checksum: 1629da128

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11027 ; free virtual = 20014

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_142.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[10].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[10]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[10]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[10]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_258.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/p_2_in[46].  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out[46]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[46]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[46]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_250.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/p_2_in[54].  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out[54]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[54]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[54]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_103.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_175.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[57].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[57]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[25]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[57]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[57]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/p_2_in[9].  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out[9]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_239.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[9]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_274.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[22]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[22]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[22]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[21]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_302.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_307.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_71.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[41].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[41]_C_i_1__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[45].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[45]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[50].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[50]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[41]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_100.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[60].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[60]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[60]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[60]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_108.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_112.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[52]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[52]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[52]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_361.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[31]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[31]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_314.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_320.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[24].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[24]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/p_2_in[30].  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out[30]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[24]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[24]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[30]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[30]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_309.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[43]_C_i_1__5
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[43]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_G/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_348.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[52].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[52]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_117.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_259.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_8.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[56]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[43].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[43]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/p_2_in[45].  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out[45]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[43]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_356.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[44].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[44]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[44]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[44]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_146.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_57.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_99.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[55].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[55]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[61]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[62]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[55]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[62]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[62]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_183.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_9.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[17]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[17]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_185.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_380.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[15]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[12]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[12]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_251.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_92.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[13].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[12].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[12]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[53]_C_i_1__4
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[53]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_F/Data_Out_reg[53]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[31]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_225.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/p_2_in[23].  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out[23]_C_i_1__3
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_E/Data_Out_reg[23]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_372.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/p_2_in[20].  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out[20]_C_i_1__6
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[20]_C_n_0.  Re-placed instance PCM_TX/inst/FIFO_H/Data_Out_reg[20]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_148.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/p_2_in[60].  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out[60]_C_i_1__2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[60]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_D/Data_Out_reg[60]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_10.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_123.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/p_2_in[54].  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out[54]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[29]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[54]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[29]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[29]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_132.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_83.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_B/p_2_in[21].  Re-placed instance PCM_TX/inst/FIFO_B/Data_Out[21]_C_i_1__0
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[20].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[20]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_A/Data_Out_reg[47]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[21]_C
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[20]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[20]_P
INFO: [Physopt 32-663] Processed net PCM_TX/inst/Clock_Divider/nReset_119.  Re-placed instance PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_2__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/p_2_in[41].  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out[41]_C_i_1__1
INFO: [Physopt 32-663] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[41]_P_n_0.  Re-placed instance PCM_TX/inst/FIFO_C/Data_Out_reg[41]_P
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_28.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[53]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_228.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_253.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[51]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_236.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[57]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[12]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_4.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[60]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_375.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[17]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[57]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[57]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[57]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[19]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_173.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_168.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_198.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_39.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_159.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_272.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_52.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[60]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[31]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[52]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[47]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_333.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[11]_C_i_1__5
INFO: [Physopt 32-661] Optimized 178 nets.  Re-placed 178 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 178 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 178 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.196 | TNS=-6007.066 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11026 ; free virtual = 20013
Phase 4 Single Cell Placement Optimization | Checksum: 19fed8b4f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:07 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11026 ; free virtual = 20013

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[25]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[11]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[20]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[61]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[12]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[11]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[57]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[57]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[9]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[28]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[28]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[56]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[29]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[63]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[18]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[62]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[50]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[46]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[18]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[18]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[18]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[41]_C/Q
INFO: [Physopt 32-661] Optimized 32 nets.  Re-placed 66 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 66 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-6003.143 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009
Phase 5 Multi Cell Placement Optimization | Checksum: 1d7ff0470

Time (s): cpu = 00:01:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009
Phase 6 Rewire | Checksum: 1d7ff0470

Time (s): cpu = 00:01:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_168 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_175. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_D/p_2_in[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_A/p_2_in[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_173 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_D/p_2_in[27]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_311 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_68. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_82. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2__0 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[44]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_G/p_2_in[41]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_135. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_139. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_153. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__2 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_D/p_2_in[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_253 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[51]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_159 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_362 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_367 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_91. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_D/p_2_in[49]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_H/p_2_in[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_H/p_2_in[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_21. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 17 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5989.136 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009
Phase 7 Critical Cell Optimization | Checksum: 1b0ee08f2

Time (s): cpu = 00:01:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009
Phase 8 Fanout Optimization | Checksum: 1b0ee08f2

Time (s): cpu = 00:01:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11022 ; free virtual = 20009

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_168.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_362.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[25]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_274.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_193.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[63]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[21]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[46]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[46]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[46]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_259.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[45]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_265.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_33.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[31]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_152.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_147.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_99.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[61]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[61]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_150.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[47]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[13]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[29]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_66.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[46]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[48]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_24.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[25]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[53]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[59].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[59]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[9]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_267.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[60].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[60]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_345.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[62].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[62]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[55]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[12]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_173.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[27]_repN.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[19]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[21]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_176.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[24]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_75.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_93.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[11]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[63]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[63].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[63]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_307.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[45]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_333.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[11]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_103.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[62]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[62]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[56]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[29]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_51.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[61]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_249.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[55]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[24]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[52]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[25]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_175_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C
INFO: [Physopt 32-661] Optimized 163 nets.  Re-placed 163 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 163 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 163 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5944.932 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11020 ; free virtual = 20007
Phase 9 Single Cell Placement Optimization | Checksum: 20e34138d

Time (s): cpu = 00:02:33 ; elapsed = 00:00:31 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11020 ; free virtual = 20007

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[46]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[45]_C_i_1__4/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[45]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[45]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[25]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[22]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[23]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[23]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[45]_C_i_1__5/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[45]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[53]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[53]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[45]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[45]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[25]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[9]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[55]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[31]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[31]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[47]_C_i_1__4/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[47]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[47]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[51]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[61]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[14]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[14]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[63]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[56]_C_i_1__4/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[56]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[46]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[46]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[42]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[42]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[18]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[56]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[17]_C/Q
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 55 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 55 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5946.077 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11021 ; free virtual = 20008
Phase 10 Multi Cell Placement Optimization | Checksum: 22cdc6e27

Time (s): cpu = 00:02:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11021 ; free virtual = 20008

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11021 ; free virtual = 20008
Phase 11 Rewire | Checksum: 22cdc6e27

Time (s): cpu = 00:02:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11021 ; free virtual = 20008

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_259. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_F/p_2_in[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_66 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_B/p_2_in[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_D/p_2_in[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_307 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_G/p_2_in[45]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_147 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_D/p_2_in[61]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_257 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[47]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_99. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_C/p_2_in[61]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_248. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[56]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_211. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/Clock_Divider/nReset_357. Net driver PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__6 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_370. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[45]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[43]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_38 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[18]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_382 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_87. Replicated 1 times.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_B/p_2_in[17]. Net driver PCM_TX/inst/FIFO_B/Data_Out[17]_C_i_1__0 was replaced.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_348. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 21 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5935.102 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11023 ; free virtual = 20010
Phase 12 Critical Cell Optimization | Checksum: 22406bc21

Time (s): cpu = 00:03:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11023 ; free virtual = 20010

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 22406bc21

Time (s): cpu = 00:03:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11023 ; free virtual = 20010

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 22406bc21

Time (s): cpu = 00:03:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11023 ; free virtual = 20010

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_168.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_66.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[46]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[52]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_348_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__6_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_175_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[25]_repN.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[25]_C_i_1__2_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_147.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[61].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[61]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[18]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_18.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[19]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[13]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[18].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[18]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_250.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_332.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[58]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[54]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_275.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_330.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[21]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[14]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_216.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[9]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_355.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[47]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_169.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[31].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[31]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_235.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[13].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[13]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[13]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_376.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[16]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_183.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_362.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[17]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[56].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[56]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_266.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[30]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[42]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[42]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[46]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_57.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[41].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[41]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[41]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[41]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_85.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[19]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_41.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_124.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_197.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_129.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_249.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[55]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[9].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[9]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[51]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_286.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_296.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[10]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[10]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_98.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_112.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_247.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_189.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_232.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_253.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[51]_repN.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[51]_C_i_1__4_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[51]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[47]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_312.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[51].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[51]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[15]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_345.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_36.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[28].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[28]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[55]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_93.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[57].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[57]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_32.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_375.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_11.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[53]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_276.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[20]_C_i_1__4
INFO: [Physopt 32-661] Optimized 136 nets.  Re-placed 136 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 136 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 136 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5901.602 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10990 ; free virtual = 20010
Phase 15 Single Cell Placement Optimization | Checksum: 297377130

Time (s): cpu = 00:04:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10990 ; free virtual = 20010

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[52]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[13]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[13]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[18]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[19]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[15]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[51]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[51]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[61]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[51]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[24].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[24]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[53].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[53]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[23]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[46].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[46]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[26]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[9]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[43]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[25]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[25]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[15]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[20]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[20]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[49]_repN.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[49]_C_i_1__2_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[16]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[16]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[16]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[11]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[23]_C_i_1__5/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[54]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[54]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[17].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[17]_C_i_1__3/O
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 43 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 43 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5896.899 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10978 ; free virtual = 19998
Phase 16 Multi Cell Placement Optimization | Checksum: 2782149c8

Time (s): cpu = 00:04:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10978 ; free virtual = 19998

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10978 ; free virtual = 19998
Phase 17 Rewire | Checksum: 2782149c8

Time (s): cpu = 00:04:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10978 ; free virtual = 19998

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_63 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_B/p_2_in[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_216 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_362 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[30]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_85 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_112 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_C/p_2_in[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_32. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_66 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_B/p_2_in[46]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_159 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_40 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_A/p_2_in[16]. Net driver PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1 was replaced.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_232 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net PCM_TX/inst/FIFO_E/p_2_in[16]. Net driver PCM_TX/inst/FIFO_E/Data_Out[16]_C_i_1__3 was replaced.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_173 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_228. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_231 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_371. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_E/p_2_in[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_H/p_2_in[21]. Replicated 1 times.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_38 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_A/p_2_in[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/Clock_Divider/nReset_254. Replicated 1 times.
INFO: [Physopt 32-81] Processed net PCM_TX/inst/FIFO_F/p_2_in[50]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5889.375 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007
Phase 18 Critical Cell Optimization | Checksum: 1c1b01403

Time (s): cpu = 00:05:44 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1c1b01403

Time (s): cpu = 00:05:44 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1c1b01403

Time (s): cpu = 00:05:44 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1c1b01403

Time (s): cpu = 00:05:44 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 22 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5888.390 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20006
Phase 22 Shift Register Optimization | Checksum: 21bfeb32f

Time (s): cpu = 00:05:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 21bfeb32f

Time (s): cpu = 00:05:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 21bfeb32f

Time (s): cpu = 00:05:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 21bfeb32f

Time (s): cpu = 00:05:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 26 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11010 ; free virtual = 20006
Phase 26 Shift Register Optimization | Checksum: 1752d6b82

Time (s): cpu = 00:05:48 ; elapsed = 00:01:13 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11010 ; free virtual = 20006

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 9 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5888.255 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11010 ; free virtual = 20006
Phase 27 Critical Pin Optimization | Checksum: 1752d6b82

Time (s): cpu = 00:05:48 ; elapsed = 00:01:14 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11010 ; free virtual = 20006

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11010 ; free virtual = 20006
Phase 28 Very High Fanout Optimization | Checksum: 1752d6b82

Time (s): cpu = 00:05:48 ; elapsed = 00:01:14 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11010 ; free virtual = 20006

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_216.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_112.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_173.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_66.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[46]_repN.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[46]_C_i_1__0_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_38.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[18]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_337.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[11]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[11]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[11]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_296.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[25]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[50]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[32].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[25]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[11]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[25].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[25]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_34.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[22].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_234.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_294.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_332.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[14]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[12].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[12]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[58]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_229.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[19]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_224.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_340.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_17.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_376.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_163.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[45]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[16].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[16]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[15]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_365.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[27]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_117.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[43]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[49]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_99_repN.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2__1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[61]_repN.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[61]_C_i_1__1_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_150.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_353.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_380.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[58]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[58]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[30]_repN.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[30]_C_i_1__6_replica
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[30]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_84.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[20]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[30].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[30]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[30]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[11].  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[11]_C_i_1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_35.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[43]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_302.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[50]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[11]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[11]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_185.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[15]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[15]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[15]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[23].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[23]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[21].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[21]_C_i_1__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_356.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_276.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[20]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_328.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[52]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_43.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_140.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_242.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_2__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[26].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[26]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[12]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[47].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[47]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[49]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_85.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[19]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_363.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[44].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[44]_C_i_1__4
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[29].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[29]_C_i_1__6
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/Data_Out_reg[44]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out_reg[44]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_221.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_2__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_307.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[27]_C_i_1__3
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[45].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[45]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_180.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_2__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_300.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_2__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[20].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[20]_C_i_1__2
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/p_2_in[52].  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out[52]_C_i_1__5
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_109.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__1
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_320.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_2__5
INFO: [Physopt 32-661] Optimized 132 nets.  Re-placed 132 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 132 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 132 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5860.845 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007
Phase 29 Single Cell Placement Optimization | Checksum: 1fbd28684

Time (s): cpu = 00:06:25 ; elapsed = 00:01:20 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[48].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[48]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[48]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[27].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[27]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[27]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[46]_repN.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[46]_C_i_1__0_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[46]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_A/p_2_in[18]_repN.  Did not re-place instance PCM_TX/inst/FIFO_A/Data_Out[18]_C_i_1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[12]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[61]_repN.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[61]_C_i_1__1_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[58].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[58]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[58]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[58]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/p_2_in[43].  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out[43]_C_i_1__1/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[43]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[43]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[58]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[12]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[50]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[15].  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[15]_C_i_1__2/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[15]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[52]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[24]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[24]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[52]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_F/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_F/Data_Out[49]_C_i_1__4/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[48]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[48]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/p_2_in[61]_repN.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out[61]_C_i_1__2_replica/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[20]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[20]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_D/Data_Out_reg[61]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_D/Data_Out_reg[61]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[55].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[55]_C_i_1__6/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_C/Data_Out_reg[52]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[54]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[54]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/p_2_in[50].  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out[50]_C_i_1__6/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_G/Data_Out_reg[45]_P/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[50]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[50]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[19].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[19]_C_i_1__0/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[19]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[21]_C/Q
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/p_2_in[14].  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out[14]_C_i_1__3/O
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_E/Data_Out_reg[14]_C/Q
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 39 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 39 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5858.122 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007
Phase 30 Multi Cell Placement Optimization | Checksum: 2470ef8b0

Time (s): cpu = 00:06:45 ; elapsed = 00:01:23 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 2470ef8b0

Time (s): cpu = 00:06:45 ; elapsed = 00:01:23 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5858.122 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_B/p_2_in[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/p_2_in[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_63 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_63. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[23]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5858.112 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[23]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.887 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.717 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[29]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.629 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[30]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.454 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[21]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.441 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[22]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.431 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.421 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[21]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.280 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[15]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.222 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[22]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.163 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.154 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[29]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.111 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[9]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.060 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[31]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.051 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[17]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5857.013 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[24]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.969 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][3]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[11]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][3]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[11]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[11].  Did not re-place instance SigBuff/BUFFER_D[0][3]_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/Tx_Data[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.780 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][23]_i_1_psbram
INFO: [Physopt 32-662] Processed net SigBuff/douta[31]_alias.  Did not re-place instance SigBuff/BUFFER_D[0][23]_i_1_psbram/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[31]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[31].  Did not re-place instance SigBuff/BUFFER_D[0][23]_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/Tx_Data[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.482 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[14]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.398 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[10]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.378 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[13]_alias_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.273 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[18]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.260 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[20]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.258 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[20]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.183 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[17]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.045 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[29]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5856.040 |
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net SigBuff/douta[12]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5855.896 |
INFO: [Physopt 32-735] Processed net SigBuff/douta[15]_alias_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5855.760 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][21]_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[29]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][21]_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[29]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[29].  Did not re-place instance SigBuff/BUFFER_D[0][21]_i_1/O
INFO: [Physopt 32-735] Processed net SigBuff/Tx_Data[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.024 | TNS=-5855.712 |
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[22]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[22].  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-5760.734 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/p_2_in[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_63. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[22]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[22].  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-5760.734 |
Phase 32 Critical Path Optimization | Checksum: 1a7dac176

Time (s): cpu = 00:07:14 ; elapsed = 00:01:30 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10999 ; free virtual = 19995

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-5760.734 |
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-571] Net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14] was not replicated.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0/O
INFO: [Physopt 32-572] Net PCM_TX/inst/FIFO_B/p_2_in[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/p_2_in[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-572] Net PCM_TX/inst/Clock_Divider/nReset_63 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_63. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[22]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[22].  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0.  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[49]_C_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14].  Did not re-place instance PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/DIV_Latch/feed_forward[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_B/p_2_in[49].  Did not re-place instance PCM_TX/inst/FIFO_B/Data_Out[49]_C_i_1__0/O
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/p_2_in[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/Clock_Divider/nReset_63.  Did not re-place instance PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_2__0
INFO: [Physopt 32-702] Processed net PCM_TX/inst/Clock_Divider/nReset_63. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_B/Data_Out_reg[48]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P
INFO: [Physopt 32-662] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0.  Did not re-place instance PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P/Q
INFO: [Physopt 32-702] Processed net PCM_TX/inst/FIFO_H/Data_Out_reg[63]_P_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net SigBuff/BUFFER_D_reg[0]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1
INFO: [Physopt 32-662] Processed net SigBuff/douta[22]_alias_1.  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1_psbram_1/Q
INFO: [Physopt 32-702] Processed net SigBuff/douta[22]_alias_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net SigBuff/Tx_Data[22].  Did not re-place instance SigBuff/BUFFER_D[0][14]_i_1/O
INFO: [Physopt 32-702] Processed net SigBuff/Tx_Data[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-5760.734 |
Phase 33 Critical Path Optimization | Checksum: 1a7dac176

Time (s): cpu = 00:07:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1a7dac176

Time (s): cpu = 00:07:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.962 | TNS=-5760.734 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.098  |        147.814  |            0  |              0  |                   609  |           0  |           4  |  00:00:25  |
|  Multi Cell Placement    |          0.003  |         10.204  |            0  |              0  |                    97  |           0  |           4  |  00:00:15  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |         32.506  |           47  |              0  |                    53  |           0  |           3  |  00:00:41  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.169  |          1.970  |            4  |              0  |                     4  |           0  |           2  |  00:00:01  |
|  Critical Pin            |          0.000  |          0.135  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.062  |         97.388  |            0  |              0  |                    31  |           0  |           2  |  00:00:11  |
|  Total                   |          0.332  |        290.018  |           51  |              0  |                   796  |           0  |          33  |  00:01:34  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20007
Ending Physical Synthesis Task | Checksum: 1e60d230a

Time (s): cpu = 00:07:34 ; elapsed = 00:01:35 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11011 ; free virtual = 20006
INFO: [Common 17-83] Releasing license: Implementation
1110 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:37 ; elapsed = 00:01:35 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 11014 ; free virtual = 20010
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10995 ; free virtual = 20005
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8f3f6211 ConstDB: 0 ShapeSum: bd27d745 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1442b636c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10981 ; free virtual = 19937
Post Restoration Checksum: NetGraph: f2de7152 NumContArr: 514cf21a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1442b636c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10982 ; free virtual = 19939

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1442b636c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10949 ; free virtual = 19906

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1442b636c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10949 ; free virtual = 19906
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19c951569

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10925 ; free virtual = 19883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.803 | TNS=-5526.151| WHS=-0.175 | THS=-148.632|

Phase 2 Router Initialization | Checksum: 1905e4368

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10883 ; free virtual = 19854

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.240146 %
  Global Horizontal Routing Utilization  = 0.220358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9731
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9346
  Number of Partially Routed Nets     = 385
  Number of Node Overlaps             = 34


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1905e4368

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3175.230 ; gain = 0.000 ; free physical = 10882 ; free virtual = 19854
Phase 3 Initial Routing | Checksum: 1a3e2624b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3452.188 ; gain = 276.957 ; free physical = 10744 ; free virtual = 19771
INFO: [Route 35-580] Design has 30 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_D/Data_Out_reg[55]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_H/Data_Out_reg[22]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 890
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 26
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.494 | TNS=-6059.895| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 95db8f6b

Time (s): cpu = 00:45:06 ; elapsed = 00:09:39 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10735 ; free virtual = 19744

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.515 | TNS=-6048.951| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18cf88633

Time (s): cpu = 00:45:25 ; elapsed = 00:09:56 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.266 | TNS=-6228.368| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26c60537

Time (s): cpu = 00:45:26 ; elapsed = 00:09:57 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784
Phase 4 Rip-up And Reroute | Checksum: 26c60537

Time (s): cpu = 00:45:26 ; elapsed = 00:09:57 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26c60537

Time (s): cpu = 00:45:27 ; elapsed = 00:09:57 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.515 | TNS=-6048.951| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b5d841cc

Time (s): cpu = 00:45:28 ; elapsed = 00:09:57 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10776 ; free virtual = 19785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b5d841cc

Time (s): cpu = 00:45:28 ; elapsed = 00:09:57 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10776 ; free virtual = 19785
Phase 5 Delay and Skew Optimization | Checksum: b5d841cc

Time (s): cpu = 00:45:28 ; elapsed = 00:09:57 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10776 ; free virtual = 19785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 117430b20

Time (s): cpu = 00:45:29 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10776 ; free virtual = 19785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.515 | TNS=-6042.088| WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 8cde4222

Time (s): cpu = 00:45:29 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10776 ; free virtual = 19785
Phase 6 Post Hold Fix | Checksum: 8cde4222

Time (s): cpu = 00:45:29 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10776 ; free virtual = 19785

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 9e4c1551

Time (s): cpu = 00:45:31 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.515 | TNS=-6042.088| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 9e4c1551

Time (s): cpu = 00:45:31 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.72706 %
  Global Horizontal Routing Utilization  = 6.25643 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 9e4c1551

Time (s): cpu = 00:45:31 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10775 ; free virtual = 19784

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 9e4c1551

Time (s): cpu = 00:45:31 ; elapsed = 00:09:58 . Memory (MB): peak = 3714.188 ; gain = 538.957 ; free physical = 10773 ; free virtual = 19782

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 63d9d5c1

Time (s): cpu = 00:45:32 ; elapsed = 00:09:59 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10767 ; free virtual = 19776

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3746.203 ; gain = 0.000 ; free physical = 10847 ; free virtual = 19856
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.935. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1c2d05d4f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3746.203 ; gain = 0.000 ; free physical = 10970 ; free virtual = 19979
Phase 11 Incr Placement Change | Checksum: 63d9d5c1

Time (s): cpu = 00:46:03 ; elapsed = 00:10:24 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10970 ; free virtual = 19979

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 9d0c9966

Time (s): cpu = 00:46:04 ; elapsed = 00:10:24 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10971 ; free virtual = 19980

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: c063cc85

Time (s): cpu = 00:46:04 ; elapsed = 00:10:25 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10941 ; free virtual = 19951

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: c063cc85

Time (s): cpu = 00:46:04 ; elapsed = 00:10:25 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10910 ; free virtual = 19919

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 1135cf252

Time (s): cpu = 00:46:04 ; elapsed = 00:10:25 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10910 ; free virtual = 19919

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1f6f4d050

Time (s): cpu = 00:46:09 ; elapsed = 00:10:26 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10908 ; free virtual = 19917
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.798 | TNS=-5464.045| WHS=-0.175 | THS=-148.667|

Phase 13 Router Initialization | Checksum: 218dddfb7

Time (s): cpu = 00:46:12 ; elapsed = 00:10:27 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10907 ; free virtual = 19916

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 218dddfb7

Time (s): cpu = 00:46:12 ; elapsed = 00:10:27 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10905 ; free virtual = 19914
Phase 14 Initial Routing | Checksum: 15991dba9

Time (s): cpu = 00:46:12 ; elapsed = 00:10:27 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10905 ; free virtual = 19914
INFO: [Route 35-580] Design has 29 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_H/Data_Out_reg[28]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[46]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_B/Data_Out_reg[56]_P/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_H/Data_Out_reg[22]_C/D|
|                      MCK |                      BCK |                                                                   PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.310 | TNS=-5987.795| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 2013819d5

Time (s): cpu = 00:46:58 ; elapsed = 00:10:52 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10898 ; free virtual = 19907

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.731 | TNS=-6027.424| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 173fcac5f

Time (s): cpu = 00:47:23 ; elapsed = 00:11:16 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10901 ; free virtual = 19911
Phase 15 Rip-up And Reroute | Checksum: 173fcac5f

Time (s): cpu = 00:47:23 ; elapsed = 00:11:16 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10901 ; free virtual = 19911

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 173fcac5f

Time (s): cpu = 00:47:24 ; elapsed = 00:11:16 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10903 ; free virtual = 19912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.310 | TNS=-5987.795| WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 1fa13c444

Time (s): cpu = 00:47:25 ; elapsed = 00:11:16 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1fa13c444

Time (s): cpu = 00:47:25 ; elapsed = 00:11:16 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910
Phase 16 Delay and Skew Optimization | Checksum: 1fa13c444

Time (s): cpu = 00:47:25 ; elapsed = 00:11:16 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1f3cdc278

Time (s): cpu = 00:47:26 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.310 | TNS=-5985.318| WHS=0.033  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 2588ca3ba

Time (s): cpu = 00:47:26 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910
Phase 17 Post Hold Fix | Checksum: 2588ca3ba

Time (s): cpu = 00:47:26 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1b52f7cab

Time (s): cpu = 00:47:28 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.310 | TNS=-5985.318| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1b52f7cab

Time (s): cpu = 00:47:28 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: 1b52f7cab

Time (s): cpu = 00:47:28 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: 1b52f7cab

Time (s): cpu = 00:47:28 ; elapsed = 00:11:17 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19909

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1bfda3009

Time (s): cpu = 00:47:29 ; elapsed = 00:11:18 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10900 ; free virtual = 19910

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.309 | TNS=-5985.035| WHS=0.033  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1d2c3bcba

Time (s): cpu = 00:47:33 ; elapsed = 00:11:19 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10899 ; free virtual = 19913
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:47:33 ; elapsed = 00:11:19 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10982 ; free virtual = 19996
INFO: [Common 17-83] Releasing license: Implementation
1141 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:47:38 ; elapsed = 00:11:20 . Memory (MB): peak = 3746.203 ; gain = 570.973 ; free physical = 10982 ; free virtual = 19996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3746.203 ; gain = 0.000 ; free physical = 10964 ; free virtual = 19994
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
Command: report_drc -file DAC_Array_Tester_drc_routed.rpt -pb DAC_Array_Tester_drc_routed.pb -rpx DAC_Array_Tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
Command: report_methodology -file DAC_Array_Tester_methodology_drc_routed.rpt -pb DAC_Array_Tester_methodology_drc_routed.pb -rpx DAC_Array_Tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/DAC_Array_Tester_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
Command: report_power -file DAC_Array_Tester_power_routed.rpt -pb DAC_Array_Tester_power_summary_routed.pb -rpx DAC_Array_Tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1153 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_Array_Tester_route_status.rpt -pb DAC_Array_Tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_Array_Tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_Array_Tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAC_Array_Tester_bus_skew_routed.rpt -pb DAC_Array_Tester_bus_skew_routed.pb -rpx DAC_Array_Tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force DAC_Array_Tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_384 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_385 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_386 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_387 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_388 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_389 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_390 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_391 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_392 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_393 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_394 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_395 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_396 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_397 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_398 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_399 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_400 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_401 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_402 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_403 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_404 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_405 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_406 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_407 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_408 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_409 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_410 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_411 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_412 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_413 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_414 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_415 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_416 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_417 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_418 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_419 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_420 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_421 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_422 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_423 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_424 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_425 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_426 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_427 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_428 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_429 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_430 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_431 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_432 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_433 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_434 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_435 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_436 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_437 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_438 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_439 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_440 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_441 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_442 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_443 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_444 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_445 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_446 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_447 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_448 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_449 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_450 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_451 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_452 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_453 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_454 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_455 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_456 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[40]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_457 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_458 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_459 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_460 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[44]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_461 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_462 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[46]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_463 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[47]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_464 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_465 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[49]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_466 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_467 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[51]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_468 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_469 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[53]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_470 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_471 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[55]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_472 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_473 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_474 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[58]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_475 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[59]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_476 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_477 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[61]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_478 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[62]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_479 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[63]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_480 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_481 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[9]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_482 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[10]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PCM_TX/inst/Clock_Divider/nReset_483 is a gated clock net sourced by a combinational pin PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1/O, cell PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 406 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DAC_Array_Tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/cameron/PhaseArraySpeaker/Firmware/Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 26 10:28:34 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3772.289 ; gain = 0.000 ; free physical = 10928 ; free virtual = 19958
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 10:28:34 2021...
