library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity n_register is
 generic (n: positive :=8);
port (clk, reset, load : in std_logic;
	  d : in std_logic_vector(n-1 downto 0);
	  q : out std_logic_vector(n-1 downto 0));
end n_register;

architecture behavioral of n_register is
begin
	process(clk, reset)
	begin
		if(reset = '1') then
			q <= (others=>'0');
		elsif(rising_edge(clk)) then
			if (load = '1') then
				q <= d;
			end if;	
		end if;
	end process;
end behavioral;