# RSA-encryption-in-Verilog
Result = "A^B mod C", 8 bit RSA but easily extendable, no side channel attack resistance

## Design and Block diagram
![image](https://user-images.githubusercontent.com/53184086/187013008-5f9f7fa3-ce35-41cd-a43e-b5351b9d8fcd.png)
![image](https://user-images.githubusercontent.com/53184086/187013095-57d30a67-18eb-48cb-b67d-47c43f80e30d.png)
![image](https://user-images.githubusercontent.com/53184086/187013113-a8e52322-d609-4589-bcd0-f700524d7971.png)
![image](https://user-images.githubusercontent.com/53184086/187013133-0645c340-5cda-4f97-8281-ee26c67f703c.png)
![image](https://user-images.githubusercontent.com/53184086/187013152-51da8d00-fa04-4679-a6b8-ed046a66c781.png)
![image](https://user-images.githubusercontent.com/53184086/187013168-fc597118-407d-4a85-8d8e-687972ad3d40.png)

## State diagram and Coding
![image](https://user-images.githubusercontent.com/53184086/187013238-017023a1-50bd-47af-8812-4ab58d1ff9db.png)
![image](https://user-images.githubusercontent.com/53184086/187013255-0c595829-6fc5-4766-93fc-5cfc47c82c78.png)
![image](https://user-images.githubusercontent.com/53184086/187013274-aa1161ac-64f2-474d-b063-2607d97d984f.png)
![image](https://user-images.githubusercontent.com/53184086/187013284-ebba4831-867d-4903-afaf-94990cd50ddc.png)

