Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug  8 21:40:01 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.486        0.000                      0                16643        0.000        0.000                      0                16643        1.062        0.000                       0                  6929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC2_CLK        {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC3_CLK        {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 5.000}        10.000          100.000         
  user_clk_mmcm   {0.000 2.500}        5.000           200.000         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          2.000        0.000                       0                     1  
  user_clk_mmcm        2.716        0.000                      0                  913        0.021        0.000                      0                  913        1.062        0.000                       0                   531  
clk_pl_0               2.486        0.000                      0                14992        0.000        0.000                      0                14992        3.400        0.000                       0                  6397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.432        0.000                      0                  738        0.148        0.000                      0                  738  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.264ns (12.217%)  route 1.897ns (87.783%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.001ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.881     2.116    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X113Y43        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.193 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=6, routed)           1.797     3.990    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/mux1/d0[0]
    SLICE_X70Y18         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     4.138 r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.042     4.180    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/d0[0]
    SLICE_X70Y18         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.219 r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.058     4.277    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X70Y18         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.783     7.570    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/clk
    SLICE_X70Y18         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.530     7.040    
                         clock uncertainty           -0.072     6.969    
    SLICE_X70Y18         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.994    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          6.994    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.226ns (10.497%)  route 1.927ns (89.503%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 7.565 - 5.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.001ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.001ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.881     2.116    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X113Y43        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.193 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=6, routed)           1.795     3.988    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/basic_ctrl/mux1/d0[0]
    SLICE_X71Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.087 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.083     4.170    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/d0[0]
    SLICE_X71Y17         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.220 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.049     4.269    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X71Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.778     7.565    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/clk
    SLICE_X71Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.530     7.035    
                         clock uncertainty           -0.072     6.964    
    SLICE_X71Y17         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.989    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.290ns (14.091%)  route 1.768ns (85.909%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.001ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.881     2.116    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X113Y43        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.193 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=6, routed)           1.628     3.821    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/mux1/d0[0]
    SLICE_X68Y28         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.944 r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.089     4.033    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/d0[0]
    SLICE_X68Y28         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.123 r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.051     4.174    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X68Y28         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.772     7.559    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/clk
    SLICE_X68Y28         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.530     7.029    
                         clock uncertainty           -0.072     6.958    
    SLICE_X68Y28         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.983    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/sync_state/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.077ns (3.893%)  route 1.901ns (96.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 7.551 - 5.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.001ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.001ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.881     2.116    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X113Y43        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.193 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=6, routed)           1.901     4.094    rfdc_test_inst/rfdc_test_struct/sync_state/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[0]
    SLICE_X71Y19         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/sync_state/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.764     7.551    rfdc_test_inst/rfdc_test_struct/sync_state/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X71Y19         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/sync_state/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism             -0.530     7.021    
                         clock uncertainty           -0.072     6.950    
    SLICE_X71Y19         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.975    rfdc_test_inst/rfdc_test_struct/sync_state/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.148ns (7.555%)  route 1.811ns (92.445%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 7.560 - 5.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.001ns, distribution 0.880ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.001ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.881     2.116    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/dest_clk
    SLICE_X113Y43        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.193 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=6, routed)           1.723     3.916    rfdc_test_inst/rfdc_test_struct/snapshot23/ss/basic_ctrl/mux1/d0[0]
    SLICE_X68Y26         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.951 r  rfdc_test_inst/rfdc_test_struct/snapshot23/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.039     3.990    rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/d0[0]
    SLICE_X68Y26         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     4.026 r  rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.049     4.075    rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X68Y26         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.773     7.560    rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/clk
    SLICE_X68Y26         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.530     7.030    
                         clock uncertainty           -0.072     6.959    
    SLICE_X68Y26         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.984    rfdc_test_inst/rfdc_test_struct/snapshot23/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot45/ss/dat_del/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.079ns (5.016%)  route 1.496ns (94.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 7.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.001ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.838     2.073    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/clk
    SLICE_X98Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.152 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/Q
                         net (fo=1, routed)           1.496     3.648    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/dat_del/d[21]
    SLICE_X81Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/dat_del/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.643     7.430    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/dat_del/clk
    SLICE_X81Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/dat_del/op_mem_20_24_reg[0][21]/C
                         clock pessimism             -0.532     6.898    
                         clock uncertainty           -0.072     6.827    
    SLICE_X81Y15         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.852    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/dat_del/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.388ns (26.796%)  route 1.060ns (73.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 7.520 - 5.000 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.937     2.172    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[73])
                                                      0.388     2.636 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[73]
                         net (fo=1, routed)           1.060     3.696    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/d[25]
    SLICE_X101Y13        FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.733     7.520    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/clk
    SLICE_X101Y13        FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/C
                         clock pessimism             -0.527     6.993    
                         clock uncertainty           -0.072     6.922    
    SLICE_X101Y13        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.947    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay6/op_mem_20_24_reg[0][25]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.369ns (26.207%)  route 1.039ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns = ( 7.529 - 5.000 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.742ns (routing 0.001ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.937     2.172    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[25])
                                                      0.369     2.617 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[25]
                         net (fo=1, routed)           1.039     3.656    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay6/d[9]
    SLICE_X99Y4          FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.742     7.529    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay6/clk
    SLICE_X99Y4          FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
                         clock pessimism             -0.527     7.002    
                         clock uncertainty           -0.072     6.931    
    SLICE_X99Y4          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.956    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot67/ss/dat_del/op_mem_20_24_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.076ns (5.170%)  route 1.394ns (94.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 7.430 - 5.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.001ns, distribution 0.836ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.837     2.072    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/clk
    SLICE_X99Y13         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y13         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][16]/Q
                         net (fo=1, routed)           1.394     3.542    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/dat_del/d[16]
    SLICE_X81Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/dat_del/op_mem_20_24_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.643     7.430    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/dat_del/clk
    SLICE_X81Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/dat_del/op_mem_20_24_reg[0][16]/C
                         clock pessimism             -0.532     6.898    
                         clock uncertainty           -0.072     6.827    
    SLICE_X81Y15         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.852    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/dat_del/op_mem_20_24_reg[0][16]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.353ns (25.880%)  route 1.011ns (74.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 7.514 - 5.000 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.937     2.172    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[118])
                                                      0.353     2.601 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[118]
                         net (fo=1, routed)           1.011     3.612    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/d[6]
    SLICE_X98Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.727     7.514    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/clk
    SLICE_X98Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
                         clock pessimism             -0.527     6.987    
                         clock uncertainty           -0.072     6.916    
    SLICE_X98Y15         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.941    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  3.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rfdc_test_snapshot67_ss_ctrl/sBus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Net Delay (Source):      0.759ns (routing 0.001ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.001ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.759     2.546    rfdc_test_snapshot67_ss_ctrl/IP_CLK
    SLICE_X68Y27         FDRE                                         r  rfdc_test_snapshot67_ss_ctrl/sBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.606 r  rfdc_test_snapshot67_ss_ctrl/sBus_reg[1]/Q
                         net (fo=1, routed)           0.080     2.686    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X68Y28         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.897     2.132    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X68Y28         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.473     2.605    
    SLICE_X68Y28         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.665    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.058ns (48.333%)  route 0.062ns (51.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Net Delay (Source):      0.780ns (routing 0.001ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.001ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.780     2.567    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X68Y16         FDSE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y16         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.625 r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/Q
                         net (fo=3, routed)           0.062     2.687    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/shift/ip[0]
    SLICE_X68Y16         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.901     2.136    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/shift/clk
    SLICE_X68Y16         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/shift/op_mem_46_20_reg[0][18]/C
                         clock pessimism              0.464     2.601    
    SLICE_X68Y16         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.661    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/shift/op_mem_46_20_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rfdc_test_snapshot01_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.059ns (40.972%)  route 0.085ns (59.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      0.783ns (routing 0.001ns, distribution 0.782ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.001ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.783     2.570    rfdc_test_snapshot01_ss_ctrl/IP_CLK
    SLICE_X70Y18         FDRE                                         r  rfdc_test_snapshot01_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y18         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.629 r  rfdc_test_snapshot01_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.085     2.714    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X70Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.911     2.146    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X70Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.474     2.620    
    SLICE_X70Y17         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.682    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.038ns (42.222%)  route 0.052ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Net Delay (Source):      0.496ns (routing 0.000ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.566ns (routing 0.001ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.496     1.446    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X69Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y15         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.484 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/Q
                         net (fo=1, routed)           0.052     1.536    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[1]
    SLICE_X69Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.566     1.154    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X69Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                         clock pessimism              0.298     1.452    
    SLICE_X69Y15         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.498    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.037ns (22.840%)  route 0.125ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.495ns (routing 0.000ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.001ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.495     1.445    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/clk
    SLICE_X67Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y17         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.482 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.125     1.607    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/weB
    RAMB36_X6Y3          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.640     1.228    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X6Y3          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.572    
    RAMB36_X6Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.569    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      0.498ns (routing 0.000ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.498     1.448    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X66Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.486 r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].fde_used.u2/Q
                         net (fo=1, routed)           0.053     1.539    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[1]
    SLICE_X66Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.569     1.157    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X66Y15         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
                         clock pessimism              0.297     1.454    
    SLICE_X66Y15         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.500    rfdc_test_inst/rfdc_test_struct/snapshot01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.037ns (22.699%)  route 0.126ns (77.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.495ns (routing 0.000ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.001ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.495     1.445    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/clk
    SLICE_X67Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y17         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.482 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.126     1.608    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/weB
    RAMB36_X6Y3          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.640     1.228    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X6Y3          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.572    
    RAMB36_X6Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.569    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.037ns (22.699%)  route 0.126ns (77.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.495ns (routing 0.000ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.001ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.495     1.445    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/clk
    SLICE_X67Y17         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y17         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.482 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.126     1.608    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/weB
    RAMB36_X6Y3          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.640     1.228    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X6Y3          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.572    
    RAMB36_X6Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.003     1.569    axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.496ns (routing 0.000ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.001ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.496     1.446    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X68Y14         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y14         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.485 r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=1, routed)           0.054     1.539    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[3]
    SLICE_X68Y14         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.563     1.151    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X68Y14         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.301     1.452    
    SLICE_X68Y14         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.499    rfdc_test_inst/rfdc_test_struct/snapshot45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rfdc_test_snapshot67_ss_ctrl/sBus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Net Delay (Source):      0.759ns (routing 0.001ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.001ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.759     2.546    rfdc_test_snapshot67_ss_ctrl/IP_CLK
    SLICE_X68Y27         FDRE                                         r  rfdc_test_snapshot67_ss_ctrl/sBus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.606 r  rfdc_test_snapshot67_ss_ctrl/sBus_reg[2]/Q
                         net (fo=1, routed)           0.103     2.709    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X68Y28         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=549, routed)         0.897     2.132    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X68Y28         FDRE                                         r  rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.473     2.605    
    SLICE_X68Y28         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.667    rfdc_test_inst/rfdc_test_struct/snapshot67/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y14  rfdc_test_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y2   rfdc_test_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y0            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X6Y2           axi4lite_interconnect/axi4lite_snapshot01_ss_bram_inst/ipb_snapshot01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X6Y5           axi4lite_interconnect/axi4lite_snapshot23_ss_bram_inst/ipb_snapshot23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X6Y3           axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X6Y4           axi4lite_interconnect/axi4lite_snapshot67_ss_bram_inst/ipb_snapshot67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y2           zcu111_infr_inst/bufg_sysclk[3]/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCM_X0Y0             zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         5.000       4.350      DSP48E2_X11Y6         rfdc_test_inst/rfdc_test_struct/snapshot01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_test_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_test_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_test_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_test_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y2           axi4lite_interconnect/axi4lite_snapshot01_ss_bram_inst/ipb_snapshot01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y5           axi4lite_interconnect/axi4lite_snapshot23_ss_bram_inst/ipb_snapshot23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y3           axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y4           axi4lite_interconnect/axi4lite_snapshot67_ss_bram_inst/ipb_snapshot67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_test_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_test_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_test_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_test_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y3           axi4lite_interconnect/axi4lite_snapshot45_ss_bram_inst/ipb_snapshot45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y2           axi4lite_interconnect/axi4lite_snapshot01_ss_bram_inst/ipb_snapshot01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y5           axi4lite_interconnect/axi4lite_snapshot23_ss_bram_inst/ipb_snapshot23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y4           axi4lite_interconnect/axi4lite_snapshot67_ss_bram_inst/ipb_snapshot67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.979ns (13.777%)  route 6.127ns (86.223%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.834ns = ( 11.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.574ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.750 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.776    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X70Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     8.858 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.177     9.035    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X70Y70         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     9.088 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_3/O
                         net (fo=1, routed)           0.168     9.256    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[12]
    SLICE_X72Y70         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     9.308 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.059     9.367    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X72Y70         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.652    11.834    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X72Y70         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.124    11.958    
                         clock uncertainty           -0.130    11.828    
    SLICE_X72Y70         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.853    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.899ns (13.099%)  route 5.964ns (86.901%))
  Logic Levels:           8  (CARRY8=2 LUT6=6)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.574ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.750 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.776    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X70Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.832 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.169     9.001    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X70Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     9.052 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.072     9.124    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X70Y70         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.653    11.835    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y70         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.124    11.959    
                         clock uncertainty           -0.130    11.829    
    SLICE_X70Y70         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.854    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 0.919ns (13.481%)  route 5.898ns (86.519%))
  Logic Levels:           8  (CARRY8=2 LUT6=6)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.574ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.750 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.776    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X70Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     8.852 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.124     8.976    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X71Y69         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     9.027 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.051     9.078    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X71Y69         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.643    11.825    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y69         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.124    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X71Y69         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.844    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.877ns (12.886%)  route 5.929ns (87.114%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     8.784 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.183     8.967    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X71Y68         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     9.018 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.049     9.067    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.641    11.823    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X71Y68         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.842    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.909ns (13.366%)  route 5.892ns (86.634%))
  Logic Levels:           8  (CARRY8=2 LUT6=6)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.574ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.750 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.776    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X70Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     8.843 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.121     8.964    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X71Y69         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     9.014 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.048     9.062    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X71Y69         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.643    11.825    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y69         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.124    11.949    
                         clock uncertainty           -0.130    11.819    
    SLICE_X71Y69         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.844    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 0.856ns (12.655%)  route 5.908ns (87.345%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     8.764 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.162     8.926    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X71Y68         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     8.976 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.049     9.025    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.641    11.823    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X71Y68         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.842    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 0.891ns (13.184%)  route 5.867ns (86.816%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     8.799 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.122     8.921    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X71Y68         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     8.971 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.048     9.019    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.641    11.823    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X71Y68         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.842    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 0.875ns (12.963%)  route 5.875ns (87.037%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     8.798 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.128     8.926    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X71Y68         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.961 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.050     9.011    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.641    11.823    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y68         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X71Y68         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.842    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.862ns (12.763%)  route 5.892ns (87.237%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.574ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.139     8.697 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[3]
                         net (fo=1, routed)           0.128     8.825    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_12
    SLICE_X70Y67         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     8.948 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[4]_i_1/O
                         net (fo=1, routed)           0.067     9.015    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[4]
    SLICE_X70Y67         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.653    11.835    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y67         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/C
                         clock pessimism              0.124    11.959    
                         clock uncertainty           -0.130    11.829    
    SLICE_X70Y67         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.854    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 0.771ns (11.592%)  route 5.880ns (88.408%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.632ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.574ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.035     2.261    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.339 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[13]/Q
                         net (fo=66, routed)          3.322     5.661    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[7]
    SLICE_X116Y116       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.785 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_dwe_mon_INST_0_i_3/O
                         net (fo=10, routed)          0.212     5.997    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X114Y115       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.087 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.319     6.406    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X114Y96        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.554 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.564     8.118    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X72Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.241 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.045     8.286    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y70         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     8.323 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.235     8.558    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X70Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     8.692 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.124     8.816    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X70Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     8.853 r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.059     8.912    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[3]
    SLICE_X70Y67         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.653    11.835    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y67         FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.124    11.959    
                         clock uncertainty           -0.130    11.829    
    SLICE_X70Y67         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.854    rfdc_test_rfdc_V0_1/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.860ns (routing 0.574ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.632ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.860     2.042    rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/s_axi_aclk
    SLICE_X112Y96        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.101 r  rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_reg/Q
                         net (fo=3, routed)           0.111     2.212    rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_reg_0
    SLICE_X113Y96        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.115     2.341    rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/s_axi_aclk
    SLICE_X113Y96        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.189     2.152    
    SLICE_X113Y96        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.212    rfdc_test_rfdc_V0_1/inst/i_rfdc_usp_rf_data_converter_0_0_overvol_irq/i_adc11_overvol_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 rfdc_test_rfdc_V0_1/inst/adc3_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc3_restart_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.123%)  route 0.087ns (50.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.874ns (routing 0.574ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.125ns (routing 0.632ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.874     2.056    rfdc_test_rfdc_V0_1/inst/s_axi_aclk
    SLICE_X112Y111       FDRE                                         r  rfdc_test_rfdc_V0_1/inst/adc3_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.117 r  rfdc_test_rfdc_V0_1/inst/adc3_restart_reg/Q
                         net (fo=2, routed)           0.063     2.180    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/adc3_restart_pending_reg_0
    SLICE_X111Y111       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.203 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/adc3_restart_pending_i_1/O
                         net (fo=1, routed)           0.024     2.227    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config_n_109
    SLICE_X111Y111       FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc3_restart_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.125     2.351    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X111Y111       FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc3_restart_pending_reg/C
                         clock pessimism             -0.189     2.162    
    SLICE_X111Y111       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.222    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/adc3_restart_pending_reg
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.804ns (routing 0.574ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.632ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.804     1.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y40         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.045 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.115     2.160    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4]
    SLICE_X29Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.053     2.279    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.189     2.090    
    SLICE_X29Y39         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.152    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.863ns (routing 0.574ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.632ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.863     2.045    rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/s_axi_aclk
    SLICE_X115Y97        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y97        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.105 r  rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[0]/Q
                         net (fo=8, routed)           0.070     2.175    rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/Q[0]
    SLICE_X114Y96        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.198 r  rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count[5]_i_1/O
                         net (fo=1, routed)           0.024     2.222    rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/p_0_in[5]
    SLICE_X114Y96        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.115     2.341    rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/s_axi_aclk
    SLICE_X114Y96        FDRE                                         r  rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[5]/C
                         clock pessimism             -0.189     2.152    
    SLICE_X114Y96        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.212    rfdc_test_rfdc_V0_1/inst/i_adc0_reset_count/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.820ns (routing 0.574ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.064ns (routing 0.632ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.820     2.002    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.062 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.111     2.173    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X29Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.064     2.290    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.189     2.101    
    SLICE_X29Y14         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.163    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.811ns (routing 0.574ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.632ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.811     1.993    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y49         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.051 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.119     2.170    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X28Y49         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.061     2.287    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.189     2.098    
    SLICE_X28Y49         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.160    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.852ns (routing 0.574ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.632ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.852     2.034    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X111Y123       FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.095 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[1]/Q
                         net (fo=6, routed)           0.060     2.155    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg__0[1]
    SLICE_X112Y123       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     2.177 r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_2__3/O
                         net (fo=1, routed)           0.030     2.207    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_0_in__0[5]
    SLICE_X112Y123       FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.093     2.319    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X112Y123       FDRE                                         r  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[5]/C
                         clock pessimism             -0.183     2.136    
    SLICE_X112Y123       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.196    rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.061ns (33.516%)  route 0.121ns (66.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.811ns (routing 0.574ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.632ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.811     1.993    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y49         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.054 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.121     2.175    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X28Y49         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.061     2.287    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.189     2.098    
    SLICE_X28Y49         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.160    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.827ns (routing 0.574ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.632ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.827     2.009    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.067 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[4]/Q
                         net (fo=2, routed)           0.069     2.136    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[4]
    SLICE_X25Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.069     2.295    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[4]/C
                         clock pessimism             -0.239     2.056    
    SLICE_X25Y16         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.118    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.826ns (routing 0.574ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.632ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.826     2.008    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.066 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]/Q
                         net (fo=3, routed)           0.071     2.137    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[3]
    SLICE_X25Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.070     2.296    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X25Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]/C
                         clock pessimism             -0.239     2.057    
    SLICE_X25Y15         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.119    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[134]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_test_rfdc_V0_1/inst/rfdc_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.079ns (3.707%)  route 2.052ns (96.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 11.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.574ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.052     4.365    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X61Y19         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.635    11.817    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X61Y19         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.176    11.993    
                         clock uncertainty           -0.130    11.863    
    SLICE_X61Y19         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.797    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.079ns (3.707%)  route 2.052ns (96.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 11.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.574ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.052     4.365    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X61Y19         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.635    11.817    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X61Y19         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.176    11.993    
                         clock uncertainty           -0.130    11.863    
    SLICE_X61Y19         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.797    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.079ns (3.709%)  route 2.051ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.574ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.051     4.364    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aresetn
    SLICE_X61Y20         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.634    11.816    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aclk
    SLICE_X61Y20         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][14]/C
                         clock pessimism              0.176    11.992    
                         clock uncertainty           -0.130    11.862    
    SLICE_X61Y20         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.796    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][14]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.079ns (3.709%)  route 2.051ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.574ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.051     4.364    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aresetn
    SLICE_X61Y20         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.634    11.816    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aclk
    SLICE_X61Y20         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][15]/C
                         clock pessimism              0.176    11.992    
                         clock uncertainty           -0.130    11.862    
    SLICE_X61Y20         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.796    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][15]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.079ns (3.711%)  route 2.050ns (96.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 11.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.574ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.050     4.363    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X61Y21         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.633    11.815    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X61Y21         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.176    11.991    
                         clock uncertainty           -0.130    11.861    
    SLICE_X61Y21         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.795    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.079ns (3.711%)  route 2.050ns (96.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 11.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.574ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.050     4.363    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X61Y21         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.633    11.815    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X61Y21         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.176    11.991    
                         clock uncertainty           -0.130    11.861    
    SLICE_X61Y21         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.795    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.079ns (3.711%)  route 2.050ns (96.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 11.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.574ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.050     4.363    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X61Y21         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.633    11.815    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X61Y21         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.176    11.991    
                         clock uncertainty           -0.130    11.861    
    SLICE_X61Y21         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.795    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.795    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.079ns (3.709%)  route 2.051ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.574ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.051     4.364    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X63Y20         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.636    11.818    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X63Y20         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]/C
                         clock pessimism              0.176    11.994    
                         clock uncertainty           -0.130    11.864    
    SLICE_X63Y20         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.798    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][21]
  -------------------------------------------------------------------
                         required time                         11.798    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.079ns (3.709%)  route 2.051ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.574ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.051     4.364    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X63Y20         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.636    11.818    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X63Y20         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]/C
                         clock pessimism              0.176    11.994    
                         clock uncertainty           -0.130    11.864    
    SLICE_X63Y20         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.798    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][22]
  -------------------------------------------------------------------
                         required time                         11.798    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.079ns (3.711%)  route 2.050ns (96.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 11.817 - 10.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.632ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.574ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        2.008     2.234    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y38         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.313 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=990, routed)         2.050     4.363    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X63Y21         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.635    11.817    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X63Y21         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/C
                         clock pessimism              0.176    11.993    
                         clock uncertainty           -0.130    11.863    
    SLICE_X63Y21         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.797    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  7.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot01_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.110     1.293    rfdc_test_snapshot01_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot01_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.164     1.311    rfdc_test_snapshot01_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot01_ss_status/sBusValid_reg/C
                         clock pessimism             -0.146     1.165    
    SLICE_X70Y20         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_test_snapshot01_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot01_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.110     1.293    rfdc_test_snapshot01_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot01_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.164     1.311    rfdc_test_snapshot01_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot01_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.146     1.165    
    SLICE_X70Y20         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.145    rfdc_test_snapshot01_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot23_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_snapshot23_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot23_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_snapshot23_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot23_ss_status/sBusValid_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_snapshot23_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot23_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_snapshot23_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot23_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_snapshot23_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot23_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_snapshot23_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot45_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_snapshot45_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot45_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_snapshot45_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot45_ss_status/sBusValid_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_snapshot45_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot45_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_snapshot45_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot45_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_snapshot45_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot45_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_snapshot45_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot67_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_snapshot67_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot67_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_snapshot67_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot67_ss_status/sBusValid_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_snapshot67_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_snapshot67_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_snapshot67_ss_status/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_snapshot67_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_snapshot67_ss_status/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_snapshot67_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_snapshot67_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_sync_state/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_sync_state/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_sync_state/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_sync_state/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_sync_state/sBusValid_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_sync_state/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_test_sync_state/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.025ns (routing 0.341ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.382ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.025     1.145    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y19         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.183 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.109     1.292    rfdc_test_sync_state/IP_RESET
    SLICE_X70Y20         FDCE                                         f  rfdc_test_sync_state/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6397, routed)        1.162     1.309    rfdc_test_sync_state/IP_CLK
    SLICE_X70Y20         FDCE                                         r  rfdc_test_sync_state/vBusValidTmp_reg/C
                         clock pessimism             -0.146     1.163    
    SLICE_X70Y20         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.143    rfdc_test_sync_state/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.149    





