<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>I</title><link rel="Prev" href="glossary.44.08.htm" title="Previous" /><link rel="Next" href="glossary.44.10.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/glossary.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pTDDelFLyHdWaQcks9aP_002bmQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Glossary/glossary.44.09.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="glossary.44.01.htm#1197577">Glossary</a> &gt; I</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1197577" class="Heading1"><span></span>I</h2><h5 id="ww1197584" class="GlossTerm"><span></span>I2C</h5><p id="ww1197582" class="GlossDef"><span></span>I2C is an abbreviation for inter-integrated circuit, a multi-master serial single-ended computer bus that attaches low-speed peripherals to a motherboard, embedded system, cellphone, or other electronic device. </p><h5 id="ww1197578" class="GlossTerm"><span></span>I/O blocks</h5><p id="ww1197579" class="GlossDef"><span></span>I/O blocks are the input/output logic of a device containing a pin.</p><h5 id="ww1197571" class="GlossTerm"><span></span>I/O marker</h5><p id="ww1188567" class="GlossDef"><span></span>An I/O marker is an indicator that identifies a net name as a device input, output, or bidirectional signal. It establishes net polarity (direction of signal flow) and indicates that the net is externally accessible.</p><h5 id="ww1188568" class="GlossTerm"><span></span>I/O pads</h5><p id="ww1188569" class="GlossDef"><span></span>I/O pads are the input/output pads that interface between the design logic and the pins of the device.</p><h5 id="ww1188570" class="GlossTerm"><span></span>IBIS model</h5><p id="ww1188571" class="GlossDef"><span></span>An IBIS, or I/O Buffer Information Specification (IBIS), model is a standard simulation format for modeling the behavior of a digital integrated circuit’s input/output (I/O) pins and buffers.</p><h5 id="ww1188572" class="GlossTerm"><span></span>IBUF</h5><p id="ww1188573" class="GlossDef"><span></span>IBUF is an abbreviation for input buffer, which is an input I/O buffer from a pin to the global routing pool.</p><h5 id="ww1188574" class="GlossTerm"><span></span>IEEE</h5><p id="ww1188575" class="GlossDef"><span></span>IEEE is an abbreviation for Institute of Electrical and Electronic Engineers, an engineering society.</p><h5 id="ww1188576" class="GlossTerm"><span></span>IEEE 1164 Standard</h5><p id="ww1188577" class="GlossDef"><span></span>The IEEE 1164 Standard is the standard for Verilog HDL supported by Open Verilog International.</p><h5 id="ww1188578" class="GlossTerm"><span></span>impedance</h5><p id="ww1188579" class="GlossDef"><span></span>Impedance is the sum of all resistance and reactance of a circuit to the flow of alternating current. It is the opposition that a component in a circuit offers to the flow of alternating current at a given frequency. If the frequency changes, the impedance changes, too. It is similar to resistance but applies to AC circuits.</p><h5 id="ww1188580" class="GlossTerm"><span></span>implementation</h5><p id="ww1202225" class="GlossDef"><span></span>Implementation is 1) The synthesis and translation, mapping, placement, and routing phases of the design process. See <a href="../../Reference%20Guides/Glossary/glossary.44.04.htm#ww1188249" title="D">design implementation</a>. 2) A version of a design project in Lattice Diamond. Each implementation defines the design structural elements and is associated with a specific strategy. See also <a href="../../Reference%20Guides/Glossary/glossary.44.18.htm#ww1202140" title="S">strategy</a>.</p><h5 id="ww1202226" class="GlossTerm"><span></span>implementation engine</h5><p id="ww1202227" class="GlossDef"><span></span>The implementation engine is a PAR multi-run job option that enables you to use multiple machines (nodes) that are networked together, significantly reducing the total amount of time to completion.</p><h5 id="ww1188586" class="GlossTerm"><span></span>indelay</h5><p id="ww1188587" class="GlossDef"><span></span>Indelay is extra routing delay inserted in MachXO devices on the path from the input pad if you set a hold-time constraint.</p><h5 id="ww1188588" class="GlossTerm"><span></span>inductance</h5><p id="ww1188589" class="GlossDef"><span></span>Inductance is 1) A property of an electric circuit by which a changing magnetic field creates an electromotive force, or voltage, in that circuit or a nearby circuit. 2) A property of an electric circuit that opposes any change in current.</p><h5 id="ww1188590" class="GlossTerm"><span></span>inductive reactance</h5><p id="ww1188591" class="GlossDef"><span></span>Inductive reactance is the opposition to the flow of AC current produced by an inductor. It is measured in ohms and varies in direct proportion to the frequency.</p><h5 id="ww1188592" class="GlossTerm"><span></span>.ini (epic)</h5><p id="ww1188593" class="GlossDef"><span></span>An .ini file (EPIC) is an EPIC Device Editor initialization file. During installation, an EPIC initialization file named epic.ini is placed in the software that is specific to each supported architecture in $FOUNDRY/data, where $FOUNDRY is the path pointed to/defined by the $FOUNDRY environment variable.</p><h5 id="ww1188594" class="GlossTerm"><span></span>.ini (epicuser)</h5><p id="ww1188595" class="GlossDef"><span></span>The .ini file (EPICUSER) is a file that enables you to customize an epic.ini file. You create the epicuser.ini file in your home directory. This file can be used to modify or add to the epic.ini file so that it performs any commands that you want when the EPIC window opens.</p><h5 id="ww1188596" class="GlossTerm"><span></span>input pad registers and latches</h5><p id="ww1188597" class="GlossDef"><span></span>Input pad registers and latches are D-type registers or latches located in the I/O pad sections of the device.</p><h5 id="ww1193084" class="GlossTerm"><span></span>inrush current</h5><p id="ww1193079" class="GlossDef"><span></span>Inrush current is the peak instantaneous current drawn by a power supply when it is first turned on.</p><h5 id="ww1188598" class="GlossTerm"><span></span>insert debug</h5><p id="ww1188602" class="GlossDef"><span></span>See <a href="../../Reference%20Guides/Glossary/glossary.44.04.htm#ww1188217" title="D">debug insertion</a>.</p><h5 id="ww1188603" class="GlossTerm"><span></span>instance</h5><p id="ww1188604" class="GlossDef"><span></span>An instance is an occurrence or implementation of a specific gate or hierarchical element in a design or netlist (for example, a component, net, site, or macro). The term “symbol” often describes instances in a schematic drawing. Instances are interconnected by pins and nets. Pins are ports through which connections are made from an instance to a net. A design that is flattened to its lowest-level constituents is described with primitive instances.</p><h5 id="ww1188605" class="GlossTerm"><span></span>instantiation</h5><p id="ww1188606" class="GlossDef"><span></span>Instantiation is the process of placing a symbol that represents a primitive or a macro in a design or netlist. It is also used as a synonym for “instance.”</p><h5 id="ww1188607" class="GlossTerm"><span></span>interconnect</h5><p id="ww1188608" class="GlossDef"><span></span>Interconnect refers to the physical wires and vias that electrically connect gates and other components in an integrated circuit.</p><h5 id="ww1188610" class="GlossTerm"><span></span>internal database</h5><p id="ww1188611" class="GlossDef"><span></span>An internal database is the database generated in Diamond after you have created a project and imported the design files. The input for this database is an EDIF file, which can be generated from a standalone synthesis tool and imported into Diamond or created automatically from a Verilog or VHDL design using the integrated synthesis flow within the Diamond software. When you run the Translate Design process, Diamond converts the EDIF file to a Lattice Semiconductor internal database. If the design uses parameterized modules and IP cores (Lattice Semiconductor LPMs and LatticeCOREs), or user firm macros, the cores are expanded in this process.</p><h5 id="ww1188612" class="GlossTerm"><span></span>internal net</h5><p id="ww1188613" class="GlossDef"><span></span>An internal net is a net within the macro library file that does not have a connection to any of the macro’s external pins.</p><h5 id="ww1188614" class="GlossTerm"><span></span>IOB</h5><p id="ww1188615" class="GlossDef"><span></span>IOB is an abbreviation for an input/output block.</p><h5 id="ww1197136" class="GlossTerm"><span></span>.ior</h5><p id="ww1203034" class="GlossDef"><span></span>An .ior file is an I/O Timing Analysis Report that provides worst case I/O summaries for a placed and routed design. For each input data port in the design, it provides the setup and hold time requirements; for each output port, it provides the min/max clock-to-out delay. The .ior file is generated when you run the I/O Timing Analysis process in the Lattice Diamond Process view.</p><h5 id="ww1188616" class="GlossTerm"><span></span>iotiming</h5><p id="ww1188617" class="GlossDef"><span></span>Iotiming is a command-line program that generates the I/O Timing report (.ior) for a placed and routed design. It is equivalent to the I/O Timing Analysis process in the Lattice Diamond Process view.</p><h5 id="ww1188618" class="GlossTerm"><span></span>IP core</h5><p id="ww1188619" class="GlossDef"><span></span>An IP, or intellectual property, core is a block of logic that can be used in making ASICs and FPGAs. Examples of IP cores are UARTs, CPUs, ethernet controllers, and PCI interfaces.</p><h5 id="ww1188620" class="GlossTerm"><span></span>IPexpress</h5><p id="ww1194416" class="GlossDef"><span></span>IPexpress is an application that enables you to generate parameterized modules and IP cores from templates supplied by Lattice Semiconductor and third-party vendors.</p><h5 id="ww1194417" class="GlossTerm"><span></span>.ipx	</h5><p id="ww1203085" class="GlossDef"><span></span>An .ipx file is a manifest file. This file is loaded into IPexpress so that modifications can be made to the module.</p><h5 id="ww1188622" class="GlossTerm"><span></span>IR drop</h5><p id="ww1188623" class="GlossDef"><span></span>IR drop is a reduction in voltage that occurs on the VDD network of an integrated circuit because of the current flowing through the resistance of the VDD network itself.</p><h5 id="ww1188624" class="GlossTerm"><span></span>IRQ</h5><p id="ww1188625" class="GlossDef"><span></span>IRQ is an abbreviation for interrupt request, which is the means by which a hardware component requests computing time from the CPU. There are 16 IRQ assignments (0-15), each representing a different physical (or virtual) piece of hardware. For example, IRQ0 is reserved for the system timer, while IRQ1 is reserved for the keyboard. The lower the number, the more critical the function.</p><h5 id="ww1197300" class="GlossTerm"><span></span>ISC</h5><p id="ww1197305" class="GlossDef"><span></span>ISC is an abbreviation for In System Configuration, a data file standard based on the IEEE 1532 standard for programming one or more compliant devices concurrently while they are mounted on a board or embedded in a system.</p><h5 id="ww1188627" class="GlossTerm"><span></span>ISO</h5><p id="ww1188628" class="GlossDef"><span></span>ISO is an abbreviation for the International Standards Organization, which is an international collaboration of many different organizations that set industry standards for manufacturing companies. In the U.S., the American National Standards Institute is an industry-sponsored group that belongs to ISO. See also <a href="../../Reference%20Guides/Glossary/glossary.44.01.htm#ww1187915" title="Glossary">ANSI</a>.</p><h5 id="ww1188632" class="GlossTerm"><span></span>ISO9000</h5><p id="ww1188633" class="GlossDef"><span></span>ISO9000 is a standard of quality for manufacturing companies. See also <a href="../../Reference%20Guides/Glossary/glossary.44.09.htm#ww1188627" title="I">ISO</a>.</p><h5 id="ww1188637" class="GlossTerm"><span></span>ISP</h5><p id="ww1188638" class="GlossDef"><span></span>ISP is an abbreviation for in-system programmable, a four- or five-wire serial programming scheme with internally generated programming voltages. There are two types in Lattice Semiconductor devices: Lattice ISP, and IEEE 1149.1 TAP/BSCAN programming.</p><h5 id="ww1200637" class="GlossTerm"><span></span>ispClock</h5><p id="ww1200652" class="GlossDef"><span></span>ispClock is a family of Lattice Semiconductor analog devices that can be programmed in-system to generate multiple clock frequencies, compensate each output for differences in clock trace lengths, match trace impedances and drive clock nets with different signaling requirements. Programmable features of ispClock devices can be configured using the Lattice PAC-Designer® software. See also <a href="../../Reference%20Guides/Glossary/glossary.44.15.htm#ww1200304" title="P">PAC-Designer</a>.</p><h5 id="ww1188649" class="GlossTerm"><span></span>ispPAC</h5><p id="ww1188650" class="GlossDef"><span></span>ispPAC (Programmable Analog Circuits) is a group of Lattice Semiconductor programmable analog devices that offers WYSIWYG analog design results. Programmable features can be configured using the Lattice PAC-Designer software. ispPAC devices include Power Manager, Platform Manager, and ispClock. See also <a href="../../Reference%20Guides/Glossary/glossary.44.15.htm#ww1200304" title="P">PAC-Designer</a>. </p><h5 id="ww1188651" class="GlossTerm"><span></span>ispSTREAM</h5><p id="ww1188652" class="GlossDef"><span></span>ispSTREAM is a utility that converts JEDEC files to a bit-packed format, which consumes one-eighth the storage space of the original file. See also <a href="../../Reference%20Guides/Glossary/glossary.44.10.htm#ww1188671" title="J">JEDEC</a>.</p><h5 id="ww1188656" class="GlossTerm"><span></span>ispVM System</h5><p id="ww1188657" class="GlossDef"><span></span>ispVM System is Lattice Semiconductor’s second-generation device download technology, which is used to program, or configure, JTAG programmable devices. It is based on the concept of a portable virtual machine which provides multi-vendor programming support, improved performance, and increased functionality.</p><h5 id="ww1188660" class="GlossTerm"><span></span>ISR</h5><p id="ww1188661" class="GlossDef"><span></span>ISR is an abbreviation for interrupt service routine, which is a set of instructions in an operating system that executes in response to an interrupt.</p><h5 id="ww1188662" class="GlossTerm"><span></span>ISS</h5><p id="ww1188663" class="GlossDef"><span></span>ISS is an abbreviation for instruction set simulator, which is a simulation model that imitates the behavior of a microprocessor. Often included in a debugger such as GDB, an ISS enables you to develop and debug a software program while the target hardware is still under development</p><h5 id="ww1188664" class="GlossTerm"><span></span>iterated instance</h5><p id="ww1188665" class="GlossDef"><span></span>An iterated instance is a single symbol instance that represents multiple instances in a parallel connection.</p><h5 id="ww1188666" class="GlossTerm"><span></span>iterative routing</h5><p id="ww1188667" class="GlossDef"><span></span>Iterative routing is the first stage of routing, where the router performs an iterative procedure to converge on a solution that routes the design to completion or minimizes the number of unrouted nets.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>