Design Name: Edge_Circuit_Designer
Run Directory: /home/passant/efabless/caravel_user_project/openlane/Edge_Circuit_Designer/runs/23_07_19_18_14
----------------------------------------

Magic DRC Summary:
Source: /home/passant/efabless/caravel_user_project/openlane/Edge_Circuit_Designer/runs/23_07_19_18_14/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/passant/efabless/caravel_user_project/openlane/Edge_Circuit_Designer/runs/23_07_19_18_14/logs/signoff/41-Edge_Circuit_Designer.lef.lvs.log
Number of nets: 891                        |Number of nets: 891                        
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /home/passant/efabless/caravel_user_project/openlane/Edge_Circuit_Designer/runs/23_07_19_18_14/logs/signoff/43-arc.log
Pin violations: 4
Net violations: 3
