

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Sun Mar 24 13:55:37 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.04|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  897|  897|  897|  897|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  381|  381|         3|          -|          -|   127|    no    |
        |- Loop 2  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_s)
	6  / (tmp_s)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond_i)
	10  / (exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffIn_data_V = alloca [128 x i32], align 4" [matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffIn_last_V = alloca [128 x i1], align 1" [matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_V_data_V, i1* %in_V_last_V)" [matchedRee/matchFilter.cpp:18]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 1.06ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_V_data_V), !map !98"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !102"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V_data_V), !map !106"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !110"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_data_V, i1* %in_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:5]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_data_V, i1* %out_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:6]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:7]
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_V_data_V, i1* %in_V_last_V)" [matchedRee/matchFilter.cpp:18]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [matchedRee/matchFilter.cpp:18]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i1 } %empty, 1" [matchedRee/matchFilter.cpp:18]
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "br label %1" [matchedRee/matchFilter.cpp:19]

 <State 3> : 4.04ns
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%a = phi i7 [ -1, %0 ], [ %a_1, %2 ]"
ST_3 : Operation 27 [1/1] (1.18ns)   --->   "%tmp_s = icmp eq i7 %a, 0" [matchedRee/matchFilter.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %2" [matchedRee/matchFilter.cpp:19]
ST_3 : Operation 30 [1/1] (1.37ns)   --->   "%a_1 = add i7 %a, -1" [matchedRee/matchFilter.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8 = zext i7 %a_1 to i64" [matchedRee/matchFilter.cpp:20]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_8" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]
ST_3 : Operation 33 [2/2] (2.66ns)   --->   "%buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_8" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]
ST_3 : Operation 35 [2/2] (1.47ns)   --->   "%buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 0" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22]
ST_3 : Operation 37 [1/1] (2.66ns)   --->   "store i32 %tmp_data_V, i32* %buffIn_data_V_addr, align 16" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 0" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22]
ST_3 : Operation 39 [1/1] (1.47ns)   --->   "store i1 %tmp_last_V, i1* %buffIn_last_V_addr, align 4" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 40 [1/1] (1.06ns)   --->   "br label %4" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]

 <State 4> : 2.66ns
ST_4 : Operation 41 [1/2] (2.66ns)   --->   "%buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 42 [1/2] (1.47ns)   --->   "%buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

 <State 5> : 2.66ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = zext i7 %a to i64" [matchedRee/matchFilter.cpp:20]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_7" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]
ST_5 : Operation 45 [1/1] (2.66ns)   --->   "store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 8" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_7" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]
ST_5 : Operation 47 [1/1] (1.47ns)   --->   "store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4" [matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [matchedRee/matchFilter.cpp:19]

 <State 6> : 2.66ns
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i16 [ 0, %3 ], [ %tempQ_V, %5 ]"
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i16 [ 0, %3 ], [ %tempI_V, %5 ]"
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%b_i = phi i8 [ 0, %3 ], [ %b, %5 ]"
ST_6 : Operation 52 [1/1] (1.22ns)   --->   "%exitcond_i = icmp eq i8 %b_i, -128" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_6 : Operation 54 [1/1] (1.39ns)   --->   "%b = add i8 %b_i, 1" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %convol.exit, label %5" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i8 %b_i to i64" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23]
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_2_i" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23]
ST_6 : Operation 58 [2/2] (2.66ns)   --->   "%p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i8 %b_i to i7" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_1, i16 %p_Val2_3)" [matchedRee/matchFilter.h:164->matchedRee/matchFilter.cpp:23]
ST_6 : Operation 61 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_V_data_V, i1* %out_V_last_V, i32 %p_Result_s, i1 %tmp_last_V)" [matchedRee/matchFilter.cpp:24]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 7> : 3.75ns
ST_7 : Operation 62 [1/2] (2.66ns)   --->   "%p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%inI_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 31)" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23]
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%inQ_V = trunc i32 %p_Val2_s to i16" [matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:23]
ST_7 : Operation 65 [1/1] (2.51ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 0, i16 0, i16 0, i16 0, i16 0, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -1, i16 -1, i16 -2, i16 -3, i16 -3, i16 -3, i16 -4, i16 -3, i16 -3, i16 -2, i16 -1, i16 1, i16 4, i16 7, i16 10, i16 13, i16 16, i16 20, i16 23, i16 26, i16 28, i16 30, i16 31, i16 32, i16 31, i16 30, i16 28, i16 26, i16 23, i16 20, i16 16, i16 13, i16 10, i16 7, i16 4, i16 1, i16 -1, i16 -2, i16 -3, i16 -3, i16 -4, i16 -3, i16 -3, i16 -3, i16 -2, i16 -1, i16 -1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 0, i16 0, i16 0, i16 0, i7 %tmp_4)" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = sext i16 %merge_i to i21" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = sext i16 %inI_V to i21" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]
ST_7 : Operation 68 [3/3] (1.09ns)   --->   "%tmp_1_i_cast = mul i21 %tmp, %tmp_1" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = sext i16 %inQ_V to i21" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]
ST_7 : Operation 70 [3/3] (1.09ns)   --->   "%tmp_6_i_cast = mul i21 %tmp, %tmp_3" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 1.09ns
ST_8 : Operation 71 [2/3] (1.09ns)   --->   "%tmp_1_i_cast = mul i21 %tmp, %tmp_1" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [2/3] (1.09ns)   --->   "%tmp_6_i_cast = mul i21 %tmp, %tmp_3" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 9> : 2.95ns
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5_i = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]
ST_9 : Operation 74 [1/3] (0.00ns)   --->   "%tmp_1_i_cast = mul i21 %tmp, %tmp_1" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 75 [1/1] (2.95ns)   --->   "%p_Val2_2 = add i21 %tmp_5_i, %tmp_1_i_cast" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tempI_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_2, i32 5, i32 20)" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23]
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3_i = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_3, i5 0)" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]
ST_9 : Operation 78 [1/3] (0.00ns)   --->   "%tmp_6_i_cast = mul i21 %tmp, %tmp_3" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 79 [1/1] (2.95ns)   --->   "%p_Val2_4 = add i21 %tmp_3_i, %tmp_6_i_cast" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tempQ_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_4, i32 5, i32 20)" [matchedRee/matchFilter.h:161->matchedRee/matchFilter.cpp:23]
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %4" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23]

 <State 10> : 0.00ns
ST_10 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_V_data_V, i1* %out_V_last_V, i32 %p_Result_s, i1 %tmp_last_V)" [matchedRee/matchFilter.cpp:24]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [matchedRee/matchFilter.cpp:25]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a') with incoming values : ('a', matchedRee/matchFilter.cpp:20) [20]  (1.06 ns)

 <State 3>: 4.04ns
The critical path consists of the following:
	'phi' operation ('a') with incoming values : ('a', matchedRee/matchFilter.cpp:20) [20]  (0 ns)
	'add' operation ('a', matchedRee/matchFilter.cpp:20) [26]  (1.37 ns)
	'getelementptr' operation ('buffIn_data_V_addr_1', matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20) [28]  (0 ns)
	'load' operation ('buffIn_data_V_load', matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:16 [29]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('buffIn_data_V_load', matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:16 [29]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('buffIn_data_V_addr_2', matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20) [30]  (0 ns)
	'store' operation (matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20) of variable 'buffIn_data_V_load', matchedRee/matchFilter.h:6->matchedRee/matchFilter.cpp:20 on array 'buffIn.data.V', matchedRee/matchFilter.cpp:16 [31]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'phi' operation ('b') with incoming values : ('b', matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:23) [46]  (0 ns)
	'getelementptr' operation ('buffIn_data_V_addr_3', matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23) [53]  (0 ns)
	'load' operation ('__Val2__', matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:16 [54]  (2.66 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	'load' operation ('__Val2__', matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:23) on array 'buffIn.data.V', matchedRee/matchFilter.cpp:16 [54]  (2.66 ns)
	'mul' operation ('tmp_1_i_cast', matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23) [62]  (1.09 ns)

 <State 8>: 1.09ns
The critical path consists of the following:
	'mul' operation ('tmp_1_i_cast', matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23) [62]  (1.09 ns)

 <State 9>: 2.95ns
The critical path consists of the following:
	'add' operation ('__Val2__', matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:23) [63]  (2.95 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
