#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14fdb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14d8160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x14f0860 .functor NOT 1, L_0x1526630, C4<0>, C4<0>, C4<0>;
L_0x1525e00 .functor XOR 5, L_0x1526260, L_0x1526390, C4<00000>, C4<00000>;
L_0x1526520 .functor XOR 5, L_0x1525e00, L_0x1526480, C4<00000>, C4<00000>;
v0x15226d0_0 .net *"_ivl_10", 4 0, L_0x1526480;  1 drivers
v0x15227d0_0 .net *"_ivl_12", 4 0, L_0x1526520;  1 drivers
v0x15228b0_0 .net *"_ivl_2", 4 0, L_0x15261c0;  1 drivers
v0x1522970_0 .net *"_ivl_4", 4 0, L_0x1526260;  1 drivers
v0x1522a50_0 .net *"_ivl_6", 4 0, L_0x1526390;  1 drivers
v0x1522b80_0 .net *"_ivl_8", 4 0, L_0x1525e00;  1 drivers
v0x1522c60_0 .var "clk", 0 0;
v0x1522d00_0 .var/2u "stats1", 159 0;
v0x1522dc0_0 .var/2u "strobe", 0 0;
v0x1522f10_0 .net "sum_dut", 4 0, L_0x1525e70;  1 drivers
v0x1522fd0_0 .net "sum_ref", 4 0, L_0x15236e0;  1 drivers
v0x1523070_0 .net "tb_match", 0 0, L_0x1526630;  1 drivers
v0x1523110_0 .net "tb_mismatch", 0 0, L_0x14f0860;  1 drivers
v0x15231d0_0 .net "x", 3 0, v0x151ec00_0;  1 drivers
v0x1523290_0 .net "y", 3 0, v0x151ecc0_0;  1 drivers
L_0x15261c0 .concat [ 5 0 0 0], L_0x15236e0;
L_0x1526260 .concat [ 5 0 0 0], L_0x15236e0;
L_0x1526390 .concat [ 5 0 0 0], L_0x1525e70;
L_0x1526480 .concat [ 5 0 0 0], L_0x15236e0;
L_0x1526630 .cmp/eeq 5, L_0x15261c0, L_0x1526520;
S_0x14fbb20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x14d8160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x14e24a0_0 .net *"_ivl_0", 4 0, L_0x15233d0;  1 drivers
L_0x7f63e261e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14f9240_0 .net *"_ivl_3", 0 0, L_0x7f63e261e018;  1 drivers
v0x14e57d0_0 .net *"_ivl_4", 4 0, L_0x1523560;  1 drivers
L_0x7f63e261e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14e27f0_0 .net *"_ivl_7", 0 0, L_0x7f63e261e060;  1 drivers
v0x151e590_0 .net "sum", 4 0, L_0x15236e0;  alias, 1 drivers
v0x151e6c0_0 .net "x", 3 0, v0x151ec00_0;  alias, 1 drivers
v0x151e7a0_0 .net "y", 3 0, v0x151ecc0_0;  alias, 1 drivers
L_0x15233d0 .concat [ 4 1 0 0], v0x151ec00_0, L_0x7f63e261e018;
L_0x1523560 .concat [ 4 1 0 0], v0x151ecc0_0, L_0x7f63e261e060;
L_0x15236e0 .arith/sum 5, L_0x15233d0, L_0x1523560;
S_0x151e900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x14d8160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x151eb20_0 .net "clk", 0 0, v0x1522c60_0;  1 drivers
v0x151ec00_0 .var "x", 3 0;
v0x151ecc0_0 .var "y", 3 0;
E_0x14ebc30/0 .event negedge, v0x151eb20_0;
E_0x14ebc30/1 .event posedge, v0x151eb20_0;
E_0x14ebc30 .event/or E_0x14ebc30/0, E_0x14ebc30/1;
S_0x151eda0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x14d8160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1521f90_0 .net *"_ivl_45", 0 0, L_0x1526050;  1 drivers
v0x1522090_0 .net "carry", 3 0, L_0x1525cd0;  1 drivers
v0x1522170_0 .net "sum", 4 0, L_0x1525e70;  alias, 1 drivers
v0x1522230_0 .net "x", 3 0, v0x151ec00_0;  alias, 1 drivers
v0x15222f0_0 .net "y", 3 0, v0x151ecc0_0;  alias, 1 drivers
L_0x1523de0 .part v0x151ec00_0, 0, 1;
L_0x1523f10 .part v0x151ecc0_0, 0, 1;
L_0x1524640 .part v0x151ec00_0, 1, 1;
L_0x1524770 .part v0x151ecc0_0, 1, 1;
L_0x15248d0 .part L_0x1525cd0, 0, 1;
L_0x1524f70 .part v0x151ec00_0, 2, 1;
L_0x15250e0 .part v0x151ecc0_0, 2, 1;
L_0x1525210 .part L_0x1525cd0, 1, 1;
L_0x15258f0 .part v0x151ec00_0, 3, 1;
L_0x1525a20 .part v0x151ecc0_0, 3, 1;
L_0x1525c30 .part L_0x1525cd0, 2, 1;
L_0x1525cd0 .concat8 [ 1 1 1 1], L_0x1523cd0, L_0x1524530, L_0x1524e60, L_0x15257e0;
LS_0x1525e70_0_0 .concat8 [ 1 1 1 1], L_0x1523820, L_0x1524140, L_0x1524a70, L_0x1525400;
LS_0x1525e70_0_4 .concat8 [ 1 0 0 0], L_0x1526050;
L_0x1525e70 .concat8 [ 4 1 0 0], LS_0x1525e70_0_0, LS_0x1525e70_0_4;
L_0x1526050 .part L_0x1525cd0, 3, 1;
S_0x151ef80 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x151eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x14ff530 .functor XOR 1, L_0x1523de0, L_0x1523f10, C4<0>, C4<0>;
L_0x7f63e261e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1523820 .functor XOR 1, L_0x14ff530, L_0x7f63e261e0a8, C4<0>, C4<0>;
L_0x15238e0 .functor AND 1, L_0x1523de0, L_0x1523f10, C4<1>, C4<1>;
L_0x1523a20 .functor AND 1, L_0x1523f10, L_0x7f63e261e0a8, C4<1>, C4<1>;
L_0x1523b10 .functor OR 1, L_0x15238e0, L_0x1523a20, C4<0>, C4<0>;
L_0x1523c20 .functor AND 1, L_0x1523de0, L_0x7f63e261e0a8, C4<1>, C4<1>;
L_0x1523cd0 .functor OR 1, L_0x1523b10, L_0x1523c20, C4<0>, C4<0>;
v0x151f210_0 .net *"_ivl_0", 0 0, L_0x14ff530;  1 drivers
v0x151f310_0 .net *"_ivl_10", 0 0, L_0x1523c20;  1 drivers
v0x151f3f0_0 .net *"_ivl_4", 0 0, L_0x15238e0;  1 drivers
v0x151f4e0_0 .net *"_ivl_6", 0 0, L_0x1523a20;  1 drivers
v0x151f5c0_0 .net *"_ivl_8", 0 0, L_0x1523b10;  1 drivers
v0x151f6f0_0 .net "a", 0 0, L_0x1523de0;  1 drivers
v0x151f7b0_0 .net "b", 0 0, L_0x1523f10;  1 drivers
v0x151f870_0 .net "cin", 0 0, L_0x7f63e261e0a8;  1 drivers
v0x151f930_0 .net "cout", 0 0, L_0x1523cd0;  1 drivers
v0x151f9f0_0 .net "sum", 0 0, L_0x1523820;  1 drivers
S_0x151fb50 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x151eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15240d0 .functor XOR 1, L_0x1524640, L_0x1524770, C4<0>, C4<0>;
L_0x1524140 .functor XOR 1, L_0x15240d0, L_0x15248d0, C4<0>, C4<0>;
L_0x15241e0 .functor AND 1, L_0x1524640, L_0x1524770, C4<1>, C4<1>;
L_0x1524280 .functor AND 1, L_0x1524770, L_0x15248d0, C4<1>, C4<1>;
L_0x1524370 .functor OR 1, L_0x15241e0, L_0x1524280, C4<0>, C4<0>;
L_0x1524480 .functor AND 1, L_0x1524640, L_0x15248d0, C4<1>, C4<1>;
L_0x1524530 .functor OR 1, L_0x1524370, L_0x1524480, C4<0>, C4<0>;
v0x151fdb0_0 .net *"_ivl_0", 0 0, L_0x15240d0;  1 drivers
v0x151fe90_0 .net *"_ivl_10", 0 0, L_0x1524480;  1 drivers
v0x151ff70_0 .net *"_ivl_4", 0 0, L_0x15241e0;  1 drivers
v0x1520060_0 .net *"_ivl_6", 0 0, L_0x1524280;  1 drivers
v0x1520140_0 .net *"_ivl_8", 0 0, L_0x1524370;  1 drivers
v0x1520270_0 .net "a", 0 0, L_0x1524640;  1 drivers
v0x1520330_0 .net "b", 0 0, L_0x1524770;  1 drivers
v0x15203f0_0 .net "cin", 0 0, L_0x15248d0;  1 drivers
v0x15204b0_0 .net "cout", 0 0, L_0x1524530;  1 drivers
v0x1520600_0 .net "sum", 0 0, L_0x1524140;  1 drivers
S_0x1520760 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x151eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1524a00 .functor XOR 1, L_0x1524f70, L_0x15250e0, C4<0>, C4<0>;
L_0x1524a70 .functor XOR 1, L_0x1524a00, L_0x1525210, C4<0>, C4<0>;
L_0x1524b10 .functor AND 1, L_0x1524f70, L_0x15250e0, C4<1>, C4<1>;
L_0x1524bb0 .functor AND 1, L_0x15250e0, L_0x1525210, C4<1>, C4<1>;
L_0x1524ca0 .functor OR 1, L_0x1524b10, L_0x1524bb0, C4<0>, C4<0>;
L_0x1524db0 .functor AND 1, L_0x1524f70, L_0x1525210, C4<1>, C4<1>;
L_0x1524e60 .functor OR 1, L_0x1524ca0, L_0x1524db0, C4<0>, C4<0>;
v0x15209d0_0 .net *"_ivl_0", 0 0, L_0x1524a00;  1 drivers
v0x1520ab0_0 .net *"_ivl_10", 0 0, L_0x1524db0;  1 drivers
v0x1520b90_0 .net *"_ivl_4", 0 0, L_0x1524b10;  1 drivers
v0x1520c80_0 .net *"_ivl_6", 0 0, L_0x1524bb0;  1 drivers
v0x1520d60_0 .net *"_ivl_8", 0 0, L_0x1524ca0;  1 drivers
v0x1520e90_0 .net "a", 0 0, L_0x1524f70;  1 drivers
v0x1520f50_0 .net "b", 0 0, L_0x15250e0;  1 drivers
v0x1521010_0 .net "cin", 0 0, L_0x1525210;  1 drivers
v0x15210d0_0 .net "cout", 0 0, L_0x1524e60;  1 drivers
v0x1521220_0 .net "sum", 0 0, L_0x1524a70;  1 drivers
S_0x1521380 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x151eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1525390 .functor XOR 1, L_0x15258f0, L_0x1525a20, C4<0>, C4<0>;
L_0x1525400 .functor XOR 1, L_0x1525390, L_0x1525c30, C4<0>, C4<0>;
L_0x1525470 .functor AND 1, L_0x15258f0, L_0x1525a20, C4<1>, C4<1>;
L_0x1525530 .functor AND 1, L_0x1525a20, L_0x1525c30, C4<1>, C4<1>;
L_0x1525620 .functor OR 1, L_0x1525470, L_0x1525530, C4<0>, C4<0>;
L_0x1525730 .functor AND 1, L_0x15258f0, L_0x1525c30, C4<1>, C4<1>;
L_0x15257e0 .functor OR 1, L_0x1525620, L_0x1525730, C4<0>, C4<0>;
v0x15215c0_0 .net *"_ivl_0", 0 0, L_0x1525390;  1 drivers
v0x15216c0_0 .net *"_ivl_10", 0 0, L_0x1525730;  1 drivers
v0x15217a0_0 .net *"_ivl_4", 0 0, L_0x1525470;  1 drivers
v0x1521890_0 .net *"_ivl_6", 0 0, L_0x1525530;  1 drivers
v0x1521970_0 .net *"_ivl_8", 0 0, L_0x1525620;  1 drivers
v0x1521aa0_0 .net "a", 0 0, L_0x15258f0;  1 drivers
v0x1521b60_0 .net "b", 0 0, L_0x1525a20;  1 drivers
v0x1521c20_0 .net "cin", 0 0, L_0x1525c30;  1 drivers
v0x1521ce0_0 .net "cout", 0 0, L_0x15257e0;  1 drivers
v0x1521e30_0 .net "sum", 0 0, L_0x1525400;  1 drivers
S_0x15224d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x14d8160;
 .timescale -12 -12;
E_0x14ec0e0 .event anyedge, v0x1522dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1522dc0_0;
    %nor/r;
    %assign/vec4 v0x1522dc0_0, 0;
    %wait E_0x14ec0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x151e900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ebc30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x151ecc0_0, 0;
    %assign/vec4 v0x151ec00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14d8160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1522c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1522dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x14d8160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1522c60_0;
    %inv;
    %store/vec4 v0x1522c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x14d8160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x151eb20_0, v0x1523110_0, v0x15231d0_0, v0x1523290_0, v0x1522fd0_0, v0x1522f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14d8160;
T_5 ;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x14d8160;
T_6 ;
    %wait E_0x14ebc30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1522d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1522d00_0, 4, 32;
    %load/vec4 v0x1523070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1522d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1522d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1522d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1522fd0_0;
    %load/vec4 v0x1522fd0_0;
    %load/vec4 v0x1522f10_0;
    %xor;
    %load/vec4 v0x1522fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1522d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1522d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1522d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/m2014_q4j/iter0/response24/top_module.sv";
