echo \`define INPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_mem.ctrace\" > .set_testcase.v
echo \`define OUTPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_mem.output\" >> .set_testcase.v
echo \`define ORIG_INPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_mem.trace\" >> .set_testcase.v
echo \`define MEMORY_IMAGE_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_mem.hex\" >> .set_testcase.v
echo \`define TEST_CASE \"test_mem\" >> .set_testcase.v
echo \`define VCD_FILE \"test_mem.vcd\" >> .set_testcase.v
/home1/c/cis5710/tools/bin/iverilog
iverilog -Wall -Iinclude -s test_processor -o a.out .set_testcase.v lc4_alu.v lc4_cla.v lc4_decoder.v lc4_divider.v lc4_regfile.v lc4_pipeline.v include/register.v include/lc4_memory.v include/clock_util.v include/delay_eight_cycles.v include/bram.v testbench_lc4_processor.v
./a.out
INFO: include/bram.v:45: /mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_mem.hex
      Time: 0 Scope: test_processor.memory.memory
VCD info: dumpfile pipeline.vcd opened for output.
Cycle number:           0
Error at cycle          43: dmem_data should be c012 (but was d00f)
Error at cycle          77: dmem_data should be b010 (but was d011)
Error at cycle          84: dmem_data should be d011 (but was c012)
Error at cycle          89: dmem_data should be d00f (but was b010)
Error at cycle         101: dmem_data should be d012 (but was d011)
Error at cycle         115: dmem_data should be d012 (but was d010)
Error at cycle         118: dmem_data should be d012 (but was d011)
Error at cycle         122: regfile_in should be d012 (but was d010)
Error at cycle         122: dmem_data should be d012 (but was d010)
Error at cycle         124: regfile_in should be d010 (but was d00e)
Error at cycle         146: dmem_data should be d010 (but was d012)
Error at cycle         159: regfile_in should be d010 (but was d012)
Error at cycle         159: dmem_data should be d010 (but was d012)
Error at cycle         164: dmem_data should be d011 (but was d010)
Error at cycle         165: regfile_in should be d011 (but was d010)
Error at cycle         165: dmem_data should be d011 (but was d010)
Error at cycle         205: dmem_data should be d00f (but was d011)
Error at cycle         206: regfile_in should be d00f (but was d011)
Error at cycle         206: dmem_data should be d00f (but was d011)
Error at cycle         220: dmem_data should be c00f (but was d00f)
Error at cycle         221: regfile_in should be c00f (but was d00f)
Error at cycle         221: dmem_data should be c00f (but was d00f)
Error at cycle         225: dmem_addr should be c00f (but was d00f)
Error at cycle         226: dmem_addr should be c00f (but was d00f)
Error at cycle         226: dmem_data should be c00f (but was d00f)
Error at cycle         254: regfile_in should be d011 (but was c012)
Error at cycle         254: dmem_data should be d011 (but was c012)
Error at cycle         258: regfile_in should be d012 (but was c012)
Error at cycle         258: dmem_addr should be d011 (but was c012)
Error at cycle         258: dmem_data should be d012 (but was c012)
Error at cycle         259: dmem_data should be c011 (but was c00f)
Error at cycle         261: dmem_data should be d012 (but was c012)
Error at cycle         262: regfile_in should be d012 (but was c012)
Error at cycle         266: regfile_in should be d012 (but was c012)
Error at cycle         267: dmem_addr should be d011 (but was c011)
Error at cycle         268: regfile_in should be d013 (but was c013)
Error at cycle         269: dmem_addr should be d012 (but was c012)
Error at cycle         269: dmem_data should be d012 (but was c012)
Error at cycle         270: dmem_addr should be d013 (but was c013)
Error at cycle         270: dmem_data should be d013 (but was c011)
Error at cycle         271: dmem_addr should be d013 (but was c013)
Error at cycle         271: dmem_data should be d012 (but was c012)
Error at cycle         272: regfile_in should be d012 (but was c012)
Error at cycle         273: dmem_addr should be d013 (but was c013)
Error at cycle         274: regfile_in should be d010 (but was c010)
Error at cycle         277: dmem_data should be d012 (but was c012)
Error at cycle         278: regfile_in should be d010 (but was c010)
Error at cycle         279: regfile_in should be d012 (but was c012)
Error at cycle         279: dmem_data should be d012 (but was c012)
Error at cycle         280: dmem_data should be d012 (but was c012)
Error at cycle         281: regfile_in should be d012 (but was c012)
Error at cycle         282: dmem_addr should be d012 (but was c012)
Error at cycle         283: regfile_in should be d010 (but was c010)
Error at cycle         284: dmem_addr should be d012 (but was c012)
Error at cycle         284: dmem_data should be d012 (but was c012)
Error at cycle         285: regfile_in should be c00f (but was c012)
Error at cycle         285: dmem_addr should be d010 (but was c010)
Error at cycle         285: dmem_data should be c00f (but was c012)
Error at cycle         286: regfile_in should be d012 (but was c012)
Error at cycle         287: regfile_in should be c00f (but was c012)
Error at cycle         287: dmem_addr should be d010 (but was c010)
Error at cycle         287: dmem_data should be c00f (but was c012)
Error at cycle         288: regfile_in should be d012 (but was c012)
Error at cycle         288: dmem_addr should be d012 (but was c012)
Error at cycle         288: dmem_data should be d012 (but was c012)
Error at cycle         290: regfile_in should be d012 (but was c012)
Error at cycle         291: regfile_in should be d012 (but was c012)
Error at cycle         291: dmem_addr should be d012 (but was c012)
Error at cycle         291: dmem_data should be d012 (but was c012)
Error at cycle         292: dmem_addr should be d012 (but was c012)
Error at cycle         292: dmem_data should be d012 (but was c012)
Error at cycle         293: regfile_in should be d012 (but was c012)
Error at cycle         293: dmem_addr should be d012 (but was c012)
Error at cycle         293: dmem_data should be d012 (but was c012)
Error at cycle         294: regfile_in should be d012 (but was c012)
Error at cycle         294: dmem_addr should be d012 (but was c012)
Error at cycle         294: dmem_data should be d012 (but was c012)
Error at cycle         295: regfile_in should be d012 (but was c012)
Error at cycle         296: regfile_in should be d012 (but was c012)
Error at cycle         297: regfile_in should be d012 (but was c012)
Error at cycle         298: dmem_addr should be d013 (but was c013)
Error at cycle         298: dmem_data should be d012 (but was c012)
Error at cycle         299: regfile_in should be d012 (but was c012)
Error at cycle         300: regfile_in should be d010 (but was c010)
Error at cycle         301: regfile_in should be d012 (but was c012)
Error at cycle         301: dmem_addr should be d012 (but was c012)
Error at cycle         301: dmem_data should be d012 (but was c012)
Error at cycle         303: dmem_addr should be d013 (but was c013)
Error at cycle         303: dmem_data should be d012 (but was c012)
Error at cycle         304: regfile_in should be d012 (but was c012)
Error at cycle         304: dmem_addr should be d012 (but was c012)
Error at cycle         304: dmem_data should be d012 (but was c012)
Error at cycle         305: regfile_in should be d012 (but was c012)
Error at cycle         305: dmem_addr should be d012 (but was c012)
Error at cycle         305: dmem_data should be d012 (but was c012)
Error at cycle         306: regfile_in should be d012 (but was c012)
Error at cycle         307: regfile_in should be d012 (but was c012)
Error at cycle         308: regfile_in should be d012 (but was c012)
Error at cycle         308: dmem_addr should be d012 (but was c012)
Error at cycle         308: dmem_data should be d012 (but was c012)
Error at cycle         309: regfile_in should be d012 (but was c012)
Error at cycle         310: dmem_addr should be d012 (but was c012)
Error at cycle         310: dmem_data should be d012 (but was c012)
Error at cycle         311: dmem_addr should be d012 (but was c012)
Error at cycle         311: dmem_data should be d012 (but was d011)
Error at cycle         312: regfile_in should be d012 (but was c012)
Error at cycle         313: regfile_in should be d012 (but was c012)
Error at cycle         314: regfile_in should be d012 (but was d011)
Error at cycle         314: dmem_addr should be d012 (but was c012)
Error at cycle         314: dmem_data should be d012 (but was d011)
Error at cycle         315: dmem_addr should be d013 (but was c013)
Error at cycle         315: dmem_data should be d012 (but was c012)
Error at cycle         316: regfile_in should be d012 (but was d011)
Error at cycle         316: dmem_addr should be d012 (but was c012)
Error at cycle         316: dmem_data should be d012 (but was d011)
Error at cycle         317: dmem_addr should be d012 (but was c012)
Error at cycle         317: dmem_data should be d012 (but was c012)
Error at cycle         318: regfile_in should be d013 (but was c013)
Error at cycle         319: dmem_addr should be d013 (but was c013)
Error at cycle         319: dmem_data should be d012 (but was c012)
Error at cycle         320: regfile_in should be d012 (but was c012)
Error at cycle         321: dmem_addr should be d011 (but was d010)
Error at cycle         321: dmem_data should be d012 (but was d011)
Error at cycle         322: dmem_addr should be d012 (but was c012)
Error at cycle         322: dmem_data should be d012 (but was c012)
Error at cycle         323: regfile_in should be c00f (but was c012)
Error at cycle         323: dmem_addr should be d010 (but was c010)
Error at cycle         323: dmem_data should be c00f (but was c012)
Error at cycle         324: dmem_addr should be d012 (but was c012)
Error at cycle         324: dmem_data should be d012 (but was d011)
Error at cycle         325: regfile_in should be d013 (but was c013)
Error at cycle         326: regfile_in should be d012 (but was c012)
Error at cycle         327: regfile_in should be d012 (but was c011)
Error at cycle         327: dmem_addr should be d011 (but was c011)
Error at cycle         327: dmem_data should be d012 (but was c011)
Error at cycle         329: regfile_in should be d013 (but was c012)
Error at cycle         330: dmem_addr should be c00f (but was c012)
Error at cycle         330: dmem_data should be d013 (but was c011)
Error at cycle         331: regfile_in should be d013 (but was c012)
Error at cycle         332: regfile_in should be d013 (but was c012)
Error at cycle         333: regfile_in should be d012 (but was c011)
Error at cycle         334: regfile_in should be c00f (but was c010)
Error at cycle         334: dmem_addr should be d010 (but was c00f)
Error at cycle         334: dmem_data should be c00f (but was c010)
Error at cycle         336: regfile_in should be c00f (but was c010)
Error at cycle         337: dmem_addr should be c00f (but was c010)
Error at cycle         337: dmem_data should be d013 (but was c012)
Error at cycle         338: regfile_in should be c00f (but was c010)
Error at cycle         339: dmem_addr should be d013 (but was c012)
Error at cycle         339: dmem_data should be d013 (but was c012)
Error at cycle         340: regfile_in should be c00f (but was c010)
Additional       14203 errors NOT printed.
Simulation finished:       84059 test cases       14353 errors [/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_mem.ctrace]
<scorePossible>     84059</scorePossible>
<scoreActual>     69706</scoreActual>
  Instructions:                7582
  Total Cycles:                8239
  CPI x 1000:        1086
  IPC x 1000:         920
