
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.525576                       # Number of seconds simulated
sim_ticks                                2525576275500                       # Number of ticks simulated
final_tick                               2525576275500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 212425                       # Simulator instruction rate (inst/s)
host_op_rate                                   372302                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1072991902                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832804                       # Number of bytes of host memory used
host_seconds                                  2353.77                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           29632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       152905560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152935192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12999304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12999304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         19113195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19116899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1624913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1624913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           60542840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60554573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5147065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5147065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5147065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          60542840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65701637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    19116899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1624913                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19116899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1624913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1223153728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  327808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94618624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152935192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12999304                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                146478                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs     17422133                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1216676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1200289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1195368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1216219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1177150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1175884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1186222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1173043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1182119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1174234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1178207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1201739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1203649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1212188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1211581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1207209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            115267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             86053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             86757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             86944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             86392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            87698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92983                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2525559169500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              19116899                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3              1624913                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19111774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5661698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.752145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.004060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.917790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1496763     26.44%     26.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       498719      8.81%     35.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3258096     57.55%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       106989      1.89%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32480      0.57%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43217      0.76%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58462      1.03%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24238      0.43%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142734      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5661698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        90993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     210.034420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    512.394930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        89270     98.11%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         1701      1.87%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           21      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90993                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            79414     87.27%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1103      1.21%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10040     11.03%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              400      0.44%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90993                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 171682478750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            530028297500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                95558885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8983.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27733.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       484.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 14018923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  909572                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121761.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21299196240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11621585250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             74418637800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4886665200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         164958047280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1398980953215                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         288166718250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1964331803235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            777.777102                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 471069461000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   84334380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1970167827750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              21503240640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11732919000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             74653222800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4693470480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         164958047280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1402637719815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         284959028250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1965137648265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.096177                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 465407686500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   84334380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1975829602250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       5051152551                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 5051152551                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          22658934                       # number of replacements
system.cpu.dcache.tags.tagsinuse          8188.390739                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           271421851                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22667126                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.974251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        6207900500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  8188.390739                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          909                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          768                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1199023034                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1199023034                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    200660674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       200660674                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8227204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8227204                       # number of WriteReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data     62533973                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total     62533973                       # number of WriteLineReq hits
system.cpu.dcache.demand_hits::cpu.data     208887878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        208887878                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    208887878                       # number of overall hits
system.cpu.dcache.overall_hits::total       208887878                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     20857375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20857375                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        48603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48603                       # number of WriteReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data      1761148                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      1761148                       # number of WriteLineReq misses
system.cpu.dcache.demand_misses::cpu.data     20905978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20905978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     20905978                       # number of overall misses
system.cpu.dcache.overall_misses::total      20905978                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1475558690000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1475558690000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3937086000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3937086000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data  97230465500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  97230465500                       # number of WriteLineReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1479495776000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1479495776000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1479495776000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1479495776000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221518049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221518049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8275807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8275807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     64295121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     64295121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    229793856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    229793856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    229793856                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    229793856                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.094157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094157                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.027392                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.027392                       # miss rate for WriteLineReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.090977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.090977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.090977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.090977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70745.177186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70745.177186                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81004.999691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81004.999691                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 55208.571625                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 55208.571625                       # average WriteLineReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70769.029605                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70769.029605                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70769.029605                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70769.029605                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3420141                       # number of writebacks
system.cpu.dcache.writebacks::total           3420141                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     20857375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20857375                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        48603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        48603                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data      1761148                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      1761148                       # number of WriteLineReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     20905978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20905978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     20905978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20905978                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1454701315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1454701315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3888483000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3888483000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data  95469317500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  95469317500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1458589798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1458589798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1458589798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1458589798000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.094157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.094157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.027392                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.027392                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.090977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.090977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.090977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.090977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69745.177186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69745.177186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80004.999691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80004.999691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 54208.571625                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 54208.571625                       # average WriteLineReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69769.029605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69769.029605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69769.029605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69769.029605                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                36                       # number of replacements
system.cpu.icache.tags.tagsinuse          3499.281234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677314242                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3704                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          182860.216523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  3499.281234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.427158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.427158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3668                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         3668                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.447754                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709275488                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709275488                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677314242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677314242                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677314242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677314242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677314242                       # number of overall hits
system.cpu.icache.overall_hits::total       677314242                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3704                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3704                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3704                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3704                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3704                       # number of overall misses
system.cpu.icache.overall_misses::total          3704                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    283233000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    283233000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    283233000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    283233000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    283233000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    283233000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76466.792657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76466.792657                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76466.792657                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76466.792657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76466.792657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76466.792657                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           36                       # number of writebacks
system.cpu.icache.writebacks::total                36                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3704                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3704                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3704                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3704                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3704                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3704                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    279529000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    279529000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    279529000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    279529000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    279529000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    279529000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75466.792657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75466.792657                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75466.792657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75466.792657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75466.792657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75466.792657                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  19070117                       # number of replacements
system.l2.tags.tagsinuse                 64814.690775                       # Cycle average of tags in use
system.l2.tags.total_refs                    24362620                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19135630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.273155                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              384517607000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    13613.163967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        112.209711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      51089.317097                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.207720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.779561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999649                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              185691806181                       # Number of tag accesses
system.l2.tags.data_accesses             185691806181                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3420141                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3420141                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1668                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        2951689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2951689                       # number of ReadSharedReq hits
system.l2.InvalidateReq_hits::cpu.data         600574                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            600574                       # number of InvalidateReq hits
system.l2.demand_hits::cpu.data               2953357                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2953357                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              2953357                       # number of overall hits
system.l2.overall_hits::total                 2953357                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            46935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46935                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3704                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     17905686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17905686                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::cpu.data      1160574                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         1160574                       # number of InvalidateReq misses
system.l2.demand_misses::cpu.inst                3704                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            17952621                       # number of demand (read+write) misses
system.l2.demand_misses::total               17956325                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3704                       # number of overall misses
system.l2.overall_misses::cpu.data           17952621                       # number of overall misses
system.l2.overall_misses::total              17956325                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3798064500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3798064500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    273973000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    273973000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1392422516500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1392422516500                       # number of ReadSharedReq miss cycles
system.l2.InvalidateReq_miss_latency::cpu.data  86521568500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total  86521568500                       # number of InvalidateReq miss cycles
system.l2.demand_miss_latency::cpu.inst     273973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1396220581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1396494554000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    273973000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1396220581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1396494554000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3420141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3420141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          48603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     20857375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20857375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::cpu.data      1761148                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1761148                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3704                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          20905978                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20909682                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3704                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         20905978                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20909682                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.965681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965681                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.858482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858482                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::cpu.data     0.658987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.658987                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.858731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858756                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.858731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858756                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80921.796101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80921.796101                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 73966.792657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73966.792657                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77764.265301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77764.265301                       # average ReadSharedReq miss latency
system.l2.InvalidateReq_avg_miss_latency::cpu.data 74550.669324                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 74550.669324                       # average InvalidateReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73966.792657                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77772.520291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77771.735252                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73966.792657                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77772.520291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77771.735252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1624913                       # number of writebacks
system.l2.writebacks::total                   1624913                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        21775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21775                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        46935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46935                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3704                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     17905686                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17905686                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::cpu.data      1160574                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      1160574                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       17952621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17956325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      17952621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17956325                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3328714500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3328714500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    236933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    236933000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1213365656500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1213365656500                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::cpu.data  74915828500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  74915828500                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    236933000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1216694371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1216931304000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    236933000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1216694371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1216931304000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.965681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.858482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858482                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::cpu.data     0.658987                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.658987                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.858731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.858731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.858756                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70921.796101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70921.796101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63966.792657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63966.792657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67764.265301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67764.265301                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::cpu.data 64550.669324                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 64550.669324                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63966.792657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67772.520291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67771.735252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63966.792657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67772.520291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67771.735252                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           17909390                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1624913                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17422133                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1207509                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1207509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17909390                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57280844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     57280844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57280844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    165934496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    165934496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165934496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          38163945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                38163945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            38163945                       # Request fanout histogram
system.membus.reqLayer2.occupancy         39812515500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44964840500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     45329800                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     22658970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          44846                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        44846                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          20861079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5045054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           36                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36683997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48603                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3704                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20857375                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1761148                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1761148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     67993186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68000630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194608952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194638872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19070117                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         41740947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001074                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032760                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41696101     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  44846      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41740947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24374988500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3704000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21786552000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
