{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765076149561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765076149566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 20:55:49 2025 " "Processing started: Sat Dec 06 20:55:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765076149566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765076149566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ISA_16Top_DE2115 -c ISA_16Top_DE2115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ISA_16Top_DE2115 -c ISA_16Top_DE2115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765076149566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765076149861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765076149861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "isa_16top_de2115.sv 1 1 " "Using design file isa_16top_de2115.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ISA_16Top_DE2115 " "Found entity 1: ISA_16Top_DE2115" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ISA_16Top_DE2115 " "Elaborating entity \"ISA_16Top_DE2115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765076158352 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR isa_16top_de2115.sv(4) " "Output port \"LEDR\" at isa_16top_de2115.sv(4) has no driver" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765076158352 "|ISA_16Top_DE2115"}
{ "Warning" "WSGN_SEARCH_FILE" "isa_16top.sv 1 1 " "Using design file isa_16top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ISA_16Top " "Found entity 1: ISA_16Top" {  } { { "isa_16top.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISA_16Top ISA_16Top:isacpu " "Elaborating entity \"ISA_16Top\" for hierarchy \"ISA_16Top:isacpu\"" {  } { { "isa_16top_de2115.sv" "isacpu" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.sv 1 1 " "Using design file instruction_memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "instruction_memory.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory ISA_16Top:isacpu\|Instruction_Memory:im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"ISA_16Top:isacpu\|Instruction_Memory:im\"" {  } { { "isa_16top.sv" "im" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158393 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 1023 instruction_memory.sv(13) " "Verilog HDL warning at instruction_memory.sv(13): number of words (22) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instruction_memory.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/instruction_memory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1765076158393 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_Mem.data_a 0 instruction_memory.sv(8) " "Net \"instruction_Mem.data_a\" at instruction_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/instruction_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765076158393 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_Mem.waddr_a 0 instruction_memory.sv(8) " "Net \"instruction_Mem.waddr_a\" at instruction_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/instruction_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765076158393 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_Mem.we_a 0 instruction_memory.sv(8) " "Net \"instruction_Mem.we_a\" at instruction_memory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/instruction_memory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765076158393 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Instruction_Memory:im"}
{ "Warning" "WSGN_SEARCH_FILE" "control.sv 1 1 " "Using design file control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control ISA_16Top:isacpu\|Control:ct " "Elaborating entity \"Control\" for hierarchy \"ISA_16Top:isacpu\|Control:ct\"" {  } { { "isa_16top.sv" "ct" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(17) " "Verilog HDL Declaration information at datapath.sv(17): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765076158426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.sv 1 1 " "Using design file datapath.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath ISA_16Top:isacpu\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"ISA_16Top:isacpu\|Datapath:dp\"" {  } { { "isa_16top.sv" "dp" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode datapath.sv(24) " "Verilog HDL or VHDL warning at datapath.sv(24): object \"opcode\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765076158429 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt datapath.sv(25) " "Verilog HDL or VHDL warning at datapath.sv(25): object \"rt\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765076158429 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd datapath.sv(25) " "Verilog HDL or VHDL warning at datapath.sv(25): object \"rd\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765076158429 "|ISA_16Top_DE2115|ISA_16Top:isacpu|Datapath:dp"}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.sv 1 1 " "Using design file register_file.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "register_file.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File ISA_16Top:isacpu\|Datapath:dp\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"ISA_16Top:isacpu\|Datapath:dp\|Register_File:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ISA_16Top:isacpu\|Datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ISA_16Top:isacpu\|Datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.sv 1 1 " "Using design file data_memory.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "data_memory.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory ISA_16Top:isacpu\|Datapath:dp\|Data_Memory:dm " "Elaborating entity \"Data_Memory\" for hierarchy \"ISA_16Top:isacpu\|Datapath:dp\|Data_Memory:dm\"" {  } { { "datapath.sv" "dm" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.sv 1 1 " "Using design file pc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC ISA_16Top:isacpu\|Datapath:dp\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"ISA_16Top:isacpu\|Datapath:dp\|PC:pc\"" {  } { { "datapath.sv" "pc" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/datapath.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg.sv 1 1 " "Using design file seven_seg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/seven_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765076158509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765076158509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:h0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:h0\"" {  } { { "isa_16top_de2115.sv" "h0" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076158511 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ISA_16Top:isacpu\|Datapath:dp\|Data_Memory:dm\|data_Mem " "RAM logic \"ISA_16Top:isacpu\|Datapath:dp\|Data_Memory:dm\|data_Mem\" is uninferred due to asynchronous read logic" {  } { { "data_memory.sv" "data_Mem" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/data_memory.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765076158788 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765076158788 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/db/ISA_16Top_DE2115.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/db/ISA_16Top_DE2115.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1765076158801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765076184729 "|ISA_16Top_DE2115|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765076184729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765076185273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/output_files/ISA_16Top_DE2115.map.smsg " "Generated suppressed messages file D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/output_files/ISA_16Top_DE2115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765076201900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765076202733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765076202733 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765076204203 "|ISA_16Top_DE2115|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765076204203 "|ISA_16Top_DE2115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "isa_16top_de2115.sv" "" { Text "D:/Uah_Fpga/ISADesignProject531/try2/ISA_16Top_DE2115/isa_16top_de2115.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765076204203 "|ISA_16Top_DE2115|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765076204203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28911 " "Implemented 28911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765076204204 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765076204204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28832 " "Implemented 28832 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765076204204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765076204204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765076204247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 20:56:44 2025 " "Processing ended: Sat Dec 06 20:56:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765076204247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765076204247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765076204247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765076204247 ""}
