

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1'
================================================================
* Date:           Thu May  9 19:06:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.548 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  49.995 ns|  49.995 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_341_1  |       13|       13|         2|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_393 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_394 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_395 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_396 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_397 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_398 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_399 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_400 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_401 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_402 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_403 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub_ln343_read = muxlogic"   --->   Operation 18 'muxlogic' 'muxLogicCE_to_sub_ln343_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln343_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln343"   --->   Operation 19 'read' 'sub_ln343_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln341 = muxlogic i4 0"   --->   Operation 20 'muxlogic' 'muxLogicData_to_store_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln341 = muxlogic i4 %i"   --->   Operation 21 'muxlogic' 'muxLogicAddr_to_store_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.39ns)   --->   "%store_ln341 = store i4 0, i4 %i" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 22 'store' 'store_ln341' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_1 = muxlogic i4 %i"   --->   Operation 24 'muxlogic' 'MuxLogicAddr_to_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.53ns)   --->   "%add_ln341 = add i4 %i_1, i4 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 26 'add' 'add_ln341' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.53ns)   --->   "%icmp_ln341 = icmp_eq  i4 %i_1, i4 12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 27 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %icmp_ln341, void %for.inc.split, void %VITIS_LOOP_348_2.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 28 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i4 %i_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 29 'zext' 'zext_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%add_ln343 = add i6 %sub_ln343_read, i6 %zext_ln343" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 30 'add' 'add_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i6 %add_ln343" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 31 'zext' 'zext_ln343_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mapComp_addr = getelementptr i4 %mapComp, i32 0, i32 %zext_ln343_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 32 'getelementptr' 'mapComp_addr' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_map = muxlogic i6 %mapComp_addr"   --->   Operation 33 'muxlogic' 'MuxLogicAddr_to_map' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.44ns)   --->   "%map = load i6 %mapComp_addr" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 34 'load' 'map' <Predicate = (!icmp_ln341)> <Delay = 0.44> <CoreInst = "ROM">   --->   Core 105 'ROM' <Latency = 1> <II = 1> <Delay = 1.07> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 48> <ROM>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%switch_ln343 = switch i4 %i_1, void %arrayidx61.case.11, i4 0, void %for.inc.split.arrayidx61.exit_crit_edge, i4 1, void %for.inc.split.arrayidx61.exit_crit_edge38, i4 2, void %arrayidx61.case.2, i4 3, void %arrayidx61.case.3, i4 4, void %arrayidx61.case.4, i4 5, void %arrayidx61.case.5, i4 6, void %arrayidx61.case.6, i4 7, void %arrayidx61.case.7, i4 8, void %arrayidx61.case.8, i4 9, void %arrayidx61.case.9, i4 10, void %arrayidx61.case.10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 35 'switch' 'switch_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln341 = muxlogic i4 %add_ln341"   --->   Operation 36 'muxlogic' 'muxLogicData_to_store_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln341 = muxlogic i4 %i"   --->   Operation 37 'muxlogic' 'muxLogicAddr_to_store_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%store_ln341 = store i4 %add_ln341, i4 %i" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 38 'store' 'store_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.39>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln341 = br void %for.inc" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 39 'br' 'br_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load40 = muxlogic i5 %empty"   --->   Operation 40 'muxlogic' 'MuxLogicAddr_to_p_load40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_load40 = load i5 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 41 'load' 'p_load40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load39 = muxlogic i5 %empty_393"   --->   Operation 42 'muxlogic' 'MuxLogicAddr_to_p_load39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_load39 = load i5 %empty_393" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 43 'load' 'p_load39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load37 = muxlogic i5 %empty_394"   --->   Operation 44 'muxlogic' 'MuxLogicAddr_to_p_load37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_load37 = load i5 %empty_394" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 45 'load' 'p_load37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load36 = muxlogic i5 %empty_395"   --->   Operation 46 'muxlogic' 'MuxLogicAddr_to_p_load36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_load36 = load i5 %empty_395" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 47 'load' 'p_load36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load35 = muxlogic i5 %empty_396"   --->   Operation 48 'muxlogic' 'MuxLogicAddr_to_p_load35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_load35 = load i5 %empty_396" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 49 'load' 'p_load35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load34 = muxlogic i5 %empty_397"   --->   Operation 50 'muxlogic' 'MuxLogicAddr_to_p_load34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_load34 = load i5 %empty_397" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 51 'load' 'p_load34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load33 = muxlogic i5 %empty_398"   --->   Operation 52 'muxlogic' 'MuxLogicAddr_to_p_load33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_load33 = load i5 %empty_398" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 53 'load' 'p_load33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load32 = muxlogic i5 %empty_399"   --->   Operation 54 'muxlogic' 'MuxLogicAddr_to_p_load32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_load32 = load i5 %empty_399" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 55 'load' 'p_load32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load31 = muxlogic i5 %empty_400"   --->   Operation 56 'muxlogic' 'MuxLogicAddr_to_p_load31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_load31 = load i5 %empty_400" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 57 'load' 'p_load31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load30 = muxlogic i5 %empty_401"   --->   Operation 58 'muxlogic' 'MuxLogicAddr_to_p_load30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_load30 = load i5 %empty_401" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 59 'load' 'p_load30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load29 = muxlogic i5 %empty_402"   --->   Operation 60 'muxlogic' 'MuxLogicAddr_to_p_load29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_load29 = load i5 %empty_402" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 61 'load' 'p_load29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load = muxlogic i5 %empty_403"   --->   Operation 62 'muxlogic' 'MuxLogicAddr_to_p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty_403" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 63 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i5 %p_load40" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 64 'trunc' 'trunc_ln341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln341_1 = trunc i5 %p_load39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 65 'trunc' 'trunc_ln341_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln341_2 = trunc i5 %p_load37" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 66 'trunc' 'trunc_ln341_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln341_3 = trunc i5 %p_load36" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 67 'trunc' 'trunc_ln341_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln341_4 = trunc i5 %p_load35" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 68 'trunc' 'trunc_ln341_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln341_5 = trunc i5 %p_load34" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 69 'trunc' 'trunc_ln341_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln341_6 = trunc i5 %p_load33" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 70 'trunc' 'trunc_ln341_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln341_7 = trunc i5 %p_load32" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 71 'trunc' 'trunc_ln341_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln341_8 = trunc i5 %p_load31" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 72 'trunc' 'trunc_ln341_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln341_9 = trunc i5 %p_load30" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 73 'trunc' 'trunc_ln341_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln341_10 = trunc i5 %p_load29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 74 'trunc' 'trunc_ln341_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln341_11 = trunc i5 %p_load" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 75 'trunc' 'trunc_ln341_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln341 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 76 'specpipeline' 'specpipeline_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln341 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 78 'specloopname' 'specloopname_ln341' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (0.88ns)   --->   "%map = load i6 %mapComp_addr" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 79 'load' 'map' <Predicate = (!icmp_ln341)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 105 'ROM' <Latency = 1> <II = 1> <Delay = 1.07> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 48> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%map_cast = zext i4 %map" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 80 'zext' 'map_cast' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 81 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_402"   --->   Operation 82 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_402" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 83 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 84 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 85 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_401"   --->   Operation 86 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_401" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 87 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 88 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 89 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_400"   --->   Operation 90 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_400" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 91 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 92 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 93 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_399"   --->   Operation 94 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_399" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 95 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 96 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 97 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_398"   --->   Operation 98 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_398" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 99 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 100 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 101 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_397"   --->   Operation 102 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_397" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 103 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 104 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 105 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_396"   --->   Operation 106 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_396" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 107 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 108 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 109 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_395"   --->   Operation 110 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_395" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 111 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 112 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 113 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_394"   --->   Operation 114 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_394" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 115 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 116 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 117 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_393"   --->   Operation 118 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_393" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 119 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 120 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 121 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty"   --->   Operation 122 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 123 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 124 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln343 = muxlogic i5 %map_cast"   --->   Operation 125 'muxlogic' 'muxLogicData_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7 & i_1 != 8 & i_1 != 9 & i_1 != 10)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_403"   --->   Operation 126 'muxlogic' 'muxLogicAddr_to_store_ln343' <Predicate = (!icmp_ln341 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7 & i_1 != 8 & i_1 != 9 & i_1 != 10)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln343 = store i5 %map_cast, i5 %empty_403" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 127 'store' 'store_ln343' <Predicate = (!icmp_ln341 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7 & i_1 != 8 & i_1 != 9 & i_1 != 10)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln343 = br void %arrayidx61.exit" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343]   --->   Operation 128 'br' 'br_ln343' <Predicate = (!icmp_ln341 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7 & i_1 != 8 & i_1 != 9 & i_1 != 10)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_11"   --->   Operation 129 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out, i4 %trunc_ln341_11" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 130 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_10"   --->   Operation 131 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out1, i4 %trunc_ln341_10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 132 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_9"   --->   Operation 133 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out2, i4 %trunc_ln341_9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 134 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_8"   --->   Operation 135 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out3, i4 %trunc_ln341_8" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 136 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_7"   --->   Operation 137 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out4, i4 %trunc_ln341_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 138 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_6"   --->   Operation 139 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out5, i4 %trunc_ln341_6" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 140 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_5"   --->   Operation 141 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out6, i4 %trunc_ln341_5" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 142 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_4"   --->   Operation 143 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out7, i4 %trunc_ln341_4" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 144 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_3"   --->   Operation 145 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out8, i4 %trunc_ln341_3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 146 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_2"   --->   Operation 147 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out9, i4 %trunc_ln341_2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 148 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_1"   --->   Operation 149 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out10, i4 %trunc_ln341_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 150 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341"   --->   Operation 151 'muxlogic' 'muxLogicData_to_write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out11, i4 %trunc_ln341" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341]   --->   Operation 152 'write' 'write_ln341' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 153 'ret' 'ret_ln0' <Predicate = (icmp_ln341)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.548ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln341', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341) of constant 0 on local variable 'i', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341 [32]  (0.394 ns)
	'load' operation 4 bit ('i', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341) on local variable 'i', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:341 [36]  (0.000 ns)
	'add' operation 6 bit ('add_ln343', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343) [81]  (0.711 ns)
	'getelementptr' operation 6 bit ('mapComp_addr', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343) [83]  (0.000 ns)
	'muxlogic' operation 4 bit ('MuxLogicAddr_to_map') [84]  (0.000 ns)
	'load' operation 4 bit ('map', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343) on array 'mapComp' [85]  (0.443 ns)

 <State 2>: 0.884ns
The critical path consists of the following:
	'load' operation 4 bit ('map', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:343) on array 'mapComp' [85]  (0.884 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln343') [104]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
