{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 01:23:41 2017 " "Info: Processing started: Mon Dec 04 01:23:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "newfinal EPM1270F256A5 " "Info: Selected device EPM1270F256A5 for design \"newfinal\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256C5 " "Info: Device EPM570F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256I5 " "Info: Device EPM570F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256C5 " "Info: Device EPM1270F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256I5 " "Info: Device EPM1270F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C5 " "Info: Device EPM2210F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256I5 " "Info: Device EPM2210F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256A5 " "Info: Device EPM2210F256A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_rdy " "Info: Pin output_rdy not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { output_rdy } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1472 1648 -208 "output_rdy" "" } { 512 1920 2000 528 "output_rdy" "" } { 216 2056 2072 304 "output_rdy" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4083 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[15\] " "Info: Pin dout\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[15] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3767 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[14\] " "Info: Pin dout\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[14] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3768 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[13\] " "Info: Pin dout\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[13] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3769 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[12\] " "Info: Pin dout\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[12] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3770 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[11\] " "Info: Pin dout\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[11] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3771 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[10\] " "Info: Pin dout\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[10] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3772 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[9\] " "Info: Pin dout\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[9] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3773 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[8\] " "Info: Pin dout\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[8] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3774 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Info: Pin dout\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[7] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3775 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Info: Pin dout\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[6] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3776 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Info: Pin dout\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[5] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3777 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Info: Pin dout\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[4] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3778 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Info: Pin dout\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[3] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3779 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Info: Pin dout\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[2] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3780 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Info: Pin dout\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[1] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3781 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Info: Pin dout\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { dout[0] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3782 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { CLK } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4085 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { reset } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1072 1240 -224 "reset" "" } { -264 658 682 -248 "reset" "" } { -368 658 682 -352 "reset" "" } { -160 658 682 -144 "reset" "" } { -56 658 682 -40 "reset" "" } { 48 658 682 64 "reset" "" } { 264 658 682 280 "reset" "" } { 160 658 682 176 "reset" "" } { 368 658 682 384 "reset" "" } { 472 658 682 488 "reset" "" } { 576 658 682 592 "reset" "" } { 680 658 682 696 "reset" "" } { 784 658 682 800 "reset" "" } { 96 1216 1256 112 "reset" "" } { 96 344 376 112 "reset" "" } { 584 1840 1856 624 "reset" "" } { 488 1480 1536 504 "reset" "" } { 480 1224 1256 496 "reset" "" } { -248 1240 1274 -232 "reset" "" } { 488 960 992 504 "reset" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4084 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cf_load " "Info: Pin cf_load not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { cf_load } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -208 1072 1240 -192 "cf_load" "" } { 520 1480 1548 536 "cf_load" "" } { 512 1224 1270 528 "cf_load" "" } { -216 1240 1292 -200 "cf_load" "" } { 520 960 1004 536 "cf_load" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 4086 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Info: Pin din\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[0] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3814 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Info: Pin din\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[1] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3813 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Info: Pin din\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[7] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3807 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Info: Pin din\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[6] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3808 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Info: Pin din\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[5] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3809 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Info: Pin din\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[4] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3810 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Info: Pin din\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[3] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3811 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Info: Pin din\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/bin/pin_planner.ppl" { din[2] } } } { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/" 0 { } { { 0 { 0 ""} 0 3812 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN H5 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN H5" {  } { { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "in_controller:inst1\|WideOr5 Global clock " "Info: Automatically promoted signal \"in_controller:inst1\|WideOr5\" to use Global clock" {  } { { "in_controller.v" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN J5 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN J5" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Destination \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\]\" may be non-global or may not use global clock" {  } { { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "newfinal.bdf" "" { Schematic "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1072 1240 -224 "reset" "" } { -264 658 682 -248 "reset" "" } { -368 658 682 -352 "reset" "" } { -160 658 682 -144 "reset" "" } { -56 658 682 -40 "reset" "" } { 48 658 682 64 "reset" "" } { 264 658 682 280 "reset" "" } { 160 658 682 176 "reset" "" } { 368 658 682 384 "reset" "" } { 472 658 682 488 "reset" "" } { 576 658 682 592 "reset" "" } { 680 658 682 696 "reset" "" } { 784 658 682 800 "reset" "" } { 96 1216 1256 112 "reset" "" } { 96 344 376 112 "reset" "" } { 584 1840 1856 624 "reset" "" } { 488 1480 1536 504 "reset" "" } { 480 1224 1256 496 "reset" "" } { -248 1240 1274 -232 "reset" "" } { 488 960 992 504 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 9 17 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 9 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 49 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 53 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "36.167 ns register register " "Info: Estimated most critical path is register to register delay of 36.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LAB_X2_Y6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y6; Fanout = 5; REG Node = 'lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.511 ns) 2.331 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~22 2 COMB LAB_X2_Y8 1 " "Info: 2: + IC(1.820 ns) + CELL(0.511 ns) = 2.331 ns; Loc. = LAB_X2_Y8; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~22'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~22 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.740 ns) 4.633 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~24 3 COMB LAB_X2_Y7 2 " "Info: 3: + IC(1.562 ns) + CELL(0.740 ns) = 4.633 ns; Loc. = LAB_X2_Y7; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~24'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~24 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 5.816 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~22 4 COMB LAB_X2_Y7 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 5.816 ns; Loc. = LAB_X2_Y7; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~22'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~24 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~22 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.999 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~23 5 COMB LAB_X2_Y7 1 " "Info: 5: + IC(0.269 ns) + CELL(0.914 ns) = 6.999 ns; Loc. = LAB_X2_Y7; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~23'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~23 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 8.182 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~24 6 COMB LAB_X2_Y7 6 " "Info: 6: + IC(0.269 ns) + CELL(0.914 ns) = 8.182 ns; Loc. = LAB_X2_Y7; Fanout = 6; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[2\]~24'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~23 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~24 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.747 ns) 10.943 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[1\]~COUT 7 COMB LAB_X6_Y7 2 " "Info: 7: + IC(2.014 ns) + CELL(0.747 ns) = 10.943 ns; Loc. = LAB_X6_Y7; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[1\]~COUT'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~24 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[1]~COUT } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.758 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[2\] 8 COMB LAB_X6_Y7 14 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 11.758 ns; Loc. = LAB_X6_Y7; Fanout = 14; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs1a\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[1]~COUT MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[2] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.511 ns) 14.001 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le5a\[6\] 9 COMB LAB_X3_Y7 2 " "Info: 9: + IC(1.732 ns) + CELL(0.511 ns) = 14.001 ns; Loc. = LAB_X3_Y7; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le5a\[6\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[2] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le5a[6] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(1.244 ns) 16.418 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[3\]~17 10 COMB LAB_X4_Y7 3 " "Info: 10: + IC(1.173 ns) + CELL(1.244 ns) = 16.418 ns; Loc. = LAB_X4_Y7; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[3\]~17'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le5a[6] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[3]~17 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 17.652 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[4\]~10 11 COMB LAB_X4_Y7 3 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 17.652 ns; Loc. = LAB_X4_Y7; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[4\]~10'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[3]~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[4]~10 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "E:/SMU/17 Fall/EE7387 Digital Systems Design/Lab/张驰/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.114 ns) + CELL(0.747 ns) 20.513 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~22 12 COMB LAB_X4_Y10 2 " "Info: 12: + IC(2.114 ns) + CELL(0.747 ns) = 20.513 ns; Loc. = LAB_X4_Y10; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~22'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[4]~10 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 21.328 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~15 13 COMB LAB_X4_Y10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 21.328 ns; Loc. = LAB_X4_Y10; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~15'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~22 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(1.244 ns) 24.464 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~17 14 COMB LAB_X5_Y9 3 " "Info: 14: + IC(1.892 ns) + CELL(1.244 ns) = 24.464 ns; Loc. = LAB_X5_Y9; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~17'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.136 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~15 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 25.698 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~10 15 COMB LAB_X5_Y9 3 " "Info: 15: + IC(0.000 ns) + CELL(1.234 ns) = 25.698 ns; Loc. = LAB_X5_Y9; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~10'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(0.978 ns) 29.110 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~12 16 COMB LAB_X14_Y9 2 " "Info: 16: + IC(2.434 ns) + CELL(0.978 ns) = 29.110 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~12'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "3.412 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~10 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 29.925 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5 17 COMB LAB_X14_Y9 4 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 29.925 ns; Loc. = LAB_X14_Y9; Fanout = 4; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.978 ns) 32.851 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7 18 COMB LAB_X14_Y5 2 " "Info: 18: + IC(1.948 ns) + CELL(0.978 ns) = 32.851 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.926 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 33.666 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0 19 COMB LAB_X14_Y5 9 " "Info: 19: + IC(0.000 ns) + CELL(0.815 ns) = 33.666 ns; Loc. = LAB_X14_Y5; Fanout = 9; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(1.183 ns) 36.167 ns out_reg:inst6\|lpm_dff2:inst33\|lpm_ff:lpm_ff_component\|dffs\[15\] 20 REG LAB_X16_Y5 1 " "Info: 20: + IC(1.318 ns) + CELL(1.183 ns) = 36.167 ns; Loc. = LAB_X16_Y5; Fanout = 1; REG Node = 'out_reg:inst6\|lpm_dff2:inst33\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.353 ns ( 47.98 % ) " "Info: Total cell delay = 17.353 ns ( 47.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.814 ns ( 52.02 % ) " "Info: Total interconnect delay = 18.814 ns ( 52.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "36.167 ns" { lpm_latch0:inst34|lpm_latch:lpm_latch_component|latches[2] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~24 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~22 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~23 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[2]~24 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[1]~COUT MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs1a[2] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le5a[6] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[3]~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[4]~10 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~22 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~15 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~17 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~10 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst33|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "43 " "Info: Average interconnect usage is 43% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 01:23:49 2017 " "Info: Processing ended: Mon Dec 04 01:23:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
