# Reading pref.tcl
# do {C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/Project/sim/sim.mdo}
# Loading project sim
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:47 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/spi_eeprom_model_simple.v 
# -- Compiling module eeprom_m95p32_emu
# ** Warning: C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/spi_eeprom_model_simple.v(169): (vlog-2182) 'id_array' might be read before written in always_comb or always @* block.
# ** Warning: C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/spi_eeprom_model_simple.v(118): (vlog-2182) 'state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	eeprom_m95p32_emu
# End time: 14:39:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:47 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/spi_bit_engine.v 
# -- Compiling module spi_bit_engine_sim
# 
# Top level modules:
# 	spi_bit_engine_sim
# End time: 14:39:47 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:47 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/spi_master_top.v 
# -- Compiling module spi_master_top
# 
# Top level modules:
# 	spi_master_top
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/EFB" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/EFB/efb_i2c_prgrm.v 
# -- Compiling module efb_i2c_prgrm
# 
# Top level modules:
# 	efb_i2c_prgrm
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/spi_bit_engine_v2.v 
# -- Compiling module spi_bit_engine_v2
# 
# Top level modules:
# 	spi_bit_engine_v2
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/spi_eeprom_iface.v 
# -- Compiling module spi_eeprom_iface
# 
# Top level modules:
# 	spi_eeprom_iface
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/fifo" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/fifo/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/async_fifo_dc.v 
# -- Compiling module async_fifo_dc
# 
# Top level modules:
# 	async_fifo_dc
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/spi_eeprom_iface_bridge.v 
# -- Compiling module spi_eeprom_iface_bridge
# 
# Top level modules:
# 	spi_eeprom_iface_bridge
# End time: 14:39:48 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:48 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/led32x32_matrix_driver.v 
# -- Compiling module led32x32_matrix_driver
# 
# Top level modules:
# 	led32x32_matrix_driver
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/led32x32_buf_writer.v 
# -- Compiling module led32x32_row_streamer
# 
# Top level modules:
# 	led32x32_row_streamer
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/spi_slave_top.v 
# -- Compiling module spi_slave_engine
# 
# Top level modules:
# 	spi_slave_engine
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/dp_bram_256x32.v 
# -- Compiling module dp_bram_256x32
# 
# Top level modules:
# 	dp_bram_256x32
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/pll2" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/pll2/pll2.v 
# -- Compiling module pll2
# 
# Top level modules:
# 	pll2
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/pll" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/LatticeIP/pll/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/system_top.v 
# -- Compiling module system_top
# 
# Top level modules:
# 	system_top
# End time: 14:39:49 on Oct 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 14:39:49 on Oct 31,2025
# vlog -reportprogress 300 "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/RTL/define" "+incdir+C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM" -work work C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v 
# -- Compiling module tb_system_top_v2
# 
# Top level modules:
# 	tb_system_top_v2
# End time: 14:39:50 on Oct 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l tb_system_top_v2 
# Start time: 14:39:50 on Oct 31,2025
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb_system_top_v2
# Loading ovi_machxo3l.GSR
# Loading ovi_machxo3l.PUR
# Loading work.system_top
# Loading work.pll
# Loading ovi_machxo3l.VLO
# Loading ovi_machxo3l.EHXPLLJ
# Loading work.pll2
# Loading ovi_machxo3l.OSCH
# Loading work.dp_bram_256x32
# Loading work.spi_slave_engine
# Loading work.led32x32_row_streamer
# Loading work.led32x32_matrix_driver
# Loading work.spi_eeprom_iface_bridge
# Loading work.async_fifo_dc
# Loading work.fifo
# Loading ovi_machxo3l.VHI
# Loading ovi_machxo3l.FIFO8KB
# Loading work.spi_eeprom_iface
# Loading work.spi_bit_engine_v2
# Loading work.efb_i2c_prgrm
# Loading ovi_machxo3l.BB
# Loading ovi_machxo3l.EFB
# Loading ovi_machxo3l.efb_top
# Loading ovi_machxo3l.sbnx8v1s
# Loading ovi_machxo3l.tc_16bit
# Loading ovi_machxo3l.sbnx2v1s
# Loading ovi_machxo3l.syncprqx2v1s
# Loading ovi_machxo3l.DW01_incdec
# Loading ovi_machxo3l.efb_pll_sci
# Loading ovi_machxo3l.efb_sci
# Loading ovi_machxo3l.sci_mux
# Loading ovi_machxo3l.noglitch_clkmux
# Loading ovi_machxo3l.pipeline
# Loading ovi_machxo3l.pipestage
# Loading ovi_machxo3l.CKHS_OA22X2
# Loading ovi_machxo3l.hsc_oa22x2v1e
# Loading ovi_machxo3l.BUFX4
# Loading ovi_machxo3l.sci_register_bit
# Loading ovi_machxo3l.sci_interrupt_bit
# Loading ovi_machxo3l.sci_pulse_bit
# Loading ovi_machxo3l.sci_interrupt_neg
# Loading ovi_machxo3l.wr_pulse
# Loading ovi_machxo3l.config_plus
# Loading ovi_machxo3l.stdby_cntl
# Loading ovi_machxo3l.MUX2X2
# Loading ovi_machxo3l.mux21x2v1s
# Loading ovi_machxo3l.delc1x2v1s
# Loading ovi_machxo3l.delc12
# Loading ovi_machxo3l.delc3x2v1s
# Loading ovi_machxo3l.redge_detect
# Loading ovi_machxo3l.ANDabNX2
# Loading ovi_machxo3l.nor2ix2v1s
# Loading ovi_machxo3l.config_cntl
# Loading ovi_machxo3l.config_io
# Loading ovi_machxo3l.jtag_filter
# Loading ovi_machxo3l.sbnx1v1s
# Loading ovi_machxo3l.AO222S
# Loading ovi_machxo3l.aoi222x2v1s
# Loading ovi_machxo3l.invx4v1s
# Loading ovi_machxo3l.config_core
# Loading ovi_machxo3l.cfg_cdu
# Loading ovi_machxo3l.cfg_clk
# Loading ovi_machxo3l.cfg_div_smclk
# Loading ovi_machxo3l.CKHS_MUX2X2
# Loading ovi_machxo3l.hsc_mux21x2v1e
# Loading ovi_machxo3l.CKHS_BUFX4
# Loading ovi_machxo3l.hsc_sbnx4v1e
# Loading ovi_machxo3l.cfg_div
# Loading ovi_machxo3l.CKHS_MUX4X2
# Loading ovi_machxo3l.hsc_mux41x2v1e
# Loading ovi_machxo3l.cfg_pdec
# Loading ovi_machxo3l.njport_unit
# Loading ovi_machxo3l.cfg_port
# Loading ovi_machxo3l.flag_dbl
# Loading ovi_machxo3l.wbc_port
# Loading ovi_machxo3l.cfg_i2c
# Loading ovi_machxo3l.i2c_port
# Loading ovi_machxo3l.spi_port
# Loading ovi_machxo3l.cfg_pdrv
# Loading ovi_machxo3l.cfg_data
# Loading ovi_machxo3l.cfg_fifo
# Loading ovi_machxo3l.cfg_cntl
# Loading ovi_machxo3l.cfg_refresh
# Loading ovi_machxo3l.cfg_prog_wakeup
# Loading ovi_machxo3l.cfg_logic
# Loading ovi_machxo3l.cfg_register
# Loading ovi_machxo3l.cfg_qual
# Loading ovi_machxo3l.cfg_bse
# Loading ovi_machxo3l.cfg_driver
# Loading ovi_machxo3l.jtag_cntl
# Loading ovi_machxo3l.jtag_tap_cntl
# Loading ovi_machxo3l.jtag_inst_dec
# Loading ovi_machxo3l.jtag_logic
# Loading ovi_machxo3l.jtag_register
# Loading ovi_machxo3l.jtag_modal_1532
# Loading ovi_machxo3l.jtag_qual
# Loading ovi_machxo3l.njtag_cntl
# Loading ovi_machxo3l.njtag_fsm
# Loading ovi_machxo3l.njtag_modal
# Loading ovi_machxo3l.njtag_register
# Loading ovi_machxo3l.njtag_cmd_dec
# Loading ovi_machxo3l.njtag_logic
# Loading ovi_machxo3l.njtag_qual
# Loading ovi_machxo3l.datap_unit
# Loading ovi_machxo3l.sram_block
# Loading ovi_machxo3l.sram_register
# Loading ovi_machxo3l.sram_qual
# Loading ovi_machxo3l.sram_exec
# Loading ovi_machxo3l.sram_sed
# Loading ovi_machxo3l.config_core_clocks
# Loading ovi_machxo3l.CKHS_BUFX2
# Loading ovi_machxo3l.hsc_sbnx2v1e
# Loading ovi_machxo3l.CKHS_AND2X2
# Loading ovi_machxo3l.hsc_and2x2v1e
# Loading ovi_machxo3l.CKHS_XOR2X2
# Loading ovi_machxo3l.hsc_xor2x2v1e
# Loading ovi_machxo3l.CKHS_BUFX16
# Loading ovi_machxo3l.hsc_sbnx16v1e
# Loading ovi_machxo3l.CKHS_INVX1
# Loading ovi_machxo3l.hsc_invx1v1e
# Loading ovi_machxo3l.CKHS_DLAT_NLEV_CDN_PD_X2
# Loading ovi_machxo3l.hsc_dlatnsrqnx2v1e
# Loading ovi_machxo3l.CKHS_INVX2
# Loading ovi_machxo3l.hsc_invx2v1e
# Loading ovi_machxo3l.CKHS_NAND2IX2
# Loading ovi_machxo3l.hsc_nand2ix2v1e
# Loading ovi_machxo3l.vlov1s
# Loading ovi_machxo3l.spare_gate_efb_0
# Loading ovi_machxo3l.vhiv1s
# Loading ovi_machxo3l.invx8v1s
# Loading ovi_machxo3l.nand2x2v1s
# Loading ovi_machxo3l.dffpsrqnx2v1s
# Loading ovi_machxo3l.sbnx4v1s
# Loading ovi_machxo3l.spare_gate_efb_1
# Loading ovi_machxo3l.spare_gate_efb_2
# Loading ovi_machxo3l.spare_gate_efb_3
# Loading ovi_machxo3l.flash_top
# Loading ovi_machxo3l.xo2_flash
# Loading work.spi_master_top
# Loading work.spi_bit_engine_sim
# Loading work.eeprom_m95p32_emu
# Loading ovi_machxo3l.sig_sync
# Loading ovi_machxo3l.cfg_act_senser
# Loading ovi_machxo3l.cfgrst_gen
# Loading ovi_machxo3l.decompress_unit
# Loading ovi_machxo3l.cfg_dec
# Loading ovi_machxo3l.cfg_crc16
# Loading ovi_machxo3l.flash_block
# Loading ovi_machxo3l.flash_register
# Loading ovi_machxo3l.flash_qual
# Loading ovi_machxo3l.flash_exec
# Loading ovi_machxo3l.fe_gen
# Loading ovi_machxo3l.re_gen
# Loading ovi_machxo3l.flash_ctrl
# Loading ovi_machxo3l.flash_dnld
# Loading ovi_machxo3l.flash_pptc
# Loading ovi_machxo3l.flash_cdm
# Loading ovi_machxo3l.flash_sdm
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_dut'.  Expected 20, found 18.
#    Time: 0 fs  Iteration: 0  Instance: /tb_system_top_v2/u_dut File: C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v Line: 98
# ** Warning: (vsim-3722) C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v(98): [TFMPC] - Missing connection for port 'prgrm_scl'.
# ** Warning: (vsim-3722) C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v(98): [TFMPC] - Missing connection for port 'prgrm_sda'.
# Loading ovi_machxo3l.POSCDAC_UDP
# Loading ovi_machxo3l.POSFFAC_UDP
# Loading ovi_machxo3l.TGM2_UDP
# Loading ovi_machxo3l.TGM4_UDP
# Loading ovi_machxo3l.LN4_UDP
# Loading ovi_machxo3l.DNEQ_UDP
# Loading ovi_machxo3l.NNP_UDP
# Loading ovi_machxo3l.PDCHK_UDP
# Loading ovi_machxo3l.CDCHK_UDP
# Loading ovi_machxo3l.NP_UDP
# GetModuleFileName: §ä¤£¨ì«ü©wªº¼Ò²Õ¡C
# 
# 
# .main_pane.wave.interior.cs.body.pw.wf
# Warning! Wrong oscillator frequency; default to 2.08 MHz.
# Configuration complete. EFB now in user mode.                 820
run -all
# [408600000] ðŸš¨ GPIO_LED[0] toggled (Frame Done)
run -all
# Compile of spi_eeprom_model_simple.v was successful with warnings.
# Compile of spi_bit_engine.v was successful.
# Compile of spi_master_top.v was successful.
# Compile of efb_i2c_prgrm.v was successful.
# Compile of spi_bit_engine_v2.v was successful.
# Compile of spi_eeprom_iface.v was successful.
# Compile of fifo.v was successful.
# Compile of async_fifo_dc.v was successful.
# Compile of spi_eeprom_iface_bridge.v was successful.
# Compile of led32x32_matrix_driver.v was successful.
# Compile of led32x32_buf_writer.v was successful.
# Compile of spi_slave_top.v was successful.
# Compile of dp_bram_256x32.v was successful.
# Compile of pll2.v was successful.
# Compile of pll.v was successful.
# Compile of system_top.v was successful.
# Compile of tb_spi_slave.v was successful.
# 17 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_system_top_v2
# Loading work.system_top
# Loading work.pll
# Loading work.pll2
# Loading work.dp_bram_256x32
# Loading work.spi_slave_engine
# Loading work.led32x32_row_streamer
# Loading work.led32x32_matrix_driver
# Loading work.spi_eeprom_iface_bridge
# Loading work.async_fifo_dc
# Loading work.fifo
# Loading work.spi_eeprom_iface
# Loading work.spi_bit_engine_v2
# Loading work.spi_master_top
# Loading work.spi_bit_engine_sim
# Loading work.eeprom_m95p32_emu
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_dut'.  Expected 20, found 18.
#    Time: 0 fs  Iteration: 0  Instance: /tb_system_top_v2/u_dut File: C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v Line: 98
# ** Warning: (vsim-3722) C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v(98): [TFMPC] - Missing connection for port 'prgrm_scl'.
# ** Warning: (vsim-3722) C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v(98): [TFMPC] - Missing connection for port 'prgrm_sda'.
run -all
# Warning! Wrong oscillator frequency; default to 2.08 MHz.
# [408600000] ðŸš¨ GPIO_LED[0] toggled (Frame Done)
# [500783700000] System Ready - Starting Tests
# 
# ========================================
#   System Top Complete Test (V2)
# ========================================
# 
# 
# --- Test 1: Basic Sanity Check ---
# [507610400000]  READ FPGA_VER_H: PASS (0x94)
# [514437200000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [514437200000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [519629400000]    SET Mode=0x00: SPI WRITE Done
# [519629400000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [524821700000]  SET ADDR_L=0x00: SPI WRITE Done
# [524821700000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [530013900000]  SET ADDR_H=0x00: SPI WRITE Done
# [530013900000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [535206100000]  SET EEP_OP=0x01: SPI WRITE Done
# [535206100000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [735779100000]    WRITE_PATTERN: SPI WRITE Done
# [792412700000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [798566400000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [803758600000] T Mode=EEPROM_RW: SPI WRITE Done
# [803758600000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [808950800000]  SET ADDR_L=0x00: SPI WRITE Done
# [808950800000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [814143000000]  SET ADDR_H=0x00: SPI WRITE Done
# [814143000000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [1014716100000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [1314133400000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [1319325600000] T Mode=EEPROM_RW: SPI WRITE Done
# [1319325600000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [1324517800000]  SET ADDR_L=0x00: SPI WRITE Done
# [1324517800000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [1329710000000]  SET ADDR_H=0x00: SPI WRITE Done
# [1329710000000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [1334902300000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [1431054300000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [1436246500000] T Mode=EEPROM_RW: SPI WRITE Done
# [1436246500000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [1441438700000]       SET ADDR_L: SPI WRITE Done
# [1441438700000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [1446630900000]       SET ADDR_H: SPI WRITE Done
# [1446630900000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [1451823100000] gger EEPROM Read: SPI WRITE Done
#   âœ… Read Complete!
# [1707299000000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [1707299000000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [1712491200000] Mode=FAST_SWITCH: SPI WRITE Done
# [1712491200000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [1717683400000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [1861911400000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [1867103600000] T Mode=EEPROM_RW: SPI WRITE Done
# [1867103600000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [1872295800000]       SET ADDR_L: SPI WRITE Done
# [1872295800000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [1877488000000]       SET ADDR_H: SPI WRITE Done
# [1877488000000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [1882680200000] gger EEPROM Read: SPI WRITE Done
# [2084791700000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [2110848900000]  READ FPGA_VER_H: PASS (0x94)
# [2117675700000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [2117675700000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [2122867900000]    SET Mode=0x00: SPI WRITE Done
# [2122867900000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [2128060100000]  SET ADDR_L=0x00: SPI WRITE Done
# [2128060100000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [2133252300000]  SET ADDR_H=0x00: SPI WRITE Done
# [2133252300000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [2138444500000]  SET EEP_OP=0x01: SPI WRITE Done
# [2138444500000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [2339017600000]    WRITE_PATTERN: SPI WRITE Done
# [2395651100000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [2401804800000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [2406997100000] T Mode=EEPROM_RW: SPI WRITE Done
# [2406997100000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [2412189300000]  SET ADDR_L=0x00: SPI WRITE Done
# [2412189300000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [2417381500000]  SET ADDR_H=0x00: SPI WRITE Done
# [2417381500000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [2617954500000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [2917371900000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [2922564100000] T Mode=EEPROM_RW: SPI WRITE Done
# [2922564100000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [2927756300000]  SET ADDR_L=0x00: SPI WRITE Done
# [2927756300000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [2932948500000]  SET ADDR_H=0x00: SPI WRITE Done
# [2932948500000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [2938140700000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [3034292700000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [3039484900000] T Mode=EEPROM_RW: SPI WRITE Done
# [3039484900000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [3044677100000]       SET ADDR_L: SPI WRITE Done
# [3044677100000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [3049869300000]       SET ADDR_H: SPI WRITE Done
# [3049869300000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [3055061500000] gger EEPROM Read: SPI WRITE Done
# [3257173000000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [3257173000000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [3262365200000] Mode=FAST_SWITCH: SPI WRITE Done
# [3262365200000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [3267557500000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [3411785500000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [3416977700000] T Mode=EEPROM_RW: SPI WRITE Done
# [3416977700000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [3422169900000]       SET ADDR_L: SPI WRITE Done
# [3422169900000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [3427362100000]       SET ADDR_H: SPI WRITE Done
# [3427362100000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [3432554300000] gger EEPROM Read: SPI WRITE Done
# [3634665800000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [3660723000000]  READ FPGA_VER_H: PASS (0x94)
# [3667549800000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [3667549800000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [3672742000000]    SET Mode=0x00: SPI WRITE Done
# [3672742000000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [3677934200000]  SET ADDR_L=0x00: SPI WRITE Done
# [3677934200000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [3683126400000]  SET ADDR_H=0x00: SPI WRITE Done
# [3683126400000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [3688318600000]  SET EEP_OP=0x01: SPI WRITE Done
# [3688318600000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [3888891700000]    WRITE_PATTERN: SPI WRITE Done
# [3945525200000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [3951678900000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [3956871100000] T Mode=EEPROM_RW: SPI WRITE Done
# [3956871100000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [3962063400000]  SET ADDR_L=0x00: SPI WRITE Done
# [3962063400000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [3967255600000]  SET ADDR_H=0x00: SPI WRITE Done
# [3967255600000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [4167828600000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [4467246000000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [4472438200000] T Mode=EEPROM_RW: SPI WRITE Done
# [4472438200000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [4477630400000]  SET ADDR_L=0x00: SPI WRITE Done
# [4477630400000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [4482822600000]  SET ADDR_H=0x00: SPI WRITE Done
# [4482822600000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [4488014800000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [4584166800000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [4589359000000] T Mode=EEPROM_RW: SPI WRITE Done
# [4589359000000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [4594551200000]       SET ADDR_L: SPI WRITE Done
# [4594551200000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [4599743400000]       SET ADDR_H: SPI WRITE Done
# [4599743400000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [4604935600000] gger EEPROM Read: SPI WRITE Done
# [4807047100000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [4807047100000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [4812239300000] Mode=FAST_SWITCH: SPI WRITE Done
# [4812239300000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [4817431500000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [4961659500000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [4966851800000] T Mode=EEPROM_RW: SPI WRITE Done
# [4966851800000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [4972044000000]       SET ADDR_L: SPI WRITE Done
# [4972044000000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [4977236200000]       SET ADDR_H: SPI WRITE Done
# [4977236200000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [4982428400000] gger EEPROM Read: SPI WRITE Done
# [5184539900000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [5210597100000]  READ FPGA_VER_H: PASS (0x94)
# [5217423900000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [5217423900000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [5222616100000]    SET Mode=0x00: SPI WRITE Done
# [5222616100000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [5227808300000]  SET ADDR_L=0x00: SPI WRITE Done
# [5227808300000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [5233000500000]  SET ADDR_H=0x00: SPI WRITE Done
# [5233000500000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [5238192700000]  SET EEP_OP=0x01: SPI WRITE Done
# [5238192700000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [5438765800000]    WRITE_PATTERN: SPI WRITE Done
# [5495399300000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [5501553000000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [5506745200000] T Mode=EEPROM_RW: SPI WRITE Done
# [5506745200000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [5511937400000]  SET ADDR_L=0x00: SPI WRITE Done
# [5511937400000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [5517129600000]  SET ADDR_H=0x00: SPI WRITE Done
# [5517129600000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [5717702700000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [6017120000000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [6022312300000] T Mode=EEPROM_RW: SPI WRITE Done
# [6022312300000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [6027504500000]  SET ADDR_L=0x00: SPI WRITE Done
# [6027504500000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [6032696700000]  SET ADDR_H=0x00: SPI WRITE Done
# [6032696700000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [6037888900000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [6134040900000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [6139233100000] T Mode=EEPROM_RW: SPI WRITE Done
# [6139233100000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [6144425300000]       SET ADDR_L: SPI WRITE Done
# [6144425300000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [6149617500000]       SET ADDR_H: SPI WRITE Done
# [6149617500000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [6154809700000] gger EEPROM Read: SPI WRITE Done
# [6356921200000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [6356921200000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [6362113400000] Mode=FAST_SWITCH: SPI WRITE Done
# [6362113400000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [6367305600000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [6511533600000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [6516725800000] T Mode=EEPROM_RW: SPI WRITE Done
# [6516725800000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [6521918000000]       SET ADDR_L: SPI WRITE Done
# [6521918000000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [6527110300000]       SET ADDR_H: SPI WRITE Done
# [6527110300000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [6532302500000] gger EEPROM Read: SPI WRITE Done
# [6734414000000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [6760471200000]  READ FPGA_VER_H: PASS (0x94)
# [6767298000000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [6767298000000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [6772490200000]    SET Mode=0x00: SPI WRITE Done
# [6772490200000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [6777682400000]  SET ADDR_L=0x00: SPI WRITE Done
# [6777682400000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [6782874600000]  SET ADDR_H=0x00: SPI WRITE Done
# [6782874600000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [6788066800000]  SET EEP_OP=0x01: SPI WRITE Done
# [6788066800000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [6988639900000]    WRITE_PATTERN: SPI WRITE Done
# [7045273400000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [7051427100000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [7056619300000] T Mode=EEPROM_RW: SPI WRITE Done
# [7056619300000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [7061811500000]  SET ADDR_L=0x00: SPI WRITE Done
# [7061811500000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [7067003700000]  SET ADDR_H=0x00: SPI WRITE Done
# [7067003700000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [7267576800000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [7566994100000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [7572186300000] T Mode=EEPROM_RW: SPI WRITE Done
# [7572186300000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [7577378600000]  SET ADDR_L=0x00: SPI WRITE Done
# [7577378600000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [7582570800000]  SET ADDR_H=0x00: SPI WRITE Done
# [7582570800000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [7587763000000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [7683915000000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [7689107200000] T Mode=EEPROM_RW: SPI WRITE Done
# [7689107200000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [7694299400000]       SET ADDR_L: SPI WRITE Done
# [7694299400000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [7699491600000]       SET ADDR_H: SPI WRITE Done
# [7699491600000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [7704683800000] gger EEPROM Read: SPI WRITE Done
# [7906795300000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [7906795300000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [7911987500000] Mode=FAST_SWITCH: SPI WRITE Done
# [7911987500000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [7917179700000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [8061407700000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [8066599900000] T Mode=EEPROM_RW: SPI WRITE Done
# [8066599900000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [8071792100000]       SET ADDR_L: SPI WRITE Done
# [8071792100000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [8076984300000]       SET ADDR_H: SPI WRITE Done
# [8076984300000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [8082176600000] gger EEPROM Read: SPI WRITE Done
# [8284288100000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [8310345200000]  READ FPGA_VER_H: PASS (0x94)
# [8317172000000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [8317172000000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [8322364200000]    SET Mode=0x00: SPI WRITE Done
# [8322364200000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [8327556500000]  SET ADDR_L=0x00: SPI WRITE Done
# [8327556500000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [8332748700000]  SET ADDR_H=0x00: SPI WRITE Done
# [8332748700000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [8337940900000]  SET EEP_OP=0x01: SPI WRITE Done
# [8337940900000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [8538513900000]    WRITE_PATTERN: SPI WRITE Done
# [8595147500000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [8601301200000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [8606493400000] T Mode=EEPROM_RW: SPI WRITE Done
# [8606493400000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [8611685600000]  SET ADDR_L=0x00: SPI WRITE Done
# [8611685600000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [8616877800000]  SET ADDR_H=0x00: SPI WRITE Done
# [8616877800000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [8817450900000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [9116868200000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [9122060400000] T Mode=EEPROM_RW: SPI WRITE Done
# [9122060400000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [9127252600000]  SET ADDR_L=0x00: SPI WRITE Done
# [9127252600000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [9132444800000]  SET ADDR_H=0x00: SPI WRITE Done
# [9132444800000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [9137637100000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [9233789100000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [9238981300000] T Mode=EEPROM_RW: SPI WRITE Done
# [9238981300000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [9244173500000]       SET ADDR_L: SPI WRITE Done
# [9244173500000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [9249365700000]       SET ADDR_H: SPI WRITE Done
# [9249365700000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [9254557900000] gger EEPROM Read: SPI WRITE Done
# [9456669400000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [9456669400000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [9461861600000] Mode=FAST_SWITCH: SPI WRITE Done
# [9461861600000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [9467053800000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [9611281800000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [9616474000000] T Mode=EEPROM_RW: SPI WRITE Done
# [9616474000000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [9621666200000]       SET ADDR_L: SPI WRITE Done
# [9621666200000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [9626858400000]       SET ADDR_H: SPI WRITE Done
# [9626858400000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [9632050600000] gger EEPROM Read: SPI WRITE Done
# [9834162100000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [9860219300000]  READ FPGA_VER_H: PASS (0x94)
# [9867046100000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [9867046100000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [9872238300000]    SET Mode=0x00: SPI WRITE Done
# [9872238300000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [9877430500000]  SET ADDR_L=0x00: SPI WRITE Done
# [9877430500000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [9882622800000]  SET ADDR_H=0x00: SPI WRITE Done
# [9882622800000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [9887815000000]  SET EEP_OP=0x01: SPI WRITE Done
# [9887815000000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [10088388000000]    WRITE_PATTERN: SPI WRITE Done
# [10145021600000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [10151175300000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [10156367500000] T Mode=EEPROM_RW: SPI WRITE Done
# [10156367500000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [10161559700000]  SET ADDR_L=0x00: SPI WRITE Done
# [10161559700000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [10166751900000]  SET ADDR_H=0x00: SPI WRITE Done
# [10166751900000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [10367325000000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [10666742300000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [10671934500000] T Mode=EEPROM_RW: SPI WRITE Done
# [10671934500000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [10677126700000]  SET ADDR_L=0x00: SPI WRITE Done
# [10677126700000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [10682318900000]  SET ADDR_H=0x00: SPI WRITE Done
# [10682318900000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [10687511100000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [10783663100000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [10788855400000] T Mode=EEPROM_RW: SPI WRITE Done
# [10788855400000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [10794047600000]       SET ADDR_L: SPI WRITE Done
# [10794047600000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [10799239800000]       SET ADDR_H: SPI WRITE Done
# [10799239800000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [10804432000000] gger EEPROM Read: SPI WRITE Done
# [11006543500000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [11006543500000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [11011735700000] Mode=FAST_SWITCH: SPI WRITE Done
# [11011735700000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [11016927900000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [11161155900000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [11166348100000] T Mode=EEPROM_RW: SPI WRITE Done
# [11166348100000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [11171540300000]       SET ADDR_L: SPI WRITE Done
# [11171540300000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [11176732500000]       SET ADDR_H: SPI WRITE Done
# [11176732500000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [11181924700000] gger EEPROM Read: SPI WRITE Done
# [11384036200000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [11410093400000]  READ FPGA_VER_H: PASS (0x94)
# [11416920200000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [11416920200000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [11422112400000]    SET Mode=0x00: SPI WRITE Done
# [11422112400000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [11427304600000]  SET ADDR_L=0x00: SPI WRITE Done
# [11427304600000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [11432496800000]  SET ADDR_H=0x00: SPI WRITE Done
# [11432496800000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [11437689000000]  SET EEP_OP=0x01: SPI WRITE Done
# [11437689000000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [11638262100000]    WRITE_PATTERN: SPI WRITE Done
# [11694895600000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [11701049400000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [11706241600000] T Mode=EEPROM_RW: SPI WRITE Done
# [11706241600000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [11711433800000]  SET ADDR_L=0x00: SPI WRITE Done
# [11711433800000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [11716626000000]  SET ADDR_H=0x00: SPI WRITE Done
# [11716626000000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [11917199100000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [12216616400000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [12221808600000] T Mode=EEPROM_RW: SPI WRITE Done
# [12221808600000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [12227000800000]  SET ADDR_L=0x00: SPI WRITE Done
# [12227000800000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [12232193000000]  SET ADDR_H=0x00: SPI WRITE Done
# [12232193000000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [12237385200000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [12333537200000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [12338729400000] T Mode=EEPROM_RW: SPI WRITE Done
# [12338729400000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [12343921600000]       SET ADDR_L: SPI WRITE Done
# [12343921600000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [12349113900000]       SET ADDR_H: SPI WRITE Done
# [12349113900000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [12354306100000] gger EEPROM Read: SPI WRITE Done
# [12556417600000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [12556417600000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [12561609800000] Mode=FAST_SWITCH: SPI WRITE Done
# [12561609800000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [12566802000000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [12711030000000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [12716222200000] T Mode=EEPROM_RW: SPI WRITE Done
# [12716222200000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [12721414400000]       SET ADDR_L: SPI WRITE Done
# [12721414400000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [12726606600000]       SET ADDR_H: SPI WRITE Done
# [12726606600000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [12731798800000] gger EEPROM Read: SPI WRITE Done
# [12933910300000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [12959967500000]  READ FPGA_VER_H: PASS (0x94)
# [12966794300000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [12966794300000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [12971986500000]    SET Mode=0x00: SPI WRITE Done
# [12971986500000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [12977178700000]  SET ADDR_L=0x00: SPI WRITE Done
# [12977178700000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [12982370900000]  SET ADDR_H=0x00: SPI WRITE Done
# [12982370900000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [12987563100000]  SET EEP_OP=0x01: SPI WRITE Done
# [12987563100000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [13188136200000]    WRITE_PATTERN: SPI WRITE Done
# [13244769700000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [13250923500000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [13256115700000] T Mode=EEPROM_RW: SPI WRITE Done
# [13256115700000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [13261307900000]  SET ADDR_L=0x00: SPI WRITE Done
# [13261307900000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [13266500100000]  SET ADDR_H=0x00: SPI WRITE Done
# [13266500100000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [13467073200000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [13766490500000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [13771682700000] T Mode=EEPROM_RW: SPI WRITE Done
# [13771682700000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [13776874900000]  SET ADDR_L=0x00: SPI WRITE Done
# [13776874900000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [13782067100000]  SET ADDR_H=0x00: SPI WRITE Done
# [13782067100000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [13787259300000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [13883411300000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [13888603500000] T Mode=EEPROM_RW: SPI WRITE Done
# [13888603500000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [13893795700000]       SET ADDR_L: SPI WRITE Done
# [13893795700000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [13898987900000]       SET ADDR_H: SPI WRITE Done
# [13898987900000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [13904180200000] gger EEPROM Read: SPI WRITE Done
# [14106291700000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [14106291700000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [14111483900000] Mode=FAST_SWITCH: SPI WRITE Done
# [14111483900000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [14116676100000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [14260904100000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [14266096300000] T Mode=EEPROM_RW: SPI WRITE Done
# [14266096300000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [14271288500000]       SET ADDR_L: SPI WRITE Done
# [14271288500000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [14276480700000]       SET ADDR_H: SPI WRITE Done
# [14276480700000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [14281672900000] gger EEPROM Read: SPI WRITE Done
# [14483784400000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 1: Basic Sanity Check ---
# [14509841600000]  READ FPGA_VER_H: PASS (0x94)
# [14516668400000]  READ FPGA_VER_L: MISMATCH - Got 0x25, Expected 0x22
# 
# --- Test 2: First Pattern Write ---
# [14516668400000]    SET Mode=0x00: SPI WRITE bank=0 addr=0x05 len=1
# [14521860600000]    SET Mode=0x00: SPI WRITE Done
# [14521860600000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [14527052800000]  SET ADDR_L=0x00: SPI WRITE Done
# [14527052800000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [14532245000000]  SET ADDR_H=0x00: SPI WRITE Done
# [14532245000000]  SET EEP_OP=0x01: SPI WRITE bank=2 addr=0x02 len=1
# [14537437200000]  SET EEP_OP=0x01: SPI WRITE Done
# [14537437200000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [14738010300000]    WRITE_PATTERN: SPI WRITE Done
# [14794643800000] LED Frame Done detected
# 
# --- Test 3: Second Pattern Write (EEPROM_RW) ---
# [14800797600000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [14805989800000] T Mode=EEPROM_RW: SPI WRITE Done
# [14805989800000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [14811182000000]  SET ADDR_L=0x00: SPI WRITE Done
# [14811182000000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [14816374200000]  SET ADDR_H=0x00: SPI WRITE Done
# [14816374200000]    WRITE_PATTERN: SPI WRITE bank=1 addr=0x00 len=128
# [15016947200000]    WRITE_PATTERN: SPI WRITE Done
# 
# --- Test 4: EEPROM Read Trigger ---
# [15316364600000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [15321556800000] T Mode=EEPROM_RW: SPI WRITE Done
# [15321556800000]  SET ADDR_L=0x00: SPI WRITE bank=2 addr=0x00 len=1
# [15326749000000]  SET ADDR_L=0x00: SPI WRITE Done
# [15326749000000]  SET ADDR_H=0x00: SPI WRITE bank=2 addr=0x01 len=1
# [15331941200000]  SET ADDR_H=0x00: SPI WRITE Done
# [15331941200000]  SET EEP_OP=READ: SPI WRITE bank=2 addr=0x02 len=1
# [15337133400000]  SET EEP_OP=READ: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [15433285400000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [15438477600000] T Mode=EEPROM_RW: SPI WRITE Done
# [15438477600000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [15443669800000]       SET ADDR_L: SPI WRITE Done
# [15443669800000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [15448862000000]       SET ADDR_H: SPI WRITE Done
# [15448862000000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [15454054200000] gger EEPROM Read: SPI WRITE Done
# [15656165700000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# --- Test 5: MODE_FAST_SWITCH ---
# [15656165700000] Mode=FAST_SWITCH: SPI WRITE bank=0 addr=0x05 len=1
# [15661358000000] Mode=FAST_SWITCH: SPI WRITE Done
# [15661358000000] stSwitch ID=0x00: SPI WRITE bank=0 addr=0xf0 len=1
# [15666550200000] stSwitch ID=0x00: SPI WRITE Done
# 
# --- Test 4: MCU ReadBack EEPROM Data ---
# [15810778200000] T Mode=EEPROM_RW: SPI WRITE bank=0 addr=0x05 len=1
# [15815970400000] T Mode=EEPROM_RW: SPI WRITE Done
# [15815970400000]       SET ADDR_L: SPI WRITE bank=2 addr=0x00 len=1
# [15821162600000]       SET ADDR_L: SPI WRITE Done
# [15821162600000]       SET ADDR_H: SPI WRITE bank=2 addr=0x01 len=1
# [15826354800000]       SET ADDR_H: SPI WRITE Done
# [15826354800000] gger EEPROM Read: SPI WRITE bank=2 addr=0x02 len=1
# [15831547000000] gger EEPROM Read: SPI WRITE Done
# [16033658500000] eadBack from PAT: READ 128 bytes from 0x00
# âœ… Test 4 PASSED - All 128 bytes match!
# 
# ========================================
#   TEST SUMMARY (V2 Migration)
# ========================================
# Total Errors: 10
# ========================================
# âŒ TESTS FAILED - 10 error(s)
# ========================================
# 
# ** Note: $finish    : C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v(689)
#    Time: 160529888940 ps  Iteration: 0  Instance: /tb_system_top_v2
# 1
# Break in Module tb_system_top_v2 at C:/Keith/FPGA/TMY/RIS/RIS_Project5_1_1_2_1/SIM/tb_spi_slave.v line 689
# End time: 14:43:52 on Oct 31,2025, Elapsed time: 0:04:02
# Errors: 0, Warnings: 4
