-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass15_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass15_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass15_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass15_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass14_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass14_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass13_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass13_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass12_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass12_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass11_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass11_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass10_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass10_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass9_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass9_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass8_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass8_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass7_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass7_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass6_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass6_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass5_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass5_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass4_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass4_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass3_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass3_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass2_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass2_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass1_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass1_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    cor_phaseClass0_V_3 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_2 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_1 : IN STD_LOGIC_VECTOR (20 downto 0);
    cor_phaseClass0_V_0 : IN STD_LOGIC_VECTOR (20 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of correlator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";

    signal phaseClass_V_read_read_fu_556_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal phaseClass_V_read_reg_3329 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp6_fu_652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_reg_3333 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp18_reg_3338 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp30_reg_3343 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp42_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp42_reg_3348 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp54_reg_3353 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp66_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp66_reg_3358 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp78_fu_736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp78_reg_3363 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp90_fu_750_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp90_reg_3368 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp102_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp102_reg_3373 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp114_fu_778_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp114_reg_3378 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp126_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp126_reg_3383 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp138_fu_806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp138_reg_3388 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp150_fu_820_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp150_reg_3393 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp162_fu_834_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp162_reg_3398 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp174_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp174_reg_3403 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp186_fu_862_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp186_reg_3408 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_3413 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_3418 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_934_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_3423 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_970_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_reg_3428 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_fu_975_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp9_reg_3433 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_fu_991_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp10_reg_3438 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp12_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_reg_3443 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp15_fu_1057_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp15_reg_3448 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_fu_1063_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp16_reg_3453 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_fu_1099_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_reg_3458 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_fu_1104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_reg_3463 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_fu_1120_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp22_reg_3468 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp24_fu_1180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp24_reg_3473 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp27_fu_1186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp27_reg_3478 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp28_fu_1192_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp28_reg_3483 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp29_fu_1228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp29_reg_3488 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp33_fu_1233_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp33_reg_3493 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_fu_1249_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp34_reg_3498 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp36_fu_1309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp36_reg_3503 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp39_fu_1315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp39_reg_3508 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp40_fu_1321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp40_reg_3513 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp41_fu_1357_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp41_reg_3518 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp45_fu_1362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp45_reg_3523 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_fu_1378_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp46_reg_3528 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp48_fu_1438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp48_reg_3533 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp51_fu_1444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp51_reg_3538 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp52_fu_1450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp52_reg_3543 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp53_fu_1486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp53_reg_3548 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp57_fu_1491_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp57_reg_3553 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_fu_1507_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp58_reg_3558 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp60_fu_1567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp60_reg_3563 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp63_fu_1573_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp63_reg_3568 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp64_fu_1579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp64_reg_3573 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp65_fu_1615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp65_reg_3578 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp69_fu_1620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp69_reg_3583 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp70_fu_1636_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp70_reg_3588 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp72_fu_1696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp72_reg_3593 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp75_fu_1702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp75_reg_3598 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp76_fu_1708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp76_reg_3603 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp77_fu_1744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp77_reg_3608 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp81_fu_1749_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp81_reg_3613 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp82_fu_1765_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp82_reg_3618 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp84_fu_1825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp84_reg_3623 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp87_fu_1831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp87_reg_3628 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp88_fu_1837_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp88_reg_3633 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp89_fu_1873_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp89_reg_3638 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp93_fu_1878_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp93_reg_3643 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp94_fu_1894_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp94_reg_3648 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp96_fu_1954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp96_reg_3653 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp99_fu_1960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp99_reg_3658 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp100_fu_1966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp100_reg_3663 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp101_fu_2002_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp101_reg_3668 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp105_fu_2007_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp105_reg_3673 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp106_fu_2023_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp106_reg_3678 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp108_fu_2083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp108_reg_3683 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp111_fu_2089_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp111_reg_3688 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp112_fu_2095_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp112_reg_3693 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp113_fu_2131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp113_reg_3698 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp117_fu_2136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp117_reg_3703 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp118_fu_2152_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp118_reg_3708 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp120_fu_2212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp120_reg_3713 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp123_fu_2218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp123_reg_3718 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp124_fu_2224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp124_reg_3723 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp125_fu_2260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp125_reg_3728 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp129_fu_2265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp129_reg_3733 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp130_fu_2281_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp130_reg_3738 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp132_fu_2341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp132_reg_3743 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp135_fu_2347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp135_reg_3748 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp136_fu_2353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp136_reg_3753 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp137_fu_2389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp137_reg_3758 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp141_fu_2394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp141_reg_3763 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp142_fu_2410_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp142_reg_3768 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp144_fu_2470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp144_reg_3773 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp147_fu_2476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp147_reg_3778 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp148_fu_2482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp148_reg_3783 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp149_fu_2518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp149_reg_3788 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp153_fu_2523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp153_reg_3793 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp154_fu_2539_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp154_reg_3798 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp156_fu_2599_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp156_reg_3803 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp159_fu_2605_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp159_reg_3808 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp160_fu_2611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp160_reg_3813 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp161_fu_2647_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp161_reg_3818 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp165_fu_2652_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp165_reg_3823 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp166_fu_2668_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp166_reg_3828 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp168_fu_2728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp168_reg_3833 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp171_fu_2734_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp171_reg_3838 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp172_fu_2740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp172_reg_3843 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp173_fu_2776_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp173_reg_3848 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp177_fu_2781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp177_reg_3853 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp178_fu_2797_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp178_reg_3858 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp180_fu_2857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp180_reg_3863 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp183_fu_2863_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp183_reg_3868 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp184_fu_2869_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp184_reg_3873 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp185_fu_2905_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp185_reg_3878 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp189_fu_2910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp189_reg_3883 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp190_fu_2926_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp190_reg_3888 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_96_s_fu_2936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_96_s_reg_3893 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_93_7_fu_2949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_93_7_reg_3898 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_90_s_fu_2958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_90_s_reg_3903 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_87_7_fu_2971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_87_7_reg_3908 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_84_s_fu_2980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_84_s_reg_3913 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_81_7_fu_2993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_81_7_reg_3918 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_78_s_fu_3002_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_78_s_reg_3923 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_75_7_fu_3015_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_75_7_reg_3928 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_72_s_fu_3024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_72_s_reg_3933 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_69_7_fu_3037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_69_7_reg_3938 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_66_s_fu_3046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_66_s_reg_3943 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_63_7_fu_3059_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_63_7_reg_3948 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_60_s_fu_3068_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_60_s_reg_3953 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_57_7_fu_3081_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_57_7_reg_3958 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_54_s_fu_3090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_54_s_reg_3963 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_51_7_fu_3103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_51_7_reg_3968 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_48_s_fu_3112_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_48_s_reg_3973 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_45_7_fu_3125_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_45_7_reg_3978 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_42_s_fu_3134_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_42_s_reg_3983 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_39_7_fu_3147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_39_7_reg_3988 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_36_s_fu_3156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_36_s_reg_3993 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_33_7_fu_3169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_33_7_reg_3998 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_s_fu_3178_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_s_reg_4003 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_27_7_fu_3191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_27_7_reg_4008 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_24_s_fu_3200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_24_s_reg_4013 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_21_7_fu_3213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_21_7_reg_4018 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_18_s_fu_3222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_18_s_reg_4023 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_7_fu_3235_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_7_reg_4028 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_12_s_fu_3244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_12_s_reg_4033 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_2_7_fu_3257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_2_7_reg_4038 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_s_fu_3266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_s_reg_4043 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_4_7_fu_3279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_4_7_reg_4048 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_3302_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_4053 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP1_V_cast_fu_3310_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_phi_mux_p_Val2_s_phi_fu_566_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_p_Val2_s_reg_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_Val2_1_phi_fu_607_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_p_Val2_1_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd30_fu_912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp7_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd46_cast_fu_960_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd45_cast_fu_952_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp11_fu_981_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd63_cast_fu_944_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp11_cast_cast_fu_987_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp13_fu_1045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd29_fu_1041_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp19_fu_1093_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd44_cast_fu_1089_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd43_cast_fu_1081_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp23_fu_1110_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd61_cast_fu_1073_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp23_cast_cast_fu_1116_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp25_fu_1174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd28_fu_1170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp31_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd42_cast_fu_1218_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd41_cast_fu_1210_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp35_fu_1239_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd59_cast_fu_1202_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp35_cast_cast_fu_1245_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp37_fu_1303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd27_fu_1299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp43_fu_1351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd40_cast_fu_1347_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd39_cast_fu_1339_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp47_fu_1368_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd57_cast_fu_1331_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp47_cast_cast_fu_1374_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp49_fu_1432_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd26_fu_1428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp55_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd38_cast_fu_1476_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd37_cast_fu_1468_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp59_fu_1497_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd55_cast_fu_1460_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp59_cast_cast_fu_1503_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp61_fu_1561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd25_fu_1557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp67_fu_1609_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd36_cast_fu_1605_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd35_cast_fu_1597_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp71_fu_1626_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd53_cast_fu_1589_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp71_cast_cast_fu_1632_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp73_fu_1690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd24_fu_1686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp79_fu_1738_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd34_cast_fu_1734_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd33_cast_fu_1726_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp83_fu_1755_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd51_cast_fu_1718_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp83_cast_cast_fu_1761_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp85_fu_1819_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd23_fu_1815_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp91_fu_1867_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd32_cast_fu_1863_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd31_cast_fu_1855_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp95_fu_1884_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd49_cast_fu_1847_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp95_cast_cast_fu_1890_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp97_fu_1948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd22_fu_1944_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp103_fu_1996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd30_cast_fu_1992_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd29_cast_fu_1984_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp107_fu_2013_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd47_cast_fu_1976_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp107_cast_cast_fu_2019_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp109_fu_2077_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd21_fu_2073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp115_fu_2125_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd28_cast_fu_2121_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd27_cast_fu_2113_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp119_fu_2142_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd14_cast_fu_2105_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp119_cast_cast_fu_2148_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp121_fu_2206_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd20_fu_2202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp127_fu_2254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd26_cast_fu_2250_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd25_cast_fu_2242_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp131_fu_2271_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd12_cast_fu_2234_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp131_cast_cast_fu_2277_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp133_fu_2335_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd19_fu_2331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp139_fu_2383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd24_cast_fu_2379_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd23_cast_fu_2371_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp143_fu_2400_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd10_cast_fu_2363_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp143_cast_cast_fu_2406_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp145_fu_2464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd18_fu_2460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp151_fu_2512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd22_cast_fu_2508_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd21_cast_fu_2500_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp155_fu_2529_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd8_cast_fu_2492_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp155_cast_cast_fu_2535_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp157_fu_2593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd17_fu_2589_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp163_fu_2641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd20_cast_fu_2637_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd19_cast_fu_2629_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp167_fu_2658_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd6_cast_fu_2621_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp167_cast_cast_fu_2664_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp169_fu_2722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd16_fu_2718_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp175_fu_2770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd18_cast_fu_2766_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd17_cast_fu_2758_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp179_fu_2787_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd4_cast_fu_2750_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp179_cast_cast_fu_2793_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp181_fu_2851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd_fu_2847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp187_fu_2899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal extLd_cast_fu_2895_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd16_cast_fu_2887_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp191_fu_2916_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal extLd2_cast_fu_2879_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp191_cast_cast_fu_2922_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp2_fu_2932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_cast_fu_2941_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp8_fu_2944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp14_fu_2954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_cast_fu_2963_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp20_fu_2966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp26_fu_2976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp34_cast_fu_2985_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_fu_2988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp38_fu_2998_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp46_cast_fu_3007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp44_fu_3010_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp50_fu_3020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp58_cast_fu_3029_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp56_fu_3032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp62_fu_3042_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp70_cast_fu_3051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp68_fu_3054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp74_fu_3064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp82_cast_fu_3073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp80_fu_3076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp86_fu_3086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp94_cast_fu_3095_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp92_fu_3098_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp98_fu_3108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp106_cast_fu_3117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp104_fu_3120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp110_fu_3130_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp118_cast_fu_3139_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp116_fu_3142_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp122_fu_3152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp130_cast_fu_3161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp128_fu_3164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp134_fu_3174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp142_cast_fu_3183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp140_fu_3186_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp146_fu_3196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp154_cast_fu_3205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp152_fu_3208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp158_fu_3218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp166_cast_fu_3227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp164_fu_3230_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp170_fu_3240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp178_cast_fu_3249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp176_fu_3252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp182_fu_3262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp190_cast_fu_3271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp188_fu_3274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_3284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_3296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_6_fu_3290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3313_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3313_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal grp_fu_3313_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal phaseClass_V_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal cor_phaseClass15_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass15_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass15_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass15_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass15_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass14_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass14_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass14_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass14_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass14_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass13_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass13_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass13_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass13_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass13_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass12_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass12_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass12_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass12_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass12_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass11_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass11_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass11_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass11_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass11_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass10_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass10_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass10_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass10_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass10_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass9_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass9_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass9_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass9_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass9_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass8_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass8_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass8_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass8_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass8_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass7_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass7_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass7_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass7_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass7_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass6_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass6_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass6_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass6_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass6_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass5_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass5_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass5_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass5_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass5_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass4_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass4_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass4_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass4_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass4_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass3_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass3_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass3_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass3_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass3_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass2_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass2_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass2_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass2_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass2_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass1_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass1_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass1_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass1_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass1_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass0_V_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_13_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_12_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_11_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_10_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_9_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_8_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_7_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_6_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cor_phaseClass0_V_3_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass0_V_2_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass0_V_1_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal cor_phaseClass0_V_0_int_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (31 downto 0);

    component correlateTop_mul_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    correlateTop_mul_bkb_U259 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 42)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3313_p0,
        din1 => grp_fu_3313_p1,
        ce => grp_fu_3313_ce,
        dout => grp_fu_3313_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_Val2_1_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
                ap_phi_reg_pp0_iter1_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter0_p_Val2_1_reg_603;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_Val2_s_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
                ap_phi_reg_pp0_iter1_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_562;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                ap_phi_reg_pp0_iter2_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter1_p_Val2_1_reg_603;
                ap_phi_reg_pp0_iter2_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter1_p_Val2_s_reg_562;
                ap_phi_reg_pp0_iter3_p_Val2_1_reg_603 <= ap_phi_reg_pp0_iter2_p_Val2_1_reg_603;
                ap_phi_reg_pp0_iter3_p_Val2_s_reg_562 <= ap_phi_reg_pp0_iter2_p_Val2_s_reg_562;
                ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 <= phaseClass_V_read_reg_3329;
                ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 <= ap_reg_pp0_iter1_phaseClass_V_read_reg_3329;
                phaseClass_V_read_reg_3329 <= phaseClass_V_int_reg;
                tmp_1_reg_4053 <= tmp_1_fu_3302_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= grp_fu_3313_p2(41 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                cor_phaseClass0_V_0_int_reg <= cor_phaseClass0_V_0;
                cor_phaseClass0_V_10_int_reg <= cor_phaseClass0_V_10;
                cor_phaseClass0_V_11_int_reg <= cor_phaseClass0_V_11;
                cor_phaseClass0_V_12_int_reg <= cor_phaseClass0_V_12;
                cor_phaseClass0_V_13_int_reg <= cor_phaseClass0_V_13;
                cor_phaseClass0_V_14_int_reg <= cor_phaseClass0_V_14;
                cor_phaseClass0_V_15_int_reg <= cor_phaseClass0_V_15;
                cor_phaseClass0_V_1_int_reg <= cor_phaseClass0_V_1;
                cor_phaseClass0_V_2_int_reg <= cor_phaseClass0_V_2;
                cor_phaseClass0_V_3_int_reg <= cor_phaseClass0_V_3;
                cor_phaseClass0_V_4_int_reg <= cor_phaseClass0_V_4;
                cor_phaseClass0_V_5_int_reg <= cor_phaseClass0_V_5;
                cor_phaseClass0_V_6_int_reg <= cor_phaseClass0_V_6;
                cor_phaseClass0_V_7_int_reg <= cor_phaseClass0_V_7;
                cor_phaseClass0_V_8_int_reg <= cor_phaseClass0_V_8;
                cor_phaseClass0_V_9_int_reg <= cor_phaseClass0_V_9;
                cor_phaseClass10_V_0_int_reg <= cor_phaseClass10_V_0;
                cor_phaseClass10_V_10_int_reg <= cor_phaseClass10_V_10;
                cor_phaseClass10_V_11_int_reg <= cor_phaseClass10_V_11;
                cor_phaseClass10_V_12_int_reg <= cor_phaseClass10_V_12;
                cor_phaseClass10_V_13_int_reg <= cor_phaseClass10_V_13;
                cor_phaseClass10_V_14_int_reg <= cor_phaseClass10_V_14;
                cor_phaseClass10_V_15_int_reg <= cor_phaseClass10_V_15;
                cor_phaseClass10_V_1_int_reg <= cor_phaseClass10_V_1;
                cor_phaseClass10_V_2_int_reg <= cor_phaseClass10_V_2;
                cor_phaseClass10_V_3_int_reg <= cor_phaseClass10_V_3;
                cor_phaseClass10_V_4_int_reg <= cor_phaseClass10_V_4;
                cor_phaseClass10_V_5_int_reg <= cor_phaseClass10_V_5;
                cor_phaseClass10_V_6_int_reg <= cor_phaseClass10_V_6;
                cor_phaseClass10_V_7_int_reg <= cor_phaseClass10_V_7;
                cor_phaseClass10_V_8_int_reg <= cor_phaseClass10_V_8;
                cor_phaseClass10_V_9_int_reg <= cor_phaseClass10_V_9;
                cor_phaseClass11_V_0_int_reg <= cor_phaseClass11_V_0;
                cor_phaseClass11_V_10_int_reg <= cor_phaseClass11_V_10;
                cor_phaseClass11_V_11_int_reg <= cor_phaseClass11_V_11;
                cor_phaseClass11_V_12_int_reg <= cor_phaseClass11_V_12;
                cor_phaseClass11_V_13_int_reg <= cor_phaseClass11_V_13;
                cor_phaseClass11_V_14_int_reg <= cor_phaseClass11_V_14;
                cor_phaseClass11_V_15_int_reg <= cor_phaseClass11_V_15;
                cor_phaseClass11_V_1_int_reg <= cor_phaseClass11_V_1;
                cor_phaseClass11_V_2_int_reg <= cor_phaseClass11_V_2;
                cor_phaseClass11_V_3_int_reg <= cor_phaseClass11_V_3;
                cor_phaseClass11_V_4_int_reg <= cor_phaseClass11_V_4;
                cor_phaseClass11_V_5_int_reg <= cor_phaseClass11_V_5;
                cor_phaseClass11_V_6_int_reg <= cor_phaseClass11_V_6;
                cor_phaseClass11_V_7_int_reg <= cor_phaseClass11_V_7;
                cor_phaseClass11_V_8_int_reg <= cor_phaseClass11_V_8;
                cor_phaseClass11_V_9_int_reg <= cor_phaseClass11_V_9;
                cor_phaseClass12_V_0_int_reg <= cor_phaseClass12_V_0;
                cor_phaseClass12_V_10_int_reg <= cor_phaseClass12_V_10;
                cor_phaseClass12_V_11_int_reg <= cor_phaseClass12_V_11;
                cor_phaseClass12_V_12_int_reg <= cor_phaseClass12_V_12;
                cor_phaseClass12_V_13_int_reg <= cor_phaseClass12_V_13;
                cor_phaseClass12_V_14_int_reg <= cor_phaseClass12_V_14;
                cor_phaseClass12_V_15_int_reg <= cor_phaseClass12_V_15;
                cor_phaseClass12_V_1_int_reg <= cor_phaseClass12_V_1;
                cor_phaseClass12_V_2_int_reg <= cor_phaseClass12_V_2;
                cor_phaseClass12_V_3_int_reg <= cor_phaseClass12_V_3;
                cor_phaseClass12_V_4_int_reg <= cor_phaseClass12_V_4;
                cor_phaseClass12_V_5_int_reg <= cor_phaseClass12_V_5;
                cor_phaseClass12_V_6_int_reg <= cor_phaseClass12_V_6;
                cor_phaseClass12_V_7_int_reg <= cor_phaseClass12_V_7;
                cor_phaseClass12_V_8_int_reg <= cor_phaseClass12_V_8;
                cor_phaseClass12_V_9_int_reg <= cor_phaseClass12_V_9;
                cor_phaseClass13_V_0_int_reg <= cor_phaseClass13_V_0;
                cor_phaseClass13_V_10_int_reg <= cor_phaseClass13_V_10;
                cor_phaseClass13_V_11_int_reg <= cor_phaseClass13_V_11;
                cor_phaseClass13_V_12_int_reg <= cor_phaseClass13_V_12;
                cor_phaseClass13_V_13_int_reg <= cor_phaseClass13_V_13;
                cor_phaseClass13_V_14_int_reg <= cor_phaseClass13_V_14;
                cor_phaseClass13_V_15_int_reg <= cor_phaseClass13_V_15;
                cor_phaseClass13_V_1_int_reg <= cor_phaseClass13_V_1;
                cor_phaseClass13_V_2_int_reg <= cor_phaseClass13_V_2;
                cor_phaseClass13_V_3_int_reg <= cor_phaseClass13_V_3;
                cor_phaseClass13_V_4_int_reg <= cor_phaseClass13_V_4;
                cor_phaseClass13_V_5_int_reg <= cor_phaseClass13_V_5;
                cor_phaseClass13_V_6_int_reg <= cor_phaseClass13_V_6;
                cor_phaseClass13_V_7_int_reg <= cor_phaseClass13_V_7;
                cor_phaseClass13_V_8_int_reg <= cor_phaseClass13_V_8;
                cor_phaseClass13_V_9_int_reg <= cor_phaseClass13_V_9;
                cor_phaseClass14_V_0_int_reg <= cor_phaseClass14_V_0;
                cor_phaseClass14_V_10_int_reg <= cor_phaseClass14_V_10;
                cor_phaseClass14_V_11_int_reg <= cor_phaseClass14_V_11;
                cor_phaseClass14_V_12_int_reg <= cor_phaseClass14_V_12;
                cor_phaseClass14_V_13_int_reg <= cor_phaseClass14_V_13;
                cor_phaseClass14_V_14_int_reg <= cor_phaseClass14_V_14;
                cor_phaseClass14_V_15_int_reg <= cor_phaseClass14_V_15;
                cor_phaseClass14_V_1_int_reg <= cor_phaseClass14_V_1;
                cor_phaseClass14_V_2_int_reg <= cor_phaseClass14_V_2;
                cor_phaseClass14_V_3_int_reg <= cor_phaseClass14_V_3;
                cor_phaseClass14_V_4_int_reg <= cor_phaseClass14_V_4;
                cor_phaseClass14_V_5_int_reg <= cor_phaseClass14_V_5;
                cor_phaseClass14_V_6_int_reg <= cor_phaseClass14_V_6;
                cor_phaseClass14_V_7_int_reg <= cor_phaseClass14_V_7;
                cor_phaseClass14_V_8_int_reg <= cor_phaseClass14_V_8;
                cor_phaseClass14_V_9_int_reg <= cor_phaseClass14_V_9;
                cor_phaseClass15_V_0_int_reg <= cor_phaseClass15_V_0;
                cor_phaseClass15_V_10_int_reg <= cor_phaseClass15_V_10;
                cor_phaseClass15_V_11_int_reg <= cor_phaseClass15_V_11;
                cor_phaseClass15_V_12_int_reg <= cor_phaseClass15_V_12;
                cor_phaseClass15_V_13_int_reg <= cor_phaseClass15_V_13;
                cor_phaseClass15_V_14_int_reg <= cor_phaseClass15_V_14;
                cor_phaseClass15_V_15_int_reg <= cor_phaseClass15_V_15;
                cor_phaseClass15_V_1_int_reg <= cor_phaseClass15_V_1;
                cor_phaseClass15_V_2_int_reg <= cor_phaseClass15_V_2;
                cor_phaseClass15_V_3_int_reg <= cor_phaseClass15_V_3;
                cor_phaseClass15_V_4_int_reg <= cor_phaseClass15_V_4;
                cor_phaseClass15_V_5_int_reg <= cor_phaseClass15_V_5;
                cor_phaseClass15_V_6_int_reg <= cor_phaseClass15_V_6;
                cor_phaseClass15_V_7_int_reg <= cor_phaseClass15_V_7;
                cor_phaseClass15_V_8_int_reg <= cor_phaseClass15_V_8;
                cor_phaseClass15_V_9_int_reg <= cor_phaseClass15_V_9;
                cor_phaseClass1_V_0_int_reg <= cor_phaseClass1_V_0;
                cor_phaseClass1_V_10_int_reg <= cor_phaseClass1_V_10;
                cor_phaseClass1_V_11_int_reg <= cor_phaseClass1_V_11;
                cor_phaseClass1_V_12_int_reg <= cor_phaseClass1_V_12;
                cor_phaseClass1_V_13_int_reg <= cor_phaseClass1_V_13;
                cor_phaseClass1_V_14_int_reg <= cor_phaseClass1_V_14;
                cor_phaseClass1_V_15_int_reg <= cor_phaseClass1_V_15;
                cor_phaseClass1_V_1_int_reg <= cor_phaseClass1_V_1;
                cor_phaseClass1_V_2_int_reg <= cor_phaseClass1_V_2;
                cor_phaseClass1_V_3_int_reg <= cor_phaseClass1_V_3;
                cor_phaseClass1_V_4_int_reg <= cor_phaseClass1_V_4;
                cor_phaseClass1_V_5_int_reg <= cor_phaseClass1_V_5;
                cor_phaseClass1_V_6_int_reg <= cor_phaseClass1_V_6;
                cor_phaseClass1_V_7_int_reg <= cor_phaseClass1_V_7;
                cor_phaseClass1_V_8_int_reg <= cor_phaseClass1_V_8;
                cor_phaseClass1_V_9_int_reg <= cor_phaseClass1_V_9;
                cor_phaseClass2_V_0_int_reg <= cor_phaseClass2_V_0;
                cor_phaseClass2_V_10_int_reg <= cor_phaseClass2_V_10;
                cor_phaseClass2_V_11_int_reg <= cor_phaseClass2_V_11;
                cor_phaseClass2_V_12_int_reg <= cor_phaseClass2_V_12;
                cor_phaseClass2_V_13_int_reg <= cor_phaseClass2_V_13;
                cor_phaseClass2_V_14_int_reg <= cor_phaseClass2_V_14;
                cor_phaseClass2_V_15_int_reg <= cor_phaseClass2_V_15;
                cor_phaseClass2_V_1_int_reg <= cor_phaseClass2_V_1;
                cor_phaseClass2_V_2_int_reg <= cor_phaseClass2_V_2;
                cor_phaseClass2_V_3_int_reg <= cor_phaseClass2_V_3;
                cor_phaseClass2_V_4_int_reg <= cor_phaseClass2_V_4;
                cor_phaseClass2_V_5_int_reg <= cor_phaseClass2_V_5;
                cor_phaseClass2_V_6_int_reg <= cor_phaseClass2_V_6;
                cor_phaseClass2_V_7_int_reg <= cor_phaseClass2_V_7;
                cor_phaseClass2_V_8_int_reg <= cor_phaseClass2_V_8;
                cor_phaseClass2_V_9_int_reg <= cor_phaseClass2_V_9;
                cor_phaseClass3_V_0_int_reg <= cor_phaseClass3_V_0;
                cor_phaseClass3_V_10_int_reg <= cor_phaseClass3_V_10;
                cor_phaseClass3_V_11_int_reg <= cor_phaseClass3_V_11;
                cor_phaseClass3_V_12_int_reg <= cor_phaseClass3_V_12;
                cor_phaseClass3_V_13_int_reg <= cor_phaseClass3_V_13;
                cor_phaseClass3_V_14_int_reg <= cor_phaseClass3_V_14;
                cor_phaseClass3_V_15_int_reg <= cor_phaseClass3_V_15;
                cor_phaseClass3_V_1_int_reg <= cor_phaseClass3_V_1;
                cor_phaseClass3_V_2_int_reg <= cor_phaseClass3_V_2;
                cor_phaseClass3_V_3_int_reg <= cor_phaseClass3_V_3;
                cor_phaseClass3_V_4_int_reg <= cor_phaseClass3_V_4;
                cor_phaseClass3_V_5_int_reg <= cor_phaseClass3_V_5;
                cor_phaseClass3_V_6_int_reg <= cor_phaseClass3_V_6;
                cor_phaseClass3_V_7_int_reg <= cor_phaseClass3_V_7;
                cor_phaseClass3_V_8_int_reg <= cor_phaseClass3_V_8;
                cor_phaseClass3_V_9_int_reg <= cor_phaseClass3_V_9;
                cor_phaseClass4_V_0_int_reg <= cor_phaseClass4_V_0;
                cor_phaseClass4_V_10_int_reg <= cor_phaseClass4_V_10;
                cor_phaseClass4_V_11_int_reg <= cor_phaseClass4_V_11;
                cor_phaseClass4_V_12_int_reg <= cor_phaseClass4_V_12;
                cor_phaseClass4_V_13_int_reg <= cor_phaseClass4_V_13;
                cor_phaseClass4_V_14_int_reg <= cor_phaseClass4_V_14;
                cor_phaseClass4_V_15_int_reg <= cor_phaseClass4_V_15;
                cor_phaseClass4_V_1_int_reg <= cor_phaseClass4_V_1;
                cor_phaseClass4_V_2_int_reg <= cor_phaseClass4_V_2;
                cor_phaseClass4_V_3_int_reg <= cor_phaseClass4_V_3;
                cor_phaseClass4_V_4_int_reg <= cor_phaseClass4_V_4;
                cor_phaseClass4_V_5_int_reg <= cor_phaseClass4_V_5;
                cor_phaseClass4_V_6_int_reg <= cor_phaseClass4_V_6;
                cor_phaseClass4_V_7_int_reg <= cor_phaseClass4_V_7;
                cor_phaseClass4_V_8_int_reg <= cor_phaseClass4_V_8;
                cor_phaseClass4_V_9_int_reg <= cor_phaseClass4_V_9;
                cor_phaseClass5_V_0_int_reg <= cor_phaseClass5_V_0;
                cor_phaseClass5_V_10_int_reg <= cor_phaseClass5_V_10;
                cor_phaseClass5_V_11_int_reg <= cor_phaseClass5_V_11;
                cor_phaseClass5_V_12_int_reg <= cor_phaseClass5_V_12;
                cor_phaseClass5_V_13_int_reg <= cor_phaseClass5_V_13;
                cor_phaseClass5_V_14_int_reg <= cor_phaseClass5_V_14;
                cor_phaseClass5_V_15_int_reg <= cor_phaseClass5_V_15;
                cor_phaseClass5_V_1_int_reg <= cor_phaseClass5_V_1;
                cor_phaseClass5_V_2_int_reg <= cor_phaseClass5_V_2;
                cor_phaseClass5_V_3_int_reg <= cor_phaseClass5_V_3;
                cor_phaseClass5_V_4_int_reg <= cor_phaseClass5_V_4;
                cor_phaseClass5_V_5_int_reg <= cor_phaseClass5_V_5;
                cor_phaseClass5_V_6_int_reg <= cor_phaseClass5_V_6;
                cor_phaseClass5_V_7_int_reg <= cor_phaseClass5_V_7;
                cor_phaseClass5_V_8_int_reg <= cor_phaseClass5_V_8;
                cor_phaseClass5_V_9_int_reg <= cor_phaseClass5_V_9;
                cor_phaseClass6_V_0_int_reg <= cor_phaseClass6_V_0;
                cor_phaseClass6_V_10_int_reg <= cor_phaseClass6_V_10;
                cor_phaseClass6_V_11_int_reg <= cor_phaseClass6_V_11;
                cor_phaseClass6_V_12_int_reg <= cor_phaseClass6_V_12;
                cor_phaseClass6_V_13_int_reg <= cor_phaseClass6_V_13;
                cor_phaseClass6_V_14_int_reg <= cor_phaseClass6_V_14;
                cor_phaseClass6_V_15_int_reg <= cor_phaseClass6_V_15;
                cor_phaseClass6_V_1_int_reg <= cor_phaseClass6_V_1;
                cor_phaseClass6_V_2_int_reg <= cor_phaseClass6_V_2;
                cor_phaseClass6_V_3_int_reg <= cor_phaseClass6_V_3;
                cor_phaseClass6_V_4_int_reg <= cor_phaseClass6_V_4;
                cor_phaseClass6_V_5_int_reg <= cor_phaseClass6_V_5;
                cor_phaseClass6_V_6_int_reg <= cor_phaseClass6_V_6;
                cor_phaseClass6_V_7_int_reg <= cor_phaseClass6_V_7;
                cor_phaseClass6_V_8_int_reg <= cor_phaseClass6_V_8;
                cor_phaseClass6_V_9_int_reg <= cor_phaseClass6_V_9;
                cor_phaseClass7_V_0_int_reg <= cor_phaseClass7_V_0;
                cor_phaseClass7_V_10_int_reg <= cor_phaseClass7_V_10;
                cor_phaseClass7_V_11_int_reg <= cor_phaseClass7_V_11;
                cor_phaseClass7_V_12_int_reg <= cor_phaseClass7_V_12;
                cor_phaseClass7_V_13_int_reg <= cor_phaseClass7_V_13;
                cor_phaseClass7_V_14_int_reg <= cor_phaseClass7_V_14;
                cor_phaseClass7_V_15_int_reg <= cor_phaseClass7_V_15;
                cor_phaseClass7_V_1_int_reg <= cor_phaseClass7_V_1;
                cor_phaseClass7_V_2_int_reg <= cor_phaseClass7_V_2;
                cor_phaseClass7_V_3_int_reg <= cor_phaseClass7_V_3;
                cor_phaseClass7_V_4_int_reg <= cor_phaseClass7_V_4;
                cor_phaseClass7_V_5_int_reg <= cor_phaseClass7_V_5;
                cor_phaseClass7_V_6_int_reg <= cor_phaseClass7_V_6;
                cor_phaseClass7_V_7_int_reg <= cor_phaseClass7_V_7;
                cor_phaseClass7_V_8_int_reg <= cor_phaseClass7_V_8;
                cor_phaseClass7_V_9_int_reg <= cor_phaseClass7_V_9;
                cor_phaseClass8_V_0_int_reg <= cor_phaseClass8_V_0;
                cor_phaseClass8_V_10_int_reg <= cor_phaseClass8_V_10;
                cor_phaseClass8_V_11_int_reg <= cor_phaseClass8_V_11;
                cor_phaseClass8_V_12_int_reg <= cor_phaseClass8_V_12;
                cor_phaseClass8_V_13_int_reg <= cor_phaseClass8_V_13;
                cor_phaseClass8_V_14_int_reg <= cor_phaseClass8_V_14;
                cor_phaseClass8_V_15_int_reg <= cor_phaseClass8_V_15;
                cor_phaseClass8_V_1_int_reg <= cor_phaseClass8_V_1;
                cor_phaseClass8_V_2_int_reg <= cor_phaseClass8_V_2;
                cor_phaseClass8_V_3_int_reg <= cor_phaseClass8_V_3;
                cor_phaseClass8_V_4_int_reg <= cor_phaseClass8_V_4;
                cor_phaseClass8_V_5_int_reg <= cor_phaseClass8_V_5;
                cor_phaseClass8_V_6_int_reg <= cor_phaseClass8_V_6;
                cor_phaseClass8_V_7_int_reg <= cor_phaseClass8_V_7;
                cor_phaseClass8_V_8_int_reg <= cor_phaseClass8_V_8;
                cor_phaseClass8_V_9_int_reg <= cor_phaseClass8_V_9;
                cor_phaseClass9_V_0_int_reg <= cor_phaseClass9_V_0;
                cor_phaseClass9_V_10_int_reg <= cor_phaseClass9_V_10;
                cor_phaseClass9_V_11_int_reg <= cor_phaseClass9_V_11;
                cor_phaseClass9_V_12_int_reg <= cor_phaseClass9_V_12;
                cor_phaseClass9_V_13_int_reg <= cor_phaseClass9_V_13;
                cor_phaseClass9_V_14_int_reg <= cor_phaseClass9_V_14;
                cor_phaseClass9_V_15_int_reg <= cor_phaseClass9_V_15;
                cor_phaseClass9_V_1_int_reg <= cor_phaseClass9_V_1;
                cor_phaseClass9_V_2_int_reg <= cor_phaseClass9_V_2;
                cor_phaseClass9_V_3_int_reg <= cor_phaseClass9_V_3;
                cor_phaseClass9_V_4_int_reg <= cor_phaseClass9_V_4;
                cor_phaseClass9_V_5_int_reg <= cor_phaseClass9_V_5;
                cor_phaseClass9_V_6_int_reg <= cor_phaseClass9_V_6;
                cor_phaseClass9_V_7_int_reg <= cor_phaseClass9_V_7;
                cor_phaseClass9_V_8_int_reg <= cor_phaseClass9_V_8;
                cor_phaseClass9_V_9_int_reg <= cor_phaseClass9_V_9;
                phaseClass_V_int_reg <= phaseClass_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_12_s_reg_4033 <= p_Val2_12_s_fu_3244_p2;
                p_Val2_2_7_reg_4038 <= p_Val2_2_7_fu_3257_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_15_7_reg_4028 <= p_Val2_15_7_fu_3235_p2;
                p_Val2_18_s_reg_4023 <= p_Val2_18_s_fu_3222_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_21_7_reg_4018 <= p_Val2_21_7_fu_3213_p2;
                p_Val2_24_s_reg_4013 <= p_Val2_24_s_fu_3200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_27_7_reg_4008 <= p_Val2_27_7_fu_3191_p2;
                p_Val2_30_s_reg_4003 <= p_Val2_30_s_fu_3178_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_33_7_reg_3998 <= p_Val2_33_7_fu_3169_p2;
                p_Val2_36_s_reg_3993 <= p_Val2_36_s_fu_3156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_39_7_reg_3988 <= p_Val2_39_7_fu_3147_p2;
                p_Val2_42_s_reg_3983 <= p_Val2_42_s_fu_3134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_45_7_reg_3978 <= p_Val2_45_7_fu_3125_p2;
                p_Val2_48_s_reg_3973 <= p_Val2_48_s_fu_3112_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_4_7_reg_4048 <= p_Val2_4_7_fu_3279_p2;
                p_Val2_7_s_reg_4043 <= p_Val2_7_s_fu_3266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_51_7_reg_3968 <= p_Val2_51_7_fu_3103_p2;
                p_Val2_54_s_reg_3963 <= p_Val2_54_s_fu_3090_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_57_7_reg_3958 <= p_Val2_57_7_fu_3081_p2;
                p_Val2_60_s_reg_3953 <= p_Val2_60_s_fu_3068_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_63_7_reg_3948 <= p_Val2_63_7_fu_3059_p2;
                p_Val2_66_s_reg_3943 <= p_Val2_66_s_fu_3046_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_69_7_reg_3938 <= p_Val2_69_7_fu_3037_p2;
                p_Val2_72_s_reg_3933 <= p_Val2_72_s_fu_3024_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_75_7_reg_3928 <= p_Val2_75_7_fu_3015_p2;
                p_Val2_78_s_reg_3923 <= p_Val2_78_s_fu_3002_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_81_7_reg_3918 <= p_Val2_81_7_fu_2993_p2;
                p_Val2_84_s_reg_3913 <= p_Val2_84_s_fu_2980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_87_7_reg_3908 <= p_Val2_87_7_fu_2971_p2;
                p_Val2_90_s_reg_3903 <= p_Val2_90_s_fu_2958_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_phaseClass_V_read_reg_3329 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                p_Val2_93_7_reg_3898 <= p_Val2_93_7_fu_2949_p2;
                p_Val2_96_s_reg_3893 <= p_Val2_96_s_fu_2936_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_7) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp100_reg_3663 <= tmp100_fu_1966_p2;
                tmp101_reg_3668 <= tmp101_fu_2002_p2;
                tmp105_reg_3673 <= tmp105_fu_2007_p2;
                tmp106_reg_3678 <= tmp106_fu_2023_p2;
                tmp96_reg_3653 <= tmp96_fu_1954_p2;
                tmp99_reg_3658 <= tmp99_fu_1960_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp102_reg_3373 <= tmp102_fu_764_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_6) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp108_reg_3683 <= tmp108_fu_2083_p2;
                tmp111_reg_3688 <= tmp111_fu_2089_p2;
                tmp112_reg_3693 <= tmp112_fu_2095_p2;
                tmp113_reg_3698 <= tmp113_fu_2131_p2;
                tmp117_reg_3703 <= tmp117_fu_2136_p2;
                tmp118_reg_3708 <= tmp118_fu_2152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_F) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp10_reg_3438 <= tmp10_fu_991_p2;
                tmp3_reg_3418 <= tmp3_fu_928_p2;
                tmp4_reg_3423 <= tmp4_fu_934_p2;
                tmp5_reg_3428 <= tmp5_fu_970_p2;
                tmp9_reg_3433 <= tmp9_fu_975_p2;
                tmp_reg_3413 <= tmp_fu_922_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp114_reg_3378 <= tmp114_fu_778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_5) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp120_reg_3713 <= tmp120_fu_2212_p2;
                tmp123_reg_3718 <= tmp123_fu_2218_p2;
                tmp124_reg_3723 <= tmp124_fu_2224_p2;
                tmp125_reg_3728 <= tmp125_fu_2260_p2;
                tmp129_reg_3733 <= tmp129_fu_2265_p2;
                tmp130_reg_3738 <= tmp130_fu_2281_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp126_reg_3383 <= tmp126_fu_792_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_E) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp12_reg_3443 <= tmp12_fu_1051_p2;
                tmp15_reg_3448 <= tmp15_fu_1057_p2;
                tmp16_reg_3453 <= tmp16_fu_1063_p2;
                tmp17_reg_3458 <= tmp17_fu_1099_p2;
                tmp21_reg_3463 <= tmp21_fu_1104_p2;
                tmp22_reg_3468 <= tmp22_fu_1120_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_4) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp132_reg_3743 <= tmp132_fu_2341_p2;
                tmp135_reg_3748 <= tmp135_fu_2347_p2;
                tmp136_reg_3753 <= tmp136_fu_2353_p2;
                tmp137_reg_3758 <= tmp137_fu_2389_p2;
                tmp141_reg_3763 <= tmp141_fu_2394_p2;
                tmp142_reg_3768 <= tmp142_fu_2410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp138_reg_3388 <= tmp138_fu_806_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_3) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp144_reg_3773 <= tmp144_fu_2470_p2;
                tmp147_reg_3778 <= tmp147_fu_2476_p2;
                tmp148_reg_3783 <= tmp148_fu_2482_p2;
                tmp149_reg_3788 <= tmp149_fu_2518_p2;
                tmp153_reg_3793 <= tmp153_fu_2523_p2;
                tmp154_reg_3798 <= tmp154_fu_2539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp150_reg_3393 <= tmp150_fu_820_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_2) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp156_reg_3803 <= tmp156_fu_2599_p2;
                tmp159_reg_3808 <= tmp159_fu_2605_p2;
                tmp160_reg_3813 <= tmp160_fu_2611_p2;
                tmp161_reg_3818 <= tmp161_fu_2647_p2;
                tmp165_reg_3823 <= tmp165_fu_2652_p2;
                tmp166_reg_3828 <= tmp166_fu_2668_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp162_reg_3398 <= tmp162_fu_834_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_1) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp168_reg_3833 <= tmp168_fu_2728_p2;
                tmp171_reg_3838 <= tmp171_fu_2734_p2;
                tmp172_reg_3843 <= tmp172_fu_2740_p2;
                tmp173_reg_3848 <= tmp173_fu_2776_p2;
                tmp177_reg_3853 <= tmp177_fu_2781_p2;
                tmp178_reg_3858 <= tmp178_fu_2797_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp174_reg_3403 <= tmp174_fu_848_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_0) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp180_reg_3863 <= tmp180_fu_2857_p2;
                tmp183_reg_3868 <= tmp183_fu_2863_p2;
                tmp184_reg_3873 <= tmp184_fu_2869_p2;
                tmp185_reg_3878 <= tmp185_fu_2905_p2;
                tmp189_reg_3883 <= tmp189_fu_2910_p2;
                tmp190_reg_3888 <= tmp190_fu_2926_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp186_reg_3408 <= tmp186_fu_862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp18_reg_3338 <= tmp18_fu_666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_D) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp24_reg_3473 <= tmp24_fu_1180_p2;
                tmp27_reg_3478 <= tmp27_fu_1186_p2;
                tmp28_reg_3483 <= tmp28_fu_1192_p2;
                tmp29_reg_3488 <= tmp29_fu_1228_p2;
                tmp33_reg_3493 <= tmp33_fu_1233_p2;
                tmp34_reg_3498 <= tmp34_fu_1249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp30_reg_3343 <= tmp30_fu_680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_C) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp36_reg_3503 <= tmp36_fu_1309_p2;
                tmp39_reg_3508 <= tmp39_fu_1315_p2;
                tmp40_reg_3513 <= tmp40_fu_1321_p2;
                tmp41_reg_3518 <= tmp41_fu_1357_p2;
                tmp45_reg_3523 <= tmp45_fu_1362_p2;
                tmp46_reg_3528 <= tmp46_fu_1378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp42_reg_3348 <= tmp42_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_B) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp48_reg_3533 <= tmp48_fu_1438_p2;
                tmp51_reg_3538 <= tmp51_fu_1444_p2;
                tmp52_reg_3543 <= tmp52_fu_1450_p2;
                tmp53_reg_3548 <= tmp53_fu_1486_p2;
                tmp57_reg_3553 <= tmp57_fu_1491_p2;
                tmp58_reg_3558 <= tmp58_fu_1507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp54_reg_3353 <= tmp54_fu_708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_A) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp60_reg_3563 <= tmp60_fu_1567_p2;
                tmp63_reg_3568 <= tmp63_fu_1573_p2;
                tmp64_reg_3573 <= tmp64_fu_1579_p2;
                tmp65_reg_3578 <= tmp65_fu_1615_p2;
                tmp69_reg_3583 <= tmp69_fu_1620_p2;
                tmp70_reg_3588 <= tmp70_fu_1636_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp66_reg_3358 <= tmp66_fu_722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp6_reg_3333 <= tmp6_fu_652_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_9) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp72_reg_3593 <= tmp72_fu_1696_p2;
                tmp75_reg_3598 <= tmp75_fu_1702_p2;
                tmp76_reg_3603 <= tmp76_fu_1708_p2;
                tmp77_reg_3608 <= tmp77_fu_1744_p2;
                tmp81_reg_3613 <= tmp81_fu_1749_p2;
                tmp82_reg_3618 <= tmp82_fu_1765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp78_reg_3363 <= tmp78_fu_736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_reg_3329 = ap_const_lv4_8) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp84_reg_3623 <= tmp84_fu_1825_p2;
                tmp87_reg_3628 <= tmp87_fu_1831_p2;
                tmp88_reg_3633 <= tmp88_fu_1837_p2;
                tmp89_reg_3638 <= tmp89_fu_1873_p2;
                tmp93_reg_3643 <= tmp93_fu_1878_p2;
                tmp94_reg_3648 <= tmp94_fu_1894_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (phaseClass_V_read_read_fu_556_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_ce_reg))) then
                tmp90_reg_3368 <= tmp90_fu_750_p2;
            end if;
        end if;
    end process;
        OP1_V_cast_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_4053),42));

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_phi_mux_p_Val2_1_phi_fu_607_p34_assign_proc : process(ap_reg_pp0_iter2_phaseClass_V_read_reg_3329, p_Val2_96_s_reg_3893, p_Val2_90_s_reg_3903, p_Val2_84_s_reg_3913, p_Val2_78_s_reg_3923, p_Val2_72_s_reg_3933, p_Val2_66_s_reg_3943, p_Val2_60_s_reg_3953, p_Val2_54_s_reg_3963, p_Val2_48_s_reg_3973, p_Val2_42_s_reg_3983, p_Val2_36_s_reg_3993, p_Val2_30_s_reg_4003, p_Val2_24_s_reg_4013, p_Val2_18_s_reg_4023, p_Val2_12_s_reg_4033, p_Val2_7_s_reg_4043, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_p_Val2_1_reg_603)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_0)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_7_s_reg_4043;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_1)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_12_s_reg_4033;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_2)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_18_s_reg_4023;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_3)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_24_s_reg_4013;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_4)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_30_s_reg_4003;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_5)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_36_s_reg_3993;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_6)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_42_s_reg_3983;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_7)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_48_s_reg_3973;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_8)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_54_s_reg_3963;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_9)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_60_s_reg_3953;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_A)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_66_s_reg_3943;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_B)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_72_s_reg_3933;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_C)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_78_s_reg_3923;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_D)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_84_s_reg_3913;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_E)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_90_s_reg_3903;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_F)) then 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= p_Val2_96_s_reg_3893;
            else 
                ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= ap_phi_reg_pp0_iter3_p_Val2_1_reg_603;
            end if;
        else 
            ap_phi_mux_p_Val2_1_phi_fu_607_p34 <= ap_phi_reg_pp0_iter3_p_Val2_1_reg_603;
        end if; 
    end process;


    ap_phi_mux_p_Val2_s_phi_fu_566_p34_assign_proc : process(ap_reg_pp0_iter2_phaseClass_V_read_reg_3329, p_Val2_93_7_reg_3898, p_Val2_87_7_reg_3908, p_Val2_81_7_reg_3918, p_Val2_75_7_reg_3928, p_Val2_69_7_reg_3938, p_Val2_63_7_reg_3948, p_Val2_57_7_reg_3958, p_Val2_51_7_reg_3968, p_Val2_45_7_reg_3978, p_Val2_39_7_reg_3988, p_Val2_33_7_reg_3998, p_Val2_27_7_reg_4008, p_Val2_21_7_reg_4018, p_Val2_15_7_reg_4028, p_Val2_2_7_reg_4038, p_Val2_4_7_reg_4048, ap_phi_reg_pp0_iter3_p_Val2_s_reg_562, ap_block_pp0_stage0)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_0)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_4_7_reg_4048;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_1)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_2_7_reg_4038;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_2)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_15_7_reg_4028;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_3)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_21_7_reg_4018;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_4)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_27_7_reg_4008;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_5)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_33_7_reg_3998;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_6)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_39_7_reg_3988;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_7)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_45_7_reg_3978;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_8)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_51_7_reg_3968;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_9)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_57_7_reg_3958;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_A)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_63_7_reg_3948;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_B)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_69_7_reg_3938;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_C)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_75_7_reg_3928;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_D)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_81_7_reg_3918;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_E)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_87_7_reg_3908;
            elsif ((ap_reg_pp0_iter2_phaseClass_V_read_reg_3329 = ap_const_lv4_F)) then 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= p_Val2_93_7_reg_3898;
            else 
                ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= ap_phi_reg_pp0_iter3_p_Val2_s_reg_562;
            end if;
        else 
            ap_phi_mux_p_Val2_s_phi_fu_566_p34 <= ap_phi_reg_pp0_iter3_p_Val2_s_reg_562;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_Val2_1_reg_603 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_s_reg_562 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_return_assign_proc : process(grp_fu_3313_p2, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= grp_fu_3313_p2(41 downto 10);
        end if; 
    end process;

        extLd10_cast_fu_2363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_2_int_reg),23));

        extLd12_cast_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_2_int_reg),23));

        extLd14_cast_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_2_int_reg),23));

        extLd16_cast_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_1_int_reg),22));

        extLd16_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_3_int_reg),32));

        extLd17_cast_fu_2758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_1_int_reg),22));

        extLd17_fu_2589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_3_int_reg),32));

        extLd18_cast_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_0_int_reg),22));

        extLd18_fu_2460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_3_int_reg),32));

        extLd19_cast_fu_2629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_1_int_reg),22));

        extLd19_fu_2331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_3_int_reg),32));

        extLd20_cast_fu_2637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_0_int_reg),22));

        extLd20_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_3_int_reg),32));

        extLd21_cast_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_1_int_reg),22));

        extLd21_fu_2073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_3_int_reg),32));

        extLd22_cast_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_0_int_reg),22));

        extLd22_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_3_int_reg),32));

        extLd23_cast_fu_2371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_1_int_reg),22));

        extLd23_fu_1815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_3_int_reg),32));

        extLd24_cast_fu_2379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass4_V_0_int_reg),22));

        extLd24_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_3_int_reg),32));

        extLd25_cast_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_1_int_reg),22));

        extLd25_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_3_int_reg),32));

        extLd26_cast_fu_2250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass5_V_0_int_reg),22));

        extLd26_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_3_int_reg),32));

        extLd27_cast_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_1_int_reg),22));

        extLd27_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_3_int_reg),32));

        extLd28_cast_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass6_V_0_int_reg),22));

        extLd28_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_3_int_reg),32));

        extLd29_cast_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_1_int_reg),22));

        extLd29_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_3_int_reg),32));

        extLd2_cast_fu_2879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_2_int_reg),23));

        extLd30_cast_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_0_int_reg),22));

        extLd30_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_3_int_reg),32));

        extLd31_cast_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_1_int_reg),22));

        extLd32_cast_fu_1863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_0_int_reg),22));

        extLd33_cast_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_1_int_reg),22));

        extLd34_cast_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_0_int_reg),22));

        extLd35_cast_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_1_int_reg),22));

        extLd36_cast_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_0_int_reg),22));

        extLd37_cast_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_1_int_reg),22));

        extLd38_cast_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_0_int_reg),22));

        extLd39_cast_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_1_int_reg),22));

        extLd40_cast_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_0_int_reg),22));

        extLd41_cast_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_1_int_reg),22));

        extLd42_cast_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_0_int_reg),22));

        extLd43_cast_fu_1081_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_1_int_reg),22));

        extLd44_cast_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_0_int_reg),22));

        extLd45_cast_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_1_int_reg),22));

        extLd46_cast_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_0_int_reg),22));

        extLd47_cast_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass7_V_2_int_reg),23));

        extLd49_cast_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass8_V_2_int_reg),23));

        extLd4_cast_fu_2750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass1_V_2_int_reg),23));

        extLd51_cast_fu_1718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass9_V_2_int_reg),23));

        extLd53_cast_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass10_V_2_int_reg),23));

        extLd55_cast_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass11_V_2_int_reg),23));

        extLd57_cast_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass12_V_2_int_reg),23));

        extLd59_cast_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass13_V_2_int_reg),23));

        extLd61_cast_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass14_V_2_int_reg),23));

        extLd63_cast_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass15_V_2_int_reg),23));

        extLd6_cast_fu_2621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass2_V_2_int_reg),23));

        extLd8_cast_fu_2492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass3_V_2_int_reg),23));

        extLd_cast_fu_2895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_0_int_reg),22));

        extLd_fu_2847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cor_phaseClass0_V_3_int_reg),32));


    grp_fu_3313_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_3313_ce <= ap_const_logic_1;
        else 
            grp_fu_3313_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3313_p0 <= OP1_V_cast_fu_3310_p1(32 - 1 downto 0);
    grp_fu_3313_p1 <= OP1_V_cast_fu_3310_p1(32 - 1 downto 0);
    p_Val2_12_s_fu_3244_p2 <= std_logic_vector(unsigned(tmp168_reg_3833) + unsigned(tmp170_fu_3240_p2));
    p_Val2_15_7_fu_3235_p2 <= std_logic_vector(unsigned(tmp161_reg_3818) + unsigned(tmp164_fu_3230_p2));
    p_Val2_18_s_fu_3222_p2 <= std_logic_vector(unsigned(tmp156_reg_3803) + unsigned(tmp158_fu_3218_p2));
    p_Val2_21_7_fu_3213_p2 <= std_logic_vector(unsigned(tmp149_reg_3788) + unsigned(tmp152_fu_3208_p2));
    p_Val2_24_s_fu_3200_p2 <= std_logic_vector(unsigned(tmp144_reg_3773) + unsigned(tmp146_fu_3196_p2));
    p_Val2_27_7_fu_3191_p2 <= std_logic_vector(unsigned(tmp137_reg_3758) + unsigned(tmp140_fu_3186_p2));
    p_Val2_2_7_fu_3257_p2 <= std_logic_vector(unsigned(tmp173_reg_3848) + unsigned(tmp176_fu_3252_p2));
    p_Val2_2_fu_3296_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_Val2_1_phi_fu_607_p34) - unsigned(ap_phi_mux_p_Val2_s_phi_fu_566_p34));
    p_Val2_30_s_fu_3178_p2 <= std_logic_vector(unsigned(tmp132_reg_3743) + unsigned(tmp134_fu_3174_p2));
    p_Val2_33_7_fu_3169_p2 <= std_logic_vector(unsigned(tmp125_reg_3728) + unsigned(tmp128_fu_3164_p2));
    p_Val2_36_s_fu_3156_p2 <= std_logic_vector(unsigned(tmp120_reg_3713) + unsigned(tmp122_fu_3152_p2));
    p_Val2_39_7_fu_3147_p2 <= std_logic_vector(unsigned(tmp113_reg_3698) + unsigned(tmp116_fu_3142_p2));
    p_Val2_42_s_fu_3134_p2 <= std_logic_vector(unsigned(tmp108_reg_3683) + unsigned(tmp110_fu_3130_p2));
    p_Val2_45_7_fu_3125_p2 <= std_logic_vector(unsigned(tmp101_reg_3668) + unsigned(tmp104_fu_3120_p2));
    p_Val2_48_s_fu_3112_p2 <= std_logic_vector(unsigned(tmp96_reg_3653) + unsigned(tmp98_fu_3108_p2));
    p_Val2_4_7_fu_3279_p2 <= std_logic_vector(unsigned(tmp185_reg_3878) + unsigned(tmp188_fu_3274_p2));
    p_Val2_51_7_fu_3103_p2 <= std_logic_vector(unsigned(tmp89_reg_3638) + unsigned(tmp92_fu_3098_p2));
    p_Val2_54_s_fu_3090_p2 <= std_logic_vector(unsigned(tmp84_reg_3623) + unsigned(tmp86_fu_3086_p2));
    p_Val2_57_7_fu_3081_p2 <= std_logic_vector(unsigned(tmp77_reg_3608) + unsigned(tmp80_fu_3076_p2));
    p_Val2_60_s_fu_3068_p2 <= std_logic_vector(unsigned(tmp72_reg_3593) + unsigned(tmp74_fu_3064_p2));
    p_Val2_63_7_fu_3059_p2 <= std_logic_vector(unsigned(tmp65_reg_3578) + unsigned(tmp68_fu_3054_p2));
    p_Val2_66_s_fu_3046_p2 <= std_logic_vector(unsigned(tmp60_reg_3563) + unsigned(tmp62_fu_3042_p2));
    p_Val2_69_7_fu_3037_p2 <= std_logic_vector(unsigned(tmp53_reg_3548) + unsigned(tmp56_fu_3032_p2));
    p_Val2_72_s_fu_3024_p2 <= std_logic_vector(unsigned(tmp48_reg_3533) + unsigned(tmp50_fu_3020_p2));
    p_Val2_75_7_fu_3015_p2 <= std_logic_vector(unsigned(tmp41_reg_3518) + unsigned(tmp44_fu_3010_p2));
    p_Val2_78_s_fu_3002_p2 <= std_logic_vector(unsigned(tmp36_reg_3503) + unsigned(tmp38_fu_2998_p2));
    p_Val2_7_s_fu_3266_p2 <= std_logic_vector(unsigned(tmp180_reg_3863) + unsigned(tmp182_fu_3262_p2));
    p_Val2_81_7_fu_2993_p2 <= std_logic_vector(unsigned(tmp29_reg_3488) + unsigned(tmp32_fu_2988_p2));
    p_Val2_84_s_fu_2980_p2 <= std_logic_vector(unsigned(tmp24_reg_3473) + unsigned(tmp26_fu_2976_p2));
    p_Val2_87_7_fu_2971_p2 <= std_logic_vector(unsigned(tmp17_reg_3458) + unsigned(tmp20_fu_2966_p2));
    p_Val2_90_s_fu_2958_p2 <= std_logic_vector(unsigned(tmp12_reg_3443) + unsigned(tmp14_fu_2954_p2));
    p_Val2_93_7_fu_2949_p2 <= std_logic_vector(unsigned(tmp5_reg_3428) + unsigned(tmp8_fu_2944_p2));
    p_Val2_96_s_fu_2936_p2 <= std_logic_vector(unsigned(tmp_reg_3413) + unsigned(tmp2_fu_2932_p2));
    p_Val2_s_6_fu_3290_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_Val2_s_phi_fu_566_p34) - unsigned(ap_phi_mux_p_Val2_1_phi_fu_607_p34));
    phaseClass_V_read_read_fu_556_p2 <= phaseClass_V_int_reg;
    tmp100_fu_1966_p2 <= std_logic_vector(signed(extLd22_fu_1944_p1) + signed(cor_phaseClass7_V_6_int_reg));
    tmp101_fu_2002_p2 <= std_logic_vector(unsigned(tmp102_reg_3373) + unsigned(tmp103_fu_1996_p2));
    tmp102_fu_764_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_15_int_reg) + unsigned(cor_phaseClass7_V_12_int_reg));
    tmp103_fu_1996_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_10_int_reg) + unsigned(cor_phaseClass7_V_11_int_reg));
    tmp104_fu_3120_p2 <= std_logic_vector(unsigned(tmp105_reg_3673) + unsigned(tmp106_cast_fu_3117_p1));
    tmp105_fu_2007_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_4_int_reg) + unsigned(cor_phaseClass7_V_5_int_reg));
        tmp106_cast_fu_3117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp106_reg_3678),32));

    tmp106_fu_2023_p2 <= std_logic_vector(signed(extLd47_cast_fu_1976_p1) + signed(tmp107_cast_cast_fu_2019_p1));
        tmp107_cast_cast_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp107_fu_2013_p2),23));

    tmp107_fu_2013_p2 <= std_logic_vector(signed(extLd30_cast_fu_1992_p1) + signed(extLd29_cast_fu_1984_p1));
    tmp108_fu_2083_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_13_int_reg) + unsigned(tmp109_fu_2077_p2));
    tmp109_fu_2077_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_9_int_reg) + unsigned(cor_phaseClass6_V_14_int_reg));
        tmp10_cast_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp10_reg_3438),32));

    tmp10_fu_991_p2 <= std_logic_vector(signed(extLd63_cast_fu_944_p1) + signed(tmp11_cast_cast_fu_987_p1));
    tmp110_fu_3130_p2 <= std_logic_vector(unsigned(tmp111_reg_3688) + unsigned(tmp112_reg_3693));
    tmp111_fu_2089_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_7_int_reg) + unsigned(cor_phaseClass6_V_8_int_reg));
    tmp112_fu_2095_p2 <= std_logic_vector(signed(extLd21_fu_2073_p1) + signed(cor_phaseClass6_V_6_int_reg));
    tmp113_fu_2131_p2 <= std_logic_vector(unsigned(tmp114_reg_3378) + unsigned(tmp115_fu_2125_p2));
    tmp114_fu_778_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_15_int_reg) + unsigned(cor_phaseClass6_V_12_int_reg));
    tmp115_fu_2125_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_10_int_reg) + unsigned(cor_phaseClass6_V_11_int_reg));
    tmp116_fu_3142_p2 <= std_logic_vector(unsigned(tmp117_reg_3703) + unsigned(tmp118_cast_fu_3139_p1));
    tmp117_fu_2136_p2 <= std_logic_vector(unsigned(cor_phaseClass6_V_4_int_reg) + unsigned(cor_phaseClass6_V_5_int_reg));
        tmp118_cast_fu_3139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp118_reg_3708),32));

    tmp118_fu_2152_p2 <= std_logic_vector(signed(extLd14_cast_fu_2105_p1) + signed(tmp119_cast_cast_fu_2148_p1));
        tmp119_cast_cast_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp119_fu_2142_p2),23));

    tmp119_fu_2142_p2 <= std_logic_vector(signed(extLd28_cast_fu_2121_p1) + signed(extLd27_cast_fu_2113_p1));
        tmp11_cast_cast_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_fu_981_p2),23));

    tmp11_fu_981_p2 <= std_logic_vector(signed(extLd46_cast_fu_960_p1) + signed(extLd45_cast_fu_952_p1));
    tmp120_fu_2212_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_13_int_reg) + unsigned(tmp121_fu_2206_p2));
    tmp121_fu_2206_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_9_int_reg) + unsigned(cor_phaseClass5_V_14_int_reg));
    tmp122_fu_3152_p2 <= std_logic_vector(unsigned(tmp123_reg_3718) + unsigned(tmp124_reg_3723));
    tmp123_fu_2218_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_7_int_reg) + unsigned(cor_phaseClass5_V_8_int_reg));
    tmp124_fu_2224_p2 <= std_logic_vector(signed(extLd20_fu_2202_p1) + signed(cor_phaseClass5_V_6_int_reg));
    tmp125_fu_2260_p2 <= std_logic_vector(unsigned(tmp126_reg_3383) + unsigned(tmp127_fu_2254_p2));
    tmp126_fu_792_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_15_int_reg) + unsigned(cor_phaseClass5_V_12_int_reg));
    tmp127_fu_2254_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_10_int_reg) + unsigned(cor_phaseClass5_V_11_int_reg));
    tmp128_fu_3164_p2 <= std_logic_vector(unsigned(tmp129_reg_3733) + unsigned(tmp130_cast_fu_3161_p1));
    tmp129_fu_2265_p2 <= std_logic_vector(unsigned(cor_phaseClass5_V_4_int_reg) + unsigned(cor_phaseClass5_V_5_int_reg));
    tmp12_fu_1051_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_13_int_reg) + unsigned(tmp13_fu_1045_p2));
        tmp130_cast_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp130_reg_3738),32));

    tmp130_fu_2281_p2 <= std_logic_vector(signed(extLd12_cast_fu_2234_p1) + signed(tmp131_cast_cast_fu_2277_p1));
        tmp131_cast_cast_fu_2277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp131_fu_2271_p2),23));

    tmp131_fu_2271_p2 <= std_logic_vector(signed(extLd26_cast_fu_2250_p1) + signed(extLd25_cast_fu_2242_p1));
    tmp132_fu_2341_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_13_int_reg) + unsigned(tmp133_fu_2335_p2));
    tmp133_fu_2335_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_9_int_reg) + unsigned(cor_phaseClass4_V_14_int_reg));
    tmp134_fu_3174_p2 <= std_logic_vector(unsigned(tmp135_reg_3748) + unsigned(tmp136_reg_3753));
    tmp135_fu_2347_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_7_int_reg) + unsigned(cor_phaseClass4_V_8_int_reg));
    tmp136_fu_2353_p2 <= std_logic_vector(signed(extLd19_fu_2331_p1) + signed(cor_phaseClass4_V_6_int_reg));
    tmp137_fu_2389_p2 <= std_logic_vector(unsigned(tmp138_reg_3388) + unsigned(tmp139_fu_2383_p2));
    tmp138_fu_806_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_15_int_reg) + unsigned(cor_phaseClass4_V_12_int_reg));
    tmp139_fu_2383_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_10_int_reg) + unsigned(cor_phaseClass4_V_11_int_reg));
    tmp13_fu_1045_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_9_int_reg) + unsigned(cor_phaseClass14_V_14_int_reg));
    tmp140_fu_3186_p2 <= std_logic_vector(unsigned(tmp141_reg_3763) + unsigned(tmp142_cast_fu_3183_p1));
    tmp141_fu_2394_p2 <= std_logic_vector(unsigned(cor_phaseClass4_V_4_int_reg) + unsigned(cor_phaseClass4_V_5_int_reg));
        tmp142_cast_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp142_reg_3768),32));

    tmp142_fu_2410_p2 <= std_logic_vector(signed(extLd10_cast_fu_2363_p1) + signed(tmp143_cast_cast_fu_2406_p1));
        tmp143_cast_cast_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp143_fu_2400_p2),23));

    tmp143_fu_2400_p2 <= std_logic_vector(signed(extLd24_cast_fu_2379_p1) + signed(extLd23_cast_fu_2371_p1));
    tmp144_fu_2470_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_13_int_reg) + unsigned(tmp145_fu_2464_p2));
    tmp145_fu_2464_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_9_int_reg) + unsigned(cor_phaseClass3_V_14_int_reg));
    tmp146_fu_3196_p2 <= std_logic_vector(unsigned(tmp147_reg_3778) + unsigned(tmp148_reg_3783));
    tmp147_fu_2476_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_7_int_reg) + unsigned(cor_phaseClass3_V_8_int_reg));
    tmp148_fu_2482_p2 <= std_logic_vector(signed(extLd18_fu_2460_p1) + signed(cor_phaseClass3_V_6_int_reg));
    tmp149_fu_2518_p2 <= std_logic_vector(unsigned(tmp150_reg_3393) + unsigned(tmp151_fu_2512_p2));
    tmp14_fu_2954_p2 <= std_logic_vector(unsigned(tmp15_reg_3448) + unsigned(tmp16_reg_3453));
    tmp150_fu_820_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_15_int_reg) + unsigned(cor_phaseClass3_V_12_int_reg));
    tmp151_fu_2512_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_10_int_reg) + unsigned(cor_phaseClass3_V_11_int_reg));
    tmp152_fu_3208_p2 <= std_logic_vector(unsigned(tmp153_reg_3793) + unsigned(tmp154_cast_fu_3205_p1));
    tmp153_fu_2523_p2 <= std_logic_vector(unsigned(cor_phaseClass3_V_4_int_reg) + unsigned(cor_phaseClass3_V_5_int_reg));
        tmp154_cast_fu_3205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp154_reg_3798),32));

    tmp154_fu_2539_p2 <= std_logic_vector(signed(extLd8_cast_fu_2492_p1) + signed(tmp155_cast_cast_fu_2535_p1));
        tmp155_cast_cast_fu_2535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp155_fu_2529_p2),23));

    tmp155_fu_2529_p2 <= std_logic_vector(signed(extLd22_cast_fu_2508_p1) + signed(extLd21_cast_fu_2500_p1));
    tmp156_fu_2599_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_13_int_reg) + unsigned(tmp157_fu_2593_p2));
    tmp157_fu_2593_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_9_int_reg) + unsigned(cor_phaseClass2_V_14_int_reg));
    tmp158_fu_3218_p2 <= std_logic_vector(unsigned(tmp159_reg_3808) + unsigned(tmp160_reg_3813));
    tmp159_fu_2605_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_7_int_reg) + unsigned(cor_phaseClass2_V_8_int_reg));
    tmp15_fu_1057_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_7_int_reg) + unsigned(cor_phaseClass14_V_8_int_reg));
    tmp160_fu_2611_p2 <= std_logic_vector(signed(extLd17_fu_2589_p1) + signed(cor_phaseClass2_V_6_int_reg));
    tmp161_fu_2647_p2 <= std_logic_vector(unsigned(tmp162_reg_3398) + unsigned(tmp163_fu_2641_p2));
    tmp162_fu_834_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_15_int_reg) + unsigned(cor_phaseClass2_V_12_int_reg));
    tmp163_fu_2641_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_10_int_reg) + unsigned(cor_phaseClass2_V_11_int_reg));
    tmp164_fu_3230_p2 <= std_logic_vector(unsigned(tmp165_reg_3823) + unsigned(tmp166_cast_fu_3227_p1));
    tmp165_fu_2652_p2 <= std_logic_vector(unsigned(cor_phaseClass2_V_4_int_reg) + unsigned(cor_phaseClass2_V_5_int_reg));
        tmp166_cast_fu_3227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp166_reg_3828),32));

    tmp166_fu_2668_p2 <= std_logic_vector(signed(extLd6_cast_fu_2621_p1) + signed(tmp167_cast_cast_fu_2664_p1));
        tmp167_cast_cast_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp167_fu_2658_p2),23));

    tmp167_fu_2658_p2 <= std_logic_vector(signed(extLd20_cast_fu_2637_p1) + signed(extLd19_cast_fu_2629_p1));
    tmp168_fu_2728_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_13_int_reg) + unsigned(tmp169_fu_2722_p2));
    tmp169_fu_2722_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_9_int_reg) + unsigned(cor_phaseClass1_V_14_int_reg));
    tmp16_fu_1063_p2 <= std_logic_vector(signed(extLd29_fu_1041_p1) + signed(cor_phaseClass14_V_6_int_reg));
    tmp170_fu_3240_p2 <= std_logic_vector(unsigned(tmp171_reg_3838) + unsigned(tmp172_reg_3843));
    tmp171_fu_2734_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_7_int_reg) + unsigned(cor_phaseClass1_V_8_int_reg));
    tmp172_fu_2740_p2 <= std_logic_vector(signed(extLd16_fu_2718_p1) + signed(cor_phaseClass1_V_6_int_reg));
    tmp173_fu_2776_p2 <= std_logic_vector(unsigned(tmp174_reg_3403) + unsigned(tmp175_fu_2770_p2));
    tmp174_fu_848_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_15_int_reg) + unsigned(cor_phaseClass1_V_12_int_reg));
    tmp175_fu_2770_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_10_int_reg) + unsigned(cor_phaseClass1_V_11_int_reg));
    tmp176_fu_3252_p2 <= std_logic_vector(unsigned(tmp177_reg_3853) + unsigned(tmp178_cast_fu_3249_p1));
    tmp177_fu_2781_p2 <= std_logic_vector(unsigned(cor_phaseClass1_V_4_int_reg) + unsigned(cor_phaseClass1_V_5_int_reg));
        tmp178_cast_fu_3249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp178_reg_3858),32));

    tmp178_fu_2797_p2 <= std_logic_vector(signed(extLd4_cast_fu_2750_p1) + signed(tmp179_cast_cast_fu_2793_p1));
        tmp179_cast_cast_fu_2793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp179_fu_2787_p2),23));

    tmp179_fu_2787_p2 <= std_logic_vector(signed(extLd18_cast_fu_2766_p1) + signed(extLd17_cast_fu_2758_p1));
    tmp17_fu_1099_p2 <= std_logic_vector(unsigned(tmp18_reg_3338) + unsigned(tmp19_fu_1093_p2));
    tmp180_fu_2857_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_13_int_reg) + unsigned(tmp181_fu_2851_p2));
    tmp181_fu_2851_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_9_int_reg) + unsigned(cor_phaseClass0_V_14_int_reg));
    tmp182_fu_3262_p2 <= std_logic_vector(unsigned(tmp183_reg_3868) + unsigned(tmp184_reg_3873));
    tmp183_fu_2863_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_7_int_reg) + unsigned(cor_phaseClass0_V_8_int_reg));
    tmp184_fu_2869_p2 <= std_logic_vector(signed(extLd_fu_2847_p1) + signed(cor_phaseClass0_V_6_int_reg));
    tmp185_fu_2905_p2 <= std_logic_vector(unsigned(tmp186_reg_3408) + unsigned(tmp187_fu_2899_p2));
    tmp186_fu_862_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_15_int_reg) + unsigned(cor_phaseClass0_V_12_int_reg));
    tmp187_fu_2899_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_10_int_reg) + unsigned(cor_phaseClass0_V_11_int_reg));
    tmp188_fu_3274_p2 <= std_logic_vector(unsigned(tmp189_reg_3883) + unsigned(tmp190_cast_fu_3271_p1));
    tmp189_fu_2910_p2 <= std_logic_vector(unsigned(cor_phaseClass0_V_4_int_reg) + unsigned(cor_phaseClass0_V_5_int_reg));
    tmp18_fu_666_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_15_int_reg) + unsigned(cor_phaseClass14_V_12_int_reg));
        tmp190_cast_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp190_reg_3888),32));

    tmp190_fu_2926_p2 <= std_logic_vector(signed(extLd2_cast_fu_2879_p1) + signed(tmp191_cast_cast_fu_2922_p1));
        tmp191_cast_cast_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp191_fu_2916_p2),23));

    tmp191_fu_2916_p2 <= std_logic_vector(signed(extLd_cast_fu_2895_p1) + signed(extLd16_cast_fu_2887_p1));
    tmp19_fu_1093_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_10_int_reg) + unsigned(cor_phaseClass14_V_11_int_reg));
    tmp1_fu_916_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_9_int_reg) + unsigned(cor_phaseClass15_V_14_int_reg));
    tmp20_fu_2966_p2 <= std_logic_vector(unsigned(tmp21_reg_3463) + unsigned(tmp22_cast_fu_2963_p1));
    tmp21_fu_1104_p2 <= std_logic_vector(unsigned(cor_phaseClass14_V_4_int_reg) + unsigned(cor_phaseClass14_V_5_int_reg));
        tmp22_cast_fu_2963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp22_reg_3468),32));

    tmp22_fu_1120_p2 <= std_logic_vector(signed(extLd61_cast_fu_1073_p1) + signed(tmp23_cast_cast_fu_1116_p1));
        tmp23_cast_cast_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_1110_p2),23));

    tmp23_fu_1110_p2 <= std_logic_vector(signed(extLd44_cast_fu_1089_p1) + signed(extLd43_cast_fu_1081_p1));
    tmp24_fu_1180_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_13_int_reg) + unsigned(tmp25_fu_1174_p2));
    tmp25_fu_1174_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_9_int_reg) + unsigned(cor_phaseClass13_V_14_int_reg));
    tmp26_fu_2976_p2 <= std_logic_vector(unsigned(tmp27_reg_3478) + unsigned(tmp28_reg_3483));
    tmp27_fu_1186_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_7_int_reg) + unsigned(cor_phaseClass13_V_8_int_reg));
    tmp28_fu_1192_p2 <= std_logic_vector(signed(extLd28_fu_1170_p1) + signed(cor_phaseClass13_V_6_int_reg));
    tmp29_fu_1228_p2 <= std_logic_vector(unsigned(tmp30_reg_3343) + unsigned(tmp31_fu_1222_p2));
    tmp2_fu_2932_p2 <= std_logic_vector(unsigned(tmp3_reg_3418) + unsigned(tmp4_reg_3423));
    tmp30_fu_680_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_15_int_reg) + unsigned(cor_phaseClass13_V_12_int_reg));
    tmp31_fu_1222_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_10_int_reg) + unsigned(cor_phaseClass13_V_11_int_reg));
    tmp32_fu_2988_p2 <= std_logic_vector(unsigned(tmp33_reg_3493) + unsigned(tmp34_cast_fu_2985_p1));
    tmp33_fu_1233_p2 <= std_logic_vector(unsigned(cor_phaseClass13_V_4_int_reg) + unsigned(cor_phaseClass13_V_5_int_reg));
        tmp34_cast_fu_2985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp34_reg_3498),32));

    tmp34_fu_1249_p2 <= std_logic_vector(signed(extLd59_cast_fu_1202_p1) + signed(tmp35_cast_cast_fu_1245_p1));
        tmp35_cast_cast_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp35_fu_1239_p2),23));

    tmp35_fu_1239_p2 <= std_logic_vector(signed(extLd42_cast_fu_1218_p1) + signed(extLd41_cast_fu_1210_p1));
    tmp36_fu_1309_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_13_int_reg) + unsigned(tmp37_fu_1303_p2));
    tmp37_fu_1303_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_9_int_reg) + unsigned(cor_phaseClass12_V_14_int_reg));
    tmp38_fu_2998_p2 <= std_logic_vector(unsigned(tmp39_reg_3508) + unsigned(tmp40_reg_3513));
    tmp39_fu_1315_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_7_int_reg) + unsigned(cor_phaseClass12_V_8_int_reg));
    tmp3_fu_928_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_7_int_reg) + unsigned(cor_phaseClass15_V_8_int_reg));
    tmp40_fu_1321_p2 <= std_logic_vector(signed(extLd27_fu_1299_p1) + signed(cor_phaseClass12_V_6_int_reg));
    tmp41_fu_1357_p2 <= std_logic_vector(unsigned(tmp42_reg_3348) + unsigned(tmp43_fu_1351_p2));
    tmp42_fu_694_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_15_int_reg) + unsigned(cor_phaseClass12_V_12_int_reg));
    tmp43_fu_1351_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_10_int_reg) + unsigned(cor_phaseClass12_V_11_int_reg));
    tmp44_fu_3010_p2 <= std_logic_vector(unsigned(tmp45_reg_3523) + unsigned(tmp46_cast_fu_3007_p1));
    tmp45_fu_1362_p2 <= std_logic_vector(unsigned(cor_phaseClass12_V_4_int_reg) + unsigned(cor_phaseClass12_V_5_int_reg));
        tmp46_cast_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp46_reg_3528),32));

    tmp46_fu_1378_p2 <= std_logic_vector(signed(extLd57_cast_fu_1331_p1) + signed(tmp47_cast_cast_fu_1374_p1));
        tmp47_cast_cast_fu_1374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp47_fu_1368_p2),23));

    tmp47_fu_1368_p2 <= std_logic_vector(signed(extLd40_cast_fu_1347_p1) + signed(extLd39_cast_fu_1339_p1));
    tmp48_fu_1438_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_13_int_reg) + unsigned(tmp49_fu_1432_p2));
    tmp49_fu_1432_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_9_int_reg) + unsigned(cor_phaseClass11_V_14_int_reg));
    tmp4_fu_934_p2 <= std_logic_vector(signed(extLd30_fu_912_p1) + signed(cor_phaseClass15_V_6_int_reg));
    tmp50_fu_3020_p2 <= std_logic_vector(unsigned(tmp51_reg_3538) + unsigned(tmp52_reg_3543));
    tmp51_fu_1444_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_7_int_reg) + unsigned(cor_phaseClass11_V_8_int_reg));
    tmp52_fu_1450_p2 <= std_logic_vector(signed(extLd26_fu_1428_p1) + signed(cor_phaseClass11_V_6_int_reg));
    tmp53_fu_1486_p2 <= std_logic_vector(unsigned(tmp54_reg_3353) + unsigned(tmp55_fu_1480_p2));
    tmp54_fu_708_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_15_int_reg) + unsigned(cor_phaseClass11_V_12_int_reg));
    tmp55_fu_1480_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_10_int_reg) + unsigned(cor_phaseClass11_V_11_int_reg));
    tmp56_fu_3032_p2 <= std_logic_vector(unsigned(tmp57_reg_3553) + unsigned(tmp58_cast_fu_3029_p1));
    tmp57_fu_1491_p2 <= std_logic_vector(unsigned(cor_phaseClass11_V_4_int_reg) + unsigned(cor_phaseClass11_V_5_int_reg));
        tmp58_cast_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp58_reg_3558),32));

    tmp58_fu_1507_p2 <= std_logic_vector(signed(extLd55_cast_fu_1460_p1) + signed(tmp59_cast_cast_fu_1503_p1));
        tmp59_cast_cast_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp59_fu_1497_p2),23));

    tmp59_fu_1497_p2 <= std_logic_vector(signed(extLd38_cast_fu_1476_p1) + signed(extLd37_cast_fu_1468_p1));
    tmp5_fu_970_p2 <= std_logic_vector(unsigned(tmp6_reg_3333) + unsigned(tmp7_fu_964_p2));
    tmp60_fu_1567_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_13_int_reg) + unsigned(tmp61_fu_1561_p2));
    tmp61_fu_1561_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_9_int_reg) + unsigned(cor_phaseClass10_V_14_int_reg));
    tmp62_fu_3042_p2 <= std_logic_vector(unsigned(tmp63_reg_3568) + unsigned(tmp64_reg_3573));
    tmp63_fu_1573_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_7_int_reg) + unsigned(cor_phaseClass10_V_8_int_reg));
    tmp64_fu_1579_p2 <= std_logic_vector(signed(extLd25_fu_1557_p1) + signed(cor_phaseClass10_V_6_int_reg));
    tmp65_fu_1615_p2 <= std_logic_vector(unsigned(tmp66_reg_3358) + unsigned(tmp67_fu_1609_p2));
    tmp66_fu_722_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_15_int_reg) + unsigned(cor_phaseClass10_V_12_int_reg));
    tmp67_fu_1609_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_10_int_reg) + unsigned(cor_phaseClass10_V_11_int_reg));
    tmp68_fu_3054_p2 <= std_logic_vector(unsigned(tmp69_reg_3583) + unsigned(tmp70_cast_fu_3051_p1));
    tmp69_fu_1620_p2 <= std_logic_vector(unsigned(cor_phaseClass10_V_4_int_reg) + unsigned(cor_phaseClass10_V_5_int_reg));
    tmp6_fu_652_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_15_int_reg) + unsigned(cor_phaseClass15_V_12_int_reg));
        tmp70_cast_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp70_reg_3588),32));

    tmp70_fu_1636_p2 <= std_logic_vector(signed(extLd53_cast_fu_1589_p1) + signed(tmp71_cast_cast_fu_1632_p1));
        tmp71_cast_cast_fu_1632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp71_fu_1626_p2),23));

    tmp71_fu_1626_p2 <= std_logic_vector(signed(extLd36_cast_fu_1605_p1) + signed(extLd35_cast_fu_1597_p1));
    tmp72_fu_1696_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_13_int_reg) + unsigned(tmp73_fu_1690_p2));
    tmp73_fu_1690_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_9_int_reg) + unsigned(cor_phaseClass9_V_14_int_reg));
    tmp74_fu_3064_p2 <= std_logic_vector(unsigned(tmp75_reg_3598) + unsigned(tmp76_reg_3603));
    tmp75_fu_1702_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_7_int_reg) + unsigned(cor_phaseClass9_V_8_int_reg));
    tmp76_fu_1708_p2 <= std_logic_vector(signed(extLd24_fu_1686_p1) + signed(cor_phaseClass9_V_6_int_reg));
    tmp77_fu_1744_p2 <= std_logic_vector(unsigned(tmp78_reg_3363) + unsigned(tmp79_fu_1738_p2));
    tmp78_fu_736_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_15_int_reg) + unsigned(cor_phaseClass9_V_12_int_reg));
    tmp79_fu_1738_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_10_int_reg) + unsigned(cor_phaseClass9_V_11_int_reg));
    tmp7_fu_964_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_10_int_reg) + unsigned(cor_phaseClass15_V_11_int_reg));
    tmp80_fu_3076_p2 <= std_logic_vector(unsigned(tmp81_reg_3613) + unsigned(tmp82_cast_fu_3073_p1));
    tmp81_fu_1749_p2 <= std_logic_vector(unsigned(cor_phaseClass9_V_4_int_reg) + unsigned(cor_phaseClass9_V_5_int_reg));
        tmp82_cast_fu_3073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp82_reg_3618),32));

    tmp82_fu_1765_p2 <= std_logic_vector(signed(extLd51_cast_fu_1718_p1) + signed(tmp83_cast_cast_fu_1761_p1));
        tmp83_cast_cast_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp83_fu_1755_p2),23));

    tmp83_fu_1755_p2 <= std_logic_vector(signed(extLd34_cast_fu_1734_p1) + signed(extLd33_cast_fu_1726_p1));
    tmp84_fu_1825_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_13_int_reg) + unsigned(tmp85_fu_1819_p2));
    tmp85_fu_1819_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_9_int_reg) + unsigned(cor_phaseClass8_V_14_int_reg));
    tmp86_fu_3086_p2 <= std_logic_vector(unsigned(tmp87_reg_3628) + unsigned(tmp88_reg_3633));
    tmp87_fu_1831_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_7_int_reg) + unsigned(cor_phaseClass8_V_8_int_reg));
    tmp88_fu_1837_p2 <= std_logic_vector(signed(extLd23_fu_1815_p1) + signed(cor_phaseClass8_V_6_int_reg));
    tmp89_fu_1873_p2 <= std_logic_vector(unsigned(tmp90_reg_3368) + unsigned(tmp91_fu_1867_p2));
    tmp8_fu_2944_p2 <= std_logic_vector(unsigned(tmp9_reg_3433) + unsigned(tmp10_cast_fu_2941_p1));
    tmp90_fu_750_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_15_int_reg) + unsigned(cor_phaseClass8_V_12_int_reg));
    tmp91_fu_1867_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_10_int_reg) + unsigned(cor_phaseClass8_V_11_int_reg));
    tmp92_fu_3098_p2 <= std_logic_vector(unsigned(tmp93_reg_3643) + unsigned(tmp94_cast_fu_3095_p1));
    tmp93_fu_1878_p2 <= std_logic_vector(unsigned(cor_phaseClass8_V_4_int_reg) + unsigned(cor_phaseClass8_V_5_int_reg));
        tmp94_cast_fu_3095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp94_reg_3648),32));

    tmp94_fu_1894_p2 <= std_logic_vector(signed(extLd49_cast_fu_1847_p1) + signed(tmp95_cast_cast_fu_1890_p1));
        tmp95_cast_cast_fu_1890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp95_fu_1884_p2),23));

    tmp95_fu_1884_p2 <= std_logic_vector(signed(extLd32_cast_fu_1863_p1) + signed(extLd31_cast_fu_1855_p1));
    tmp96_fu_1954_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_13_int_reg) + unsigned(tmp97_fu_1948_p2));
    tmp97_fu_1948_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_9_int_reg) + unsigned(cor_phaseClass7_V_14_int_reg));
    tmp98_fu_3108_p2 <= std_logic_vector(unsigned(tmp99_reg_3658) + unsigned(tmp100_reg_3663));
    tmp99_fu_1960_p2 <= std_logic_vector(unsigned(cor_phaseClass7_V_7_int_reg) + unsigned(cor_phaseClass7_V_8_int_reg));
    tmp9_fu_975_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_4_int_reg) + unsigned(cor_phaseClass15_V_5_int_reg));
    tmp_1_fu_3302_p3 <= 
        p_Val2_2_fu_3296_p2 when (tmp_s_fu_3284_p2(0) = '1') else 
        p_Val2_s_6_fu_3290_p2;
    tmp_fu_922_p2 <= std_logic_vector(unsigned(cor_phaseClass15_V_13_int_reg) + unsigned(tmp1_fu_916_p2));
    tmp_s_fu_3284_p2 <= "1" when (signed(ap_phi_mux_p_Val2_1_phi_fu_607_p34) > signed(ap_phi_mux_p_Val2_s_phi_fu_566_p34)) else "0";
end behav;
