

================================================================
== Vitis HLS Report for 'do_quant'
================================================================
* Date:           Sun Jun 22 19:07:51 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_requant
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.675 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18828|    18828|  0.188 ms|  0.188 ms|  18828|  18828|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TT_LOOP_CT_LOOP  |    18826|    18826|        13|          2|          1|  9408|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2711|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     286|     280|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     155|    -|
|Register         |        -|     -|     456|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|     742|    3178|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U1  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  140|    0|
    |sitofp_32ns_32_4_no_dsp_1_U3      |sitofp_32ns_32_4_no_dsp_1      |        0|   0|    0|    0|    0|
    |sitofp_32ns_32_4_no_dsp_1_U4      |sitofp_32ns_32_4_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   6|  286|  280|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln341_1_fu_478_p2              |         +|   0|  0|   16|           9|           8|
    |add_ln341_2_fu_643_p2              |         +|   0|  0|   16|           9|           8|
    |add_ln341_3_fu_808_p2              |         +|   0|  0|   16|           9|           8|
    |add_ln341_fu_313_p2                |         +|   0|  0|   16|           9|           8|
    |add_ln54_fu_189_p2                 |         +|   0|  0|   21|          14|           1|
    |add_ln67_1_fu_248_p2               |         +|   0|  0|   39|          32|          32|
    |add_ln67_2_fu_256_p2               |         +|   0|  0|   39|          32|          32|
    |add_ln67_3_fu_264_p2               |         +|   0|  0|   39|          32|          32|
    |add_ln67_fu_239_p2                 |         +|   0|  0|   39|          32|          32|
    |result_V_10_fu_890_p2              |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_395_p2               |         -|   0|  0|   39|           1|          32|
    |result_V_5_fu_560_p2               |         -|   0|  0|   39|           1|          32|
    |result_V_9_fu_725_p2               |         -|   0|  0|   39|           1|          32|
    |sub_ln1311_1_fu_492_p2             |         -|   0|  0|   15|           7|           8|
    |sub_ln1311_2_fu_657_p2             |         -|   0|  0|   15|           7|           8|
    |sub_ln1311_3_fu_822_p2             |         -|   0|  0|   15|           7|           8|
    |sub_ln1311_fu_327_p2               |         -|   0|  0|   15|           7|           8|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_state14_pp0_stage0_iter6  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |       and|   0|  0|    2|           1|           1|
    |icmp_ln54_fu_195_p2                |      icmp|   0|  0|   12|          14|          14|
    |r_V_2_fu_518_p2                    |      lshr|   0|  0|  240|          79|          79|
    |r_V_4_fu_683_p2                    |      lshr|   0|  0|  240|          79|          79|
    |r_V_6_fu_848_p2                    |      lshr|   0|  0|  240|          79|          79|
    |r_V_fu_353_p2                      |      lshr|   0|  0|  240|          79|          79|
    |cursor_3_fu_586_p3                 |    select|   0|  0|    6|           1|           1|
    |cursor_5_fu_751_p3                 |    select|   0|  0|    6|           1|           1|
    |cursor_7_fu_916_p3                 |    select|   0|  0|    6|           1|           1|
    |cursor_fu_421_p3                   |    select|   0|  0|    6|           1|           1|
    |result_V_12_fu_401_p3              |    select|   0|  0|   32|           1|          32|
    |result_V_13_fu_566_p3              |    select|   0|  0|   32|           1|          32|
    |result_V_14_fu_731_p3              |    select|   0|  0|   32|           1|          32|
    |result_V_fu_896_p3                 |    select|   0|  0|   32|           1|          32|
    |ush_1_fu_502_p3                    |    select|   0|  0|    8|           1|           9|
    |ush_2_fu_667_p3                    |    select|   0|  0|    8|           1|           9|
    |ush_3_fu_832_p3                    |    select|   0|  0|    8|           1|           9|
    |ush_fu_337_p3                      |    select|   0|  0|    8|           1|           9|
    |val_1_fu_552_p3                    |    select|   0|  0|   32|           1|          32|
    |val_2_fu_717_p3                    |    select|   0|  0|   32|           1|          32|
    |val_3_fu_882_p3                    |    select|   0|  0|   32|           1|          32|
    |val_fu_387_p3                      |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_359_p2                    |       shl|   0|  0|  240|          79|          79|
    |r_V_3_fu_524_p2                    |       shl|   0|  0|  240|          79|          79|
    |r_V_5_fu_689_p2                    |       shl|   0|  0|  240|          79|          79|
    |r_V_7_fu_854_p2                    |       shl|   0|  0|  240|          79|          79|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 2711|         877|        1269|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter6                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_158_p4  |   9|          2|   14|         28|
    |grp_fu_165_p0                            |  14|          3|   32|         96|
    |grp_fu_170_p0                            |  14|          3|   32|         96|
    |grp_fu_175_p0                            |  14|          3|   32|         96|
    |grp_fu_178_p0                            |  14|          3|   32|         96|
    |i_stream_V_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten_reg_154                   |   9|          2|   14|         28|
    |o_stream_V_blk_n                         |   9|          2|    1|          2|
    |this_table_address0                      |  14|          3|    6|         18|
    |this_table_address1                      |  14|          3|    6|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 155|         33|  172|        487|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln54_reg_948            |  14|   0|   14|          0|
    |add_ln67_1_reg_972          |  32|   0|   32|          0|
    |add_ln67_2_reg_977          |  32|   0|   32|          0|
    |add_ln67_3_reg_982          |  32|   0|   32|          0|
    |add_ln67_reg_967            |  32|   0|   32|          0|
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |conv7_1_1_reg_1002          |  32|   0|   32|          0|
    |conv7_1_reg_997             |  32|   0|   32|          0|
    |conv7_reg_987               |  32|   0|   32|          0|
    |conv7_s_reg_992             |  32|   0|   32|          0|
    |icmp_ln54_reg_953           |   1|   0|    1|          0|
    |indvar_flatten_reg_154      |  14|   0|   14|          0|
    |reg_181                     |  32|   0|   32|          0|
    |reg_185                     |  32|   0|   32|          0|
    |this_table_load_1_reg_1022  |   8|   0|    8|          0|
    |this_table_load_reg_1017    |   8|   0|    8|          0|
    |trunc_ln145_2_reg_957       |   8|   0|    8|          0|
    |trunc_ln145_3_reg_962       |   8|   0|    8|          0|
    |icmp_ln54_reg_953           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 456|  32|  393|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      do_quant|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      do_quant|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      do_quant|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      do_quant|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      do_quant|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      do_quant|  return value|
|i_stream_V_dout      |   in|   32|     ap_fifo|    i_stream_V|       pointer|
|i_stream_V_empty_n   |   in|    1|     ap_fifo|    i_stream_V|       pointer|
|i_stream_V_read      |  out|    1|     ap_fifo|    i_stream_V|       pointer|
|o_stream_V_din       |  out|   32|     ap_fifo|    o_stream_V|       pointer|
|o_stream_V_full_n    |   in|    1|     ap_fifo|    o_stream_V|       pointer|
|o_stream_V_write     |  out|    1|     ap_fifo|    o_stream_V|       pointer|
|this_b_read          |   in|   32|     ap_none|   this_b_read|        scalar|
|this_table_address0  |  out|    6|   ap_memory|    this_table|         array|
|this_table_ce0       |  out|    1|   ap_memory|    this_table|         array|
|this_table_q0        |   in|    8|   ap_memory|    this_table|         array|
|this_table_address1  |  out|    6|   ap_memory|    this_table|         array|
|this_table_ce1       |  out|    1|   ap_memory|    this_table|         array|
|this_table_q1        |   in|    8|   ap_memory|    this_table|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 15 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %this_table, i64 666, i64 37, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o_stream_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i_stream_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_b_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_b_read" [./requant.h:0]   --->   Operation 19 'read' 'this_b_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%br_ln54 = br void" [./requant.h:54]   --->   Operation 20 'br' 'br_ln54' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 0, void, i14 %add_ln54, void %.split2" [./requant.h:54]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%add_ln54 = add i14 %indvar_flatten, i14 1" [./requant.h:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln54 = icmp_eq  i14 %indvar_flatten, i14 9408" [./requant.h:54]   --->   Operation 23 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split2, void" [./requant.h:54]   --->   Operation 24 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 25 [1/1] (1.75ns)   --->   "%i_stream_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %i_stream_V" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'i_stream_V_read' <Predicate = (!icmp_ln54)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %i_stream_V_read" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_stream_V_read, i32 8, i32 15" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_stream_V_read, i32 16, i32 23" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_stream_V_read, i32 24, i32 31" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i8 %trunc_ln145" [./requant.h:67]   --->   Operation 30 'sext' 'sext_ln67' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln67 = add i32 %sext_ln67, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i8 %trunc_ln145_1" [./requant.h:67]   --->   Operation 32 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.20ns)   --->   "%add_ln67_1 = add i32 %sext_ln67_1, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 33 'add' 'add_ln67_1' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 34 [4/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 34 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 35 [4/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 35 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i8 %trunc_ln145_2" [./requant.h:67]   --->   Operation 36 'sext' 'sext_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.20ns)   --->   "%add_ln67_2 = add i32 %sext_ln67_2, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 37 'add' 'add_ln67_2' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i8 %trunc_ln145_3" [./requant.h:67]   --->   Operation 38 'sext' 'sext_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.20ns)   --->   "%add_ln67_3 = add i32 %sext_ln67_3, i32 %this_b_read_1" [./requant.h:67]   --->   Operation 39 'add' 'add_ln67_3' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 40 [3/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 40 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 41 [3/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 41 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 42 [4/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 42 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 43 [4/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 43 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 44 [2/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 44 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 45 [2/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 45 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 46 [3/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 46 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 47 [3/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 47 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 48 [1/4] (6.67ns)   --->   "%conv7 = sitofp i32 %add_ln67" [./requant.h:67]   --->   Operation 48 'sitofp' 'conv7' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 49 [1/4] (6.67ns)   --->   "%conv7_s = sitofp i32 %add_ln67_1" [./requant.h:67]   --->   Operation 49 'sitofp' 'conv7_s' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 50 [2/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 50 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 51 [2/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 51 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.67>
ST_8 : Operation 52 [4/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 52 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [4/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 53 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/4] (6.67ns)   --->   "%conv7_1 = sitofp i32 %add_ln67_2" [./requant.h:67]   --->   Operation 54 'sitofp' 'conv7_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 55 [1/4] (6.67ns)   --->   "%conv7_1_1 = sitofp i32 %add_ln67_3" [./requant.h:67]   --->   Operation 55 'sitofp' 'conv7_1_1' <Predicate = (!icmp_ln54)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.67>
ST_9 : Operation 56 [3/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 56 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [3/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 57 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [4/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 58 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [4/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 59 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.67>
ST_10 : Operation 60 [2/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 60 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [2/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 61 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [3/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 62 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [3/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 63 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 64 [1/4] (4.67ns)   --->   "%dc = fmul i32 %conv7, i32 0" [./requant.h:67]   --->   Operation 64 'fmul' 'dc' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [1/4] (4.67ns)   --->   "%dc_1 = fmul i32 %conv7_s, i32 0" [./requant.h:67]   --->   Operation 65 'fmul' 'dc_1' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [2/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 66 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [2/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 67 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.77>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 68 'bitcast' 'data_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 70 'partselect' 'tmp_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %data_V"   --->   Operation 71 'trunc' 'tmp_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_25, i1 0"   --->   Operation 72 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 73 'zext' 'zext_ln15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_24" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 74 'zext' 'zext_ln341' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.90ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 75 'add' 'add_ln341' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 76 'bitselect' 'isNeg' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.90ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_24"   --->   Operation 77 'sub' 'sub_ln1311' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 78 'sext' 'sext_ln1311' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 79 'select' 'ush' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 80 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 81 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 82 'lshr' 'r_V' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 83 'shl' 'r_V_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 84 'bitselect' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 85 'zext' 'zext_ln662' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 86 'partselect' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (1.45ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 87 'select' 'val' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (1.20ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 88 'sub' 'result_V_2' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.52ns)   --->   "%result_V_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 89 'select' 'result_V_12' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %result_V_12" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 90 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_12, i32 31" [./utils.h:7]   --->   Operation 91 'bitselect' 'tmp_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.44ns)   --->   "%cursor = select i1 %tmp_2, i6 0, i6 %trunc_ln58" [./utils.h:7]   --->   Operation 92 'select' 'cursor' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %cursor" [./requant.h:69]   --->   Operation 93 'zext' 'zext_ln69' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%this_table_addr = getelementptr i8 %this_table, i64 0, i64 %zext_ln69" [./requant.h:69]   --->   Operation 94 'getelementptr' 'this_table_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (0.79ns)   --->   "%this_table_load = load i6 %this_table_addr" [./requant.h:69]   --->   Operation 95 'load' 'this_table_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 96 'bitcast' 'data_V_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 97 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 98 'partselect' 'tmp_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %data_V_1"   --->   Operation 99 'trunc' 'tmp_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_27, i1 0"   --->   Operation 100 'bitconcatenate' 'mantissa_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 101 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_26" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 102 'zext' 'zext_ln341_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.90ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 103 'add' 'add_ln341_1' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 104 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.90ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_26"   --->   Operation 105 'sub' 'sub_ln1311_1' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 106 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.45ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 107 'select' 'ush_1' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast = sext i9 %ush_1"   --->   Operation 108 'sext' 'sh_prom_i_i_i_i_i14_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i14_cast_cast_cast"   --->   Operation 109 'zext' 'sh_prom_i_i_i_i_i14_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i79 %zext_ln15_1, i79 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 110 'lshr' 'r_V_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i79 %zext_ln15_1, i79 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 111 'shl' 'r_V_3' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 112 'bitselect' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 113 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 114 'partselect' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.45ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_s"   --->   Operation 115 'select' 'val_1' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (1.20ns)   --->   "%result_V_5 = sub i32 0, i32 %val_1"   --->   Operation 116 'sub' 'result_V_5' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.52ns)   --->   "%result_V_13 = select i1 %p_Result_1, i32 %result_V_5, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 117 'select' 'result_V_13' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %result_V_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 118 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_13, i32 31" [./utils.h:7]   --->   Operation 119 'bitselect' 'tmp_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.44ns)   --->   "%cursor_3 = select i1 %tmp_9, i6 0, i6 %trunc_ln58_1" [./utils.h:7]   --->   Operation 120 'select' 'cursor_3' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %cursor_3" [./requant.h:69]   --->   Operation 121 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%this_table_addr_1 = getelementptr i8 %this_table, i64 0, i64 %zext_ln69_1" [./requant.h:69]   --->   Operation 122 'getelementptr' 'this_table_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 123 [2/2] (0.79ns)   --->   "%this_table_load_1 = load i6 %this_table_addr_1" [./requant.h:69]   --->   Operation 123 'load' 'this_table_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_12 : Operation 124 [1/4] (4.67ns)   --->   "%dc_2 = fmul i32 %conv7_1, i32 0" [./requant.h:67]   --->   Operation 124 'fmul' 'dc_2' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/4] (4.67ns)   --->   "%dc_3 = fmul i32 %conv7_1_1, i32 0" [./requant.h:67]   --->   Operation 125 'fmul' 'dc_3' <Predicate = (!icmp_ln54)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 126 [1/2] (0.79ns)   --->   "%this_table_load = load i6 %this_table_addr" [./requant.h:69]   --->   Operation 126 'load' 'this_table_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_13 : Operation 127 [1/2] (0.79ns)   --->   "%this_table_load_1 = load i6 %this_table_addr_1" [./requant.h:69]   --->   Operation 127 'load' 'this_table_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 128 'bitcast' 'data_V_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 129 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 130 'partselect' 'tmp_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %data_V_2"   --->   Operation 131 'trunc' 'tmp_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_29, i1 0"   --->   Operation 132 'bitconcatenate' 'mantissa_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 133 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_28" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 134 'zext' 'zext_ln341_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.90ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 135 'add' 'add_ln341_2' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 136 'bitselect' 'isNeg_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.90ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_28"   --->   Operation 137 'sub' 'sub_ln1311_2' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 138 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.45ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2"   --->   Operation 139 'select' 'ush_2' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast = sext i9 %ush_2"   --->   Operation 140 'sext' 'sh_prom_i_i_i_i_i35_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i35_cast_cast_cast"   --->   Operation 141 'zext' 'sh_prom_i_i_i_i_i35_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 142 'lshr' 'r_V_4' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 143 'shl' 'r_V_5' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_4, i32 24"   --->   Operation 144 'bitselect' 'tmp_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_2 = zext i1 %tmp_15"   --->   Operation 145 'zext' 'zext_ln662_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_5, i32 24, i32 55"   --->   Operation 146 'partselect' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (1.45ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_4"   --->   Operation 147 'select' 'val_2' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (1.20ns)   --->   "%result_V_9 = sub i32 0, i32 %val_2"   --->   Operation 148 'sub' 'result_V_9' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.52ns)   --->   "%result_V_14 = select i1 %p_Result_2, i32 %result_V_9, i32 %val_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 149 'select' 'result_V_14' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %result_V_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 150 'trunc' 'trunc_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_14, i32 31" [./utils.h:7]   --->   Operation 151 'bitselect' 'tmp_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.44ns)   --->   "%cursor_5 = select i1 %tmp_17, i6 0, i6 %trunc_ln58_2" [./utils.h:7]   --->   Operation 152 'select' 'cursor_5' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i6 %cursor_5" [./requant.h:69]   --->   Operation 153 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%this_table_addr_2 = getelementptr i8 %this_table, i64 0, i64 %zext_ln69_2" [./requant.h:69]   --->   Operation 154 'getelementptr' 'this_table_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 155 [2/2] (0.79ns)   --->   "%this_table_load_2 = load i6 %this_table_addr_2" [./requant.h:69]   --->   Operation 155 'load' 'this_table_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 156 'bitcast' 'data_V_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 157 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 158 'partselect' 'tmp_30' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %data_V_3"   --->   Operation 159 'trunc' 'tmp_31' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_31, i1 0"   --->   Operation 160 'bitconcatenate' 'mantissa_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 161 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln341_3 = zext i8 %tmp_30" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 162 'zext' 'zext_ln341_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.90ns)   --->   "%add_ln341_3 = add i9 %zext_ln341_3, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 163 'add' 'add_ln341_3' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_3, i32 8"   --->   Operation 164 'bitselect' 'isNeg_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.90ns)   --->   "%sub_ln1311_3 = sub i8 127, i8 %tmp_30"   --->   Operation 165 'sub' 'sub_ln1311_3' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i8 %sub_ln1311_3"   --->   Operation 166 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.45ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_3, i9 %add_ln341_3"   --->   Operation 167 'select' 'ush_3' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i56_cast_cast_cast = sext i9 %ush_3"   --->   Operation 168 'sext' 'sh_prom_i_i_i_i_i56_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i56_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i56_cast_cast_cast"   --->   Operation 169 'zext' 'sh_prom_i_i_i_i_i56_cast_cast_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i79 %zext_ln15_3, i79 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast"   --->   Operation 170 'lshr' 'r_V_6' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i79 %zext_ln15_3, i79 %sh_prom_i_i_i_i_i56_cast_cast_cast_cast"   --->   Operation 171 'shl' 'r_V_7' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_6, i32 24"   --->   Operation 172 'bitselect' 'tmp_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_3 = zext i1 %tmp_22"   --->   Operation 173 'zext' 'zext_ln662_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_7, i32 24, i32 55"   --->   Operation 174 'partselect' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.45ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln662_3, i32 %tmp_6"   --->   Operation 175 'select' 'val_3' <Predicate = (!icmp_ln54)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (1.20ns)   --->   "%result_V_10 = sub i32 0, i32 %val_3"   --->   Operation 176 'sub' 'result_V_10' <Predicate = (!icmp_ln54)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.52ns)   --->   "%result_V = select i1 %p_Result_3, i32 %result_V_10, i32 %val_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 177 'select' 'result_V' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i32 %result_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58]   --->   Operation 178 'trunc' 'trunc_ln58_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 31" [./utils.h:7]   --->   Operation 179 'bitselect' 'tmp_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.44ns)   --->   "%cursor_7 = select i1 %tmp_23, i6 0, i6 %trunc_ln58_3" [./utils.h:7]   --->   Operation 180 'select' 'cursor_7' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i6 %cursor_7" [./requant.h:69]   --->   Operation 181 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%this_table_addr_3 = getelementptr i8 %this_table, i64 0, i64 %zext_ln69_3" [./requant.h:69]   --->   Operation 182 'getelementptr' 'this_table_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 183 [2/2] (0.79ns)   --->   "%this_table_load_3 = load i6 %this_table_addr_3" [./requant.h:69]   --->   Operation 183 'load' 'this_table_load_3' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 2.54>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TT_LOOP_CT_LOOP_str"   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9408, i64 9408, i64 9408"   --->   Operation 185 'speclooptripcount' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 186 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 188 [1/2] (0.79ns)   --->   "%this_table_load_2 = load i6 %this_table_addr_2" [./requant.h:69]   --->   Operation 188 'load' 'this_table_load_2' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_14 : Operation 189 [1/2] (0.79ns)   --->   "%this_table_load_3 = load i6 %this_table_addr_3" [./requant.h:69]   --->   Operation 189 'load' 'this_table_load_3' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "ROM_2P_LUTRAM">   --->   Core 106 'ROM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 64> <ROM>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln174_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %this_table_load_3, i8 %this_table_load_2, i8 %this_table_load_1, i8 %this_table_load" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'bitconcatenate' 'or_ln174_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.75ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %o_stream_V, i32 %or_ln174_2" [F:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'write' 'write_ln174' <Predicate = (!icmp_ln54)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [./requant.h:79]   --->   Operation 193 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ o_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ this_b_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                         (specmemcore      ) [ 0000000000000000]
specinterface_ln0                       (specinterface    ) [ 0000000000000000]
specinterface_ln0                       (specinterface    ) [ 0000000000000000]
this_b_read_1                           (read             ) [ 0011111111111110]
br_ln54                                 (br               ) [ 0111111111111110]
indvar_flatten                          (phi              ) [ 0010000000000000]
add_ln54                                (add              ) [ 0111111111111110]
icmp_ln54                               (icmp             ) [ 0011111111111110]
br_ln54                                 (br               ) [ 0000000000000000]
i_stream_V_read                         (read             ) [ 0000000000000000]
trunc_ln145                             (trunc            ) [ 0000000000000000]
trunc_ln145_1                           (partselect       ) [ 0000000000000000]
trunc_ln145_2                           (partselect       ) [ 0010100000000000]
trunc_ln145_3                           (partselect       ) [ 0010100000000000]
sext_ln67                               (sext             ) [ 0000000000000000]
add_ln67                                (add              ) [ 0011111100000000]
sext_ln67_1                             (sext             ) [ 0000000000000000]
add_ln67_1                              (add              ) [ 0011111100000000]
sext_ln67_2                             (sext             ) [ 0000000000000000]
add_ln67_2                              (add              ) [ 0011011110000000]
sext_ln67_3                             (sext             ) [ 0000000000000000]
add_ln67_3                              (add              ) [ 0011011110000000]
conv7                                   (sitofp           ) [ 0011000011110000]
conv7_s                                 (sitofp           ) [ 0011000011110000]
conv7_1                                 (sitofp           ) [ 0011000001111000]
conv7_1_1                               (sitofp           ) [ 0011000001111000]
dc                                      (fmul             ) [ 0010000000001000]
dc_1                                    (fmul             ) [ 0010000000001000]
data_V                                  (bitcast          ) [ 0000000000000000]
p_Result_s                              (bitselect        ) [ 0000000000000000]
tmp_24                                  (partselect       ) [ 0000000000000000]
tmp_25                                  (trunc            ) [ 0000000000000000]
mantissa                                (bitconcatenate   ) [ 0000000000000000]
zext_ln15                               (zext             ) [ 0000000000000000]
zext_ln341                              (zext             ) [ 0000000000000000]
add_ln341                               (add              ) [ 0000000000000000]
isNeg                                   (bitselect        ) [ 0000000000000000]
sub_ln1311                              (sub              ) [ 0000000000000000]
sext_ln1311                             (sext             ) [ 0000000000000000]
ush                                     (select           ) [ 0000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext             ) [ 0000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext             ) [ 0000000000000000]
r_V                                     (lshr             ) [ 0000000000000000]
r_V_1                                   (shl              ) [ 0000000000000000]
tmp                                     (bitselect        ) [ 0000000000000000]
zext_ln662                              (zext             ) [ 0000000000000000]
tmp_1                                   (partselect       ) [ 0000000000000000]
val                                     (select           ) [ 0000000000000000]
result_V_2                              (sub              ) [ 0000000000000000]
result_V_12                             (select           ) [ 0000000000000000]
trunc_ln58                              (trunc            ) [ 0000000000000000]
tmp_2                                   (bitselect        ) [ 0000000000000000]
cursor                                  (select           ) [ 0000000000000000]
zext_ln69                               (zext             ) [ 0000000000000000]
this_table_addr                         (getelementptr    ) [ 0001000000000100]
data_V_1                                (bitcast          ) [ 0000000000000000]
p_Result_1                              (bitselect        ) [ 0000000000000000]
tmp_26                                  (partselect       ) [ 0000000000000000]
tmp_27                                  (trunc            ) [ 0000000000000000]
mantissa_1                              (bitconcatenate   ) [ 0000000000000000]
zext_ln15_1                             (zext             ) [ 0000000000000000]
zext_ln341_1                            (zext             ) [ 0000000000000000]
add_ln341_1                             (add              ) [ 0000000000000000]
isNeg_1                                 (bitselect        ) [ 0000000000000000]
sub_ln1311_1                            (sub              ) [ 0000000000000000]
sext_ln1311_1                           (sext             ) [ 0000000000000000]
ush_1                                   (select           ) [ 0000000000000000]
sh_prom_i_i_i_i_i14_cast_cast_cast      (sext             ) [ 0000000000000000]
sh_prom_i_i_i_i_i14_cast_cast_cast_cast (zext             ) [ 0000000000000000]
r_V_2                                   (lshr             ) [ 0000000000000000]
r_V_3                                   (shl              ) [ 0000000000000000]
tmp_8                                   (bitselect        ) [ 0000000000000000]
zext_ln662_1                            (zext             ) [ 0000000000000000]
tmp_s                                   (partselect       ) [ 0000000000000000]
val_1                                   (select           ) [ 0000000000000000]
result_V_5                              (sub              ) [ 0000000000000000]
result_V_13                             (select           ) [ 0000000000000000]
trunc_ln58_1                            (trunc            ) [ 0000000000000000]
tmp_9                                   (bitselect        ) [ 0000000000000000]
cursor_3                                (select           ) [ 0000000000000000]
zext_ln69_1                             (zext             ) [ 0000000000000000]
this_table_addr_1                       (getelementptr    ) [ 0001000000000100]
dc_2                                    (fmul             ) [ 0001000000000100]
dc_3                                    (fmul             ) [ 0001000000000100]
this_table_load                         (load             ) [ 0010000000000010]
this_table_load_1                       (load             ) [ 0010000000000010]
data_V_2                                (bitcast          ) [ 0000000000000000]
p_Result_2                              (bitselect        ) [ 0000000000000000]
tmp_28                                  (partselect       ) [ 0000000000000000]
tmp_29                                  (trunc            ) [ 0000000000000000]
mantissa_2                              (bitconcatenate   ) [ 0000000000000000]
zext_ln15_2                             (zext             ) [ 0000000000000000]
zext_ln341_2                            (zext             ) [ 0000000000000000]
add_ln341_2                             (add              ) [ 0000000000000000]
isNeg_2                                 (bitselect        ) [ 0000000000000000]
sub_ln1311_2                            (sub              ) [ 0000000000000000]
sext_ln1311_2                           (sext             ) [ 0000000000000000]
ush_2                                   (select           ) [ 0000000000000000]
sh_prom_i_i_i_i_i35_cast_cast_cast      (sext             ) [ 0000000000000000]
sh_prom_i_i_i_i_i35_cast_cast_cast_cast (zext             ) [ 0000000000000000]
r_V_4                                   (lshr             ) [ 0000000000000000]
r_V_5                                   (shl              ) [ 0000000000000000]
tmp_15                                  (bitselect        ) [ 0000000000000000]
zext_ln662_2                            (zext             ) [ 0000000000000000]
tmp_4                                   (partselect       ) [ 0000000000000000]
val_2                                   (select           ) [ 0000000000000000]
result_V_9                              (sub              ) [ 0000000000000000]
result_V_14                             (select           ) [ 0000000000000000]
trunc_ln58_2                            (trunc            ) [ 0000000000000000]
tmp_17                                  (bitselect        ) [ 0000000000000000]
cursor_5                                (select           ) [ 0000000000000000]
zext_ln69_2                             (zext             ) [ 0000000000000000]
this_table_addr_2                       (getelementptr    ) [ 0010000000000010]
data_V_3                                (bitcast          ) [ 0000000000000000]
p_Result_3                              (bitselect        ) [ 0000000000000000]
tmp_30                                  (partselect       ) [ 0000000000000000]
tmp_31                                  (trunc            ) [ 0000000000000000]
mantissa_3                              (bitconcatenate   ) [ 0000000000000000]
zext_ln15_3                             (zext             ) [ 0000000000000000]
zext_ln341_3                            (zext             ) [ 0000000000000000]
add_ln341_3                             (add              ) [ 0000000000000000]
isNeg_3                                 (bitselect        ) [ 0000000000000000]
sub_ln1311_3                            (sub              ) [ 0000000000000000]
sext_ln1311_3                           (sext             ) [ 0000000000000000]
ush_3                                   (select           ) [ 0000000000000000]
sh_prom_i_i_i_i_i56_cast_cast_cast      (sext             ) [ 0000000000000000]
sh_prom_i_i_i_i_i56_cast_cast_cast_cast (zext             ) [ 0000000000000000]
r_V_6                                   (lshr             ) [ 0000000000000000]
r_V_7                                   (shl              ) [ 0000000000000000]
tmp_22                                  (bitselect        ) [ 0000000000000000]
zext_ln662_3                            (zext             ) [ 0000000000000000]
tmp_6                                   (partselect       ) [ 0000000000000000]
val_3                                   (select           ) [ 0000000000000000]
result_V_10                             (sub              ) [ 0000000000000000]
result_V                                (select           ) [ 0000000000000000]
trunc_ln58_3                            (trunc            ) [ 0000000000000000]
tmp_23                                  (bitselect        ) [ 0000000000000000]
cursor_7                                (select           ) [ 0000000000000000]
zext_ln69_3                             (zext             ) [ 0000000000000000]
this_table_addr_3                       (getelementptr    ) [ 0010000000000010]
specloopname_ln0                        (specloopname     ) [ 0000000000000000]
empty                                   (speclooptripcount) [ 0000000000000000]
specpipeline_ln0                        (specpipeline     ) [ 0000000000000000]
specloopname_ln0                        (specloopname     ) [ 0000000000000000]
this_table_load_2                       (load             ) [ 0000000000000000]
this_table_load_3                       (load             ) [ 0000000000000000]
or_ln174_2                              (bitconcatenate   ) [ 0000000000000000]
write_ln174                             (write            ) [ 0000000000000000]
br_ln0                                  (br               ) [ 0111111111111110]
ret_ln79                                (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_b_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_b_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TT_LOOP_CT_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="this_b_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_b_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_stream_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_stream_V_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln174_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 "/>
</bind>
</comp>

<comp id="113" class="1004" name="this_table_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_table_addr/12 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
<pin id="128" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_table_load/12 this_table_load_1/12 this_table_load_2/13 this_table_load_3/13 "/>
</bind>
</comp>

<comp id="130" class="1004" name="this_table_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_table_addr_1/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="this_table_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_table_addr_2/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="this_table_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_table_addr_3/13 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="1"/>
<pin id="156" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/8 dc_2/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_1/8 dc_3/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv7/4 conv7_1/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv7_s/4 conv7_1_1/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc dc_2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 dc_3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln54_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln54_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="14" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln145_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln145_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="0" index="3" bw="5" slack="0"/>
<pin id="210" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln145_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="0" index="3" bw="6" slack="0"/>
<pin id="220" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln145_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln67_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln67_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln67_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln67_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln67_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_2/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln67_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="3"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln67_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67_3/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln67_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="3"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="data_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Result_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_24_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_25_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mantissa_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="25" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="23" slack="0"/>
<pin id="299" dir="0" index="3" bw="1" slack="0"/>
<pin id="300" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/12 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln15_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="25" slack="0"/>
<pin id="307" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln341_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln341_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/12 "/>
</bind>
</comp>

<comp id="319" class="1004" name="isNeg_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="9" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln1311_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/12 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln1311_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/12 "/>
</bind>
</comp>

<comp id="337" class="1004" name="ush_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="0" index="2" bw="9" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="r_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="25" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="r_V_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/12 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="79" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln662_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="79" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="val_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="result_V_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="result_V_12_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_12/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln58_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="cursor_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cursor/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln69_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/12 "/>
</bind>
</comp>

<comp id="434" class="1004" name="data_V_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_26_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_27_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mantissa_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="25" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="23" slack="0"/>
<pin id="464" dir="0" index="3" bw="1" slack="0"/>
<pin id="465" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln15_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="25" slack="0"/>
<pin id="472" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln341_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_1/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln341_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_1/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="isNeg_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/12 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sub_ln1311_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1311_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ush_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="0" index="2" bw="9" slack="0"/>
<pin id="506" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sh_prom_i_i_i_i_i14_cast_cast_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i14_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="0"/>
<pin id="516" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i14_cast_cast_cast_cast/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="r_V_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="25" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="r_V_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="25" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_8_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="79" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln662_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="79" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="7" slack="0"/>
<pin id="547" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="val_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="result_V_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="result_V_13_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_13/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln58_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_9_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="586" class="1004" name="cursor_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cursor_3/12 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln69_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="data_V_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/13 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Result_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/13 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_28_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_29_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="mantissa_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="25" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="23" slack="0"/>
<pin id="629" dir="0" index="3" bw="1" slack="0"/>
<pin id="630" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_2/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln15_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="25" slack="0"/>
<pin id="637" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/13 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln341_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_2/13 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln341_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_2/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="isNeg_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="9" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/13 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sub_ln1311_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_2/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln1311_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="ush_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="9" slack="0"/>
<pin id="670" dir="0" index="2" bw="9" slack="0"/>
<pin id="671" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sh_prom_i_i_i_i_i35_cast_cast_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i35_cast_cast_cast/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="9" slack="0"/>
<pin id="681" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i35_cast_cast_cast_cast/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="r_V_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="25" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_4/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="r_V_5_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="25" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_15_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="79" slack="0"/>
<pin id="698" dir="0" index="2" bw="6" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln662_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_2/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="79" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="0" index="3" bw="7" slack="0"/>
<pin id="712" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="val_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="32" slack="0"/>
<pin id="721" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_2/13 "/>
</bind>
</comp>

<comp id="725" class="1004" name="result_V_9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_9/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="result_V_14_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="0"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_14/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln58_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_2/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_17_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="6" slack="0"/>
<pin id="747" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="751" class="1004" name="cursor_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cursor_5/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln69_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="6" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="data_V_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_Result_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/13 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_30_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="6" slack="0"/>
<pin id="780" dir="0" index="3" bw="6" slack="0"/>
<pin id="781" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/13 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_31_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="mantissa_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="25" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="0" index="2" bw="23" slack="0"/>
<pin id="794" dir="0" index="3" bw="1" slack="0"/>
<pin id="795" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln15_3_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="25" slack="0"/>
<pin id="802" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln341_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_3/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln341_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_3/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="isNeg_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="9" slack="0"/>
<pin id="817" dir="0" index="2" bw="5" slack="0"/>
<pin id="818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/13 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sub_ln1311_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_3/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sext_ln1311_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/13 "/>
</bind>
</comp>

<comp id="832" class="1004" name="ush_3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="9" slack="0"/>
<pin id="835" dir="0" index="2" bw="9" slack="0"/>
<pin id="836" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/13 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sh_prom_i_i_i_i_i56_cast_cast_cast_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="9" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i56_cast_cast_cast/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sh_prom_i_i_i_i_i56_cast_cast_cast_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="9" slack="0"/>
<pin id="846" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i56_cast_cast_cast_cast/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="r_V_6_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="25" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_6/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="r_V_7_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="25" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_7/13 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_22_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="79" slack="0"/>
<pin id="863" dir="0" index="2" bw="6" slack="0"/>
<pin id="864" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln662_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_3/13 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_6_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="79" slack="0"/>
<pin id="875" dir="0" index="2" bw="6" slack="0"/>
<pin id="876" dir="0" index="3" bw="7" slack="0"/>
<pin id="877" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="882" class="1004" name="val_3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="32" slack="0"/>
<pin id="886" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/13 "/>
</bind>
</comp>

<comp id="890" class="1004" name="result_V_10_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_10/13 "/>
</bind>
</comp>

<comp id="896" class="1004" name="result_V_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/13 "/>
</bind>
</comp>

<comp id="904" class="1004" name="trunc_ln58_3_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_3/13 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_23_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="0" index="2" bw="6" slack="0"/>
<pin id="912" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="cursor_7_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="6" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cursor_7/13 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln69_3_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="6" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_3/13 "/>
</bind>
</comp>

<comp id="929" class="1004" name="or_ln174_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="0"/>
<pin id="932" dir="0" index="2" bw="8" slack="0"/>
<pin id="933" dir="0" index="3" bw="8" slack="1"/>
<pin id="934" dir="0" index="4" bw="8" slack="1"/>
<pin id="935" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_2/14 "/>
</bind>
</comp>

<comp id="940" class="1005" name="this_b_read_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="2"/>
<pin id="942" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="this_b_read_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="add_ln54_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="14" slack="0"/>
<pin id="950" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="953" class="1005" name="icmp_ln54_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="957" class="1005" name="trunc_ln145_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="trunc_ln145_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="1"/>
<pin id="964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln67_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add_ln67_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="add_ln67_2_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="982" class="1005" name="add_ln67_3_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_3 "/>
</bind>
</comp>

<comp id="987" class="1005" name="conv7_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7 "/>
</bind>
</comp>

<comp id="992" class="1005" name="conv7_s_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7_s "/>
</bind>
</comp>

<comp id="997" class="1005" name="conv7_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="conv7_1_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7_1_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="this_table_addr_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="6" slack="1"/>
<pin id="1009" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_table_addr "/>
</bind>
</comp>

<comp id="1012" class="1005" name="this_table_addr_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="1"/>
<pin id="1014" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_table_addr_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="this_table_load_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="1"/>
<pin id="1019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_table_load "/>
</bind>
</comp>

<comp id="1022" class="1005" name="this_table_load_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="1"/>
<pin id="1024" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_table_load_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="this_table_addr_2_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="6" slack="1"/>
<pin id="1029" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_table_addr_2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="this_table_addr_3_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="6" slack="1"/>
<pin id="1034" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_table_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="92" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="184"><net_src comp="165" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="170" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="158" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="158" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="100" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="100" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="100" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="100" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="201" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="205" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="181" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="269" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="269" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="295" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="281" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="281" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="319" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="313" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="305" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="305" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="349" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="359" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="319" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="373" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="377" pin="4"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="20" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="273" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="387" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="401" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="409" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="437"><net_src comp="185" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="452"><net_src comp="34" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="434" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="434" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="54" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="456" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="460" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="446" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="446" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="484" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="478" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="470" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="470" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="514" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="44" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="68" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="524" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="44" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="484" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="538" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="542" pin="4"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="20" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="438" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="552" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="50" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="566" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="574" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="602"><net_src comp="181" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="50" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="617"><net_src comp="34" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="599" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="42" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="52" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="599" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="54" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="56" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="621" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="625" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="611" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="60" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="62" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="36" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="64" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="611" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="649" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="643" pin="2"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="635" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="635" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="679" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="66" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="683" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="44" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="706"><net_src comp="695" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="68" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="689" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="44" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="70" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="722"><net_src comp="649" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="703" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="707" pin="4"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="20" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="717" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="603" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="717" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="50" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="731" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="46" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="756"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="72" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="739" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="767"><net_src comp="185" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="50" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="46" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="782"><net_src comp="34" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="764" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="42" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="52" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="789"><net_src comp="764" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="796"><net_src comp="54" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="56" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="786" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="58" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="803"><net_src comp="790" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="776" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="62" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="36" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="64" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="776" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="814" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="828" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="808" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="800" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="800" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="844" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="66" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="848" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="44" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="860" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="68" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="854" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="44" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="70" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="887"><net_src comp="814" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="868" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="872" pin="4"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="20" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="882" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="768" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="882" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="896" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="50" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="896" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="46" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="921"><net_src comp="908" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="72" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="904" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="927"><net_src comp="916" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="936"><net_src comp="90" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="120" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="120" pin="7"/><net_sink comp="929" pin=2"/></net>

<net id="939"><net_src comp="929" pin="5"/><net_sink comp="106" pin=2"/></net>

<net id="943"><net_src comp="94" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="951"><net_src comp="189" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="956"><net_src comp="195" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="215" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="965"><net_src comp="225" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="970"><net_src comp="239" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="975"><net_src comp="248" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="980"><net_src comp="256" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="985"><net_src comp="264" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="990"><net_src comp="175" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="995"><net_src comp="178" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1000"><net_src comp="175" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1005"><net_src comp="178" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1010"><net_src comp="113" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="1015"><net_src comp="130" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="1020"><net_src comp="120" pin="7"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="929" pin=4"/></net>

<net id="1025"><net_src comp="120" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="929" pin=3"/></net>

<net id="1030"><net_src comp="138" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="1035"><net_src comp="146" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_stream_V | {}
	Port: o_stream_V | {14 }
 - Input state : 
	Port: do_quant : i_stream_V | {3 }
	Port: do_quant : o_stream_V | {}
	Port: do_quant : this_b_read | {1 }
	Port: do_quant : this_table | {12 13 14 }
  - Chain level:
	State 1
	State 2
		add_ln54 : 1
		icmp_ln54 : 1
		br_ln54 : 2
	State 3
		sext_ln67 : 1
		add_ln67 : 2
		sext_ln67_1 : 1
		add_ln67_1 : 2
	State 4
		add_ln67_2 : 1
		add_ln67_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		tmp_24 : 1
		tmp_25 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_1 : 9
		val : 11
		result_V_2 : 12
		result_V_12 : 13
		trunc_ln58 : 14
		tmp_2 : 14
		cursor : 15
		zext_ln69 : 16
		this_table_addr : 17
		this_table_load : 18
		p_Result_1 : 1
		tmp_26 : 1
		tmp_27 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln341_1 : 2
		add_ln341_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_1 : 3
		ush_1 : 5
		sh_prom_i_i_i_i_i14_cast_cast_cast : 6
		sh_prom_i_i_i_i_i14_cast_cast_cast_cast : 7
		r_V_2 : 8
		r_V_3 : 8
		tmp_8 : 9
		zext_ln662_1 : 10
		tmp_s : 9
		val_1 : 11
		result_V_5 : 12
		result_V_13 : 13
		trunc_ln58_1 : 14
		tmp_9 : 14
		cursor_3 : 15
		zext_ln69_1 : 16
		this_table_addr_1 : 17
		this_table_load_1 : 18
	State 13
		p_Result_2 : 1
		tmp_28 : 1
		tmp_29 : 1
		mantissa_2 : 2
		zext_ln15_2 : 3
		zext_ln341_2 : 2
		add_ln341_2 : 3
		isNeg_2 : 4
		sub_ln1311_2 : 2
		sext_ln1311_2 : 3
		ush_2 : 5
		sh_prom_i_i_i_i_i35_cast_cast_cast : 6
		sh_prom_i_i_i_i_i35_cast_cast_cast_cast : 7
		r_V_4 : 8
		r_V_5 : 8
		tmp_15 : 9
		zext_ln662_2 : 10
		tmp_4 : 9
		val_2 : 11
		result_V_9 : 12
		result_V_14 : 13
		trunc_ln58_2 : 14
		tmp_17 : 14
		cursor_5 : 15
		zext_ln69_2 : 16
		this_table_addr_2 : 17
		this_table_load_2 : 18
		p_Result_3 : 1
		tmp_30 : 1
		tmp_31 : 1
		mantissa_3 : 2
		zext_ln15_3 : 3
		zext_ln341_3 : 2
		add_ln341_3 : 3
		isNeg_3 : 4
		sub_ln1311_3 : 2
		sext_ln1311_3 : 3
		ush_3 : 5
		sh_prom_i_i_i_i_i56_cast_cast_cast : 6
		sh_prom_i_i_i_i_i56_cast_cast_cast_cast : 7
		r_V_6 : 8
		r_V_7 : 8
		tmp_22 : 9
		zext_ln662_3 : 10
		tmp_6 : 9
		val_3 : 11
		result_V_10 : 12
		result_V : 13
		trunc_ln58_3 : 14
		tmp_23 : 14
		cursor_7 : 15
		zext_ln69_3 : 16
		this_table_addr_3 : 17
		this_table_load_3 : 18
	State 14
		or_ln174_2 : 1
		write_ln174 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   fmul   |                   grp_fu_165                   |    3    |   143   |   140   |
|          |                   grp_fu_170                   |    3    |   143   |   140   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   r_V_fu_353                   |    0    |    0    |   100   |
|   lshr   |                  r_V_2_fu_518                  |    0    |    0    |   100   |
|          |                  r_V_4_fu_683                  |    0    |    0    |   100   |
|          |                  r_V_6_fu_848                  |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  r_V_1_fu_359                  |    0    |    0    |   100   |
|    shl   |                  r_V_3_fu_524                  |    0    |    0    |   100   |
|          |                  r_V_5_fu_689                  |    0    |    0    |   100   |
|          |                  r_V_7_fu_854                  |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   ush_fu_337                   |    0    |    0    |    8    |
|          |                   val_fu_387                   |    0    |    0    |    32   |
|          |               result_V_12_fu_401               |    0    |    0    |    32   |
|          |                  cursor_fu_421                 |    0    |    0    |    6    |
|          |                  ush_1_fu_502                  |    0    |    0    |    8    |
|          |                  val_1_fu_552                  |    0    |    0    |    32   |
|          |               result_V_13_fu_566               |    0    |    0    |    32   |
|  select  |                 cursor_3_fu_586                |    0    |    0    |    6    |
|          |                  ush_2_fu_667                  |    0    |    0    |    8    |
|          |                  val_2_fu_717                  |    0    |    0    |    32   |
|          |               result_V_14_fu_731               |    0    |    0    |    32   |
|          |                 cursor_5_fu_751                |    0    |    0    |    6    |
|          |                  ush_3_fu_832                  |    0    |    0    |    8    |
|          |                  val_3_fu_882                  |    0    |    0    |    32   |
|          |                 result_V_fu_896                |    0    |    0    |    32   |
|          |                 cursor_7_fu_916                |    0    |    0    |    6    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 add_ln54_fu_189                |    0    |    0    |    21   |
|          |                 add_ln67_fu_239                |    0    |    0    |    39   |
|          |                add_ln67_1_fu_248               |    0    |    0    |    39   |
|          |                add_ln67_2_fu_256               |    0    |    0    |    39   |
|    add   |                add_ln67_3_fu_264               |    0    |    0    |    39   |
|          |                add_ln341_fu_313                |    0    |    0    |    15   |
|          |               add_ln341_1_fu_478               |    0    |    0    |    15   |
|          |               add_ln341_2_fu_643               |    0    |    0    |    15   |
|          |               add_ln341_3_fu_808               |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln1311_fu_327               |    0    |    0    |    15   |
|          |                result_V_2_fu_395               |    0    |    0    |    39   |
|          |               sub_ln1311_1_fu_492              |    0    |    0    |    15   |
|    sub   |                result_V_5_fu_560               |    0    |    0    |    39   |
|          |               sub_ln1311_2_fu_657              |    0    |    0    |    15   |
|          |                result_V_9_fu_725               |    0    |    0    |    39   |
|          |               sub_ln1311_3_fu_822              |    0    |    0    |    15   |
|          |               result_V_10_fu_890               |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln54_fu_195                |    0    |    0    |    12   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |            this_b_read_1_read_fu_94            |    0    |    0    |    0    |
|          |           i_stream_V_read_read_fu_100          |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   write  |            write_ln174_write_fu_106            |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  sitofp  |                   grp_fu_175                   |    0    |    0    |    0    |
|          |                   grp_fu_178                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |               trunc_ln145_fu_201               |    0    |    0    |    0    |
|          |                  tmp_25_fu_291                 |    0    |    0    |    0    |
|          |                trunc_ln58_fu_409               |    0    |    0    |    0    |
|          |                  tmp_27_fu_456                 |    0    |    0    |    0    |
|   trunc  |               trunc_ln58_1_fu_574              |    0    |    0    |    0    |
|          |                  tmp_29_fu_621                 |    0    |    0    |    0    |
|          |               trunc_ln58_2_fu_739              |    0    |    0    |    0    |
|          |                  tmp_31_fu_786                 |    0    |    0    |    0    |
|          |               trunc_ln58_3_fu_904              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |              trunc_ln145_1_fu_205              |    0    |    0    |    0    |
|          |              trunc_ln145_2_fu_215              |    0    |    0    |    0    |
|          |              trunc_ln145_3_fu_225              |    0    |    0    |    0    |
|          |                  tmp_24_fu_281                 |    0    |    0    |    0    |
|          |                  tmp_1_fu_377                  |    0    |    0    |    0    |
|partselect|                  tmp_26_fu_446                 |    0    |    0    |    0    |
|          |                  tmp_s_fu_542                  |    0    |    0    |    0    |
|          |                  tmp_28_fu_611                 |    0    |    0    |    0    |
|          |                  tmp_4_fu_707                  |    0    |    0    |    0    |
|          |                  tmp_30_fu_776                 |    0    |    0    |    0    |
|          |                  tmp_6_fu_872                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln67_fu_235                |    0    |    0    |    0    |
|          |               sext_ln67_1_fu_244               |    0    |    0    |    0    |
|          |               sext_ln67_2_fu_253               |    0    |    0    |    0    |
|          |               sext_ln67_3_fu_261               |    0    |    0    |    0    |
|          |               sext_ln1311_fu_333               |    0    |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_345    |    0    |    0    |    0    |
|          |              sext_ln1311_1_fu_498              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i14_cast_cast_cast_fu_510   |    0    |    0    |    0    |
|          |              sext_ln1311_2_fu_663              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i35_cast_cast_cast_fu_675   |    0    |    0    |    0    |
|          |              sext_ln1311_3_fu_828              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i56_cast_cast_cast_fu_840   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                p_Result_s_fu_273               |    0    |    0    |    0    |
|          |                  isNeg_fu_319                  |    0    |    0    |    0    |
|          |                   tmp_fu_365                   |    0    |    0    |    0    |
|          |                  tmp_2_fu_413                  |    0    |    0    |    0    |
|          |                p_Result_1_fu_438               |    0    |    0    |    0    |
|          |                 isNeg_1_fu_484                 |    0    |    0    |    0    |
|          |                  tmp_8_fu_530                  |    0    |    0    |    0    |
| bitselect|                  tmp_9_fu_578                  |    0    |    0    |    0    |
|          |                p_Result_2_fu_603               |    0    |    0    |    0    |
|          |                 isNeg_2_fu_649                 |    0    |    0    |    0    |
|          |                  tmp_15_fu_695                 |    0    |    0    |    0    |
|          |                  tmp_17_fu_743                 |    0    |    0    |    0    |
|          |                p_Result_3_fu_768               |    0    |    0    |    0    |
|          |                 isNeg_3_fu_814                 |    0    |    0    |    0    |
|          |                  tmp_22_fu_860                 |    0    |    0    |    0    |
|          |                  tmp_23_fu_908                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 mantissa_fu_295                |    0    |    0    |    0    |
|          |                mantissa_1_fu_460               |    0    |    0    |    0    |
|bitconcatenate|                mantissa_2_fu_625               |    0    |    0    |    0    |
|          |                mantissa_3_fu_790               |    0    |    0    |    0    |
|          |                or_ln174_2_fu_929               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln15_fu_305                |    0    |    0    |    0    |
|          |                zext_ln341_fu_309               |    0    |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_349  |    0    |    0    |    0    |
|          |                zext_ln662_fu_373               |    0    |    0    |    0    |
|          |                zext_ln69_fu_429                |    0    |    0    |    0    |
|          |               zext_ln15_1_fu_470               |    0    |    0    |    0    |
|          |               zext_ln341_1_fu_474              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i14_cast_cast_cast_cast_fu_514 |    0    |    0    |    0    |
|          |               zext_ln662_1_fu_538              |    0    |    0    |    0    |
|   zext   |               zext_ln69_1_fu_594               |    0    |    0    |    0    |
|          |               zext_ln15_2_fu_635               |    0    |    0    |    0    |
|          |               zext_ln341_2_fu_639              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i35_cast_cast_cast_cast_fu_679 |    0    |    0    |    0    |
|          |               zext_ln662_2_fu_703              |    0    |    0    |    0    |
|          |               zext_ln69_2_fu_759               |    0    |    0    |    0    |
|          |               zext_ln15_3_fu_800               |    0    |    0    |    0    |
|          |               zext_ln341_3_fu_804              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i56_cast_cast_cast_cast_fu_844 |    0    |    0    |    0    |
|          |               zext_ln662_3_fu_868              |    0    |    0    |    0    |
|          |               zext_ln69_3_fu_924               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    6    |   286   |   1857  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln54_reg_948     |   14   |
|    add_ln67_1_reg_972    |   32   |
|    add_ln67_2_reg_977    |   32   |
|    add_ln67_3_reg_982    |   32   |
|     add_ln67_reg_967     |   32   |
|    conv7_1_1_reg_1002    |   32   |
|      conv7_1_reg_997     |   32   |
|       conv7_reg_987      |   32   |
|      conv7_s_reg_992     |   32   |
|     icmp_ln54_reg_953    |    1   |
|  indvar_flatten_reg_154  |   14   |
|          reg_181         |   32   |
|          reg_185         |   32   |
|   this_b_read_1_reg_940  |   32   |
|this_table_addr_1_reg_1012|    6   |
|this_table_addr_2_reg_1027|    6   |
|this_table_addr_3_reg_1032|    6   |
| this_table_addr_reg_1007 |    6   |
|this_table_load_1_reg_1022|    8   |
| this_table_load_reg_1017 |    8   |
|   trunc_ln145_2_reg_957  |    8   |
|   trunc_ln145_3_reg_962  |    8   |
+--------------------------+--------+
|           Total          |   437  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_120 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  3.166  ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   286  |  1857  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   76   |
|  Register |    -   |    -   |   437  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   723  |  1933  |
+-----------+--------+--------+--------+--------+
