Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  6 12:13:36 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SIMPLE_VGA_GREEN_timing_summary_routed.rpt -pb SIMPLE_VGA_GREEN_timing_summary_routed.pb -rpx SIMPLE_VGA_GREEN_timing_summary_routed.rpx -warn_on_violation
| Design       : SIMPLE_VGA_GREEN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.391        0.000                      0                   36        0.184        0.000                      0                   36       19.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        36.391        0.000                      0                   36        0.184        0.000                      0                   36       19.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       36.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.391ns  (required time - arrival time)
  Source:                 v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.069ns (30.503%)  route 2.436ns (69.497%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 45.019 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.419     5.735 f  v_count_reg[8]/Q
                         net (fo=3, routed)           0.683     6.418    v_count_reg_n_0_[8]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.324     6.742 r  VGA_VS_i_2/O
                         net (fo=3, routed)           0.967     7.710    VGA_VS_i_2_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I4_O)        0.326     8.036 r  VGA_G[0]_i_1/O
                         net (fo=4, routed)           0.785     8.821    VGA_G0
    SLICE_X88Y147        FDRE                                         r  VGA_G_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.597    45.019    CLK_IBUF_BUFG
    SLICE_X88Y147        FDRE                                         r  VGA_G_reg[0]_lopt_replica/C
                         clock pessimism              0.259    45.278    
                         clock uncertainty           -0.035    45.243    
    SLICE_X88Y147        FDRE (Setup_fdre_C_D)       -0.031    45.212    VGA_G_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         45.212    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                 36.391    

Slack (MET) :             36.531ns  (required time - arrival time)
  Source:                 v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.069ns (31.782%)  route 2.295ns (68.218%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 45.018 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.419     5.735 f  v_count_reg[8]/Q
                         net (fo=3, routed)           0.683     6.418    v_count_reg_n_0_[8]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.324     6.742 r  VGA_VS_i_2/O
                         net (fo=3, routed)           0.967     7.710    VGA_VS_i_2_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I4_O)        0.326     8.036 r  VGA_G[0]_i_1/O
                         net (fo=4, routed)           0.644     8.680    VGA_G0
    SLICE_X88Y145        FDRE                                         r  VGA_G_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.596    45.018    CLK_IBUF_BUFG
    SLICE_X88Y145        FDRE                                         r  VGA_G_reg[0]_lopt_replica_3/C
                         clock pessimism              0.259    45.277    
                         clock uncertainty           -0.035    45.242    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.031    45.211    VGA_G_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.211    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                 36.531    

Slack (MET) :             36.633ns  (required time - arrival time)
  Source:                 v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.120ns (33.522%)  route 2.221ns (66.478%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.834 r  v_count_reg[0]/Q
                         net (fo=9, routed)           1.003     6.837    v_count_reg_n_0_[0]
    SLICE_X86Y145        LUT5 (Prop_lut5_I2_O)        0.152     6.989 f  v_count[8]_i_2/O
                         net (fo=4, routed)           0.955     7.944    v_count[8]_i_2_n_0
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.326     8.270 r  v_count[9]_i_3/O
                         net (fo=1, routed)           0.263     8.533    v_count[9]_i_3_n_0
    SLICE_X85Y146        LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     8.657    v_count[9]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    45.016    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/C
                         clock pessimism              0.278    45.294    
                         clock uncertainty           -0.035    45.259    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.031    45.290    v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.290    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 36.633    

Slack (MET) :             36.673ns  (required time - arrival time)
  Source:                 v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.069ns (33.329%)  route 2.138ns (66.671%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 45.018 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.419     5.735 f  v_count_reg[8]/Q
                         net (fo=3, routed)           0.683     6.418    v_count_reg_n_0_[8]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.324     6.742 r  VGA_VS_i_2/O
                         net (fo=3, routed)           0.967     7.710    VGA_VS_i_2_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I4_O)        0.326     8.036 r  VGA_G[0]_i_1/O
                         net (fo=4, routed)           0.488     8.524    VGA_G0
    SLICE_X88Y143        FDRE                                         r  VGA_G_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.596    45.018    CLK_IBUF_BUFG
    SLICE_X88Y143        FDRE                                         r  VGA_G_reg[0]_lopt_replica_2/C
                         clock pessimism              0.259    45.277    
                         clock uncertainty           -0.035    45.242    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.045    45.197    VGA_G_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         45.197    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                 36.673    

Slack (MET) :             36.687ns  (required time - arrival time)
  Source:                 v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.069ns (33.329%)  route 2.138ns (66.671%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 45.018 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.419     5.735 f  v_count_reg[8]/Q
                         net (fo=3, routed)           0.683     6.418    v_count_reg_n_0_[8]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.324     6.742 r  VGA_VS_i_2/O
                         net (fo=3, routed)           0.967     7.710    VGA_VS_i_2_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I4_O)        0.326     8.036 r  VGA_G[0]_i_1/O
                         net (fo=4, routed)           0.488     8.524    VGA_G0
    SLICE_X88Y143        FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.596    45.018    CLK_IBUF_BUFG
    SLICE_X88Y143        FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism              0.259    45.277    
                         clock uncertainty           -0.035    45.242    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.031    45.211    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         45.211    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                 36.687    

Slack (MET) :             36.813ns  (required time - arrival time)
  Source:                 v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.069ns (41.072%)  route 1.534ns (58.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.419     5.735 r  v_count_reg[8]/Q
                         net (fo=3, routed)           0.683     6.418    v_count_reg_n_0_[8]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.324     6.742 f  VGA_VS_i_2/O
                         net (fo=3, routed)           0.323     7.065    VGA_VS_i_2_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I5_O)        0.326     7.391 r  VGA_VS_i_1/O
                         net (fo=1, routed)           0.528     7.919    VGA_VS0
    SLICE_X84Y145        FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    45.016    CLK_IBUF_BUFG
    SLICE_X84Y145        FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.275    45.291    
                         clock uncertainty           -0.035    45.256    
    SLICE_X84Y145        FDRE (Setup_fdre_C_R)       -0.524    44.732    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         44.732    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 36.813    

Slack (MET) :             36.979ns  (required time - arrival time)
  Source:                 v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.996ns (33.448%)  route 1.982ns (66.552%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 45.018 - 40.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.714     5.316    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518     5.834 f  v_count_reg[0]/Q
                         net (fo=9, routed)           1.003     6.837    v_count_reg_n_0_[0]
    SLICE_X86Y145        LUT5 (Prop_lut5_I2_O)        0.152     6.989 r  v_count[8]_i_2/O
                         net (fo=4, routed)           0.979     7.968    v_count[8]_i_2_n_0
    SLICE_X86Y146        LUT3 (Prop_lut3_I1_O)        0.326     8.294 r  v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.294    v_count[6]_i_1_n_0
    SLICE_X86Y146        FDRE                                         r  v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.596    45.018    CLK_IBUF_BUFG
    SLICE_X86Y146        FDRE                                         r  v_count_reg[6]/C
                         clock pessimism              0.259    45.277    
                         clock uncertainty           -0.035    45.242    
    SLICE_X86Y146        FDRE (Setup_fdre_C_D)        0.031    45.273    v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         45.273    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 36.979    

Slack (MET) :             37.021ns  (required time - arrival time)
  Source:                 h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.770%)  route 2.028ns (74.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.318    CLK_IBUF_BUFG
    SLICE_X86Y143        FDRE                                         r  h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  h_count_reg[2]/Q
                         net (fo=4, routed)           1.006     6.780    h_count_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.124     6.904 f  h_count[9]_i_2/O
                         net (fo=6, routed)           0.339     7.243    h_count[9]_i_2_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.367 r  v_count[9]_i_1/O
                         net (fo=10, routed)          0.683     8.050    v_count
    SLICE_X84Y146        FDRE                                         r  v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    45.016    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[0]/C
                         clock pessimism              0.259    45.275    
                         clock uncertainty           -0.035    45.240    
    SLICE_X84Y146        FDRE (Setup_fdre_C_CE)      -0.169    45.071    v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         45.071    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                 37.021    

Slack (MET) :             37.021ns  (required time - arrival time)
  Source:                 h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.770%)  route 2.028ns (74.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.318    CLK_IBUF_BUFG
    SLICE_X86Y143        FDRE                                         r  h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  h_count_reg[2]/Q
                         net (fo=4, routed)           1.006     6.780    h_count_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.124     6.904 f  h_count[9]_i_2/O
                         net (fo=6, routed)           0.339     7.243    h_count[9]_i_2_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.367 r  v_count[9]_i_1/O
                         net (fo=10, routed)          0.683     8.050    v_count
    SLICE_X84Y146        FDRE                                         r  v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    45.016    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[2]/C
                         clock pessimism              0.259    45.275    
                         clock uncertainty           -0.035    45.240    
    SLICE_X84Y146        FDRE (Setup_fdre_C_CE)      -0.169    45.071    v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         45.071    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                 37.021    

Slack (MET) :             37.021ns  (required time - arrival time)
  Source:                 h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.704ns (25.770%)  route 2.028ns (74.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.716     5.318    CLK_IBUF_BUFG
    SLICE_X86Y143        FDRE                                         r  h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.456     5.774 r  h_count_reg[2]/Q
                         net (fo=4, routed)           1.006     6.780    h_count_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.124     6.904 f  h_count[9]_i_2/O
                         net (fo=6, routed)           0.339     7.243    h_count[9]_i_2_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I5_O)        0.124     7.367 r  v_count[9]_i_1/O
                         net (fo=10, routed)          0.683     8.050    v_count
    SLICE_X84Y146        FDRE                                         r  v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    45.016    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[3]/C
                         clock pessimism              0.259    45.275    
                         clock uncertainty           -0.035    45.240    
    SLICE_X84Y146        FDRE (Setup_fdre_C_CE)      -0.169    45.071    v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         45.071    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                 37.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X85Y143        FDRE                                         r  h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  h_count_reg[6]/Q
                         net (fo=7, routed)           0.131     1.792    h_count_reg_n_0_[6]
    SLICE_X84Y143        LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.837    h_count[8]
    SLICE_X84Y143        FDRE                                         r  h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X84Y143        FDRE                                         r  h_count_reg[8]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.120     1.652    h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X85Y143        FDRE                                         r  h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  h_count_reg[6]/Q
                         net (fo=7, routed)           0.135     1.796    h_count_reg_n_0_[6]
    SLICE_X84Y143        LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    h_count[9]
    SLICE_X84Y143        FDRE                                         r  h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X84Y143        FDRE                                         r  h_count_reg[9]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.121     1.653    h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.899%)  route 0.094ns (31.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.164     1.683 f  v_count_reg[3]/Q
                         net (fo=8, routed)           0.094     1.778    v_count_reg_n_0_[3]
    SLICE_X85Y146        LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.823    v_count[9]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     1.624    v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.495%)  route 0.165ns (46.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X86Y146        FDRE                                         r  v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  v_count_reg[6]/Q
                         net (fo=5, routed)           0.165     1.827    v_count_reg_n_0_[6]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.049     1.876 r  v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.876    v_count[8]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[8]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     1.664    v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.965%)  route 0.165ns (47.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X86Y146        FDRE                                         r  v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  v_count_reg[6]/Q
                         net (fo=5, routed)           0.165     1.827    v_count_reg_n_0_[6]
    SLICE_X85Y146        LUT4 (Prop_lut4_I1_O)        0.045     1.872 r  v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    v_count[7]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[7]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     1.649    v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.891%)  route 0.172ns (48.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  v_count_reg[9]/Q
                         net (fo=7, routed)           0.172     1.833    v_count_reg_n_0_[9]
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    v_count[0]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[0]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.121     1.653    v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.854%)  route 0.180ns (49.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X86Y145        FDRE                                         r  v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  v_count_reg[4]/Q
                         net (fo=6, routed)           0.180     1.841    v_count_reg_n_0_[4]
    SLICE_X86Y146        LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.886    v_count[5]_i_1_n_0
    SLICE_X86Y146        FDRE                                         r  v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.038    CLK_IBUF_BUFG
    SLICE_X86Y146        FDRE                                         r  v_count_reg[5]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.091     1.627    v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.410%)  route 0.206ns (52.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  v_count_reg[9]/Q
                         net (fo=7, routed)           0.206     1.867    v_count_reg_n_0_[9]
    SLICE_X84Y146        LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    v_count[2]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120     1.652    v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.931%)  route 0.210ns (53.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK_IBUF_BUFG
    SLICE_X85Y146        FDRE                                         r  v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  v_count_reg[9]/Q
                         net (fo=7, routed)           0.210     1.871    v_count_reg_n_0_[9]
    SLICE_X84Y146        LUT6 (Prop_lut6_I3_O)        0.045     1.916 r  v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.916    v_count[3]_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.037    CLK_IBUF_BUFG
    SLICE_X84Y146        FDRE                                         r  v_count_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.121     1.653    v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X86Y146        FDRE                                         r  v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  v_count_reg[5]/Q
                         net (fo=6, routed)           0.185     1.846    v_count_reg_n_0_[5]
    SLICE_X86Y146        LUT3 (Prop_lut3_I0_O)        0.045     1.891 r  v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.891    v_count[6]_i_1_n_0
    SLICE_X86Y146        FDRE                                         r  v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.038    CLK_IBUF_BUFG
    SLICE_X86Y146        FDRE                                         r  v_count_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.092     1.612    v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X88Y143   VGA_G_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X88Y147   VGA_G_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X88Y143   VGA_G_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X88Y145   VGA_G_reg[0]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X84Y141   VGA_HS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X84Y145   VGA_VS_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X86Y143   h_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X86Y143   h_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X86Y143   h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y143   VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y143   VGA_G_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y145   VGA_G_reg[0]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X84Y141   VGA_HS_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X87Y143   h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y145   v_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y143   VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y147   VGA_G_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y143   VGA_G_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X88Y145   VGA_G_reg[0]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X84Y141   VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X84Y145   VGA_VS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X86Y143   h_count_reg[3]/C



