#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Nov 14 11:50:39 2016
# Process ID: 5420
# Log file: C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/vivado.log
# Journal file: C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Datapath_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav'
"xvlog -m64 -prj Datapath_testbench_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/movk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/datamux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/alumux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alumux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Reg2mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sim_1/new/Datapath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 58abcc6d1e8e4559b4b10ccf04fa7313 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_testbench_behav xil_defaultlib.Datapath_testbench xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port Address [C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port instruction [C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v" Line 1. Module Single_Cycle_Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/PC.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Reg2mux.v" Line 1. Module Reg2mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/Register_File.v" Line 1. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/alumux.v" Line 1. Module alumux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/datamux.v" Line 1. Module datamux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/movk.v" Line 1. Module movk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Single_Cycle_Datapath.v" Line 1. Module Single_Cycle_Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/PC.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/Reg2mux.v" Line 1. Module Reg2mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/imports/Downloads/Register_File.v" Line 1. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/alumux.v" Line 1. Module alumux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/imports/sources_1/new/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/datamux.v" Line 1. Module datamux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.srcs/sources_1/new/movk.v" Line 1. Module movk doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Reg2mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.alumux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.datamux
Compiling module xil_defaultlib.movk
Compiling module xil_defaultlib.Single_Cycle_Datapath
Compiling module xil_defaultlib.Datapath_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_testbench_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/sim_1/behav/xsim.dir/Datapath_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir {C:/Users/Toby/Documents/BU/EC605/Vivado-FPGA/Lab5_final_mux/Lab5_final.sim/..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 742.125 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 12:00:38 2016...
