<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: ASUSISAAC

# Fri Nov 11 00:38:09 2022

#Implementation: os0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : os0
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : os0
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\osc00.vhdl":7:7:7:11|Top entity is set to osc00.
File C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\div00.vhdl changed - recompiling
File C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\packageosc00.vhdl changed - recompiling
File C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\osc00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\osc00.vhdl changed - recompiling
@N: CD630 :"C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\osc00.vhdl":7:7:7:11|Synthesizing work.osc00.osc0.
@N: CD630 :"C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\oscint00.vhdl":6:7:6:14|Synthesizing work.oscint00.oscint0.
@W: CD276 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 11 00:38:10 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : os0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 11 00:38:10 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\synwork\os00_os0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 11 00:38:10 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : os0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\synwork\os00_os0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 11 00:38:11 2022

###########################################################]
Premap Report

# Fri Nov 11 00:38:11 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : os0
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\os00_os0_scck.rpt 
See clock summary report "C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\os00_os0_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=26 on top level netlist osc00 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock        Clock                   Clock
Level     Clock                                Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     23   
=====================================================================================================================



Clock Load Summary
***********************

                                     Clock     Source                      Clock Pin         Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                         Seq Example       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock     23        OS00.OSCInst0.OSC(OSCH)     OS01.oscout.C     -                 -            
============================================================================================================================

@W: MT529 :"c:\users\sando_m929gqi\desktop\escom\7mosemestre\arquitecturadecomputadoras\primerparcial\practicas\09-os00\div00.vhdl":21:2:21:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@KP:ckid0_0       OS00.OSCInst0.OSC     OSCH                   23         OS01.sdiv[21:0]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 173MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 11 00:38:13 2022

###########################################################]
Map & Optimize Report

# Fri Nov 11 00:38:13 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: ASUSISAAC

Implementation : os0
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   469.23ns		  33 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 178MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 178MB)

Writing Analyst data base C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\synwork\os00_os0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\sando_m929gqi\Desktop\ESCOM\7moSemestre\ArquitecturaDeComputadoras\PrimerParcial\Practicas\09-os00\os0\os00_os0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 184MB)

@W: MT420 |Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net OS00.sclk.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Nov 11 00:38:15 2022
#


Top view:               osc00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 468.229

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock     2.1 MHz       79.7 MHz      480.769       12.540        468.229     inferred     Inferred_clkgroup_0
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock  oscint00|osc_int0_inferred_clock  |  480.769     468.230  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: oscint00|osc_int0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                              Arrival            
Instance          Reference                            Type        Pin     Net          Time        Slack  
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
OS01.sdiv[21]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[21]     1.148       468.229
OS01.sdiv[20]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[20]     1.108       468.269
OS01.sdiv[19]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[19]     1.180       469.390
OS01.sdiv[18]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[18]     1.148       469.422
OS01.sdiv[17]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[17]     1.044       469.526
OS01.sdiv[16]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[16]     1.148       470.615
OS01.sdiv[15]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[15]     1.044       470.719
OS01.sdiv[10]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[10]     1.044       470.895
OS01.sdiv[11]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[11]     1.044       470.895
OS01.sdiv[14]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[14]     1.148       471.808
===========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                  Required            
Instance          Reference                            Type        Pin     Net              Time         Slack  
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
OS01.sdiv[21]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[21]     480.664      468.229
OS01.sdiv[19]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[19]     480.664      468.372
OS01.sdiv[20]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[20]     480.664      468.372
OS01.sdiv[17]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[17]     480.664      468.515
OS01.sdiv[18]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[18]     480.664      468.515
OS01.sdiv[15]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[15]     480.664      468.658
OS01.sdiv[16]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[16]     480.664      468.658
OS01.sdiv[13]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[13]     480.664      468.801
OS01.sdiv[14]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[14]     480.664      468.801
OS01.sdiv[11]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       un2_sdiv[11]     480.664      468.943
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      12.434
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     468.229

    Number of logic level(s):                18
    Starting point:                          OS01.sdiv[21] / Q
    Ending point:                            OS01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                          Pin      Pin               Arrival      No. of    
Name                                       Type         Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------
OS01.sdiv[21]                              FD1S3IX      Q        Out     1.148     1.148 r      -         
sdiv[21]                                   Net          -        -       -         -            4         
OS01.un1_oscout_1_sqmuxa_i_a2_5            ORCALUT4     B        In      0.000     1.148 r      -         
OS01.un1_oscout_1_sqmuxa_i_a2_5            ORCALUT4     Z        Out     1.193     2.341 f      -         
N_42                                       Net          -        -       -         -            4         
OS01.un1_oscout_1_sqmuxa_i_a2_1            ORCALUT4     A        In      0.000     2.341 f      -         
OS01.un1_oscout_1_sqmuxa_i_a2_1            ORCALUT4     Z        Out     1.193     3.533 f      -         
N_45                                       Net          -        -       -         -            4         
OS01.un1_oscout_1_sqmuxa_i_a2_2            ORCALUT4     A        In      0.000     3.533 f      -         
OS01.un1_oscout_1_sqmuxa_i_a2_2            ORCALUT4     Z        Out     1.193     4.726 f      -         
N_47                                       Net          -        -       -         -            4         
OS01.un1_oscout_0_sqmuxa_1_0_a6_3_1[0]     ORCALUT4     A        In      0.000     4.726 f      -         
OS01.un1_oscout_0_sqmuxa_1_0_a6_3_1[0]     ORCALUT4     Z        Out     1.153     5.879 f      -         
N_41_1                                     Net          -        -       -         -            3         
OS01.un1_oscout_0_sqmuxa_1_0_a6_3[0]       ORCALUT4     A        In      0.000     5.879 f      -         
OS01.un1_oscout_0_sqmuxa_1_0_a6_3[0]       ORCALUT4     Z        Out     1.017     6.896 f      -         
N_41                                       Net          -        -       -         -            1         
OS01.un1_oscout_0_sqmuxa_1_0[0]            ORCALUT4     A        In      0.000     6.896 f      -         
OS01.un1_oscout_0_sqmuxa_1_0[0]            ORCALUT4     Z        Out     1.017     7.913 f      -         
un1_oscout_0_sqmuxa_1_0[0]                 Net          -        -       -         -            1         
OS01.un2_sdiv_cry_0_0                      CCU2D        B0       In      0.000     7.913 f      -         
OS01.un2_sdiv_cry_0_0                      CCU2D        COUT     Out     1.544     9.457 r      -         
un2_sdiv_cry_0                             Net          -        -       -         -            1         
OS01.un2_sdiv_cry_1_0                      CCU2D        CIN      In      0.000     9.457 r      -         
OS01.un2_sdiv_cry_1_0                      CCU2D        COUT     Out     0.143     9.600 r      -         
un2_sdiv_cry_2                             Net          -        -       -         -            1         
OS01.un2_sdiv_cry_3_0                      CCU2D        CIN      In      0.000     9.600 r      -         
OS01.un2_sdiv_cry_3_0                      CCU2D        COUT     Out     0.143     9.743 r      -         
un2_sdiv_cry_4                             Net          -        -       -         -            1         
OS01.un2_sdiv_cry_5_0                      CCU2D        CIN      In      0.000     9.743 r      -         
OS01.un2_sdiv_cry_5_0                      CCU2D        COUT     Out     0.143     9.886 r      -         
un2_sdiv_cry_6                             Net          -        -       -         -            1         
OS01.un2_sdiv_cry_7_0                      CCU2D        CIN      In      0.000     9.886 r      -         
OS01.un2_sdiv_cry_7_0                      CCU2D        COUT     Out     0.143     10.028 r     -         
un2_sdiv_cry_8                             Net          -        -       -         -            1         
OS01.un2_sdiv_cry_9_0                      CCU2D        CIN      In      0.000     10.028 r     -         
OS01.un2_sdiv_cry_9_0                      CCU2D        COUT     Out     0.143     10.171 r     -         
un2_sdiv_cry_10                            Net          -        -       -         -            1         
OS01.un2_sdiv_cry_11_0                     CCU2D        CIN      In      0.000     10.171 r     -         
OS01.un2_sdiv_cry_11_0                     CCU2D        COUT     Out     0.143     10.314 r     -         
un2_sdiv_cry_12                            Net          -        -       -         -            1         
OS01.un2_sdiv_cry_13_0                     CCU2D        CIN      In      0.000     10.314 r     -         
OS01.un2_sdiv_cry_13_0                     CCU2D        COUT     Out     0.143     10.457 r     -         
un2_sdiv_cry_14                            Net          -        -       -         -            1         
OS01.un2_sdiv_cry_15_0                     CCU2D        CIN      In      0.000     10.457 r     -         
OS01.un2_sdiv_cry_15_0                     CCU2D        COUT     Out     0.143     10.600 r     -         
un2_sdiv_cry_16                            Net          -        -       -         -            1         
OS01.un2_sdiv_cry_17_0                     CCU2D        CIN      In      0.000     10.600 r     -         
OS01.un2_sdiv_cry_17_0                     CCU2D        COUT     Out     0.143     10.742 r     -         
un2_sdiv_cry_18                            Net          -        -       -         -            1         
OS01.un2_sdiv_cry_19_0                     CCU2D        CIN      In      0.000     10.742 r     -         
OS01.un2_sdiv_cry_19_0                     CCU2D        COUT     Out     0.143     10.885 r     -         
un2_sdiv_cry_20                            Net          -        -       -         -            1         
OS01.un2_sdiv_s_21_0                       CCU2D        CIN      In      0.000     10.885 r     -         
OS01.un2_sdiv_s_21_0                       CCU2D        S0       Out     1.549     12.434 r     -         
un2_sdiv[21]                               Net          -        -       -         -            1         
OS01.sdiv[21]                              FD1S3IX      D        In      0.000     12.434 r     -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 184MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 184MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 23 of 6864 (0%)
PIC Latch:       0
I/O cells:       7


Details:
CCU2D:          12
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             6
OB:             1
ORCALUT4:       32
OSCH:           1
PFUMX:          1
PUR:            1
VHI:            2
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 65MB peak: 184MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Nov 11 00:38:15 2022

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
