Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/tb_echo_isim_beh.exe -prj C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/tb_echo_beh.prj work.tb_echo 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/UART_TX.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/UART_RX.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/ECHO.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/TB_ECHO.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity uart_rx [\uart_rx(24000000,9600,8)\]
Compiling architecture behavioral of entity uart_tx [\uart_tx(8,1,24000000,9600)\]
Compiling architecture rtl of entity echo [\echo(24000000,9600,8)\]
Compiling architecture behavioral of entity tb_echo
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/Users/thanotos/Desktop/FPGA_HW4_400249049/ECHO/tb_echo_isim_beh.exe
Fuse Memory Usage: 36192 KB
Fuse CPU Usage: 982 ms
