Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  6 13:41:09 2021
| Host         : DESKTOP-OFV538P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CortexM3_timing_summary_routed.rpt -pb CortexM3_timing_summary_routed.pb -rpx CortexM3_timing_summary_routed.rpx -warn_on_violation
| Design       : CortexM3
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 322 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.222        0.000                      0                24292        0.083        0.000                      0                24292        9.500        0.000                       0                 11513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.222        0.000                      0                21287        0.083        0.000                      0                21287        9.500        0.000                       0                 11513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     10.041        0.000                      0                 3005        0.639        0.000                      0                 3005  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_2_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.220ns  (logic 4.763ns (24.782%)  route 14.457ns (75.218%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.514    22.830    ITCM/CS
    SLICE_X28Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.935 r  ITCM/BRAM_reg_2_0_i_1/O
                         net (fo=4, routed)           1.313    24.249    ITCM/p_2_in
    RAMB36_X3Y3          RAMB36E1                                     r  ITCM/BRAM_reg_2_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.331    24.709    ITCM/CLK
    RAMB36_X3Y3          RAMB36E1                                     r  ITCM/BRAM_reg_2_1/CLKARDCLK
                         clock pessimism              0.273    24.982    
                         clock uncertainty           -0.035    24.947    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.471    ITCM/BRAM_reg_2_1
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -24.249    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_2_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.077ns  (logic 4.763ns (24.967%)  route 14.314ns (75.033%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.744ns = ( 24.744 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.514    22.830    ITCM/CS
    SLICE_X28Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.935 r  ITCM/BRAM_reg_2_0_i_1/O
                         net (fo=4, routed)           1.171    24.106    ITCM/p_2_in
    RAMB36_X0Y8          RAMB36E1                                     r  ITCM/BRAM_reg_2_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.366    24.744    ITCM/CLK
    RAMB36_X0Y8          RAMB36E1                                     r  ITCM/BRAM_reg_2_0/CLKARDCLK
                         clock pessimism              0.273    25.017    
                         clock uncertainty           -0.035    24.982    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.506    ITCM/BRAM_reg_2_0
  -------------------------------------------------------------------
                         required time                         24.506    
                         arrival time                         -24.106    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 4.763ns (25.138%)  route 14.185ns (74.862%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 24.705 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.381    22.697    ITCM/CS
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.802 r  ITCM/BRAM_reg_0_0_i_1/O
                         net (fo=4, routed)           1.175    23.976    ITCM/BRAM_reg_0_0_i_1_n_0
    RAMB36_X3Y5          RAMB36E1                                     r  ITCM/BRAM_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.327    24.705    ITCM/CLK
    RAMB36_X3Y5          RAMB36E1                                     r  ITCM/BRAM_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    24.978    
                         clock uncertainty           -0.035    24.943    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.467    ITCM/BRAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         24.467    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_2_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.772ns  (logic 4.763ns (25.373%)  route 14.009ns (74.627%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 24.656 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.514    22.830    ITCM/CS
    SLICE_X28Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.935 r  ITCM/BRAM_reg_2_0_i_1/O
                         net (fo=4, routed)           0.866    23.801    ITCM/p_2_in
    RAMB36_X2Y4          RAMB36E1                                     r  ITCM/BRAM_reg_2_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.278    24.656    ITCM/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  ITCM/BRAM_reg_2_3/CLKARDCLK
                         clock pessimism              0.273    24.929    
                         clock uncertainty           -0.035    24.894    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.418    ITCM/BRAM_reg_2_3
  -------------------------------------------------------------------
                         required time                         24.418    
                         arrival time                         -23.801    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.845ns  (logic 4.763ns (25.275%)  route 14.082ns (74.725%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.730ns = ( 24.730 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.381    22.697    ITCM/CS
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.802 r  ITCM/BRAM_reg_0_0_i_1/O
                         net (fo=4, routed)           1.072    23.874    ITCM/BRAM_reg_0_0_i_1_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  ITCM/BRAM_reg_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.352    24.730    ITCM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  ITCM/BRAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.273    25.003    
                         clock uncertainty           -0.035    24.968    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.492    ITCM/BRAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         24.492    
                         arrival time                         -23.874    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_2_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.802ns  (logic 4.658ns (24.774%)  route 14.144ns (75.226%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 24.709 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.880    22.113    AhbItcm/HSEL
    SLICE_X27Y31         LUT5 (Prop_lut5_I2_O)        0.105    22.218 r  AhbItcm/SRAMADDR[2]_INST_0/O
                         net (fo=16, routed)          1.612    23.831    ITCM/ADDR[2]
    RAMB36_X3Y3          RAMB36E1                                     r  ITCM/BRAM_reg_2_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.331    24.709    ITCM/CLK
    RAMB36_X3Y3          RAMB36E1                                     r  ITCM/BRAM_reg_2_1/CLKARDCLK
                         clock pessimism              0.273    24.982    
                         clock uncertainty           -0.035    24.947    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490    24.457    ITCM/BRAM_reg_2_1
  -------------------------------------------------------------------
                         required time                         24.457    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_0_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.796ns  (logic 4.763ns (25.340%)  route 14.033ns (74.660%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 24.732 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.381    22.697    ITCM/CS
    SLICE_X27Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.802 r  ITCM/BRAM_reg_0_0_i_1/O
                         net (fo=4, routed)           1.023    23.825    ITCM/BRAM_reg_0_0_i_1_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  ITCM/BRAM_reg_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.354    24.732    ITCM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  ITCM/BRAM_reg_0_3/CLKARDCLK
                         clock pessimism              0.273    25.005    
                         clock uncertainty           -0.035    24.970    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.494    ITCM/BRAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         24.494    
                         arrival time                         -23.825    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.802ns  (logic 4.763ns (25.333%)  route 14.039ns (74.667%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 24.741 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.357    22.673    ITCM/CS
    SLICE_X24Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.778 r  ITCM/BRAM_reg_1_0_i_1/O
                         net (fo=4, routed)           1.052    23.831    ITCM/p_3_in
    RAMB36_X0Y7          RAMB36E1                                     r  ITCM/BRAM_reg_1_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.363    24.741    ITCM/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  ITCM/BRAM_reg_1_1/CLKARDCLK
                         clock pessimism              0.273    25.014    
                         clock uncertainty           -0.035    24.979    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.503    ITCM/BRAM_reg_1_1
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_3_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.800ns  (logic 4.763ns (25.335%)  route 14.037ns (74.665%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 24.740 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.380    22.697    ITCM/CS
    SLICE_X25Y32         LUT2 (Prop_lut2_I1_O)        0.105    22.802 r  ITCM/BRAM_reg_3_0_i_1/O
                         net (fo=4, routed)           1.027    23.829    ITCM/p_1_in
    RAMB36_X1Y9          RAMB36E1                                     r  ITCM/BRAM_reg_3_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.362    24.740    ITCM/CLK
    RAMB36_X1Y9          RAMB36E1                                     r  ITCM/BRAM_reg_3_3/CLKARDCLK
                         clock pessimism              0.273    25.013    
                         clock uncertainty           -0.035    24.978    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.502    ITCM/BRAM_reg_3_3
  -------------------------------------------------------------------
                         required time                         24.502    
                         arrival time                         -23.829    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 ulogic/V6ys07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ITCM/BRAM_reg_1_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        18.794ns  (logic 4.763ns (25.343%)  route 14.031ns (74.657%))
  Logic Levels:           24  (CARRY4=4 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 24.736 - 20.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.378     5.029    ulogic/FCLK
    SLICE_X32Y79         FDCE                                         r  ulogic/V6ys07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.433     5.462 r  ulogic/V6ys07_reg/Q
                         net (fo=3, routed)           0.618     6.080    ulogic/p_1_in9_in[2]
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.105     6.185 r  ulogic/HSIZED[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.185    ulogic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.517 r  ulogic/HSIZED[1]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.517    ulogic/HSIZED[1]_INST_0_i_9_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.697 r  ulogic/HADDRD[6]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.488     7.185    ulogic/Z9zm17[4]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     7.874 r  ulogic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.874    ulogic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.054 r  ulogic/HADDRD[10]_INST_0_i_1/O[0]
                         net (fo=17, routed)          0.839     8.893    ulogic/p_0_in1495_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I2_O)        0.270     9.163 r  ulogic/HTRANSD[1]_INST_0_i_69/O
                         net (fo=15, routed)          0.799     9.962    ulogic/HTRANSD[1]_INST_0_i_69_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.275    10.237 f  ulogic/HTRANSD[1]_INST_0_i_565/O
                         net (fo=1, routed)           0.554    10.791    ulogic/HTRANSD[1]_INST_0_i_565_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.105    10.896 f  ulogic/HTRANSD[1]_INST_0_i_433/O
                         net (fo=1, routed)           0.798    11.694    ulogic/HTRANSD[1]_INST_0_i_433_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.105    11.799 f  ulogic/HTRANSD[1]_INST_0_i_240/O
                         net (fo=2, routed)           0.352    12.152    ulogic/HTRANSD[1]_INST_0_i_240_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.257 f  ulogic/HTRANSD[1]_INST_0_i_164/O
                         net (fo=1, routed)           0.473    12.730    ulogic/HTRANSD[1]_INST_0_i_164_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.105    12.835 f  ulogic/HTRANSD[1]_INST_0_i_84/O
                         net (fo=16, routed)          0.695    13.530    ulogic/HTRANSD[1]_INST_0_i_84_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    13.654 r  ulogic/HTRANSD[1]_INST_0_i_82/O
                         net (fo=6, routed)           0.263    13.917    ulogic/HTRANSD[1]_INST_0_i_82_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I5_O)        0.267    14.184 f  ulogic/HTRANSD[1]_INST_0_i_37/O
                         net (fo=1, routed)           0.667    14.851    ulogic/HTRANSD[1]_INST_0_i_37_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.956 r  ulogic/HTRANSD[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.585    15.541    ulogic/HTRANSD[1]_INST_0_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.105    15.646 f  ulogic/HTRANSD[1]_INST_0_i_6/O
                         net (fo=3, routed)           0.634    16.281    ulogic/HTRANSD[1]_INST_0_i_6_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.105    16.386 f  ulogic/HTRANSD[1]_INST_0_i_1/O
                         net (fo=32, routed)          0.526    16.911    ulogic/Nhonv6
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.105    17.016 r  ulogic/HTRANSD[1]_INST_0/O
                         net (fo=10, routed)          0.530    17.546    ulogic/HTRANSD[1]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.105    17.651 r  ulogic/HTRANSI[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.608    18.260    ulogic/HTRANSI[1]_INST_0_i_2_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.110    18.370 f  ulogic/HTRANSI[1]_INST_0/O
                         net (fo=5, routed)           0.610    18.979    u_L1_AHBMatrix/u_L1_AHBInputstg_1/HTRANSS[1]
    SLICE_X29Y62         LUT2 (Prop_lut2_I1_O)        0.271    19.250 f  u_L1_AHBMatrix/u_L1_AHBInputstg_1/trans_ip[1]_INST_0/O
                         net (fo=7, routed)           0.625    19.875    u_L1_AHBMatrix/u_l1_ahbdecoders1/trans_dec[1]
    SLICE_X27Y60         LUT5 (Prop_lut5_I0_O)        0.267    20.142 r  u_L1_AHBMatrix/u_l1_ahbdecoders1/sel_dec0_INST_0/O
                         net (fo=2, routed)           0.987    21.129    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/sel_op1
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.105    21.234 r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/HSELM_INST_0/O
                         net (fo=32, routed)          0.978    22.211    AhbItcm/HSEL
    SLICE_X26Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.316 r  AhbItcm/SRAMCS_INST_0/O
                         net (fo=5, routed)           0.357    22.673    ITCM/CS
    SLICE_X24Y30         LUT2 (Prop_lut2_I1_O)        0.105    22.778 r  ITCM/BRAM_reg_1_0_i_1/O
                         net (fo=4, routed)           1.045    23.823    ITCM/p_3_in
    RAMB36_X0Y3          RAMB36E1                                     r  ITCM/BRAM_reg_1_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.358    24.736    ITCM/CLK
    RAMB36_X0Y3          RAMB36E1                                     r  ITCM/BRAM_reg_1_3/CLKARDCLK
                         clock pessimism              0.273    25.009    
                         clock uncertainty           -0.035    24.974    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    24.498    ITCM/BRAM_reg_1_3
  -------------------------------------------------------------------
                         required time                         24.498    
                         arrival time                         -23.823    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ulogic/Xzp007_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Hcxnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.415%)  route 0.231ns (50.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.591     1.701    ulogic/FCLK
    SLICE_X31Y48         FDRE                                         r  ulogic/Xzp007_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.128     1.829 r  ulogic/Xzp007_reg/Q
                         net (fo=5, routed)           0.231     2.060    ulogic/Xzp007
    SLICE_X30Y51         LUT6 (Prop_lut6_I4_O)        0.098     2.158 r  ulogic/Hcxnz6_i_1/O
                         net (fo=1, routed)           0.000     2.158    ulogic/Zml8v6
    SLICE_X30Y51         FDCE                                         r  ulogic/Hcxnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.845     2.212    ulogic/FCLK
    SLICE_X30Y51         FDCE                                         r  ulogic/Hcxnz6_reg/C
                         clock pessimism             -0.256     1.955    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.120     2.075    ulogic/Hcxnz6_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ulogic/Bzo917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/H9p917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.616%)  route 0.351ns (65.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.556     1.666    ulogic/FCLK
    SLICE_X45Y94         FDCE                                         r  ulogic/Bzo917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  ulogic/Bzo917_reg/Q
                         net (fo=6, routed)           0.351     2.158    ulogic/U9p7z6[6]
    SLICE_X47Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.203 r  ulogic/H9p917_i_1/O
                         net (fo=1, routed)           0.000     2.203    ulogic/H9p917_i_1_n_0
    SLICE_X47Y100        FDCE                                         r  ulogic/H9p917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.911     2.278    ulogic/FCLK
    SLICE_X47Y100        FDCE                                         r  ulogic/H9p917_reg/C
                         clock pessimism             -0.261     2.016    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.091     2.107    ulogic/H9p917_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ulogic/Frkm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Qtkm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.666     1.776    ulogic/FCLK
    SLICE_X83Y101        FDRE                                         r  ulogic/Frkm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.917 r  ulogic/Frkm17_reg/Q
                         net (fo=1, routed)           0.053     1.971    ulogic/Frkm17
    SLICE_X82Y101        LUT5 (Prop_lut5_I0_O)        0.045     2.016 r  ulogic/Qtkm17_i_1/O
                         net (fo=1, routed)           0.000     2.016    ulogic/Vop7v6
    SLICE_X82Y101        FDRE                                         r  ulogic/Qtkm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.939     2.306    ulogic/FCLK
    SLICE_X82Y101        FDRE                                         r  ulogic/Qtkm17_reg/C
                         clock pessimism             -0.516     1.789    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.121     1.910    ulogic/Qtkm17_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ulogic/Klhm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Gqhm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.859%)  route 0.343ns (62.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.584     1.694    ulogic/FCLK
    SLICE_X86Y98         FDRE                                         r  ulogic/Klhm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  ulogic/Klhm17_reg/Q
                         net (fo=1, routed)           0.343     2.201    ulogic/Klhm17
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.045     2.246 r  ulogic/Gqhm17_i_1/O
                         net (fo=1, routed)           0.000     2.246    ulogic/Chq7v6
    SLICE_X87Y101        FDRE                                         r  ulogic/Gqhm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.940     2.307    ulogic/FCLK
    SLICE_X87Y101        FDRE                                         r  ulogic/Gqhm17_reg/C
                         clock pessimism             -0.261     2.045    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.092     2.137    ulogic/Gqhm17_reg
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ulogic/Knxa17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Yw8m17_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.946%)  route 0.372ns (64.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.584     1.694    ulogic/FCLK
    SLICE_X86Y99         FDCE                                         r  ulogic/Knxa17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  ulogic/Knxa17_reg/Q
                         net (fo=6, routed)           0.372     2.231    ulogic/Knxa17
    SLICE_X86Y100        LUT6 (Prop_lut6_I3_O)        0.045     2.276 r  ulogic/Yw8m17_i_1/O
                         net (fo=1, routed)           0.000     2.276    ulogic/Yw8m17_i_1_n_0
    SLICE_X86Y100        FDPE                                         r  ulogic/Yw8m17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.940     2.307    ulogic/FCLK
    SLICE_X86Y100        FDPE                                         r  ulogic/Yw8m17_reg/C
                         clock pessimism             -0.261     2.045    
    SLICE_X86Y100        FDPE (Hold_fdpe_C_D)         0.120     2.165    ulogic/Yw8m17_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ulogic/Eobm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Atbm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.877%)  route 0.343ns (62.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.584     1.694    ulogic/FCLK
    SLICE_X86Y98         FDRE                                         r  ulogic/Eobm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  ulogic/Eobm17_reg/Q
                         net (fo=1, routed)           0.343     2.201    ulogic/Eobm17
    SLICE_X85Y101        LUT5 (Prop_lut5_I0_O)        0.045     2.246 r  ulogic/Atbm17_i_1/O
                         net (fo=1, routed)           0.000     2.246    ulogic/Q3q7v6
    SLICE_X85Y101        FDRE                                         r  ulogic/Atbm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.939     2.306    ulogic/FCLK
    SLICE_X85Y101        FDRE                                         r  ulogic/Atbm17_reg/C
                         clock pessimism             -0.261     2.044    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.091     2.135    ulogic/Atbm17_reg
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ulogic/V2ha17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Kipa17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.185ns (36.542%)  route 0.321ns (63.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.555     1.665    ulogic/FCLK
    SLICE_X48Y53         FDCE                                         r  ulogic/V2ha17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  ulogic/V2ha17_reg/Q
                         net (fo=1, routed)           0.321     2.127    ulogic/V2ha17
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.044     2.171 r  ulogic/Kipa17_i_1/O
                         net (fo=1, routed)           0.000     2.171    ulogic/Lwx7v6
    SLICE_X50Y52         FDCE                                         r  ulogic/Kipa17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.821     2.188    ulogic/FCLK
    SLICE_X50Y52         FDCE                                         r  ulogic/Kipa17_reg/C
                         clock pessimism             -0.261     1.926    
    SLICE_X50Y52         FDCE (Hold_fdce_C_D)         0.133     2.059    ulogic/Kipa17_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ulogic/D5knz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/O7knz6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.791%)  route 0.375ns (64.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.584     1.694    ulogic/FCLK
    SLICE_X82Y99         FDRE                                         r  ulogic/D5knz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.164     1.858 r  ulogic/D5knz6_reg/Q
                         net (fo=1, routed)           0.375     2.233    ulogic/D5knz6
    SLICE_X82Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.278 r  ulogic/O7knz6_i_1/O
                         net (fo=1, routed)           0.000     2.278    ulogic/Lqp7v6
    SLICE_X82Y101        FDRE                                         r  ulogic/O7knz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.939     2.306    ulogic/FCLK
    SLICE_X82Y101        FDRE                                         r  ulogic/O7knz6_reg/C
                         clock pessimism             -0.261     2.044    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.121     2.165    ulogic/O7knz6_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ulogic/Qjws07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Pbx917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.107%)  route 0.201ns (51.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.662     1.772    ulogic/FCLK
    SLICE_X65Y100        FDCE                                         r  ulogic/Qjws07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDCE (Prop_fdce_C_Q)         0.141     1.913 r  ulogic/Qjws07_reg/Q
                         net (fo=5, routed)           0.201     2.114    ulogic/Qjws07
    SLICE_X64Y99         LUT4 (Prop_lut4_I3_O)        0.045     2.159 r  ulogic/Pbx917_i_1/O
                         net (fo=1, routed)           0.000     2.159    ulogic/Hmr7v6
    SLICE_X64Y99         FDCE                                         r  ulogic/Pbx917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.849     2.216    ulogic/FCLK
    SLICE_X64Y99         FDCE                                         r  ulogic/Pbx917_reg/C
                         clock pessimism             -0.261     1.954    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.092     2.046    ulogic/Pbx917_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ulogic/Dp9m17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Or9m17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.584     1.694    ulogic/FCLK
    SLICE_X85Y98         FDRE                                         r  ulogic/Dp9m17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  ulogic/Dp9m17_reg/Q
                         net (fo=1, routed)           0.369     2.204    ulogic/Dp9m17
    SLICE_X85Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.249 r  ulogic/Or9m17_i_1/O
                         net (fo=1, routed)           0.000     2.249    ulogic/T8q7v6
    SLICE_X85Y100        FDRE                                         r  ulogic/Or9m17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.939     2.306    ulogic/FCLK
    SLICE_X85Y100        FDRE                                         r  ulogic/Or9m17_reg/C
                         clock pessimism             -0.261     2.044    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.091     2.135    ulogic/Or9m17_reg
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y2    DTCM/BRAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y3    ITCM/BRAM_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y3    DTCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y7    ITCM/BRAM_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y1    DTCM/BRAM_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y4    ITCM/BRAM_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y4    DTCM/BRAM_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y6    ITCM/BRAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y6    ITCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y4    ITCM/BRAM_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y81   ulogic/Mmys07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42   ulogic/Mmz007_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y42   ulogic/Mmz007_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y106  ulogic/Mors07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y97   ulogic/Ttbh07_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X82Y61   ulogic/Tu7oz6_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X80Y83   ulogic/Tum917_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y89   ulogic/Tus917_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y84   ulogic/Tuwg07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y89   ulogic/Tvam17_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y136  u_custom_apb_hdmi/memory_reg[371][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y136  u_custom_apb_hdmi/memory_reg[371][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y76   ulogic/Bq0h07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y119  u_custom_apb_hdmi/memory_reg[37][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y136  u_custom_apb_hdmi/memory_reg[382][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y136  u_custom_apb_hdmi/memory_reg[382][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y79   ulogic/Bsaoz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y83   ulogic/Txf917_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y77   ulogic/Txnnz6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y136  u_custom_apb_hdmi/memory_reg[383][2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.041ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.538ns (5.664%)  route 8.960ns (94.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          8.056    13.628    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HRESETn
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.105    13.733 f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2/O
                         net (fo=6, routed)           0.904    14.637    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2_n_0
    SLICE_X26Y43         FDCE                                         f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.321    24.699    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HCLK
    SLICE_X26Y43         FDCE                                         r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]/C
                         clock pessimism              0.273    24.972    
                         clock uncertainty           -0.035    24.936    
    SLICE_X26Y43         FDCE (Recov_fdce_C_CLR)     -0.258    24.678    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port_reg[0]
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.041ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/no_port_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.538ns (5.664%)  route 8.960ns (94.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          8.056    13.628    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HRESETn
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.105    13.733 f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2/O
                         net (fo=6, routed)           0.904    14.637    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2_n_0
    SLICE_X26Y43         FDPE                                         f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/no_port_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.321    24.699    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HCLK
    SLICE_X26Y43         FDPE                                         r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/no_port_reg/C
                         clock pessimism              0.273    24.972    
                         clock uncertainty           -0.035    24.936    
    SLICE_X26Y43         FDPE (Recov_fdpe_C_PRE)     -0.258    24.678    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/no_port_reg
  -------------------------------------------------------------------
                         required time                         24.678    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                 10.041    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AhbDtcm/buf_pend_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 0.538ns (5.841%)  route 8.673ns (94.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 24.620 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          7.095    12.667    AhbDtcm/HRESETn
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.105    12.772 f  AhbDtcm/buf_we[3]_i_3/O
                         net (fo=21, routed)          1.578    14.350    AhbDtcm/buf_we[3]_i_3_n_0
    SLICE_X39Y28         FDCE                                         f  AhbDtcm/buf_pend_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.242    24.620    AhbDtcm/HCLK
    SLICE_X39Y28         FDCE                                         r  AhbDtcm/buf_pend_reg/C
                         clock pessimism              0.273    24.893    
                         clock uncertainty           -0.035    24.857    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.331    24.526    AhbDtcm/buf_pend_reg
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AhbDtcm/buf_addr_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 0.538ns (5.841%)  route 8.672ns (94.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          7.095    12.667    AhbDtcm/HRESETn
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.105    12.772 f  AhbDtcm/buf_we[3]_i_3/O
                         net (fo=21, routed)          1.577    14.349    AhbDtcm/buf_we[3]_i_3_n_0
    SLICE_X38Y26         FDCE                                         f  AhbDtcm/buf_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.240    24.618    AhbDtcm/HCLK
    SLICE_X38Y26         FDCE                                         r  AhbDtcm/buf_addr_reg[10]/C
                         clock pessimism              0.273    24.891    
                         clock uncertainty           -0.035    24.855    
    SLICE_X38Y26         FDCE (Recov_fdce_C_CLR)     -0.258    24.597    AhbDtcm/buf_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         24.597    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AhbDtcm/buf_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 0.538ns (5.841%)  route 8.672ns (94.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          7.095    12.667    AhbDtcm/HRESETn
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.105    12.772 f  AhbDtcm/buf_we[3]_i_3/O
                         net (fo=21, routed)          1.577    14.349    AhbDtcm/buf_we[3]_i_3_n_0
    SLICE_X38Y26         FDCE                                         f  AhbDtcm/buf_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.240    24.618    AhbDtcm/HCLK
    SLICE_X38Y26         FDCE                                         r  AhbDtcm/buf_addr_reg[1]/C
                         clock pessimism              0.273    24.891    
                         clock uncertainty           -0.035    24.855    
    SLICE_X38Y26         FDCE (Recov_fdce_C_CLR)     -0.258    24.597    AhbDtcm/buf_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.597    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AhbDtcm/buf_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 0.538ns (5.841%)  route 8.672ns (94.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          7.095    12.667    AhbDtcm/HRESETn
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.105    12.772 f  AhbDtcm/buf_we[3]_i_3/O
                         net (fo=21, routed)          1.577    14.349    AhbDtcm/buf_we[3]_i_3_n_0
    SLICE_X38Y26         FDCE                                         f  AhbDtcm/buf_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.240    24.618    AhbDtcm/HCLK
    SLICE_X38Y26         FDCE                                         r  AhbDtcm/buf_addr_reg[3]/C
                         clock pessimism              0.273    24.891    
                         clock uncertainty           -0.035    24.855    
    SLICE_X38Y26         FDCE (Recov_fdce_C_CLR)     -0.258    24.597    AhbDtcm/buf_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.597    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AhbDtcm/buf_addr_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 0.538ns (5.841%)  route 8.672ns (94.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 24.618 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          7.095    12.667    AhbDtcm/HRESETn
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.105    12.772 f  AhbDtcm/buf_we[3]_i_3/O
                         net (fo=21, routed)          1.577    14.349    AhbDtcm/buf_we[3]_i_3_n_0
    SLICE_X38Y26         FDCE                                         f  AhbDtcm/buf_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.240    24.618    AhbDtcm/HCLK
    SLICE_X38Y26         FDCE                                         r  AhbDtcm/buf_addr_reg[9]/C
                         clock pessimism              0.273    24.891    
                         clock uncertainty           -0.035    24.855    
    SLICE_X38Y26         FDCE (Recov_fdce_C_CLR)     -0.258    24.597    AhbDtcm/buf_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         24.597    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.369ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.538ns (5.914%)  route 8.559ns (94.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          8.056    13.628    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HRESETn
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.105    13.733 f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2/O
                         net (fo=6, routed)           0.503    14.236    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2_n_0
    SLICE_X25Y43         FDCE                                         f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.321    24.699    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HCLK
    SLICE_X25Y43         FDCE                                         r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[0]/C
                         clock pessimism              0.273    24.972    
                         clock uncertainty           -0.035    24.936    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.331    24.605    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                 10.369    

Slack (MET) :             10.369ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.538ns (5.914%)  route 8.559ns (94.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          8.056    13.628    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HRESETn
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.105    13.733 f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2/O
                         net (fo=6, routed)           0.503    14.236    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2_n_0
    SLICE_X25Y43         FDCE                                         f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.321    24.699    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HCLK
    SLICE_X25Y43         FDCE                                         r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[1]/C
                         clock pessimism              0.273    24.972    
                         clock uncertainty           -0.035    24.936    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.331    24.605    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                 10.369    

Slack (MET) :             10.369ns  (required time - arrival time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.538ns (5.914%)  route 8.559ns (94.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 24.699 - 20.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.488     5.139    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.433     5.572 r  cpuresetn_reg/Q
                         net (fo=30, routed)          8.056    13.628    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HRESETn
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.105    13.733 f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2/O
                         net (fo=6, routed)           0.503    14.236    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/i_addr_in_port[0]_i_2_n_0
    SLICE_X25Y43         FDCE                                         f  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       1.321    24.699    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/HCLK
    SLICE_X25Y43         FDCE                                         r  u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[2]/C
                         clock pessimism              0.273    24.972    
                         clock uncertainty           -0.035    24.936    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.331    24.605    u_L1_AHBMatrix/u_l1_ahboutputstgm0_0/u_output_arb/reg_burst_count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.605    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                 10.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Eq2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.788%)  route 0.392ns (65.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.166     2.309    ulogic/Yo2nz6_i_1_n_0
    SLICE_X92Y76         FDCE                                         f  ulogic/Eq2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.861     2.228    ulogic/FCLK
    SLICE_X92Y76         FDCE                                         r  ulogic/Eq2nz6_reg/C
                         clock pessimism             -0.490     1.737    
    SLICE_X92Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    ulogic/Eq2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Yo2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.788%)  route 0.392ns (65.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.166     2.309    ulogic/Yo2nz6_i_1_n_0
    SLICE_X92Y76         FDCE                                         f  ulogic/Yo2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.861     2.228    ulogic/FCLK
    SLICE_X92Y76         FDCE                                         r  ulogic/Yo2nz6_reg/C
                         clock pessimism             -0.490     1.737    
    SLICE_X92Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    ulogic/Yo2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/A6goz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.689%)  route 0.472ns (69.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.246     2.389    ulogic/Yo2nz6_i_1_n_0
    SLICE_X90Y75         FDCE                                         f  ulogic/A6goz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.860     2.227    ulogic/FCLK
    SLICE_X90Y75         FDCE                                         r  ulogic/A6goz6_reg/C
                         clock pessimism             -0.490     1.736    
    SLICE_X90Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.669    ulogic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ipgoz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.689%)  route 0.472ns (69.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.246     2.389    ulogic/Yo2nz6_i_1_n_0
    SLICE_X91Y75         FDCE                                         f  ulogic/Ipgoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.860     2.227    ulogic/FCLK
    SLICE_X91Y75         FDCE                                         r  ulogic/Ipgoz6_reg/C
                         clock pessimism             -0.490     1.736    
    SLICE_X91Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.644    ulogic/Ipgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Jngoz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.689%)  route 0.472ns (69.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.246     2.389    ulogic/Yo2nz6_i_1_n_0
    SLICE_X91Y75         FDCE                                         f  ulogic/Jngoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.860     2.227    ulogic/FCLK
    SLICE_X91Y75         FDCE                                         r  ulogic/Jngoz6_reg/C
                         clock pessimism             -0.490     1.736    
    SLICE_X91Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.644    ulogic/Jngoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/V9goz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.689%)  route 0.472ns (69.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.246     2.389    ulogic/Yo2nz6_i_1_n_0
    SLICE_X91Y75         FDCE                                         f  ulogic/V9goz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.860     2.227    ulogic/FCLK
    SLICE_X91Y75         FDCE                                         r  ulogic/V9goz6_reg/C
                         clock pessimism             -0.490     1.736    
    SLICE_X91Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.644    ulogic/V9goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/X7goz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.689%)  route 0.472ns (69.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.246     2.389    ulogic/Yo2nz6_i_1_n_0
    SLICE_X91Y75         FDCE                                         f  ulogic/X7goz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.860     2.227    ulogic/FCLK
    SLICE_X91Y75         FDCE                                         r  ulogic/X7goz6_reg/C
                         clock pessimism             -0.490     1.736    
    SLICE_X91Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.644    ulogic/X7goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Sphoz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.375%)  route 0.502ns (70.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.277     2.420    ulogic/Yo2nz6_i_1_n_0
    SLICE_X91Y78         FDCE                                         f  ulogic/Sphoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.864     2.231    ulogic/FCLK
    SLICE_X91Y78         FDCE                                         r  ulogic/Sphoz6_reg/C
                         clock pessimism             -0.490     1.740    
    SLICE_X91Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.648    ulogic/Sphoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 ulogic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Wqhoz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.375%)  route 0.502ns (70.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.598     1.708    ulogic/FCLK
    SLICE_X94Y79         FDCE                                         r  ulogic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.164     1.872 r  ulogic/Ik2nz6_reg/Q
                         net (fo=2, routed)           0.226     2.098    ulogic/Ik2nz6
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.143 f  ulogic/Yo2nz6_i_1/O
                         net (fo=872, routed)         0.277     2.420    ulogic/Yo2nz6_i_1_n_0
    SLICE_X91Y78         FDCE                                         f  ulogic/Wqhoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.864     2.231    ulogic/FCLK
    SLICE_X91Y78         FDCE                                         r  ulogic/Wqhoz6_reg/C
                         clock pessimism             -0.490     1.740    
    SLICE_X91Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.648    ulogic/Wqhoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 cpuresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.333%)  route 0.529ns (71.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.595     1.705    clk
    SLICE_X94Y76         FDCE                                         r  cpuresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDCE (Prop_fdce_C_Q)         0.164     1.869 r  cpuresetn_reg/Q
                         net (fo=30, routed)          0.354     2.223    ulogic/SYSRESETn
    SLICE_X94Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.268 f  ulogic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.175     2.443    ulogic/Zk2nz6_i_1_n_0
    SLICE_X94Y80         FDCE                                         f  ulogic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  SynClock.sys_clk/O
                         net (fo=11512, routed)       0.867     2.234    ulogic/FCLK
    SLICE_X94Y80         FDCE                                         r  ulogic/Ql2nz6_reg/C
                         clock pessimism             -0.510     1.723    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.656    ulogic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.787    





