library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Entradas is 

port(clock, reset, writen 	: in std_logic;
		address, data_in : in std_logic_vector(7 downto 0));
		
		