/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [4:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [24:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~((celloutsig_0_3z[8] | celloutsig_0_0z[8]) & celloutsig_0_5z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_0z[6]) & celloutsig_0_0z[3]);
  assign celloutsig_0_17z = ~(celloutsig_0_12z ^ celloutsig_0_15z[1]);
  reg [6:0] _05_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 7'h00;
    else _05_ <= celloutsig_0_0z[7:1];
  assign out_data[38:32] = _05_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { in_data[127:120], celloutsig_1_0z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_1z[6:2];
  assign celloutsig_1_0z = in_data[189:181] && in_data[118:110];
  assign celloutsig_1_18z = { _00_[7:1], celloutsig_1_5z } % { 1'h1, celloutsig_1_14z[9:1] };
  assign celloutsig_1_8z = { _00_[5:3], celloutsig_1_5z } % { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_5z[2:1], in_data[96] };
  assign celloutsig_1_1z = in_data[186:180] % { 1'h1, in_data[141:138], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[129], celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[6:1], in_data[96] };
  assign celloutsig_1_13z = { in_data[106], celloutsig_1_2z } != { celloutsig_1_2z[7:4], celloutsig_1_4z };
  assign celloutsig_0_6z = - in_data[82:58];
  assign celloutsig_0_8z = - { celloutsig_0_3z[14:13], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = - { in_data[109:105], celloutsig_1_0z, _00_ };
  assign celloutsig_0_11z = { celloutsig_0_8z[1:0], celloutsig_0_9z, celloutsig_0_2z } !== { celloutsig_0_6z[5:3], celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[9:5] !== celloutsig_0_0z[5:1];
  assign celloutsig_1_7z = in_data[136:134] !== celloutsig_1_6z[8:6];
  assign celloutsig_0_7z = & { celloutsig_0_6z[17:15], celloutsig_0_5z };
  assign celloutsig_0_10z = | { celloutsig_0_6z[19:1], celloutsig_0_8z };
  assign celloutsig_0_2z = | celloutsig_0_0z[6:2];
  assign celloutsig_0_4z = ^ { celloutsig_0_3z[8:5], celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_2z[7:5] <<< celloutsig_1_1z[3:1];
  assign celloutsig_0_0z = in_data[46:38] - in_data[58:50];
  assign celloutsig_0_15z = { celloutsig_0_6z[6:5], celloutsig_0_10z, celloutsig_0_8z } - { in_data[24:20], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[75:61], celloutsig_0_2z } - { in_data[47:33], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_6z[13:9], celloutsig_1_13z, celloutsig_1_8z } ^ { celloutsig_1_4z, celloutsig_1_7z, _01_, celloutsig_1_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 7'h00;
    else if (!clkin_data[96]) celloutsig_1_19z = celloutsig_1_2z[6:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 5'h00;
    else if (!clkin_data[96]) celloutsig_1_4z = celloutsig_1_2z[7:3];
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_0z[6]) | (in_data[78] & celloutsig_0_3z[10]));
  assign { out_data[137:128], out_data[102:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
