{"vcs1":{"timestamp_begin":1750828509.281852415, "rt":15.62, "ut":14.97, "st":0.44}}
{"vcselab":{"timestamp_begin":1750828525.036924966, "rt":0.41, "ut":0.31, "st":0.09}}
{"link":{"timestamp_begin":1750828525.522811154, "rt":0.84, "ut":0.56, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750828508.294306436}
{"VCS_COMP_START_TIME": 1750828508.294306436}
{"VCS_COMP_END_TIME": 1750828526.451562714}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 388712}}
{"vcselab": {"peak_mem": 217308}}
