{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 19:01:37 2013 " "Info: Processing started: Sun Dec 01 19:01:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue PS2_Demo.v(46) " "Warning (10463): Verilog HDL Declaration warning at PS2_Demo.v(46): \"continue\" is SystemVerilog-2005 keyword" {  } { { "D:/Desktop/PS2_Demo.v" "" { Text "D:/Desktop/PS2_Demo.v" 46 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/ps2_demo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Info (12023): Found entity 1: PS2_Demo" {  } { { "D:/Desktop/PS2_Demo.v" "" { Text "D:/Desktop/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/ps2_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info (12023): Found entity 1: PS2_Controller" {  } { { "D:/Desktop/PS2_Controller.v" "" { Text "D:/Desktop/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/hexadecimal_to_seven_segment.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "D:/Desktop/Hexadecimal_To_Seven_Segment.v" "" { Text "D:/Desktop/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/altera_up_ps2_data_in.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info (12023): Found entity 1: Altera_UP_PS2_Data_In" {  } { { "D:/Desktop/Altera_UP_PS2_Data_In.v" "" { Text "D:/Desktop/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/altera_up_ps2_command_out.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info (12023): Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "D:/Desktop/Altera_UP_PS2_Command_Out.v" "" { Text "D:/Desktop/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/gamefiles/hex_7seg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/gamefiles/hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info (12023): Found entity 1: hex_7seg" {  } { { "D:/Desktop/gameFiles/hex_7seg.v" "" { Text "D:/Desktop/gameFiles/hex_7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gameLogic.v(102) " "Warning (10268): Verilog HDL information at gameLogic.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "D:/Desktop/gameLogic.v" "" { Text "D:/Desktop/gameLogic.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/desktop/gamelogic.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/desktop/gamelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameLogic " "Info (12023): Found entity 1: gameLogic" {  } { { "D:/Desktop/gameLogic.v" "" { Text "D:/Desktop/gameLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "animation.v(128) " "Warning (10090): Verilog HDL syntax warning at animation.v(128): extra block comment delimiter characters /* within block comment" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/animation.v" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/animation.v" 128 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "animation.v(144) " "Warning (10090): Verilog HDL syntax warning at animation.v(144): extra block comment delimiter characters /* within block comment" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/animation.v" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/animation.v" 144 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/documents/github/dx-ball-de2/animation/animation.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file d:/documents/github/dx-ball-de2/animation/animation.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file newrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom " "Info (12023): Found entity 1: newRom" {  } { { "newRom.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/newRom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newrom2.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file newrom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom2 " "Info (12023): Found entity 1: newRom2" {  } { { "newRom2.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/newRom2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/documents/github/dx-ball-de2/animation/newrom3.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/documents/github/dx-ball-de2/animation/newrom3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom3 " "Info (12023): Found entity 1: newRom3" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/newRom3.v" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/newRom3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/documents/github/dx-ball-de2/animation/svanimation.sv 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file d:/documents/github/dx-ball-de2/animation/svanimation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info (12023): Found entity 1: animation" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 input_mode " "Info (12023): Found entity 2: input_mode" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 draw_mux " "Info (12023): Found entity 3: draw_mux" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 fsm_draw_logic " "Info (12023): Found entity 4: fsm_draw_logic" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/documents/github/dx-ball-de2/animation/gamegod.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d:/documents/github/dx-ball-de2/animation/gamegod.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameGod " "Info (12023): Found entity 1: GameGod" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/GameGod.v" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/GameGod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newrom4.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file newrom4.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom4 " "Info (12023): Found entity 1: newRom4" {  } { { "newRom4.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/newRom4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newrom5.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file newrom5.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom5 " "Info (12023): Found entity 1: newRom5" {  } { { "newRom5.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/newRom5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newrom6.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file newrom6.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom6 " "Info (12023): Found entity 1: newRom6" {  } { { "newRom6.v" "" { Text "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/newRom6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PS2_CLK svAnimation.sv(20) " "Error (10161): Verilog HDL error at svAnimation.sv(20): object \"PS2_CLK\" is not declared" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PS2_DAT svAnimation.sv(23) " "Error (10161): Verilog HDL error at svAnimation.sv(23): object \"PS2_DAT\" is not declared" {  } { { "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" "" { Text "D:/Documents/GitHub/DX-Ball-DE2/animation/svAnimation.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/animation.map.smsg " "Info (144001): Generated suppressed messages file F:/UofT/2013-14/Fall/ece241/labs/Lab7_starterkit/part3/animation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Error: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 01 19:01:41 2013 " "Error: Processing ended: Sun Dec 01 19:01:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
