{
 "master_log_file": "log/master.log",
 "prog_log_file": "log/prog.log",
 "spi_mode": "ftdi",
 "spi_freq": 20000000,
 "hispeed": false,
 "bitwidth": 16,
 "post_read_setup_cycles": 2,
 "step_write_setup_cycles": 0,
 "step_read_setup_cycles": 0,
 "write_to_init_read_setup_cycles": 0,
 "read_to_init_write_setup_cycles": 8,
 "idle_to_init_read_setup_cycles": 0,
 "idle_to_init_write_setup_cycles": 0,
 "all_dacs_on": 1,
 "ignore_failures": 1,
 "di_init_mask": 65535,
 "set_first": 0,
 "pw_rst_cycle_exp": 7,
 "pw_rst_cycle_mantissa": 31,
 "wl_dac_rst_lvl_cycle": 255,
 "sl_dac_rst_lvl_cycle": 31,
 "pw_set_cycle_exp": 7,
 "pw_set_cycle_mantissa": 31,
 "wl_dac_set_lvl_cycle": 0,
 "bl_dac_set_lvl_cycle": 0,
 "num_levels": 2,
 "use_ecc": 0,
 "max_attempts": 255,
 "level_settings": [
  {
   "loop_order_rst": 0,
   "pw_rst_step_exp": 0,
   "pw_rst_step_mantissa": 1,
   "pw_rst_stop_exp": 7,
   "pw_rst_stop_mantissa": 31,
   "pw_rst_start_exp": 7,
   "pw_rst_start_mantissa": 30,
   "wl_dac_rst_lvl_step": 1,
   "wl_dac_rst_lvl_stop": 255,
   "wl_dac_rst_lvl_start": 254,
   "sl_dac_rst_lvl_step": 1,
   "sl_dac_rst_lvl_stop": 31,
   "sl_dac_rst_lvl_start": 30,
   "loop_order_set": 0,
   "pw_set_step_exp": 0,
   "pw_set_step_mantissa": 1,
   "pw_set_stop_exp": 0,
   "pw_set_stop_mantissa": 2,
   "pw_set_start_exp": 0,
   "pw_set_start_mantissa": 1,
   "wl_dac_set_lvl_step": 2,
   "wl_dac_set_lvl_stop": 64,
   "wl_dac_set_lvl_start": 32,
   "bl_dac_set_lvl_step": 1,
   "bl_dac_set_lvl_stop": 31,
   "bl_dac_set_lvl_start": 30,
   "adc_upper_write_ref_lvl": 15,
   "adc_lower_write_ref_lvl": 0,
   "adc_upper_read_ref_lvl": 20,
   "adc_read_dac_lvl": 7,
   "adc_clamp_ref_lvl": 1
  },
  {
   "loop_order_rst": 0,
   "pw_rst_step_exp": 0,
   "pw_rst_step_mantissa": 1,
   "pw_rst_stop_exp": 0,
   "pw_rst_stop_mantissa": 2,
   "pw_rst_start_exp": 0,
   "pw_rst_start_mantissa": 1,
   "wl_dac_rst_lvl_step": 1,
   "wl_dac_rst_lvl_stop": 255,
   "wl_dac_rst_lvl_start": 254,
   "sl_dac_rst_lvl_step": 1,
   "sl_dac_rst_lvl_stop": 31,
   "sl_dac_rst_lvl_start": 30,
   "loop_order_set": 0,
   "pw_set_step_exp": 0,
   "pw_set_step_mantissa": 1,
   "pw_set_stop_exp": 0,
   "pw_set_stop_mantissa": 2,
   "pw_set_start_exp": 0,
   "pw_set_start_mantissa": 1,
   "wl_dac_set_lvl_step": 1,
   "wl_dac_set_lvl_stop": 1,
   "wl_dac_set_lvl_start": 0,
   "bl_dac_set_lvl_step": 6,
   "bl_dac_set_lvl_stop": 31,
   "bl_dac_set_lvl_start": 13,
   "adc_upper_write_ref_lvl": 56,
   "adc_lower_write_ref_lvl": 53,
   "adc_upper_read_ref_lvl": 59,
   "adc_read_dac_lvl": 7,
   "adc_clamp_ref_lvl": 1,
   "pw_set_start": 1,
   "pw_set_stop": 2
  }
 ]
}