// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="VertexRouterR2_VertexRouterR2,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.976000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4358,HLS_SYN_LUT=4845,HLS_VERSION=2019_2}" *)

module VertexRouterR2_VertexRouterR2 (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mm_req_q_fifo_V_din,
        mm_req_q_fifo_V_full_n,
        mm_req_q_fifo_V_write,
        mm_in_q_fifo_V_dout,
        mm_in_q_fifo_V_empty_n,
        mm_in_q_fifo_V_read,
        mm_in_q_peek_val_val_data_V,
        mm_in_q_peek_val_eos,
        mm_out_q_fifo_V_din,
        mm_out_q_fifo_V_full_n,
        mm_out_q_fifo_V_write,
        pe_req_q_fifo_V_0_dout,
        pe_req_q_fifo_V_0_empty_n,
        pe_req_q_fifo_V_0_read,
        pe_req_q_fifo_V_1_dout,
        pe_req_q_fifo_V_1_empty_n,
        pe_req_q_fifo_V_1_read,
        pe_req_q_fifo_V_2_dout,
        pe_req_q_fifo_V_2_empty_n,
        pe_req_q_fifo_V_2_read,
        pe_req_q_fifo_V_3_dout,
        pe_req_q_fifo_V_3_empty_n,
        pe_req_q_fifo_V_3_read,
        pe_req_q_peek_val_0,
        pe_req_q_peek_val_1,
        pe_req_q_peek_val_2,
        pe_req_q_peek_val_3,
        pe_in_q_fifo_V_0_dout,
        pe_in_q_fifo_V_0_empty_n,
        pe_in_q_fifo_V_0_read,
        pe_in_q_fifo_V_1_dout,
        pe_in_q_fifo_V_1_empty_n,
        pe_in_q_fifo_V_1_read,
        pe_in_q_fifo_V_2_dout,
        pe_in_q_fifo_V_2_empty_n,
        pe_in_q_fifo_V_2_read,
        pe_in_q_fifo_V_3_dout,
        pe_in_q_fifo_V_3_empty_n,
        pe_in_q_fifo_V_3_read,
        pe_in_q_peek_val_0,
        pe_in_q_peek_val_1,
        pe_in_q_peek_val_2,
        pe_in_q_peek_val_3,
        pe_out_q_fifo_V_0_din,
        pe_out_q_fifo_V_0_full_n,
        pe_out_q_fifo_V_0_write,
        pe_out_q_fifo_V_1_din,
        pe_out_q_fifo_V_1_full_n,
        pe_out_q_fifo_V_1_write,
        pe_out_q_fifo_V_2_din,
        pe_out_q_fifo_V_2_full_n,
        pe_out_q_fifo_V_2_write,
        pe_out_q_fifo_V_3_din,
        pe_out_q_fifo_V_3_full_n,
        pe_out_q_fifo_V_3_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_pp0_stage0 = 3'd4;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [64:0] mm_req_q_fifo_V_din;
input   mm_req_q_fifo_V_full_n;
output   mm_req_q_fifo_V_write;
input  [1024:0] mm_in_q_fifo_V_dout;
input   mm_in_q_fifo_V_empty_n;
output   mm_in_q_fifo_V_read;
input  [1023:0] mm_in_q_peek_val_val_data_V;
input   mm_in_q_peek_val_eos;
output  [1024:0] mm_out_q_fifo_V_din;
input   mm_out_q_fifo_V_full_n;
output   mm_out_q_fifo_V_write;
input  [64:0] pe_req_q_fifo_V_0_dout;
input   pe_req_q_fifo_V_0_empty_n;
output   pe_req_q_fifo_V_0_read;
input  [64:0] pe_req_q_fifo_V_1_dout;
input   pe_req_q_fifo_V_1_empty_n;
output   pe_req_q_fifo_V_1_read;
input  [64:0] pe_req_q_fifo_V_2_dout;
input   pe_req_q_fifo_V_2_empty_n;
output   pe_req_q_fifo_V_2_read;
input  [64:0] pe_req_q_fifo_V_3_dout;
input   pe_req_q_fifo_V_3_empty_n;
output   pe_req_q_fifo_V_3_read;
input  [64:0] pe_req_q_peek_val_0;
input  [64:0] pe_req_q_peek_val_1;
input  [64:0] pe_req_q_peek_val_2;
input  [64:0] pe_req_q_peek_val_3;
input  [1024:0] pe_in_q_fifo_V_0_dout;
input   pe_in_q_fifo_V_0_empty_n;
output   pe_in_q_fifo_V_0_read;
input  [1024:0] pe_in_q_fifo_V_1_dout;
input   pe_in_q_fifo_V_1_empty_n;
output   pe_in_q_fifo_V_1_read;
input  [1024:0] pe_in_q_fifo_V_2_dout;
input   pe_in_q_fifo_V_2_empty_n;
output   pe_in_q_fifo_V_2_read;
input  [1024:0] pe_in_q_fifo_V_3_dout;
input   pe_in_q_fifo_V_3_empty_n;
output   pe_in_q_fifo_V_3_read;
input  [1024:0] pe_in_q_peek_val_0;
input  [1024:0] pe_in_q_peek_val_1;
input  [1024:0] pe_in_q_peek_val_2;
input  [1024:0] pe_in_q_peek_val_3;
output  [1024:0] pe_out_q_fifo_V_0_din;
input   pe_out_q_fifo_V_0_full_n;
output   pe_out_q_fifo_V_0_write;
output  [1024:0] pe_out_q_fifo_V_1_din;
input   pe_out_q_fifo_V_1_full_n;
output   pe_out_q_fifo_V_1_write;
output  [1024:0] pe_out_q_fifo_V_2_din;
input   pe_out_q_fifo_V_2_full_n;
output   pe_out_q_fifo_V_2_write;
output  [1024:0] pe_out_q_fifo_V_3_din;
input   pe_out_q_fifo_V_3_full_n;
output   pe_out_q_fifo_V_3_write;

reg ap_idle;
reg mm_req_q_fifo_V_write;
reg mm_in_q_fifo_V_read;
reg mm_out_q_fifo_V_write;
reg pe_req_q_fifo_V_0_read;
reg pe_req_q_fifo_V_1_read;
reg pe_req_q_fifo_V_2_read;
reg pe_req_q_fifo_V_3_read;
reg pe_in_q_fifo_V_0_read;
reg pe_in_q_fifo_V_1_read;
reg pe_in_q_fifo_V_2_read;
reg pe_in_q_fifo_V_3_read;
reg[1024:0] pe_out_q_fifo_V_0_din;
reg pe_out_q_fifo_V_0_write;
reg[1024:0] pe_out_q_fifo_V_1_din;
reg pe_out_q_fifo_V_1_write;
reg[1024:0] pe_out_q_fifo_V_2_din;
reg pe_out_q_fifo_V_2_write;
reg[1024:0] pe_out_q_fifo_V_3_din;
reg pe_out_q_fifo_V_3_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] pe_out_ready_3_2_reg_301;
reg   [0:0] pe_out_ready_2_2_reg_311;
reg   [0:0] pe_out_ready_1_2_reg_321;
reg   [0:0] pe_out_ready_0_2_reg_331;
reg   [1023:0] mm_in_0_reg_341;
reg   [0:0] mm_in_valid_0_i_reg_352;
reg   [31:0] mm2pe_count_0_i_reg_364;
reg   [31:0] pe2mm_count_0_i_reg_376;
reg   [1023:0] tmp_val_data_V_2_reg_415;
reg   [0:0] phi_ln96_reg_426;
reg   [0:0] pe_out_ready_0_5_reg_437;
reg   [1023:0] tmp_val_data_V_reg_455;
reg   [0:0] mm_in_valid_1_i_reg_466;
reg   [0:0] pe_req_valid_2_i_2_reg_660;
wire   [1:0] add_ln37_fu_1381_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] pe_out_ready_0_s_fu_1387_p6;
wire   [0:0] pe_out_ready_1_s_fu_1401_p6;
wire   [0:0] pe_out_ready_2_s_fu_1415_p6;
wire   [0:0] pe_out_ready_3_s_fu_1429_p6;
wire   [0:0] icmp_ln37_fu_1443_p2;
wire   [0:0] pe_in_valid_load_load_fu_1484_p1;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] pe_req_valid_0_i_load_load_fu_1497_p1;
reg   [0:0] pe_req_valid_0_i_load_reg_2053;
wire   [0:0] icmp_ln50_fu_1501_p2;
reg   [0:0] icmp_ln50_reg_2057;
wire   [1:0] trunc_ln165_fu_1507_p1;
wire   [0:0] and_ln96_fu_1594_p2;
reg   [0:0] and_ln96_reg_2065;
wire   [1:0] trunc_ln97_fu_1600_p1;
reg   [1:0] trunc_ln97_reg_2069;
wire   [0:0] tmp_2_fu_1604_p6;
reg   [0:0] tmp_2_reg_2074;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4;
reg   [0:0] ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4;
reg   [0:0] ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4;
reg   [0:0] ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4;
reg   [0:0] ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4;
wire   [0:0] p_vld5_fu_1705_p1;
wire   [0:0] p_vld6_fu_1745_p1;
reg   [0:0] ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6;
wire   [0:0] p_vld8_fu_1785_p1;
reg   [0:0] ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6;
wire   [27:0] lshr_ln75_2_fu_1809_p4;
wire   [31:0] zext_ln75_2_fu_1819_p1;
wire   [0:0] p_vld4_fu_1823_p1;
reg   [0:0] p_vld4_reg_2120;
reg   [0:0] ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6;
reg   [27:0] lshr_ln75_3_reg_2124;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [1:0] phi_ln37_reg_290;
reg   [0:0] ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10;
reg   [0:0] ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10;
reg   [0:0] ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10;
reg   [1023:0] ap_phi_mux_mm_in_5_phi_fu_1263_p10;
reg   [1023:0] ap_phi_mux_mm_in_0_phi_fu_345_p4;
reg   [0:0] ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10;
reg   [0:0] ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4;
reg   [31:0] ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10;
reg   [31:0] ap_phi_mux_mm2pe_count_0_i_phi_fu_368_p4;
reg   [31:0] ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10;
reg   [31:0] ap_phi_mux_pe2mm_count_0_i_phi_fu_380_p4;
reg   [1024:0] ap_phi_mux_tmp_3_0_phi_fu_391_p8;
wire   [1024:0] ap_phi_reg_pp0_iter0_tmp_3_0_reg_388;
reg   [0:0] ap_phi_mux_empty_n_1_phi_fu_404_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_n_1_reg_401;
reg   [1023:0] ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4;
wire   [1023:0] ap_phi_reg_pp0_iter0_tmp_val_data_V_2_reg_415;
wire   [1023:0] select_ln75_2_fu_1579_p3;
reg   [0:0] ap_phi_mux_phi_ln96_phi_fu_429_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_phi_ln96_reg_426;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_0_5_reg_437;
reg   [1023:0] ap_phi_mux_tmp_val_data_V_phi_fu_458_p4;
wire   [1023:0] ap_phi_reg_pp0_iter0_tmp_val_data_V_reg_455;
wire   [1023:0] select_ln75_fu_1660_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_mm_in_valid_1_i_reg_466;
reg   [31:0] ap_phi_mux_pe_req_1_2_0_phi_fu_480_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_pe_req_1_2_0_reg_477;
reg   [31:0] ap_phi_mux_pe_req_0_2_0_phi_fu_491_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_pe_req_0_2_0_reg_488;
wire   [31:0] trunc_ln166_fu_1713_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_req_valid_2_i_0_reg_499;
reg   [2:0] ap_phi_mux_pe_2_i_0_phi_fu_516_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_pe_2_i_0_reg_513;
reg   [31:0] ap_phi_mux_mm2pe_count_2_i_0_phi_fu_528_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_mm2pe_count_2_i_0_reg_525;
wire   [31:0] zext_ln75_fu_1740_p1;
reg   [27:0] ap_phi_mux_pe2mm_count_2_i_0_phi_fu_541_p6;
wire   [27:0] ap_phi_reg_pp0_iter0_pe2mm_count_2_i_0_reg_538;
wire   [27:0] lshr_ln_fu_1729_p4;
reg   [31:0] ap_phi_mux_pe_req_1_2_1_phi_fu_554_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_pe_req_1_2_1_reg_551;
reg   [31:0] ap_phi_mux_pe_req_0_2_1_phi_fu_567_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_pe_req_0_2_1_reg_564;
wire   [31:0] trunc_ln166_1_fu_1753_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_req_valid_2_i_1_reg_577;
reg   [2:0] ap_phi_mux_pe_2_i_1_phi_fu_595_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_pe_2_i_1_reg_592;
reg   [31:0] ap_phi_mux_mm2pe_count_2_i_1_phi_fu_609_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_mm2pe_count_2_i_1_reg_606;
wire   [31:0] zext_ln75_1_fu_1780_p1;
reg   [27:0] ap_phi_mux_pe2mm_count_2_i_1_phi_fu_623_p6;
wire   [27:0] ap_phi_reg_pp0_iter0_pe2mm_count_2_i_1_reg_620;
wire   [27:0] lshr_ln75_1_fu_1769_p4;
reg   [31:0] ap_phi_mux_pe_req_1_2_2_phi_fu_637_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_pe_req_1_2_2_reg_634;
reg   [31:0] ap_phi_mux_pe_req_0_2_2_phi_fu_650_p6;
wire   [31:0] ap_phi_reg_pp0_iter0_pe_req_0_2_2_reg_647;
wire   [31:0] trunc_ln166_2_fu_1793_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_req_valid_2_i_2_reg_660;
reg   [2:0] ap_phi_mux_pe_2_i_2_phi_fu_678_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_pe_2_i_2_reg_675;
wire   [0:0] ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_in_valid_1_i_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689;
reg   [0:0] ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_in_valid_3_i_reg_699;
wire   [0:0] xor_ln85_fu_1898_p2;
reg   [31:0] ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4;
wire   [31:0] ap_phi_reg_pp0_iter1_pe2mm_count_4_i_reg_709;
wire   [31:0] select_ln85_fu_1905_p3;
reg   [0:0] ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_6_reg_719;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_3_6_reg_719;
reg   [0:0] ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_6_reg_739;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_2_6_reg_739;
reg   [0:0] ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_6_reg_759;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_1_6_reg_759;
reg   [0:0] ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_6_reg_779;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_0_6_reg_779;
reg   [0:0] ap_phi_mux_pe_out_ready_3_7_phi_fu_802_p8;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_7_reg_799;
wire   [0:0] tmp_7_fu_1914_p6;
reg   [0:0] ap_phi_mux_pe_out_ready_2_7_phi_fu_819_p8;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_7_reg_816;
reg   [0:0] ap_phi_mux_pe_out_ready_1_7_phi_fu_836_p8;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_7_reg_833;
reg   [0:0] ap_phi_mux_pe_out_ready_0_7_phi_fu_853_p8;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_7_reg_850;
reg   [0:0] ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_8_reg_867;
reg   [0:0] ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_8_reg_881;
reg   [0:0] ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_8_reg_895;
reg   [0:0] ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_8_reg_909;
reg   [0:0] ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_mm_in_valid_6_i_reg_923;
reg   [31:0] ap_phi_mux_mm2pe_count_4_i_phi_fu_940_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_mm2pe_count_4_i_reg_937;
wire   [31:0] mm2pe_count_fu_1927_p2;
wire   [0:0] ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_0_3_reg_950;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950;
wire   [0:0] ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_1_3_reg_960;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960;
wire   [0:0] ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_2_3_reg_970;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970;
wire   [0:0] ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_3_3_reg_980;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980;
reg   [0:0] ap_phi_mux_pe_out_ready_3_4_phi_fu_993_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_4_reg_990;
reg   [0:0] ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_4_reg_1010;
reg   [0:0] ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_4_reg_1030;
reg   [0:0] ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_4_reg_1050;
reg   [0:0] ap_phi_mux_mm_in_valid_2_i_phi_fu_1073_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_mm_in_valid_2_i_reg_1070;
reg   [0:0] ap_phi_mux_pe_out_ready_3_9_phi_fu_1093_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_9_reg_1090;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_3_9_reg_1090;
reg   [0:0] ap_phi_mux_pe_out_ready_2_9_phi_fu_1104_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_9_reg_1101;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_2_9_reg_1101;
reg   [0:0] ap_phi_mux_pe_out_ready_1_9_phi_fu_1115_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_9_reg_1112;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_1_9_reg_1112;
reg   [0:0] ap_phi_mux_pe_out_ready_0_9_phi_fu_1126_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_9_reg_1123;
wire   [0:0] ap_phi_reg_pp0_iter0_pe_out_ready_0_9_reg_1123;
reg   [0:0] ap_phi_mux_mm_in_valid_3_i_phi_fu_1137_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_mm_in_valid_3_i_reg_1134;
wire   [0:0] ap_phi_reg_pp0_iter0_mm_in_valid_3_i_reg_1134;
wire   [31:0] ap_phi_reg_pp0_iter0_mm2pe_count_2_i_2_reg_1145;
reg   [31:0] ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145;
wire   [27:0] ap_phi_reg_pp0_iter0_pe2mm_count_2_i_2_reg_1158;
reg   [27:0] ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_3_10_reg_1171;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_2_10_reg_1193;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_1_10_reg_1215;
wire   [0:0] ap_phi_reg_pp0_iter1_pe_out_ready_0_10_reg_1237;
wire   [1023:0] ap_phi_reg_pp0_iter1_mm_in_5_reg_1259;
wire   [0:0] ap_phi_reg_pp0_iter1_mm_in_valid_7_i_reg_1281;
wire   [31:0] ap_phi_reg_pp0_iter1_mm2pe_count_5_i_reg_1303;
wire   [31:0] zext_ln75_3_fu_1945_p1;
wire   [31:0] zext_ln72_fu_1939_p1;
wire   [31:0] ap_phi_reg_pp0_iter1_pe2mm_count_5_i_reg_1324;
reg   [0:0] pe_out_ready_0_0_fu_154;
reg   [0:0] pe_out_ready_1_0_fu_158;
reg   [0:0] pe_out_ready_2_0_fu_162;
reg   [0:0] pe_out_ready_3_0_fu_166;
reg   [2:0] pe_0_i_fu_170;
reg   [0:0] pe_in_valid_fu_174;
reg   [0:0] ap_sig_allocacmp_pe_in_valid_load;
reg   [31:0] tmp_val_offset_fu_178;
wire   [31:0] trunc_ln166_3_fu_1831_p1;
reg   [31:0] tmp_val_length_fu_182;
reg   [1023:0] tmp_val_data_V_1_fu_186;
wire   [1023:0] select_ln75_1_fu_1558_p3;
reg   [0:0] pe_req_valid_0_i_fu_190;
wire   [0:0] xor_ln109_fu_1641_p2;
wire   [0:0] pe_in_q_fifo_V_2_read_nbread_fu_194_p2_0;
wire   [0:0] pe_in_q_fifo_V_1_read_nbread_fu_200_p2_0;
wire   [0:0] pe_in_q_fifo_V_0_read_nbread_fu_206_p2_0;
wire   [0:0] pe_in_q_fifo_V_3_read_nbread_fu_212_p2_0;
wire   [0:0] grp_nbread_fu_218_p2_0;
wire   [1024:0] tmp_6_fu_1618_p3;
wire    ap_block_pp0_stage0_01001;
wire   [1024:0] tmp_1_2_fu_1687_p3;
wire   [1024:0] tmp_1_1_fu_1678_p3;
wire   [1024:0] tmp_1_fu_1669_p3;
wire   [1024:0] tmp_1_3_fu_1696_p3;
wire   [0:0] pe_req_q_fifo_V_0_read_nbread_fu_259_p2_0;
wire   [0:0] pe_req_q_fifo_V_1_read_nbread_fu_265_p2_0;
wire   [0:0] pe_req_q_fifo_V_2_read_nbread_fu_271_p2_0;
wire   [0:0] pe_req_q_fifo_V_3_read_nbread_fu_277_p2_0;
wire   [1023:0] pe_in_data_V_fu_1554_p1;
wire   [1023:0] mm_in_data_V_1_fu_1575_p1;
wire   [0:0] icmp_ln96_fu_1588_p2;
wire   [1:0] tmp_2_fu_1604_p5;
wire   [0:0] xor_ln109_fu_1641_p0;
wire   [1023:0] mm_in_data_V_fu_1656_p1;
wire   [0:0] xor_ln85_fu_1898_p0;
wire   [0:0] select_ln85_fu_1905_p0;
wire   [31:0] pe2mm_count_fu_1892_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_297;
reg    ap_condition_659;
reg    ap_condition_304;
reg    ap_condition_575;
reg    ap_condition_665;
reg    ap_condition_310;
reg    ap_condition_671;
reg    ap_condition_316;
reg    ap_condition_677;
reg    ap_condition_322;
reg    ap_condition_435;
reg    ap_condition_870;
reg    ap_condition_438;
reg    ap_condition_441;
reg    ap_condition_444;
reg    ap_condition_344;
reg    ap_condition_520;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

VertexRouterR2_VertexRouterR2_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
VertexRouterR2_mux_42_1_1_1_U1(
    .din0(1'd0),
    .din1(pe_out_ready_0_0_fu_154),
    .din2(pe_out_ready_0_0_fu_154),
    .din3(pe_out_ready_0_0_fu_154),
    .din4(phi_ln37_reg_290),
    .dout(pe_out_ready_0_s_fu_1387_p6)
);

VertexRouterR2_VertexRouterR2_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
VertexRouterR2_mux_42_1_1_1_U2(
    .din0(pe_out_ready_1_0_fu_158),
    .din1(1'd0),
    .din2(pe_out_ready_1_0_fu_158),
    .din3(pe_out_ready_1_0_fu_158),
    .din4(phi_ln37_reg_290),
    .dout(pe_out_ready_1_s_fu_1401_p6)
);

VertexRouterR2_VertexRouterR2_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
VertexRouterR2_mux_42_1_1_1_U3(
    .din0(pe_out_ready_2_0_fu_162),
    .din1(pe_out_ready_2_0_fu_162),
    .din2(1'd0),
    .din3(pe_out_ready_2_0_fu_162),
    .din4(phi_ln37_reg_290),
    .dout(pe_out_ready_2_s_fu_1415_p6)
);

VertexRouterR2_VertexRouterR2_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
VertexRouterR2_mux_42_1_1_1_U4(
    .din0(pe_out_ready_3_0_fu_166),
    .din1(pe_out_ready_3_0_fu_166),
    .din2(pe_out_ready_3_0_fu_166),
    .din3(1'd0),
    .din4(phi_ln37_reg_290),
    .dout(pe_out_ready_3_s_fu_1429_p6)
);

VertexRouterR2_VertexRouterR2_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
VertexRouterR2_mux_42_1_1_1_U5(
    .din0(ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4),
    .din1(ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4),
    .din2(ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4),
    .din3(ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4),
    .din4(tmp_2_fu_1604_p5),
    .dout(tmp_2_fu_1604_p6)
);

VertexRouterR2_VertexRouterR2_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
VertexRouterR2_mux_42_1_1_1_U6(
    .din0(ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10),
    .din1(ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10),
    .din2(ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10),
    .din3(ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10),
    .din4(trunc_ln97_reg_2069),
    .dout(tmp_7_fu_1914_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145 <= zext_ln75_2_fu_1819_p1;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145 <= ap_phi_mux_mm2pe_count_2_i_1_phi_fu_609_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145 <= ap_phi_reg_pp0_iter0_mm2pe_count_2_i_2_reg_1145;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mm_in_valid_3_i_reg_1134 <= ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mm_in_valid_3_i_reg_1134 <= ap_phi_reg_pp0_iter0_mm_in_valid_3_i_reg_1134;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158 <= {{pe_req_q_fifo_V_2_dout[63:36]}};
    end else if ((((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158 <= ap_phi_mux_pe2mm_count_2_i_1_phi_fu_623_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158 <= ap_phi_reg_pp0_iter0_pe2mm_count_2_i_2_reg_1158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((icmp_ln50_fu_1501_p2 == 1'd0) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689 <= ap_phi_mux_empty_n_1_phi_fu_404_p8;
        end else if (((icmp_ln50_fu_1501_p2 == 1'd0) & (pe_in_valid_load_load_fu_1484_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689 <= ap_sig_allocacmp_pe_in_valid_load;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689 <= ap_phi_reg_pp0_iter0_pe_in_valid_1_i_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_304)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950 <= pe_out_q_fifo_V_0_full_n;
        end else if ((1'b1 == ap_condition_659)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950 <= ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950 <= ap_phi_reg_pp0_iter0_pe_out_ready_0_3_reg_950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_575)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_6_reg_779 <= ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_6_reg_779 <= ap_phi_reg_pp0_iter0_pe_out_ready_0_6_reg_779;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_9_reg_1123 <= ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_0_9_reg_1123 <= ap_phi_reg_pp0_iter0_pe_out_ready_0_9_reg_1123;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_310)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960 <= pe_out_q_fifo_V_1_full_n;
        end else if ((1'b1 == ap_condition_665)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960 <= ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960 <= ap_phi_reg_pp0_iter0_pe_out_ready_1_3_reg_960;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_575)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_6_reg_759 <= ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_6_reg_759 <= ap_phi_reg_pp0_iter0_pe_out_ready_1_6_reg_759;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_9_reg_1112 <= ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_1_9_reg_1112 <= ap_phi_reg_pp0_iter0_pe_out_ready_1_9_reg_1112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_316)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970 <= pe_out_q_fifo_V_2_full_n;
        end else if ((1'b1 == ap_condition_671)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970 <= ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970 <= ap_phi_reg_pp0_iter0_pe_out_ready_2_3_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_575)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_6_reg_739 <= ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_6_reg_739 <= ap_phi_reg_pp0_iter0_pe_out_ready_2_6_reg_739;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_9_reg_1101 <= ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_2_9_reg_1101 <= ap_phi_reg_pp0_iter0_pe_out_ready_2_9_reg_1101;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_322)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980 <= pe_out_q_fifo_V_3_full_n;
        end else if ((1'b1 == ap_condition_677)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980 <= ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980 <= ap_phi_reg_pp0_iter0_pe_out_ready_3_3_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_575)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_6_reg_719 <= ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_6_reg_719 <= ap_phi_reg_pp0_iter0_pe_out_ready_3_6_reg_719;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_9_reg_1090 <= ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pe_out_ready_3_9_reg_1090 <= ap_phi_reg_pp0_iter0_pe_out_ready_3_9_reg_1090;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        mm2pe_count_0_i_reg_364 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mm2pe_count_0_i_reg_364 <= ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        mm_in_valid_0_i_reg_352 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mm_in_valid_0_i_reg_352 <= ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            mm_in_valid_1_i_reg_466 <= grp_nbread_fu_218_p2_0;
        end else if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            mm_in_valid_1_i_reg_466 <= ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4;
        end else if ((1'b1 == 1'b1)) begin
            mm_in_valid_1_i_reg_466 <= ap_phi_reg_pp0_iter0_mm_in_valid_1_i_reg_466;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe2mm_count_0_i_reg_376 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe2mm_count_0_i_reg_376 <= ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1823_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_0_i_fu_170 <= 3'd3;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (p_vld4_fu_1823_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        pe_0_i_fu_170 <= ap_phi_mux_pe_2_i_2_phi_fu_678_p6;
    end else if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe_0_i_fu_170 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2057 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_in_valid_fu_174 <= ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4;
    end else if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe_in_valid_fu_174 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe_out_ready_0_2_reg_331 <= pe_out_ready_0_s_fu_1387_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_out_ready_0_2_reg_331 <= ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_444)) begin
            pe_out_ready_0_5_reg_437 <= pe_out_q_fifo_V_3_full_n;
        end else if ((1'b1 == ap_condition_441)) begin
            pe_out_ready_0_5_reg_437 <= pe_out_q_fifo_V_2_full_n;
        end else if ((1'b1 == ap_condition_438)) begin
            pe_out_ready_0_5_reg_437 <= pe_out_q_fifo_V_1_full_n;
        end else if ((1'b1 == ap_condition_435)) begin
            pe_out_ready_0_5_reg_437 <= pe_out_q_fifo_V_0_full_n;
        end else if ((1'b1 == 1'b1)) begin
            pe_out_ready_0_5_reg_437 <= ap_phi_reg_pp0_iter0_pe_out_ready_0_5_reg_437;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe_out_ready_1_2_reg_321 <= pe_out_ready_1_s_fu_1401_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_out_ready_1_2_reg_321 <= ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe_out_ready_2_2_reg_311 <= pe_out_ready_2_s_fu_1415_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_out_ready_2_2_reg_311 <= ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        pe_out_ready_3_2_reg_301 <= pe_out_ready_3_s_fu_1429_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_out_ready_3_2_reg_301 <= ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_valid_0_i_fu_190 <= ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6;
    end else if (((p_vld4_fu_1823_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_valid_0_i_fu_190 <= 1'd1;
    end else if (((icmp_ln50_fu_1501_p2 == 1'd0) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_valid_0_i_fu_190 <= xor_ln109_fu_1641_p2;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (p_vld4_fu_1823_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        pe_req_valid_0_i_fu_190 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_520)) begin
            pe_req_valid_2_i_2_reg_660 <= 1'd0;
        end else if ((1'b1 == ap_condition_344)) begin
            pe_req_valid_2_i_2_reg_660 <= 1'd1;
        end else if (((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            pe_req_valid_2_i_2_reg_660 <= ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6;
        end else if ((1'b1 == 1'b1)) begin
            pe_req_valid_2_i_2_reg_660 <= ap_phi_reg_pp0_iter0_pe_req_valid_2_i_2_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_1443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln37_reg_290 <= add_ln37_fu_1381_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_ln37_reg_290 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0))) begin
            phi_ln96_reg_426 <= grp_nbread_fu_218_p2_0;
        end else if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd0))) begin
            phi_ln96_reg_426 <= ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4;
        end else if ((1'b1 == 1'b1)) begin
            phi_ln96_reg_426 <= ap_phi_reg_pp0_iter0_phi_ln96_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0))) begin
            tmp_val_data_V_2_reg_415 <= select_ln75_2_fu_1579_p3;
        end else if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd0))) begin
            tmp_val_data_V_2_reg_415 <= ap_phi_mux_mm_in_0_phi_fu_345_p4;
        end else if ((1'b1 == 1'b1)) begin
            tmp_val_data_V_2_reg_415 <= ap_phi_reg_pp0_iter0_tmp_val_data_V_2_reg_415;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            tmp_val_data_V_reg_455 <= select_ln75_fu_1660_p3;
        end else if (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
            tmp_val_data_V_reg_455 <= ap_phi_mux_mm_in_0_phi_fu_345_p4;
        end else if ((1'b1 == 1'b1)) begin
            tmp_val_data_V_reg_455 <= ap_phi_reg_pp0_iter0_tmp_val_data_V_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1823_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_val_length_fu_182 <= {{pe_req_q_fifo_V_3_dout[63:32]}};
    end else if ((((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (p_vld4_fu_1823_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_val_length_fu_182 <= ap_phi_mux_pe_req_1_2_2_phi_fu_637_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1823_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_val_offset_fu_178 <= trunc_ln166_3_fu_1831_p1;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (p_vld4_fu_1823_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_val_offset_fu_178 <= ap_phi_mux_pe_req_0_2_2_phi_fu_650_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln96_reg_2065 <= and_ln96_fu_1594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln50_reg_2057 <= icmp_ln50_fu_1501_p2;
        pe_req_valid_0_i_load_reg_2053 <= pe_req_valid_0_i_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((p_vld4_fu_1823_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln75_3_reg_2124 <= {{pe_req_q_fifo_V_3_dout[63:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mm_in_0_reg_341 <= ap_phi_mux_mm_in_5_phi_fu_1263_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_vld4_reg_2120 <= pe_req_q_fifo_V_3_read_nbread_fu_277_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pe_out_ready_0_0_fu_154 <= pe_out_ready_0_s_fu_1387_p6;
        pe_out_ready_1_0_fu_158 <= pe_out_ready_1_s_fu_1401_p6;
        pe_out_ready_2_0_fu_162 <= pe_out_ready_2_s_fu_1415_p6;
        pe_out_ready_3_0_fu_166 <= pe_out_ready_3_s_fu_1429_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln96_fu_1594_p2) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_2074 <= tmp_2_fu_1604_p6;
        trunc_ln97_reg_2069 <= trunc_ln97_fu_1600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_val_data_V_1_fu_186 <= select_ln75_1_fu_1558_p3;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_fu_1501_p2 == 1'd0) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0))) begin
        if ((trunc_ln165_fu_1507_p1 == 2'd0)) begin
            ap_phi_mux_empty_n_1_phi_fu_404_p8 = pe_in_q_fifo_V_0_read_nbread_fu_206_p2_0;
        end else if ((trunc_ln165_fu_1507_p1 == 2'd1)) begin
            ap_phi_mux_empty_n_1_phi_fu_404_p8 = pe_in_q_fifo_V_1_read_nbread_fu_200_p2_0;
        end else if ((trunc_ln165_fu_1507_p1 == 2'd2)) begin
            ap_phi_mux_empty_n_1_phi_fu_404_p8 = pe_in_q_fifo_V_2_read_nbread_fu_194_p2_0;
        end else if ((trunc_ln165_fu_1507_p1 == 2'd3)) begin
            ap_phi_mux_empty_n_1_phi_fu_404_p8 = pe_in_q_fifo_V_3_read_nbread_fu_212_p2_0;
        end else begin
            ap_phi_mux_empty_n_1_phi_fu_404_p8 = ap_phi_reg_pp0_iter0_empty_n_1_reg_401;
        end
    end else begin
        ap_phi_mux_empty_n_1_phi_fu_404_p8 = ap_phi_reg_pp0_iter0_empty_n_1_reg_401;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_mm2pe_count_0_i_phi_fu_368_p4 = ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10;
    end else begin
        ap_phi_mux_mm2pe_count_0_i_phi_fu_368_p4 = mm2pe_count_0_i_reg_364;
    end
end

always @ (*) begin
    if (((p_vld5_fu_1705_p1 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
        ap_phi_mux_mm2pe_count_2_i_0_phi_fu_528_p6 = zext_ln75_fu_1740_p1;
    end else if ((((icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1)) | ((p_vld5_fu_1705_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0)))) begin
        ap_phi_mux_mm2pe_count_2_i_0_phi_fu_528_p6 = ap_phi_mux_mm2pe_count_0_i_phi_fu_368_p4;
    end else begin
        ap_phi_mux_mm2pe_count_2_i_0_phi_fu_528_p6 = ap_phi_reg_pp0_iter0_mm2pe_count_2_i_0_reg_525;
    end
end

always @ (*) begin
    if (((p_vld6_fu_1745_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_mm2pe_count_2_i_1_phi_fu_609_p6 = zext_ln75_1_fu_1780_p1;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (p_vld6_fu_1745_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_mm2pe_count_2_i_1_phi_fu_609_p6 = ap_phi_mux_mm2pe_count_2_i_0_phi_fu_528_p6;
    end else begin
        ap_phi_mux_mm2pe_count_2_i_1_phi_fu_609_p6 = ap_phi_reg_pp0_iter0_mm2pe_count_2_i_1_reg_606;
    end
end

always @ (*) begin
    if (((tmp_7_fu_1914_p6 == 1'd1) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_mm2pe_count_4_i_phi_fu_940_p6 = mm2pe_count_fu_1927_p2;
    end else if ((((1'd0 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((1'd1 == and_ln96_reg_2065) & (tmp_7_fu_1914_p6 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_mm2pe_count_4_i_phi_fu_940_p6 = mm2pe_count_0_i_reg_364;
    end else begin
        ap_phi_mux_mm2pe_count_4_i_phi_fu_940_p6 = ap_phi_reg_pp0_iter1_mm2pe_count_4_i_reg_937;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10 = ap_phi_mux_mm2pe_count_4_i_phi_fu_940_p6;
    end else if (((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0))) begin
        ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10 = zext_ln75_3_fu_1945_p1;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10 = ap_phi_reg_pp0_iter1_mm2pe_count_2_i_2_reg_1145;
    end else begin
        ap_phi_mux_mm2pe_count_5_i_phi_fu_1307_p10 = ap_phi_reg_pp0_iter1_mm2pe_count_5_i_reg_1303;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_mm_in_0_phi_fu_345_p4 = ap_phi_mux_mm_in_5_phi_fu_1263_p10;
    end else begin
        ap_phi_mux_mm_in_0_phi_fu_345_p4 = mm_in_0_reg_341;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_mm_in_5_phi_fu_1263_p10 = tmp_val_data_V_2_reg_415;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_mm_in_5_phi_fu_1263_p10 = tmp_val_data_V_reg_455;
    end else begin
        ap_phi_mux_mm_in_5_phi_fu_1263_p10 = ap_phi_reg_pp0_iter1_mm_in_5_reg_1259;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 = ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10;
    end else begin
        ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 = mm_in_valid_0_i_reg_352;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd1)) begin
        if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0)) begin
            ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 = grp_nbread_fu_218_p2_0;
        end else if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1)) begin
            ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 = ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4;
        end else begin
            ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 = ap_phi_reg_pp0_iter0_mm_in_valid_1_i_reg_466;
        end
    end else begin
        ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 = ap_phi_reg_pp0_iter0_mm_in_valid_1_i_reg_466;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)))) begin
        ap_phi_mux_mm_in_valid_2_i_phi_fu_1073_p10 = 1'd1;
    end else if (((ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_mm_in_valid_2_i_phi_fu_1073_p10 = 1'd0;
    end else begin
        ap_phi_mux_mm_in_valid_2_i_phi_fu_1073_p10 = ap_phi_reg_pp0_iter1_mm_in_valid_2_i_reg_1070;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_mm_in_valid_3_i_phi_fu_1137_p4 = ap_phi_mux_mm_in_valid_2_i_phi_fu_1073_p10;
    end else begin
        ap_phi_mux_mm_in_valid_3_i_phi_fu_1137_p4 = ap_phi_reg_pp0_iter1_mm_in_valid_3_i_reg_1134;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if (((1'd1 == and_ln96_reg_2065) & (tmp_7_fu_1914_p6 == 1'd0))) begin
            ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6 = 1'd1;
        end else if (((tmp_7_fu_1914_p6 == 1'd1) & (1'd1 == and_ln96_reg_2065))) begin
            ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6 = 1'd0;
        end else if ((1'd0 == and_ln96_reg_2065)) begin
            ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6 = phi_ln96_reg_426;
        end else begin
            ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6 = ap_phi_reg_pp0_iter1_mm_in_valid_6_i_reg_923;
        end
    end else begin
        ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6 = ap_phi_reg_pp0_iter1_mm_in_valid_6_i_reg_923;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10 = ap_phi_mux_mm_in_valid_6_i_phi_fu_926_p6;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10 = ap_phi_mux_mm_in_valid_3_i_phi_fu_1137_p4;
    end else begin
        ap_phi_mux_mm_in_valid_7_i_phi_fu_1285_p10 = ap_phi_reg_pp0_iter1_mm_in_valid_7_i_reg_1281;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_pe2mm_count_0_i_phi_fu_380_p4 = ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10;
    end else begin
        ap_phi_mux_pe2mm_count_0_i_phi_fu_380_p4 = pe2mm_count_0_i_reg_376;
    end
end

always @ (*) begin
    if (((p_vld5_fu_1705_p1 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
        ap_phi_mux_pe2mm_count_2_i_0_phi_fu_541_p6 = {{pe_req_q_fifo_V_0_dout[63:36]}};
    end else if ((((icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1)) | ((p_vld5_fu_1705_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0)))) begin
        ap_phi_mux_pe2mm_count_2_i_0_phi_fu_541_p6 = 28'd0;
    end else begin
        ap_phi_mux_pe2mm_count_2_i_0_phi_fu_541_p6 = ap_phi_reg_pp0_iter0_pe2mm_count_2_i_0_reg_538;
    end
end

always @ (*) begin
    if (((p_vld6_fu_1745_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe2mm_count_2_i_1_phi_fu_623_p6 = {{pe_req_q_fifo_V_1_dout[63:36]}};
    end else if ((((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (p_vld6_fu_1745_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe2mm_count_2_i_1_phi_fu_623_p6 = ap_phi_mux_pe2mm_count_2_i_0_phi_fu_541_p6;
    end else begin
        ap_phi_mux_pe2mm_count_2_i_1_phi_fu_623_p6 = ap_phi_reg_pp0_iter0_pe2mm_count_2_i_1_reg_620;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if ((ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4 == 1'd1)) begin
            ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4 = select_ln85_fu_1905_p3;
        end else if ((ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4 == 1'd0)) begin
            ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4 = pe2mm_count_0_i_reg_376;
        end else begin
            ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4 = ap_phi_reg_pp0_iter1_pe2mm_count_4_i_reg_709;
        end
    end else begin
        ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4 = ap_phi_reg_pp0_iter1_pe2mm_count_4_i_reg_709;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10 = ap_phi_mux_pe2mm_count_4_i_phi_fu_712_p4;
    end else if (((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0))) begin
        ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10 = zext_ln75_3_fu_1945_p1;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10 = zext_ln72_fu_1939_p1;
    end else begin
        ap_phi_mux_pe2mm_count_5_i_phi_fu_1328_p10 = ap_phi_reg_pp0_iter1_pe2mm_count_5_i_reg_1324;
    end
end

always @ (*) begin
    if (((p_vld5_fu_1705_p1 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
        ap_phi_mux_pe_2_i_0_phi_fu_516_p6 = 3'd0;
    end else if ((((icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1)) | ((p_vld5_fu_1705_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0)))) begin
        ap_phi_mux_pe_2_i_0_phi_fu_516_p6 = pe_0_i_fu_170;
    end else begin
        ap_phi_mux_pe_2_i_0_phi_fu_516_p6 = ap_phi_reg_pp0_iter0_pe_2_i_0_reg_513;
    end
end

always @ (*) begin
    if (((p_vld6_fu_1745_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe_2_i_1_phi_fu_595_p6 = 3'd1;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (p_vld6_fu_1745_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe_2_i_1_phi_fu_595_p6 = ap_phi_mux_pe_2_i_0_phi_fu_516_p6;
    end else begin
        ap_phi_mux_pe_2_i_1_phi_fu_595_p6 = ap_phi_reg_pp0_iter0_pe_2_i_1_reg_592;
    end
end

always @ (*) begin
    if (((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe_2_i_2_phi_fu_678_p6 = 3'd2;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe_2_i_2_phi_fu_678_p6 = ap_phi_mux_pe_2_i_1_phi_fu_595_p6;
    end else begin
        ap_phi_mux_pe_2_i_2_phi_fu_678_p6 = ap_phi_reg_pp0_iter0_pe_2_i_2_reg_675;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if ((ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4 == 1'd1)) begin
            ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4 = xor_ln85_fu_1898_p2;
        end else if ((ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4 == 1'd0)) begin
            ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4 = ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689;
        end else begin
            ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4 = ap_phi_reg_pp0_iter1_pe_in_valid_3_i_reg_699;
        end
    end else begin
        ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4 = ap_phi_reg_pp0_iter1_pe_in_valid_3_i_reg_699;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10 = ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10 = ap_phi_mux_pe_out_ready_0_9_phi_fu_1126_p4;
    end else begin
        ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_0_10_reg_1237;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4 = ap_phi_mux_pe_out_ready_0_10_phi_fu_1241_p10;
    end else begin
        ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4 = pe_out_ready_0_2_reg_331;
    end
end

always @ (*) begin
    if (((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950;
    end else if ((((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10 = 1'd1;
    end else if (((ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10 = 1'd0;
    end else begin
        ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_0_4_reg_1050;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10 = pe_out_ready_0_5_reg_437;
    end else if ((((trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10 = pe_out_ready_0_2_reg_331;
    end else begin
        ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_0_6_reg_779;
    end
end

always @ (*) begin
    if (((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_0_7_phi_fu_853_p8 = 1'd0;
    end else if ((((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_0_7_phi_fu_853_p8 = ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10;
    end else begin
        ap_phi_mux_pe_out_ready_0_7_phi_fu_853_p8 = ap_phi_reg_pp0_iter1_pe_out_ready_0_7_reg_850;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if (((1'd1 == and_ln96_reg_2065) & (tmp_7_fu_1914_p6 == 1'd0))) begin
            ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6 = ap_phi_mux_pe_out_ready_0_6_phi_fu_782_p10;
        end else if (((tmp_7_fu_1914_p6 == 1'd1) & (1'd1 == and_ln96_reg_2065))) begin
            ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6 = ap_phi_mux_pe_out_ready_0_7_phi_fu_853_p8;
        end else if ((1'd0 == and_ln96_reg_2065)) begin
            ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6 = pe_out_ready_0_2_reg_331;
        end else begin
            ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_0_8_reg_909;
        end
    end else begin
        ap_phi_mux_pe_out_ready_0_8_phi_fu_912_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_0_8_reg_909;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_0_9_phi_fu_1126_p4 = ap_phi_mux_pe_out_ready_0_4_phi_fu_1053_p10;
    end else begin
        ap_phi_mux_pe_out_ready_0_9_phi_fu_1126_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_0_9_reg_1123;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10 = ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10 = ap_phi_mux_pe_out_ready_1_9_phi_fu_1115_p4;
    end else begin
        ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_1_10_reg_1215;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4 = ap_phi_mux_pe_out_ready_1_10_phi_fu_1219_p10;
    end else begin
        ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4 = pe_out_ready_1_2_reg_321;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960;
    end else if ((((ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10 = 1'd1;
    end else if (((ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10 = 1'd0;
    end else begin
        ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_1_4_reg_1030;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10 = pe_out_ready_0_5_reg_437;
    end else if ((((trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10 = pe_out_ready_1_2_reg_321;
    end else begin
        ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_1_6_reg_759;
    end
end

always @ (*) begin
    if (((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_1_7_phi_fu_836_p8 = 1'd0;
    end else if ((((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_1_7_phi_fu_836_p8 = ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10;
    end else begin
        ap_phi_mux_pe_out_ready_1_7_phi_fu_836_p8 = ap_phi_reg_pp0_iter1_pe_out_ready_1_7_reg_833;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if (((1'd1 == and_ln96_reg_2065) & (tmp_7_fu_1914_p6 == 1'd0))) begin
            ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6 = ap_phi_mux_pe_out_ready_1_6_phi_fu_762_p10;
        end else if (((tmp_7_fu_1914_p6 == 1'd1) & (1'd1 == and_ln96_reg_2065))) begin
            ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6 = ap_phi_mux_pe_out_ready_1_7_phi_fu_836_p8;
        end else if ((1'd0 == and_ln96_reg_2065)) begin
            ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6 = pe_out_ready_1_2_reg_321;
        end else begin
            ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_1_8_reg_895;
        end
    end else begin
        ap_phi_mux_pe_out_ready_1_8_phi_fu_898_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_1_8_reg_895;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_1_9_phi_fu_1115_p4 = ap_phi_mux_pe_out_ready_1_4_phi_fu_1033_p10;
    end else begin
        ap_phi_mux_pe_out_ready_1_9_phi_fu_1115_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_1_9_reg_1112;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10 = ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10 = ap_phi_mux_pe_out_ready_2_9_phi_fu_1104_p4;
    end else begin
        ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_2_10_reg_1193;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4 = ap_phi_mux_pe_out_ready_2_10_phi_fu_1197_p10;
    end else begin
        ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4 = pe_out_ready_2_2_reg_311;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970;
    end else if (((ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10 = 1'd1;
    end else if (((ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10 = 1'd0;
    end else begin
        ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_2_4_reg_1010;
    end
end

always @ (*) begin
    if (((trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10 = pe_out_ready_0_5_reg_437;
    end else if ((((trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10 = pe_out_ready_2_2_reg_311;
    end else begin
        ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_2_6_reg_739;
    end
end

always @ (*) begin
    if (((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_2_7_phi_fu_819_p8 = 1'd0;
    end else if ((((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_2_7_phi_fu_819_p8 = ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10;
    end else begin
        ap_phi_mux_pe_out_ready_2_7_phi_fu_819_p8 = ap_phi_reg_pp0_iter1_pe_out_ready_2_7_reg_816;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if (((1'd1 == and_ln96_reg_2065) & (tmp_7_fu_1914_p6 == 1'd0))) begin
            ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6 = ap_phi_mux_pe_out_ready_2_6_phi_fu_742_p10;
        end else if (((tmp_7_fu_1914_p6 == 1'd1) & (1'd1 == and_ln96_reg_2065))) begin
            ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6 = ap_phi_mux_pe_out_ready_2_7_phi_fu_819_p8;
        end else if ((1'd0 == and_ln96_reg_2065)) begin
            ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6 = pe_out_ready_2_2_reg_311;
        end else begin
            ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_2_8_reg_881;
        end
    end else begin
        ap_phi_mux_pe_out_ready_2_8_phi_fu_884_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_2_8_reg_881;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_2_9_phi_fu_1104_p4 = ap_phi_mux_pe_out_ready_2_4_phi_fu_1013_p10;
    end else begin
        ap_phi_mux_pe_out_ready_2_9_phi_fu_1104_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_2_9_reg_1101;
    end
end

always @ (*) begin
    if ((((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd0) & (pe_req_valid_0_i_load_reg_2053 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10 = ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6;
    end else if ((((p_vld4_reg_2120 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((p_vld4_reg_2120 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd0)) | ((icmp_ln50_reg_2057 == 1'd1) & (pe_req_valid_2_i_2_reg_660 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10 = ap_phi_mux_pe_out_ready_3_9_phi_fu_1093_p4;
    end else begin
        ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_3_10_reg_1171;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4 = ap_phi_mux_pe_out_ready_3_10_phi_fu_1175_p10;
    end else begin
        ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4 = pe_out_ready_3_2_reg_301;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)) | ((ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd0) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1)))) begin
        ap_phi_mux_pe_out_ready_3_4_phi_fu_993_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980;
    end else if (((ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 == 1'd1) & (icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_3_4_phi_fu_993_p10 = 1'd0;
    end else begin
        ap_phi_mux_pe_out_ready_3_4_phi_fu_993_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_3_4_reg_990;
    end
end

always @ (*) begin
    if ((((trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)) | ((trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10 = pe_out_ready_3_2_reg_301;
    end else if (((trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (tmp_2_reg_2074 == 1'd0) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10 = pe_out_ready_0_5_reg_437;
    end else begin
        ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10 = ap_phi_reg_pp0_iter1_pe_out_ready_3_6_reg_719;
    end
end

always @ (*) begin
    if ((((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd0) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd1) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)) | ((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd2) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0)))) begin
        ap_phi_mux_pe_out_ready_3_7_phi_fu_802_p8 = ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10;
    end else if (((tmp_7_fu_1914_p6 == 1'd1) & (trunc_ln97_reg_2069 == 2'd3) & (1'd1 == and_ln96_reg_2065) & (icmp_ln50_reg_2057 == 1'd0))) begin
        ap_phi_mux_pe_out_ready_3_7_phi_fu_802_p8 = 1'd0;
    end else begin
        ap_phi_mux_pe_out_ready_3_7_phi_fu_802_p8 = ap_phi_reg_pp0_iter1_pe_out_ready_3_7_reg_799;
    end
end

always @ (*) begin
    if ((icmp_ln50_reg_2057 == 1'd0)) begin
        if (((1'd1 == and_ln96_reg_2065) & (tmp_7_fu_1914_p6 == 1'd0))) begin
            ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6 = ap_phi_mux_pe_out_ready_3_6_phi_fu_722_p10;
        end else if (((tmp_7_fu_1914_p6 == 1'd1) & (1'd1 == and_ln96_reg_2065))) begin
            ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6 = ap_phi_mux_pe_out_ready_3_7_phi_fu_802_p8;
        end else if ((1'd0 == and_ln96_reg_2065)) begin
            ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6 = pe_out_ready_3_2_reg_301;
        end else begin
            ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_3_8_reg_867;
        end
    end else begin
        ap_phi_mux_pe_out_ready_3_8_phi_fu_870_p6 = ap_phi_reg_pp0_iter1_pe_out_ready_3_8_reg_867;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_2057 == 1'd1) & (mm_in_valid_1_i_reg_466 == 1'd1))) begin
        ap_phi_mux_pe_out_ready_3_9_phi_fu_1093_p4 = ap_phi_mux_pe_out_ready_3_4_phi_fu_993_p10;
    end else begin
        ap_phi_mux_pe_out_ready_3_9_phi_fu_1093_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_3_9_reg_1090;
    end
end

always @ (*) begin
    if (((p_vld5_fu_1705_p1 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
        ap_phi_mux_pe_req_0_2_0_phi_fu_491_p6 = trunc_ln166_fu_1713_p1;
    end else if ((((icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1)) | ((p_vld5_fu_1705_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0)))) begin
        ap_phi_mux_pe_req_0_2_0_phi_fu_491_p6 = tmp_val_offset_fu_178;
    end else begin
        ap_phi_mux_pe_req_0_2_0_phi_fu_491_p6 = ap_phi_reg_pp0_iter0_pe_req_0_2_0_reg_488;
    end
end

always @ (*) begin
    if (((p_vld6_fu_1745_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe_req_0_2_1_phi_fu_567_p6 = trunc_ln166_1_fu_1753_p1;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (p_vld6_fu_1745_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe_req_0_2_1_phi_fu_567_p6 = ap_phi_mux_pe_req_0_2_0_phi_fu_491_p6;
    end else begin
        ap_phi_mux_pe_req_0_2_1_phi_fu_567_p6 = ap_phi_reg_pp0_iter0_pe_req_0_2_1_reg_564;
    end
end

always @ (*) begin
    if (((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe_req_0_2_2_phi_fu_650_p6 = trunc_ln166_2_fu_1793_p1;
    end else if ((((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe_req_0_2_2_phi_fu_650_p6 = ap_phi_mux_pe_req_0_2_1_phi_fu_567_p6;
    end else begin
        ap_phi_mux_pe_req_0_2_2_phi_fu_650_p6 = ap_phi_reg_pp0_iter0_pe_req_0_2_2_reg_647;
    end
end

always @ (*) begin
    if (((p_vld5_fu_1705_p1 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
        ap_phi_mux_pe_req_1_2_0_phi_fu_480_p6 = {{pe_req_q_fifo_V_0_dout[63:32]}};
    end else if ((((icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1)) | ((p_vld5_fu_1705_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0)))) begin
        ap_phi_mux_pe_req_1_2_0_phi_fu_480_p6 = tmp_val_length_fu_182;
    end else begin
        ap_phi_mux_pe_req_1_2_0_phi_fu_480_p6 = ap_phi_reg_pp0_iter0_pe_req_1_2_0_reg_477;
    end
end

always @ (*) begin
    if (((p_vld6_fu_1745_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe_req_1_2_1_phi_fu_554_p6 = {{pe_req_q_fifo_V_1_dout[63:32]}};
    end else if ((((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (p_vld6_fu_1745_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe_req_1_2_1_phi_fu_554_p6 = ap_phi_mux_pe_req_1_2_0_phi_fu_480_p6;
    end else begin
        ap_phi_mux_pe_req_1_2_1_phi_fu_554_p6 = ap_phi_reg_pp0_iter0_pe_req_1_2_1_reg_551;
    end
end

always @ (*) begin
    if (((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1))) begin
        ap_phi_mux_pe_req_1_2_2_phi_fu_637_p6 = {{pe_req_q_fifo_V_2_dout[63:32]}};
    end else if ((((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1)) | ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1)))) begin
        ap_phi_mux_pe_req_1_2_2_phi_fu_637_p6 = ap_phi_mux_pe_req_1_2_1_phi_fu_554_p6;
    end else begin
        ap_phi_mux_pe_req_1_2_2_phi_fu_637_p6 = ap_phi_reg_pp0_iter0_pe_req_1_2_2_reg_634;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd1)) begin
        if (((p_vld5_fu_1705_p1 == 1'd0) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
            ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 = 1'd0;
        end else if (((p_vld5_fu_1705_p1 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0))) begin
            ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 = 1'd1;
        end else if ((pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1)) begin
            ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 = pe_req_valid_0_i_fu_190;
        end else begin
            ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 = ap_phi_reg_pp0_iter0_pe_req_valid_2_i_0_reg_499;
        end
    end else begin
        ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 = ap_phi_reg_pp0_iter0_pe_req_valid_2_i_0_reg_499;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd1)) begin
        if (((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (p_vld6_fu_1745_p1 == 1'd0))) begin
            ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 = 1'd0;
        end else if (((p_vld6_fu_1745_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0))) begin
            ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 = 1'd1;
        end else if ((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd1)) begin
            ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 = ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6;
        end else begin
            ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 = ap_phi_reg_pp0_iter0_pe_req_valid_2_i_1_reg_577;
        end
    end else begin
        ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 = ap_phi_reg_pp0_iter0_pe_req_valid_2_i_1_reg_577;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd1)) begin
        if (((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0))) begin
            ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 = 1'd0;
        end else if (((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0))) begin
            ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 = 1'd1;
        end else if ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd1)) begin
            ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 = ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6;
        end else begin
            ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 = ap_phi_reg_pp0_iter0_pe_req_valid_2_i_2_reg_660;
        end
    end else begin
        ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 = ap_phi_reg_pp0_iter0_pe_req_valid_2_i_2_reg_660;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd0)) begin
        if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0)) begin
            ap_phi_mux_phi_ln96_phi_fu_429_p4 = grp_nbread_fu_218_p2_0;
        end else if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1)) begin
            ap_phi_mux_phi_ln96_phi_fu_429_p4 = ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4;
        end else begin
            ap_phi_mux_phi_ln96_phi_fu_429_p4 = ap_phi_reg_pp0_iter0_phi_ln96_reg_426;
        end
    end else begin
        ap_phi_mux_phi_ln96_phi_fu_429_p4 = ap_phi_reg_pp0_iter0_phi_ln96_reg_426;
    end
end

always @ (*) begin
    if (((icmp_ln50_fu_1501_p2 == 1'd0) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0))) begin
        if ((trunc_ln165_fu_1507_p1 == 2'd0)) begin
            ap_phi_mux_tmp_3_0_phi_fu_391_p8 = pe_in_q_fifo_V_0_dout;
        end else if ((trunc_ln165_fu_1507_p1 == 2'd1)) begin
            ap_phi_mux_tmp_3_0_phi_fu_391_p8 = pe_in_q_fifo_V_1_dout;
        end else if ((trunc_ln165_fu_1507_p1 == 2'd2)) begin
            ap_phi_mux_tmp_3_0_phi_fu_391_p8 = pe_in_q_fifo_V_2_dout;
        end else if ((trunc_ln165_fu_1507_p1 == 2'd3)) begin
            ap_phi_mux_tmp_3_0_phi_fu_391_p8 = pe_in_q_fifo_V_3_dout;
        end else begin
            ap_phi_mux_tmp_3_0_phi_fu_391_p8 = ap_phi_reg_pp0_iter0_tmp_3_0_reg_388;
        end
    end else begin
        ap_phi_mux_tmp_3_0_phi_fu_391_p8 = ap_phi_reg_pp0_iter0_tmp_3_0_reg_388;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd0)) begin
        if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0)) begin
            ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4 = select_ln75_2_fu_1579_p3;
        end else if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1)) begin
            ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4 = ap_phi_mux_mm_in_0_phi_fu_345_p4;
        end else begin
            ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4 = ap_phi_reg_pp0_iter0_tmp_val_data_V_2_reg_415;
        end
    end else begin
        ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4 = ap_phi_reg_pp0_iter0_tmp_val_data_V_2_reg_415;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_1501_p2 == 1'd1)) begin
        if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0)) begin
            ap_phi_mux_tmp_val_data_V_phi_fu_458_p4 = select_ln75_fu_1660_p3;
        end else if ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd1)) begin
            ap_phi_mux_tmp_val_data_V_phi_fu_458_p4 = ap_phi_mux_mm_in_0_phi_fu_345_p4;
        end else begin
            ap_phi_mux_tmp_val_data_V_phi_fu_458_p4 = ap_phi_reg_pp0_iter0_tmp_val_data_V_reg_455;
        end
    end else begin
        ap_phi_mux_tmp_val_data_V_phi_fu_458_p4 = ap_phi_reg_pp0_iter0_tmp_val_data_V_reg_455;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln50_reg_2057 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_pe_in_valid_load = ap_phi_mux_pe_in_valid_3_i_phi_fu_702_p4;
    end else begin
        ap_sig_allocacmp_pe_in_valid_load = pe_in_valid_fu_174;
    end
end

always @ (*) begin
    if (((mm_in_q_fifo_V_empty_n == 1'b1) & (((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_mm_in_valid_0_i_phi_fu_356_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (mm_in_q_fifo_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        mm_in_q_fifo_V_read = 1'b1;
    end else begin
        mm_in_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4 == 1'd1) & (icmp_ln50_reg_2057 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (mm_out_q_fifo_V_full_n == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mm_out_q_fifo_V_write = 1'b1;
    end else begin
        mm_out_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_fu_1501_p2 == 1'd0) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (mm_req_q_fifo_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mm_req_q_fifo_V_write = 1'b1;
    end else begin
        mm_req_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_fu_1507_p1 == 2'd0) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0) & (pe_in_q_fifo_V_0_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_in_q_fifo_V_0_read = 1'b1;
    end else begin
        pe_in_q_fifo_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_fu_1507_p1 == 2'd1) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0) & (pe_in_q_fifo_V_1_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_in_q_fifo_V_1_read = 1'b1;
    end else begin
        pe_in_q_fifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_fu_1507_p1 == 2'd2) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0) & (pe_in_q_fifo_V_2_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_in_q_fifo_V_2_read = 1'b1;
    end else begin
        pe_in_q_fifo_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln165_fu_1507_p1 == 2'd3) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_in_valid_load_load_fu_1484_p1 == 1'd0) & (pe_in_q_fifo_V_3_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_in_q_fifo_V_3_read = 1'b1;
    end else begin
        pe_in_q_fifo_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_870)) begin
        if ((1'b1 == ap_condition_304)) begin
            pe_out_q_fifo_V_0_din = tmp_1_fu_1669_p3;
        end else if ((1'b1 == ap_condition_435)) begin
            pe_out_q_fifo_V_0_din = tmp_6_fu_1618_p3;
        end else begin
            pe_out_q_fifo_V_0_din = 'bx;
        end
    end else begin
        pe_out_q_fifo_V_0_din = 'bx;
    end
end

always @ (*) begin
    if (((pe_out_q_fifo_V_0_full_n == 1'b1) & (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln97_fu_1600_p1 == 2'd0) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_out_q_fifo_V_0_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        pe_out_q_fifo_V_0_write = 1'b1;
    end else begin
        pe_out_q_fifo_V_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_870)) begin
        if ((1'b1 == ap_condition_310)) begin
            pe_out_q_fifo_V_1_din = tmp_1_1_fu_1678_p3;
        end else if ((1'b1 == ap_condition_438)) begin
            pe_out_q_fifo_V_1_din = tmp_6_fu_1618_p3;
        end else begin
            pe_out_q_fifo_V_1_din = 'bx;
        end
    end else begin
        pe_out_q_fifo_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((pe_out_q_fifo_V_1_full_n == 1'b1) & (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln97_fu_1600_p1 == 2'd1) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_out_q_fifo_V_1_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        pe_out_q_fifo_V_1_write = 1'b1;
    end else begin
        pe_out_q_fifo_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_870)) begin
        if ((1'b1 == ap_condition_316)) begin
            pe_out_q_fifo_V_2_din = tmp_1_2_fu_1687_p3;
        end else if ((1'b1 == ap_condition_441)) begin
            pe_out_q_fifo_V_2_din = tmp_6_fu_1618_p3;
        end else begin
            pe_out_q_fifo_V_2_din = 'bx;
        end
    end else begin
        pe_out_q_fifo_V_2_din = 'bx;
    end
end

always @ (*) begin
    if (((pe_out_q_fifo_V_2_full_n == 1'b1) & (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln97_fu_1600_p1 == 2'd2) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_out_q_fifo_V_2_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        pe_out_q_fifo_V_2_write = 1'b1;
    end else begin
        pe_out_q_fifo_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_870)) begin
        if ((1'b1 == ap_condition_322)) begin
            pe_out_q_fifo_V_3_din = tmp_1_3_fu_1696_p3;
        end else if ((1'b1 == ap_condition_444)) begin
            pe_out_q_fifo_V_3_din = tmp_6_fu_1618_p3;
        end else begin
            pe_out_q_fifo_V_3_din = 'bx;
        end
    end else begin
        pe_out_q_fifo_V_3_din = 'bx;
    end
end

always @ (*) begin
    if (((pe_out_q_fifo_V_3_full_n == 1'b1) & (((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln97_fu_1600_p1 == 2'd3) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_out_q_fifo_V_3_full_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        pe_out_q_fifo_V_3_write = 1'b1;
    end else begin
        pe_out_q_fifo_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_fu_1501_p2 == 1'd1) & (pe_req_valid_0_i_load_load_fu_1497_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_req_q_fifo_V_0_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_q_fifo_V_0_read = 1'b1;
    end else begin
        pe_req_q_fifo_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_pe_req_valid_2_i_0_phi_fu_502_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_req_q_fifo_V_1_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_q_fifo_V_1_read = 1'b1;
    end else begin
        pe_req_q_fifo_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_req_q_fifo_V_2_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_q_fifo_V_2_read = 1'b1;
    end else begin
        pe_req_q_fifo_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_pe_req_valid_2_i_2_phi_fu_663_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_req_q_fifo_V_3_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_req_q_fifo_V_3_read = 1'b1;
    end else begin
        pe_req_q_fifo_V_3_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln37_fu_1443_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_fu_1381_p2 = (phi_ln37_reg_290 + 2'd1);

assign and_ln96_fu_1594_p2 = (icmp_ln96_fu_1588_p2 & ap_phi_mux_phi_ln96_phi_fu_429_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_297 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_304 = ((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_310 = ((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_316 = ((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_322 = ((ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_344 = ((p_vld8_fu_1785_p1 == 1'd1) & (ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_435 = ((trunc_ln97_fu_1600_p1 == 2'd0) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_438 = ((trunc_ln97_fu_1600_p1 == 2'd1) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_441 = ((trunc_ln97_fu_1600_p1 == 2'd2) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_444 = ((trunc_ln97_fu_1600_p1 == 2'd3) & (1'd1 == and_ln96_fu_1594_p2) & (tmp_2_fu_1604_p6 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_520 = ((ap_phi_mux_pe_req_valid_2_i_1_phi_fu_580_p6 == 1'd0) & (p_vld8_fu_1785_p1 == 1'd0) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_575 = ((tmp_2_fu_1604_p6 == 1'd1) & (1'd1 == and_ln96_fu_1594_p2) & (icmp_ln50_fu_1501_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_659 = ((ap_phi_mux_pe_out_ready_0_2_phi_fu_334_p4 == 1'd1) & (ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_665 = ((ap_phi_mux_pe_out_ready_1_2_phi_fu_324_p4 == 1'd1) & (ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_671 = ((ap_phi_mux_pe_out_ready_2_2_phi_fu_314_p4 == 1'd1) & (ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_677 = ((ap_phi_mux_pe_out_ready_3_2_phi_fu_304_p4 == 1'd1) & (ap_phi_mux_mm_in_valid_1_i_phi_fu_469_p4 == 1'd1) & (icmp_ln50_fu_1501_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_870 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_pe_in_valid_1_i_phi_fu_692_p4 = ap_phi_reg_pp0_iter1_pe_in_valid_1_i_reg_689;

assign ap_phi_mux_pe_out_ready_0_3_phi_fu_953_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_0_3_reg_950;

assign ap_phi_mux_pe_out_ready_1_3_phi_fu_963_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_1_3_reg_960;

assign ap_phi_mux_pe_out_ready_2_3_phi_fu_973_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_2_3_reg_970;

assign ap_phi_mux_pe_out_ready_3_3_phi_fu_983_p4 = ap_phi_reg_pp0_iter1_pe_out_ready_3_3_reg_980;

assign ap_phi_reg_pp0_iter0_empty_n_1_reg_401 = 'bx;

assign ap_phi_reg_pp0_iter0_mm2pe_count_2_i_0_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter0_mm2pe_count_2_i_1_reg_606 = 'bx;

assign ap_phi_reg_pp0_iter0_mm2pe_count_2_i_2_reg_1145 = 'bx;

assign ap_phi_reg_pp0_iter0_mm_in_valid_1_i_reg_466 = 'bx;

assign ap_phi_reg_pp0_iter0_mm_in_valid_3_i_reg_1134 = 'bx;

assign ap_phi_reg_pp0_iter0_pe2mm_count_2_i_0_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter0_pe2mm_count_2_i_1_reg_620 = 'bx;

assign ap_phi_reg_pp0_iter0_pe2mm_count_2_i_2_reg_1158 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_2_i_0_reg_513 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_2_i_1_reg_592 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_2_i_2_reg_675 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_in_valid_1_i_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_0_3_reg_950 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_0_5_reg_437 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_0_6_reg_779 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_0_9_reg_1123 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_1_3_reg_960 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_1_6_reg_759 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_1_9_reg_1112 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_2_3_reg_970 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_2_6_reg_739 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_2_9_reg_1101 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_3_3_reg_980 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_3_6_reg_719 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_out_ready_3_9_reg_1090 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_0_2_0_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_0_2_1_reg_564 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_0_2_2_reg_647 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_1_2_0_reg_477 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_1_2_1_reg_551 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_1_2_2_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_valid_2_i_0_reg_499 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_valid_2_i_1_reg_577 = 'bx;

assign ap_phi_reg_pp0_iter0_pe_req_valid_2_i_2_reg_660 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln96_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_3_0_reg_388 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_val_data_V_2_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_val_data_V_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter1_mm2pe_count_4_i_reg_937 = 'bx;

assign ap_phi_reg_pp0_iter1_mm2pe_count_5_i_reg_1303 = 'bx;

assign ap_phi_reg_pp0_iter1_mm_in_5_reg_1259 = 'bx;

assign ap_phi_reg_pp0_iter1_mm_in_valid_2_i_reg_1070 = 'bx;

assign ap_phi_reg_pp0_iter1_mm_in_valid_6_i_reg_923 = 'bx;

assign ap_phi_reg_pp0_iter1_mm_in_valid_7_i_reg_1281 = 'bx;

assign ap_phi_reg_pp0_iter1_pe2mm_count_4_i_reg_709 = 'bx;

assign ap_phi_reg_pp0_iter1_pe2mm_count_5_i_reg_1324 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_in_valid_3_i_reg_699 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_0_10_reg_1237 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_0_4_reg_1050 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_0_7_reg_850 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_0_8_reg_909 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_1_10_reg_1215 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_1_4_reg_1030 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_1_7_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_1_8_reg_895 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_2_10_reg_1193 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_2_4_reg_1010 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_2_7_reg_816 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_2_8_reg_881 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_3_10_reg_1171 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_3_4_reg_990 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_3_7_reg_799 = 'bx;

assign ap_phi_reg_pp0_iter1_pe_out_ready_3_8_reg_867 = 'bx;

assign ap_ready = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_nbread_fu_218_p2_0 = mm_in_q_fifo_V_empty_n;

assign icmp_ln37_fu_1443_p2 = ((phi_ln37_reg_290 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1501_p2 = ((ap_phi_mux_pe2mm_count_0_i_phi_fu_380_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_1588_p2 = ((ap_phi_mux_mm2pe_count_0_i_phi_fu_368_p4 != 32'd0) ? 1'b1 : 1'b0);

assign lshr_ln75_1_fu_1769_p4 = {{pe_req_q_fifo_V_1_dout[63:36]}};

assign lshr_ln75_2_fu_1809_p4 = {{pe_req_q_fifo_V_2_dout[63:36]}};

assign lshr_ln_fu_1729_p4 = {{pe_req_q_fifo_V_0_dout[63:36]}};

assign mm2pe_count_fu_1927_p2 = ($signed(mm2pe_count_0_i_reg_364) + $signed(32'd4294967295));

assign mm_in_data_V_1_fu_1575_p1 = mm_in_q_fifo_V_dout[1023:0];

assign mm_in_data_V_fu_1656_p1 = mm_in_q_fifo_V_dout[1023:0];

assign mm_out_q_fifo_V_din = {{1'd0}, {tmp_val_data_V_1_fu_186}};

assign mm_req_q_fifo_V_din = {{{{1'd0}, {tmp_val_length_fu_182}}}, {tmp_val_offset_fu_178}};

assign p_vld4_fu_1823_p1 = pe_req_q_fifo_V_3_read_nbread_fu_277_p2_0;

assign p_vld5_fu_1705_p1 = pe_req_q_fifo_V_0_read_nbread_fu_259_p2_0;

assign p_vld6_fu_1745_p1 = pe_req_q_fifo_V_1_read_nbread_fu_265_p2_0;

assign p_vld8_fu_1785_p1 = pe_req_q_fifo_V_2_read_nbread_fu_271_p2_0;

assign pe2mm_count_fu_1892_p2 = ($signed(pe2mm_count_0_i_reg_376) + $signed(32'd4294967295));

assign pe_in_data_V_fu_1554_p1 = ap_phi_mux_tmp_3_0_phi_fu_391_p8[1023:0];

assign pe_in_q_fifo_V_0_read_nbread_fu_206_p2_0 = pe_in_q_fifo_V_0_empty_n;

assign pe_in_q_fifo_V_1_read_nbread_fu_200_p2_0 = pe_in_q_fifo_V_1_empty_n;

assign pe_in_q_fifo_V_2_read_nbread_fu_194_p2_0 = pe_in_q_fifo_V_2_empty_n;

assign pe_in_q_fifo_V_3_read_nbread_fu_212_p2_0 = pe_in_q_fifo_V_3_empty_n;

assign pe_in_valid_load_load_fu_1484_p1 = ap_sig_allocacmp_pe_in_valid_load;

assign pe_req_q_fifo_V_0_read_nbread_fu_259_p2_0 = pe_req_q_fifo_V_0_empty_n;

assign pe_req_q_fifo_V_1_read_nbread_fu_265_p2_0 = pe_req_q_fifo_V_1_empty_n;

assign pe_req_q_fifo_V_2_read_nbread_fu_271_p2_0 = pe_req_q_fifo_V_2_empty_n;

assign pe_req_q_fifo_V_3_read_nbread_fu_277_p2_0 = pe_req_q_fifo_V_3_empty_n;

assign pe_req_valid_0_i_load_load_fu_1497_p1 = pe_req_valid_0_i_fu_190;

assign select_ln75_1_fu_1558_p3 = ((ap_phi_mux_empty_n_1_phi_fu_404_p8[0:0] === 1'b1) ? pe_in_data_V_fu_1554_p1 : tmp_val_data_V_1_fu_186);

assign select_ln75_2_fu_1579_p3 = ((grp_nbread_fu_218_p2_0[0:0] === 1'b1) ? mm_in_data_V_1_fu_1575_p1 : ap_phi_mux_mm_in_0_phi_fu_345_p4);

assign select_ln75_fu_1660_p3 = ((grp_nbread_fu_218_p2_0[0:0] === 1'b1) ? mm_in_data_V_fu_1656_p1 : ap_phi_mux_mm_in_0_phi_fu_345_p4);

assign select_ln85_fu_1905_p0 = mm_out_q_fifo_V_full_n;

assign select_ln85_fu_1905_p3 = ((select_ln85_fu_1905_p0[0:0] === 1'b1) ? pe2mm_count_fu_1892_p2 : pe2mm_count_0_i_reg_376);

assign tmp_1_1_fu_1678_p3 = {{1'd0}, {ap_phi_mux_tmp_val_data_V_phi_fu_458_p4}};

assign tmp_1_2_fu_1687_p3 = {{1'd0}, {ap_phi_mux_tmp_val_data_V_phi_fu_458_p4}};

assign tmp_1_3_fu_1696_p3 = {{1'd0}, {ap_phi_mux_tmp_val_data_V_phi_fu_458_p4}};

assign tmp_1_fu_1669_p3 = {{1'd0}, {ap_phi_mux_tmp_val_data_V_phi_fu_458_p4}};

assign tmp_2_fu_1604_p5 = pe_0_i_fu_170[1:0];

assign tmp_6_fu_1618_p3 = {{1'd0}, {ap_phi_mux_tmp_val_data_V_2_phi_fu_418_p4}};

assign trunc_ln165_fu_1507_p1 = pe_0_i_fu_170[1:0];

assign trunc_ln166_1_fu_1753_p1 = pe_req_q_fifo_V_1_dout[31:0];

assign trunc_ln166_2_fu_1793_p1 = pe_req_q_fifo_V_2_dout[31:0];

assign trunc_ln166_3_fu_1831_p1 = pe_req_q_fifo_V_3_dout[31:0];

assign trunc_ln166_fu_1713_p1 = pe_req_q_fifo_V_0_dout[31:0];

assign trunc_ln97_fu_1600_p1 = pe_0_i_fu_170[1:0];

assign xor_ln109_fu_1641_p0 = mm_req_q_fifo_V_full_n;

assign xor_ln109_fu_1641_p2 = (xor_ln109_fu_1641_p0 ^ 1'd1);

assign xor_ln85_fu_1898_p0 = mm_out_q_fifo_V_full_n;

assign xor_ln85_fu_1898_p2 = (xor_ln85_fu_1898_p0 ^ 1'd1);

assign zext_ln72_fu_1939_p1 = ap_phi_reg_pp0_iter1_pe2mm_count_2_i_2_reg_1158;

assign zext_ln75_1_fu_1780_p1 = lshr_ln75_1_fu_1769_p4;

assign zext_ln75_2_fu_1819_p1 = lshr_ln75_2_fu_1809_p4;

assign zext_ln75_3_fu_1945_p1 = lshr_ln75_3_reg_2124;

assign zext_ln75_fu_1740_p1 = lshr_ln_fu_1729_p4;

endmodule //VertexRouterR2_VertexRouterR2
