--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml RPNSystem.twx RPNSystem.ncd -o RPNSystem.twr RPNSystem.pcf

Design file:              RPNSystem.ncd
Physical constraint file: RPNSystem.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 
50%;

 12066 paths analyzed, 1597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.836ns.
--------------------------------------------------------------------------------

Paths for end point RPNC/stack/store/stack_top_0 (SLICE_X18Y28.A5), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/stack/stack_ptr_0 (FF)
  Destination:          RPNC/stack/store/stack_top_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/stack/stack_ptr_0 to RPNC/stack/store/stack_top_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.633   RPNC/stack/stack_ptr<3>
                                                       RPNC/stack/stack_ptr_0
    SLICE_X28Y30.A3      net (fanout=12)       1.715   RPNC/stack/stack_ptr<0>
    SLICE_X28Y30.A       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/ut/ut/iTxBusy
                                                       RPNC/stack/store/Mmux__n002311
    SLICE_X10Y27.A1      net (fanout=32)       3.190   RPNC/stack/store/_n0023<0>
    SLICE_X10Y27.A       Tilo                  0.373   RPNC/stack/store/Mram_ram4_RAMD_O
                                                       RPNC/stack/store/Mram_ram4_RAMA
    SLICE_X18Y28.B2      net (fanout=1)        1.385   RPNC/stack/store/N27
    SLICE_X18Y28.B       Tilo                  0.373   RPNC/stack/store/stack_top<1>
                                                       RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT1_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.270   N24
    SLICE_X18Y28.CLK     Tas                   0.523   RPNC/stack/store/stack_top<1>
                                                       RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT1
                                                       RPNC/stack/store/stack_top_0
    -------------------------------------------------  ---------------------------
    Total                                      8.795ns (2.235ns logic, 6.560ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/control/state_FSM_FFd5 (FF)
  Destination:          RPNC/stack/store/stack_top_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.295 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/control/state_FSM_FFd5 to RPNC/stack/store/stack_top_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y26.AQ      Tcko                  0.548   RPNC/control/state_FSM_FFd7
                                                       RPNC/control/state_FSM_FFd5
    SLICE_X20Y30.B3      net (fanout=8)        1.545   RPNC/control/state_FSM_FFd5
    SLICE_X20Y30.B       Tilo                  0.333   RPNC/pop
                                                       RPNC/control/state_pop1
    SLICE_X20Y29.B3      net (fanout=2)        0.727   RPNC/pop
    SLICE_X20Y29.B       Tilo                  0.333   RPNC/stack/store/Mmux__n002361
                                                       RPNC/stack/store/Mmux__n0023611
    SLICE_X20Y29.C4      net (fanout=4)        0.403   RPNC/stack/store/N31
    SLICE_X20Y29.C       Tilo                  0.333   RPNC/stack/store/Mmux__n002361
                                                       RPNC/stack/store/Mmux__n002361
    SLICE_X10Y27.A6      net (fanout=24)       1.448   RPNC/stack/store/_n0023<5>
    SLICE_X10Y27.A       Tilo                  0.373   RPNC/stack/store/Mram_ram4_RAMD_O
                                                       RPNC/stack/store/Mram_ram4_RAMA
    SLICE_X18Y28.B2      net (fanout=1)        1.385   RPNC/stack/store/N27
    SLICE_X18Y28.B       Tilo                  0.373   RPNC/stack/store/stack_top<1>
                                                       RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT1_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.270   N24
    SLICE_X18Y28.CLK     Tas                   0.523   RPNC/stack/store/stack_top<1>
                                                       RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT1
                                                       RPNC/stack/store/stack_top_0
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (2.816ns logic, 5.778ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RPNC/control/state_FSM_FFd5 (FF)
  Destination:          RPNC/stack/store/stack_top_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.572ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.295 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RPNC/control/state_FSM_FFd5 to RPNC/stack/store/stack_top_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y26.AQ      Tcko                  0.548   RPNC/control/state_FSM_FFd7
                                                       RPNC/control/state_FSM_FFd5
    SLICE_X20Y30.B3      net (fanout=8)        1.545   RPNC/control/state_FSM_FFd5
    SLICE_X20Y30.B       Tilo                  0.333   RPNC/pop
                                                       RPNC/control/state_pop1
    SLICE_X20Y29.B3      net (fanout=2)        0.727   RPNC/pop
    SLICE_X20Y29.B       Tilo                  0.333   RPNC/stack/store/Mmux__n002361
                                                       RPNC/stack/store/Mmux__n0023611
    SLICE_X20Y29.C4      net (fanout=4)        0.403   RPNC/stack/store/N31
    SLICE_X20Y29.C       Tilo                  0.333   RPNC/stack/store/Mmux__n002361
                                                       RPNC/stack/store/Mmux__n002361
    SLICE_X10Y28.A6      net (fanout=24)       1.643   RPNC/stack/store/_n0023<5>
    SLICE_X10Y28.A       Tilo                  0.373   RPNC/stack/store/Mram_ram1_RAMD_O
                                                       RPNC/stack/store/Mram_ram1_RAMA
    SLICE_X18Y28.B6      net (fanout=1)        1.168   RPNC/stack/store/N9
    SLICE_X18Y28.B       Tilo                  0.373   RPNC/stack/store/stack_top<1>
                                                       RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT1_SW0
    SLICE_X18Y28.A5      net (fanout=1)        0.270   N24
    SLICE_X18Y28.CLK     Tas                   0.523   RPNC/stack/store/stack_top<1>
                                                       RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT1
                                                       RPNC/stack/store/stack_top_0
    -------------------------------------------------  ---------------------------
    Total                                      8.572ns (2.816ns logic, 5.756ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/iIntAddress_2 (SLICE_X31Y29.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.754ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.544 - 0.562)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.CQ      Tcko                  0.548   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<7>
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6
    SLICE_X26Y31.C1      net (fanout=13)       1.732   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<6>
    SLICE_X26Y31.CMUX    Tilo                  0.608   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3_G
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3
    SLICE_X28Y28.B1      net (fanout=13)       1.571   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
    SLICE_X28Y28.B       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/up/iWriteReq
                                                       InstrBufferInst/UARTHandlerInst/up/mainSm[3]_dataInHexRange_AND_64_o11
    SLICE_X25Y32.D3      net (fanout=31)       1.426   InstrBufferInst/UARTHandlerInst/up/N59
    SLICE_X25Y32.D       Tilo                  0.341   InstrBufferInst/UARTHandlerInst/up/addrAutoInc
                                                       InstrBufferInst/UARTHandlerInst/up/_n0411_inv1
    SLICE_X31Y29.CE      net (fanout=4)        1.647   InstrBufferInst/UARTHandlerInst/up/_n0411_inv
    SLICE_X31Y29.CLK     Tceck                 0.548   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    -------------------------------------------------  ---------------------------
    Total                                      8.754ns (2.378ns logic, 6.376ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.542ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.544 - 0.562)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.DQ      Tcko                  0.548   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<7>
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7
    SLICE_X26Y31.D1      net (fanout=10)       1.484   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<7>
    SLICE_X26Y31.CMUX    Topdc                 0.644   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3_F
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3
    SLICE_X28Y28.B1      net (fanout=13)       1.571   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
    SLICE_X28Y28.B       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/up/iWriteReq
                                                       InstrBufferInst/UARTHandlerInst/up/mainSm[3]_dataInHexRange_AND_64_o11
    SLICE_X25Y32.D3      net (fanout=31)       1.426   InstrBufferInst/UARTHandlerInst/up/N59
    SLICE_X25Y32.D       Tilo                  0.341   InstrBufferInst/UARTHandlerInst/up/addrAutoInc
                                                       InstrBufferInst/UARTHandlerInst/up/_n0411_inv1
    SLICE_X31Y29.CE      net (fanout=4)        1.647   InstrBufferInst/UARTHandlerInst/up/_n0411_inv
    SLICE_X31Y29.CLK     Tceck                 0.548   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    -------------------------------------------------  ---------------------------
    Total                                      8.542ns (2.414ns logic, 6.128ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.518ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.337 - 0.326)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BQ      Tcko                  0.548   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<3>
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1
    SLICE_X26Y31.D3      net (fanout=15)       1.460   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<1>
    SLICE_X26Y31.CMUX    Topdc                 0.644   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3_F
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3
    SLICE_X28Y28.B1      net (fanout=13)       1.571   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
    SLICE_X28Y28.B       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/up/iWriteReq
                                                       InstrBufferInst/UARTHandlerInst/up/mainSm[3]_dataInHexRange_AND_64_o11
    SLICE_X25Y32.D3      net (fanout=31)       1.426   InstrBufferInst/UARTHandlerInst/up/N59
    SLICE_X25Y32.D       Tilo                  0.341   InstrBufferInst/UARTHandlerInst/up/addrAutoInc
                                                       InstrBufferInst/UARTHandlerInst/up/_n0411_inv1
    SLICE_X31Y29.CE      net (fanout=4)        1.647   InstrBufferInst/UARTHandlerInst/up/_n0411_inv
    SLICE_X31Y29.CLK     Tceck                 0.548   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    -------------------------------------------------  ---------------------------
    Total                                      8.518ns (2.414ns logic, 6.104ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/UARTHandlerInst/up/iIntAddress_1 (SLICE_X31Y29.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.544 - 0.562)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.CQ      Tcko                  0.548   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<7>
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6
    SLICE_X26Y31.C1      net (fanout=13)       1.732   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<6>
    SLICE_X26Y31.CMUX    Tilo                  0.608   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3_G
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3
    SLICE_X28Y28.B1      net (fanout=13)       1.571   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
    SLICE_X28Y28.B       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/up/iWriteReq
                                                       InstrBufferInst/UARTHandlerInst/up/mainSm[3]_dataInHexRange_AND_64_o11
    SLICE_X25Y32.D3      net (fanout=31)       1.426   InstrBufferInst/UARTHandlerInst/up/N59
    SLICE_X25Y32.D       Tilo                  0.341   InstrBufferInst/UARTHandlerInst/up/addrAutoInc
                                                       InstrBufferInst/UARTHandlerInst/up/_n0411_inv1
    SLICE_X31Y29.CE      net (fanout=4)        1.647   InstrBufferInst/UARTHandlerInst/up/_n0411_inv
    SLICE_X31Y29.CLK     Tceck                 0.545   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_1
    -------------------------------------------------  ---------------------------
    Total                                      8.751ns (2.375ns logic, 6.376ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.544 - 0.562)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y32.DQ      Tcko                  0.548   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<7>
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7
    SLICE_X26Y31.D1      net (fanout=10)       1.484   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<7>
    SLICE_X26Y31.CMUX    Topdc                 0.644   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3_F
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3
    SLICE_X28Y28.B1      net (fanout=13)       1.571   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
    SLICE_X28Y28.B       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/up/iWriteReq
                                                       InstrBufferInst/UARTHandlerInst/up/mainSm[3]_dataInHexRange_AND_64_o11
    SLICE_X25Y32.D3      net (fanout=31)       1.426   InstrBufferInst/UARTHandlerInst/up/N59
    SLICE_X25Y32.D       Tilo                  0.341   InstrBufferInst/UARTHandlerInst/up/addrAutoInc
                                                       InstrBufferInst/UARTHandlerInst/up/_n0411_inv1
    SLICE_X31Y29.CE      net (fanout=4)        1.647   InstrBufferInst/UARTHandlerInst/up/_n0411_inv
    SLICE_X31Y29.CLK     Tceck                 0.545   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_1
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (2.411ns logic, 6.128ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1 (FF)
  Destination:          InstrBufferInst/UARTHandlerInst/up/iIntAddress_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      8.515ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.337 - 0.326)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1 to InstrBufferInst/UARTHandlerInst/up/iIntAddress_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BQ      Tcko                  0.548   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<3>
                                                       InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1
    SLICE_X26Y31.D3      net (fanout=15)       1.460   InstrBufferInst/UARTHandlerInst/ut/ur/rxData<1>
    SLICE_X26Y31.CMUX    Topdc                 0.644   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3_F
                                                       InstrBufferInst/UARTHandlerInst/up/dataInHexRange3
    SLICE_X28Y28.B1      net (fanout=13)       1.571   InstrBufferInst/UARTHandlerInst/up/dataInHexRange
    SLICE_X28Y28.B       Tilo                  0.333   InstrBufferInst/UARTHandlerInst/up/iWriteReq
                                                       InstrBufferInst/UARTHandlerInst/up/mainSm[3]_dataInHexRange_AND_64_o11
    SLICE_X25Y32.D3      net (fanout=31)       1.426   InstrBufferInst/UARTHandlerInst/up/N59
    SLICE_X25Y32.D       Tilo                  0.341   InstrBufferInst/UARTHandlerInst/up/addrAutoInc
                                                       InstrBufferInst/UARTHandlerInst/up/_n0411_inv1
    SLICE_X31Y29.CE      net (fanout=4)        1.647   InstrBufferInst/UARTHandlerInst/up/_n0411_inv
    SLICE_X31Y29.CLK     Tceck                 0.545   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                       InstrBufferInst/UARTHandlerInst/up/iIntAddress_1
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (2.411ns logic, 6.104ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/iIntAddress_3 (FF)
  Destination:          InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.123 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/iIntAddress_3 to InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X31Y29.DQ          Tcko                  0.198   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                           InstrBufferInst/UARTHandlerInst/up/iIntAddress_3
    RAMB8_X1Y14.ADDRAWRADDR6 net (fanout=4)        0.191   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
    RAMB8_X1Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.323ns (0.132ns logic, 0.191ns route)
                                                           (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/iIntAddress_2 (FF)
  Destination:          InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.123 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/iIntAddress_2 to InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X31Y29.CQ          Tcko                  0.198   InstrBufferInst/UARTHandlerInst/up/iIntAddress<3>
                                                           InstrBufferInst/UARTHandlerInst/up/iIntAddress_2
    RAMB8_X1Y14.ADDRAWRADDR5 net (fanout=4)        0.192   InstrBufferInst/UARTHandlerInst/up/iIntAddress<2>
    RAMB8_X1Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.324ns (0.132ns logic, 0.192ns route)
                                                           (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstrBufferInst/UARTHandlerInst/up/iIntAddress_5 (FF)
  Destination:          InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.123 - 0.116)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstrBufferInst/UARTHandlerInst/up/iIntAddress_5 to InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X31Y31.BQ          Tcko                  0.198   InstrBufferInst/UARTHandlerInst/up/iIntAddress<7>
                                                           InstrBufferInst/UARTHandlerInst/up/iIntAddress_5
    RAMB8_X1Y14.ADDRAWRADDR8 net (fanout=4)        0.310   InstrBufferInst/UARTHandlerInst/up/iIntAddress<5>
    RAMB8_X1Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.442ns (0.132ns logic, 0.310ns route)
                                                           (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.836|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12066 paths, 0 nets, and 2024 connections

Design statistics:
   Minimum period:   8.836ns{1}   (Maximum frequency: 113.173MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 27 21:31:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



