library verilog;
use verilog.vl_types.all;
entity FCSE is
    port(
        VA              : in     vl_logic_vector(31 downto 0);
        FCSE_PID        : in     vl_logic_vector(6 downto 0);
        MVA             : out    vl_logic_vector(31 downto 0)
    );
end FCSE;
