$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:11:39 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module DecoderTester $end
   $var wire  1 ' clock $end
   $var wire  2 % cnt [1:0] $end
   $var wire 32 # dut_io_inst [31:0] $end
   $var wire  1 $ dut_io_matched $end
   $var wire  1 ( reset $end
   $var wire  1 & wrap_wrap $end
   $scope module dut $end
    $var wire 32 # io_inst [31:0] $end
    $var wire  1 $ io_matched $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10110100001001010000000011100001 #
1$
b00 %
0&
0'
1(
#1
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
b00000000000000000000000000000000 #
b01 %
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
#21
b00111000100000100111101010100101 #
b10 %
1'
#22
#23
#24
#25
#26
0'
#27
#28
#29
#30
#31
b00000000000000000000000000000000 #
b11 %
1&
1'
#32
#33
#34
#35
#36
0'
#37
#38
#39
#40
