<stg><name>neural_network_Pipeline_VITIS_LOOP_32_3</name>


<trans_list>

<trans id="482" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln34_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="sext_ln34_1_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln34_1_cast = sext i16 %sext_ln34_1_read

]]></Node>
<StgValue><ssdm name="sext_ln34_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body24.i:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body24.i:1 %icmp_ln32 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body24.i:3 %br_ln32 = br i1 %icmp_ln32, void %for.body24.i.split, void %_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.8:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.7:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.6:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.5:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.4:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.3:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.2:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.1:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.0:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
<literal name="i_2" val="!2"/>
<literal name="i_2" val="!3"/>
<literal name="i_2" val="!4"/>
<literal name="i_2" val="!5"/>
<literal name="i_2" val="!6"/>
<literal name="i_2" val="!7"/>
<literal name="i_2" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.9:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body24.i:2 %add_ln32 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:3 %output_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_0

]]></Node>
<StgValue><ssdm name="output_0_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:4 %output_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_1

]]></Node>
<StgValue><ssdm name="output_1_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:5 %output_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_2

]]></Node>
<StgValue><ssdm name="output_2_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:6 %output_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_3

]]></Node>
<StgValue><ssdm name="output_3_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:7 %output_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_4

]]></Node>
<StgValue><ssdm name="output_4_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:8 %output_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_5

]]></Node>
<StgValue><ssdm name="output_5_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:9 %output_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_6

]]></Node>
<StgValue><ssdm name="output_6_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:10 %output_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_7

]]></Node>
<StgValue><ssdm name="output_7_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:11 %output_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_8

]]></Node>
<StgValue><ssdm name="output_8_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body24.i.split:12 %output_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_9

]]></Node>
<StgValue><ssdm name="output_9_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
for.body24.i.split:13 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 %output_0_read, i16 %output_1_read, i16 %output_2_read, i16 %output_3_read, i16 %output_4_read, i16 %output_5_read, i16 %output_6_read, i16 %output_7_read, i16 %output_8_read, i16 %output_9_read, i4 %i_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body24.i.split:14 %shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="24">
<![CDATA[
for.body24.i.split:15 %sext_ln34 = sext i24 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="29" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.exit:0 %store_ln32 = store i4 %add_ln32, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.exit:1 %br_ln32 = br void %for.body24.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="28" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="70" st_id="4" stage="27" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="71" st_id="5" stage="26" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="72" st_id="6" stage="25" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="73" st_id="7" stage="24" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="74" st_id="8" stage="23" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="75" st_id="9" stage="22" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="76" st_id="10" stage="21" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="77" st_id="11" stage="20" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="78" st_id="12" stage="19" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="18" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="80" st_id="14" stage="17" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="81" st_id="15" stage="16" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="82" st_id="16" stage="15" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="83" st_id="17" stage="14" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="84" st_id="18" stage="13" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="85" st_id="19" stage="12" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="86" st_id="20" stage="11" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="87" st_id="21" stage="10" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="88" st_id="22" stage="9" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="89" st_id="23" stage="8" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="90" st_id="24" stage="7" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="91" st_id="25" stage="6" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="92" st_id="26" stage="5" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="93" st_id="27" stage="4" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="94" st_id="28" stage="3" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="95" st_id="29" stage="2" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="96" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body24.i.split:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="97" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body24.i.split:1 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="98" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body24.i.split:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="99" st_id="30" stage="1" lat="29">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:16 %sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln34"/></StgValue>
</operation>

<operation id="100" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body24.i.split:17 %icmp_ln34 = icmp_eq  i25 %sdiv_ln34, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="101" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body24.i.split:18 %br_ln34 = br i1 %icmp_ln34, void %if.end.i.i.i, void %if.then.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="102" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
if.then.i.i.i:0 %switch_ln34 = switch i4 %i_2, void %V42.i.i.i.i71.i54.case.941, i4 0, void %V42.i.i.i.i71.i54.case.032, i4 1, void %V42.i.i.i.i71.i54.case.133, i4 2, void %V42.i.i.i.i71.i54.case.234, i4 3, void %V42.i.i.i.i71.i54.case.335, i4 4, void %V42.i.i.i.i71.i54.case.436, i4 5, void %V42.i.i.i.i71.i54.case.537, i4 6, void %V42.i.i.i.i71.i54.case.638, i4 7, void %V42.i.i.i.i71.i54.case.739, i4 8, void %V42.i.i.i.i71.i54.case.840

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="103" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.840:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_8, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="104" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.840:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="105" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.739:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_7, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="106" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.739:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="107" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.638:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_6, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="108" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.638:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="109" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.537:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_5, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="110" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.537:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="111" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.436:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="112" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.436:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="113" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.335:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="114" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.335:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="115" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.234:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="116" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.234:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="117" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.133:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="118" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.133:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="119" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.032:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.032:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="121" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
<literal name="i_2" val="!2"/>
<literal name="i_2" val="!3"/>
<literal name="i_2" val="!4"/>
<literal name="i_2" val="!5"/>
<literal name="i_2" val="!6"/>
<literal name="i_2" val="!7"/>
<literal name="i_2" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.941:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_9, i16 0

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="122" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="icmp_ln34" val="1"/>
<literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
<literal name="i_2" val="!2"/>
<literal name="i_2" val="!3"/>
<literal name="i_2" val="!4"/>
<literal name="i_2" val="!5"/>
<literal name="i_2" val="!6"/>
<literal name="i_2" val="!7"/>
<literal name="i_2" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.941:1 %br_ln34 = br void %V42.i.i.i.i71.i54.exit31

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="123" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="25">
<![CDATA[
if.end.i.i.i:0 %trunc_ln34 = trunc i25 %sdiv_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="124" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
if.end.i.i.i:1 %switch_ln34 = switch i4 %i_2, void %V42.i.i.i.i71.i54.case.9, i4 0, void %V42.i.i.i.i71.i54.case.0, i4 1, void %V42.i.i.i.i71.i54.case.1, i4 2, void %V42.i.i.i.i71.i54.case.2, i4 3, void %V42.i.i.i.i71.i54.case.3, i4 4, void %V42.i.i.i.i71.i54.case.4, i4 5, void %V42.i.i.i.i71.i54.case.5, i4 6, void %V42.i.i.i.i71.i54.case.6, i4 7, void %V42.i.i.i.i71.i54.case.7, i4 8, void %V42.i.i.i.i71.i54.case.8

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="125" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.exit31:0 %br_ln34 = br void %if.end.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="126" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.8:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_8, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="127" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.7:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_7, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="128" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.6:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_6, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="129" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.5:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_5, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="130" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.4:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="131" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.3:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="132" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.2:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="133" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.1:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="134" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.0:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="135" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="-1"/>
</and_exp><and_exp><literal name="i_2" val="-2"/>
</and_exp><and_exp><literal name="i_2" val="-3"/>
</and_exp><and_exp><literal name="i_2" val="-4"/>
</and_exp><and_exp><literal name="i_2" val="-5"/>
</and_exp><and_exp><literal name="i_2" val="-6"/>
</and_exp><and_exp><literal name="i_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
V42.i.i.i.i71.i54.case.9:0 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_9, i16 %trunc_ln34

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
