// Seed: 1754667626
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6 = id_6 ? 1 : 1;
  assign id_3[1] = 1;
  always @(1) begin : id_7
    #1;
    id_1 <= id_7;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  inout wire id_40;
  input wire id_39;
  input wire id_38;
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_41;
  always @(posedge 1'b0) begin
    wait (id_35) begin
      id_23 <= id_33;
      id_21 <= id_9;
    end
    id_17 <= id_35;
  end
  wire id_42;
  module_0(
      id_35, id_7, id_41
  ); id_43(
      .id_0(),
      .id_1(id_39),
      .id_2(),
      .id_3(id_6),
      .id_4(1'b0),
      .id_5(1'd0),
      .id_6(id_11),
      .id_7(1),
      .id_8(1),
      .id_9(1'd0 - 1),
      .id_10(1'b0),
      .id_11(id_39),
      .id_12(id_24 == 1),
      .id_13(id_37),
      .id_14({id_10}),
      .id_15(id_33),
      .id_16(id_34)
  );
  initial assume (id_41[1]);
  xnor (
      id_18,
      id_33,
      id_4,
      id_30,
      id_42,
      id_25,
      id_40,
      id_27,
      id_5,
      id_7,
      id_6,
      id_29,
      id_38,
      id_26,
      id_10,
      id_28,
      id_9,
      id_1,
      id_8,
      id_32,
      id_41,
      id_35,
      id_13,
      id_12,
      id_39,
      id_19,
      id_34,
      id_3,
      id_16
  );
endmodule
