MIPS64
======

MIPS64 Core IP for Altera devices 

Important Directories: 

  CPU_rtl    : Directory contains all MIPS64 core Verilog files 
  doc        : Directory contains all design docs 
  lib_rtl    : Directory contains various Verilog RTL 
  scripts    : Directory contains helper python scripts 
  simulation : Directory contains all modelsim-altera files as well as all verilog test bench files 

Important Files: 

  MIPS64.qpf : Altera Project File 
  
