<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="winograd.cpp:34:1" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="in_g" LoopLoc="winograd.cpp:34:1" LoopName="read_g" ParentFunc="winograd(float*, float*, float*)" Length="9" Direction="read" AccessID="in_g13seq" OrigID="for.body.load.19" OrigAccess-DebugLoc="winograd.cpp:40:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="winograd.cpp:45:1" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="gmem" VarName="in_d" LoopLoc="winograd.cpp:45:1" LoopName="read_d" ParentFunc="winograd(float*, float*, float*)" Length="16" Direction="read" AccessID="in_d14seq" OrigID="for.body14.load.21" OrigAccess-DebugLoc="winograd.cpp:50:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="winograd.cpp:127:1" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" BundleName="gmem" VarName="out_y" ParentFunc="winograd(float*, float*, float*)" Length="4" Direction="write" AccessID="out_y15seq" OrigID="isList for.inc376.store.10 for.inc376.store.4 for.inc376.store.6 for.inc376.store.8" OrigAccess-DebugLoc="winograd.cpp:124:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="winograd.cpp:127:1" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="out_y" ParentFunc="winograd(float*, float*, float*)" OrigID="out_y15seq" OrigAccess-DebugLoc="winograd.cpp:127:1" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="winograd.cpp:45:1" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in_d" LoopLoc="winograd.cpp:45:1" LoopName="read_d" ParentFunc="winograd(float*, float*, float*)" OrigID="in_d14seq" OrigAccess-DebugLoc="winograd.cpp:45:1" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="winograd.cpp:34:1" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in_g" LoopLoc="winograd.cpp:34:1" LoopName="read_g" ParentFunc="winograd(float*, float*, float*)" OrigID="in_g13seq" OrigAccess-DebugLoc="winograd.cpp:34:1" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="winograd.cpp:34:1" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 32 in loop 'read_g' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="winograd.cpp:34:1" LoopName="read_g" Length="9" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="winograd.cpp:45:1" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 32 in loop 'read_d' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="winograd.cpp:45:1" LoopName="read_d" Length="16" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="winograd.cpp:127:1" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="4" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

