// Seed: 163890174
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output tri  id_2
);
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri id_4,
    output uwire id_5,
    input wor id_6,
    output tri0 id_7,
    output tri id_8,
    output tri0 id_9,
    input wand id_10,
    output uwire id_11,
    output supply1 id_12,
    output supply0 id_13,
    output supply1 id_14,
    output wor id_15
);
  assign id_15 = id_3;
  id_17(
      .id_0(id_5),
      .id_1(id_4 == 1),
      .id_2(1 < 1),
      .id_3(id_13),
      .id_4(id_11),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_9),
      .id_12("" + id_4),
      .id_13(id_14),
      .id_14(1'h0),
      .id_15(id_2),
      .id_16(id_0)
  ); module_0(
      id_6, id_10, id_13
  );
endmodule
