--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/Xilinx/test_1/test_1/data_handling3/iseconfig/filter.filter -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml data_processing_top.twx
data_processing_top.ncd -o data_processing_top.twr data_processing_top.pcf

Design file:              data_processing_top.ncd
Physical constraint file: data_processing_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
data_addr_aft<0> |    4.996(R)|      SLOW  |   -3.073(R)|      FAST  |clk100            |   0.000|
data_addr_aft<1> |    4.436(R)|      SLOW  |   -2.789(R)|      FAST  |clk100            |   0.000|
data_addr_aft<2> |    5.021(R)|      SLOW  |   -3.095(R)|      FAST  |clk100            |   0.000|
data_addr_aft<3> |    4.391(R)|      SLOW  |   -2.716(R)|      FAST  |clk100            |   0.000|
data_addr_bef<0> |    5.143(R)|      SLOW  |   -3.124(R)|      FAST  |clk100            |   0.000|
data_addr_bef<1> |    5.035(R)|      SLOW  |   -3.193(R)|      FAST  |clk100            |   0.000|
data_addr_bef<2> |    5.424(R)|      SLOW  |   -3.341(R)|      FAST  |clk100            |   0.000|
data_addr_bef<3> |    5.206(R)|      SLOW  |   -3.284(R)|      FAST  |clk100            |   0.000|
input_pins<0>    |   -0.133(R)|      FAST  |    0.415(R)|      FAST  |clk400            |   0.000|
input_pins<1>    |   -0.164(R)|      FAST  |    0.444(R)|      FAST  |clk400            |   0.000|
input_pins<2>    |   -0.127(R)|      FAST  |    0.409(R)|      FAST  |clk400            |   0.000|
input_pins<3>    |   -0.158(R)|      FAST  |    0.438(R)|      FAST  |clk400            |   0.000|
input_pins<4>    |   -0.069(R)|      FAST  |    0.351(R)|      FAST  |clk400            |   0.000|
input_pins<5>    |   -0.100(R)|      FAST  |    0.380(R)|      FAST  |clk400            |   0.000|
input_pins<6>    |   -0.067(R)|      FAST  |    0.349(R)|      FAST  |clk400            |   0.000|
input_pins<7>    |   -0.098(R)|      FAST  |    0.378(R)|      FAST  |clk400            |   0.000|
input_pins<8>    |   -0.060(R)|      FAST  |    0.342(R)|      FAST  |clk400            |   0.000|
input_pins<9>    |   -0.091(R)|      FAST  |    0.371(R)|      FAST  |clk400            |   0.000|
input_pins<10>   |   -0.055(R)|      FAST  |    0.337(R)|      FAST  |clk400            |   0.000|
input_pins<11>   |   -0.086(R)|      FAST  |    0.366(R)|      FAST  |clk400            |   0.000|
input_pins<12>   |    0.027(R)|      FAST  |    0.255(R)|      FAST  |clk400            |   0.000|
input_pins<13>   |   -0.004(R)|      FAST  |    0.284(R)|      FAST  |clk400            |   0.000|
input_pins<14>   |    0.025(R)|      FAST  |    0.257(R)|      FAST  |clk400            |   0.000|
input_pins<15>   |   -0.006(R)|      FAST  |    0.286(R)|      FAST  |clk400            |   0.000|
input_pins<16>   |   -0.055(R)|      FAST  |    0.337(R)|      FAST  |clk400            |   0.000|
input_pins<17>   |   -0.083(R)|      FAST  |    0.363(R)|      FAST  |clk400            |   0.000|
input_pins<18>   |   -0.052(R)|      FAST  |    0.334(R)|      FAST  |clk400            |   0.000|
input_pins<19>   |   -0.086(R)|      FAST  |    0.366(R)|      FAST  |clk400            |   0.000|
input_pins<20>   |   -0.048(R)|      FAST  |    0.330(R)|      FAST  |clk400            |   0.000|
input_pins<21>   |   -0.079(R)|      FAST  |    0.359(R)|      FAST  |clk400            |   0.000|
input_pins<22>   |   -0.091(R)|      FAST  |    0.371(R)|      FAST  |clk400            |   0.000|
input_pins<23>   |   -0.086(R)|      FAST  |    0.366(R)|      FAST  |clk400            |   0.000|
input_pins<24>   |   -0.112(R)|      FAST  |    0.394(R)|      FAST  |clk400            |   0.000|
input_pins<25>   |   -0.060(R)|      FAST  |    0.342(R)|      FAST  |clk400            |   0.000|
input_pins<26>   |   -0.055(R)|      FAST  |    0.337(R)|      FAST  |clk400            |   0.000|
input_pins<27>   |   -0.138(R)|      FAST  |    0.418(R)|      FAST  |clk400            |   0.000|
input_pins<28>   |   -0.107(R)|      FAST  |    0.389(R)|      FAST  |clk400            |   0.000|
input_pins<29>   |   -0.143(R)|      FAST  |    0.423(R)|      FAST  |clk400            |   0.000|
input_pins<30>   |   -0.100(R)|      FAST  |    0.382(R)|      FAST  |clk400            |   0.000|
input_pins<31>   |   -0.131(R)|      FAST  |    0.411(R)|      FAST  |clk400            |   0.000|
input_pins<32>   |   -0.111(R)|      FAST  |    0.393(R)|      FAST  |clk400            |   0.000|
input_pins<33>   |   -0.135(R)|      FAST  |    0.415(R)|      FAST  |clk400            |   0.000|
input_pins<34>   |   -0.104(R)|      FAST  |    0.386(R)|      FAST  |clk400            |   0.000|
input_pins<35>   |   -0.142(R)|      FAST  |    0.422(R)|      FAST  |clk400            |   0.000|
input_pins<36>   |   -0.112(R)|      FAST  |    0.394(R)|      FAST  |clk400            |   0.000|
input_pins<37>   |   -0.143(R)|      FAST  |    0.423(R)|      FAST  |clk400            |   0.000|
input_pins<38>   |   -0.113(R)|      FAST  |    0.395(R)|      FAST  |clk400            |   0.000|
input_pins<39>   |   -0.112(R)|      FAST  |    0.394(R)|      FAST  |clk400            |   0.000|
input_pins<40>   |   -0.143(R)|      FAST  |    0.423(R)|      FAST  |clk400            |   0.000|
input_pins<41>   |   -0.110(R)|      FAST  |    0.392(R)|      FAST  |clk400            |   0.000|
input_pins<42>   |   -0.141(R)|      FAST  |    0.421(R)|      FAST  |clk400            |   0.000|
input_pins<43>   |   -0.108(R)|      FAST  |    0.390(R)|      FAST  |clk400            |   0.000|
input_pins<44>   |   -0.139(R)|      FAST  |    0.419(R)|      FAST  |clk400            |   0.000|
input_pins<45>   |   -0.105(R)|      FAST  |    0.387(R)|      FAST  |clk400            |   0.000|
input_pins<46>   |   -0.131(R)|      FAST  |    0.411(R)|      FAST  |clk400            |   0.000|
input_pins<47>   |   -0.102(R)|      FAST  |    0.384(R)|      FAST  |clk400            |   0.000|
input_pins<48>   |   -0.133(R)|      FAST  |    0.413(R)|      FAST  |clk400            |   0.000|
input_pins<49>   |   -0.100(R)|      FAST  |    0.382(R)|      FAST  |clk400            |   0.000|
input_pins<50>   |   -0.136(R)|      FAST  |    0.416(R)|      FAST  |clk400            |   0.000|
input_pins<51>   |   -0.055(R)|      FAST  |    0.337(R)|      FAST  |clk400            |   0.000|
input_pins<52>   |   -0.086(R)|      FAST  |    0.366(R)|      FAST  |clk400            |   0.000|
input_pins<53>   |   -0.053(R)|      FAST  |    0.335(R)|      FAST  |clk400            |   0.000|
input_pins<54>   |   -0.084(R)|      FAST  |    0.364(R)|      FAST  |clk400            |   0.000|
input_pins<55>   |   -0.050(R)|      FAST  |    0.332(R)|      FAST  |clk400            |   0.000|
input_pins<56>   |   -0.081(R)|      FAST  |    0.361(R)|      FAST  |clk400            |   0.000|
input_pins<57>   |   -0.048(R)|      FAST  |    0.330(R)|      FAST  |clk400            |   0.000|
input_pins<58>   |   -0.079(R)|      FAST  |    0.359(R)|      FAST  |clk400            |   0.000|
input_pins<59>   |   -0.048(R)|      FAST  |    0.330(R)|      FAST  |clk400            |   0.000|
input_pins<60>   |   -0.079(R)|      FAST  |    0.359(R)|      FAST  |clk400            |   0.000|
input_pins<61>   |   -0.052(R)|      FAST  |    0.334(R)|      FAST  |clk400            |   0.000|
input_pins<62>   |   -0.083(R)|      FAST  |    0.363(R)|      FAST  |clk400            |   0.000|
input_pins<63>   |   -0.057(R)|      FAST  |    0.339(R)|      FAST  |clk400            |   0.000|
output_data_ready|    5.550(R)|      SLOW  |   -2.758(R)|      FAST  |clk100            |   0.000|
rst              |   18.646(R)|      SLOW  |   -3.181(R)|      FAST  |clk100            |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
dataReady        |         6.726(R)|      SLOW  |         4.698(R)|      FAST  |clk100            |   0.000|
output_data<0>   |         9.465(R)|      SLOW  |         5.915(R)|      FAST  |clk100            |   0.000|
output_data<1>   |         9.553(R)|      SLOW  |         5.954(R)|      FAST  |clk100            |   0.000|
output_data<2>   |         9.629(R)|      SLOW  |         5.692(R)|      FAST  |clk100            |   0.000|
output_data<3>   |         9.431(R)|      SLOW  |         5.742(R)|      FAST  |clk100            |   0.000|
output_data<4>   |         9.457(R)|      SLOW  |         5.983(R)|      FAST  |clk100            |   0.000|
output_data<5>   |         9.560(R)|      SLOW  |         5.781(R)|      FAST  |clk100            |   0.000|
output_data<6>   |         9.745(R)|      SLOW  |         5.826(R)|      FAST  |clk100            |   0.000|
output_data<7>   |         9.393(R)|      SLOW  |         5.968(R)|      FAST  |clk100            |   0.000|
output_data_last |         7.629(R)|      SLOW  |         5.085(R)|      FAST  |clk100            |   0.000|
output_data_valid|         7.128(R)|      SLOW  |         4.980(R)|      FAST  |clk100            |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.280|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 23 21:32:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 578 MB



