Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 24 18:49:43 2023
| Host         : Miller running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |   211 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           14 |
| No           | No                    | Yes                    |              15 |           15 |
| No           | Yes                   | No                     |              93 |           29 |
| Yes          | No                    | No                     |              38 |            9 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------+-----------------------------------------+------------------+----------------+
|             Clock Signal            |            Enable Signal           |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------+-----------------------------------------+------------------+----------------+
|  script_mem_module/next_pc_reg[4]_P |                                    | script_mem_module/next_pc_reg[4]_C      |                1 |              1 |
|  script_mem_module/next_pc_reg[6]_P |                                    | script_mem_module/next_pc_reg[6]_C      |                1 |              1 |
|  script_mem_module/next_pc_reg[2]_P |                                    | script_mem_module/next_pc_reg[2]_C      |                1 |              1 |
|  script_mem_module/next_pc_reg[3]_P |                                    | script_mem_module/next_pc_reg[3]_C      |                1 |              1 |
|  script_mem_module/next_pc_reg[1]_P |                                    | script_mem_module/next_pc_reg[1]_C      |                1 |              1 |
|  script_mem_module/next_pc_reg[5]_P |                                    | script_mem_module/next_pc_reg[5]_C      |                1 |              1 |
|  script_mem_module/next_pc_reg[0]_P |                                    | script_mem_module/next_pc_reg[0]_C      |                1 |              1 |
|  btn_output_reg_i_2_n_0             | AS/db_step/btn_output_i_1_n_0      |                                         |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/en_jump               |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[0]_C      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[4]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[6]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[5]_C      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[2]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[6]_C      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[3]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[1]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[5]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[0]_P      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[3]_C      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[4]_C      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[1]_C      |                1 |              1 |
|  uart_clk_16_BUFG                   |                                    | script_mem_module/next_pc_reg[2]_C      |                1 |              1 |
|  btn_output_reg_i_2_n_0             | AS/db_rst/btn_output_i_1__0_n_0    |                                         |                1 |              1 |
|  clk_IBUF_BUFG                      |                                    |                                         |                2 |              2 |
|  uart_clk_16_BUFG                   | uart_module/script_cnt             |                                         |                1 |              4 |
|  uart_clk_16_BUFG                   | uart_module/script_cnt             | script_mem_module/script_cnt[3]_i_1_n_0 |                1 |              4 |
|  uart_clk_16_BUFG                   |                                    | uart_module/rx/spacing                  |                1 |              4 |
|  uart_clk_16_BUFG                   | uart_module/rx/state[3]_i_1_n_0    |                                         |                1 |              4 |
|  AS/db_step/btn_output              | switches_IBUF[7]                   | AS/db_rst/AR[0]                         |                2 |              7 |
|  uart_clk_16_BUFG                   | uart_module/rx/tick                |                                         |                1 |              8 |
|  uart_clk_16_BUFG                   | uart_module/E[0]                   |                                         |                2 |              8 |
|  clk_IBUF_BUFG                      |                                    | dc/uart_clk_cnt[9]_i_1_n_0              |                3 |             10 |
|  uart_clk_16_BUFG                   | uart_module/tx/state[3]_i_1__0_n_0 |                                         |                2 |             12 |
|  btn_output_reg_i_2_n_0             |                                    | AS/db_rst/counter[0]_i_1__0_n_0         |                5 |             20 |
|  btn_output_reg_i_2_n_0             |                                    | AS/db_step/counter[0]_i_1_n_0           |                5 |             20 |
|  clk_IBUF_BUFG                      |                                    | dc/millisecond_clk_cnt[0]_i_1_n_0       |                8 |             32 |
|  uart_clk_16_BUFG                   |                                    |                                         |               12 |             38 |
+-------------------------------------+------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    24 |
| 2      |                     1 |
| 4      |                     4 |
| 7      |                     1 |
| 8      |                     2 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


