

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Dec 13 16:47:49 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTCbits	set	3970
    48  0000                     _TRISD	set	3989
    49  0000                     _LATD	set	3980
    50  0000                     _PORTD	set	3971
    51  0000                     _TRISC	set	3988
    52  0000                     _LATC	set	3979
    53  0000                     _PORTC	set	3970
    54  0000                     _TRISB	set	3987
    55  0000                     _LATB	set	3978
    56  0000                     _PORTB	set	3969
    57  0000                     _TRISA	set	3986
    58  0000                     _LATA	set	3977
    59  0000                     _PORTA	set	3968
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64  007FAA                     __pcinit:
    65                           	callstack 0
    66  007FAA                     start_initialization:
    67                           	callstack 0
    68  007FAA                     __initialization:
    69                           	callstack 0
    70  007FAA                     end_of_initialization:
    71                           	callstack 0
    72  007FAA                     __end_of__initialization:
    73                           	callstack 0
    74  007FAA  0100               	movlb	0
    75  007FAC  EFD8  F03F         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78  000000                     __pcstackCOMRAM:
    79                           	callstack 0
    80  000000                     
    81                           ; 1 bytes @ 0x0
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 12 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0       0       0
   103 ;;      Temps:          0       0       0       0       0       0       0       0       0
   104 ;;      Totals:         0       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        0 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114  007FB0                     __ptext0:
   115                           	callstack 0
   116  007FB0                     _main:
   117                           	callstack 31
   118  007FB0                     
   119                           ;main.c: 16:     PORTA = 0x00;
   120  007FB0  0E00               	movlw	0
   121  007FB2  6E80               	movwf	128,c	;volatile
   122                           
   123                           ;main.c: 17:     LATA = 0x00;
   124  007FB4  0E00               	movlw	0
   125  007FB6  6E89               	movwf	137,c	;volatile
   126                           
   127                           ;main.c: 18:     TRISA = 0b00111111;
   128  007FB8  0E3F               	movlw	63
   129  007FBA  6E92               	movwf	146,c	;volatile
   130                           
   131                           ;main.c: 20:     PORTB = 0x00;
   132  007FBC  0E00               	movlw	0
   133  007FBE  6E81               	movwf	129,c	;volatile
   134                           
   135                           ;main.c: 21:     LATB = 0x00;
   136  007FC0  0E00               	movlw	0
   137  007FC2  6E8A               	movwf	138,c	;volatile
   138  007FC4                     
   139                           ;main.c: 22:     TRISB = 0b11111111;
   140  007FC4  6893               	setf	147,c	;volatile
   141                           
   142                           ;main.c: 24:     PORTC = 0x00;
   143  007FC6  0E00               	movlw	0
   144  007FC8  6E82               	movwf	130,c	;volatile
   145                           
   146                           ;main.c: 25:     LATC = 0x00;
   147  007FCA  0E00               	movlw	0
   148  007FCC  6E8B               	movwf	139,c	;volatile
   149                           
   150                           ;main.c: 26:     TRISC = 0b11110000;
   151  007FCE  0EF0               	movlw	240
   152  007FD0  6E94               	movwf	148,c	;volatile
   153                           
   154                           ;main.c: 28:     PORTD = 0x00;
   155  007FD2  0E00               	movlw	0
   156  007FD4  6E83               	movwf	131,c	;volatile
   157                           
   158                           ;main.c: 29:     LATD = 0x00;
   159  007FD6  0E00               	movlw	0
   160  007FD8  6E8C               	movwf	140,c	;volatile
   161                           
   162                           ;main.c: 30:     TRISD = 0b00000000;
   163  007FDA  0E00               	movlw	0
   164  007FDC  6E95               	movwf	149,c	;volatile
   165  007FDE                     l716:
   166                           
   167                           ;main.c: 33:         if(PORTCbits.RC7){
   168  007FDE  AE82               	btfss	130,7,c	;volatile
   169  007FE0  EFF4  F03F         	goto	u11
   170  007FE4  EFF6  F03F         	goto	u10
   171  007FE8                     u11:
   172  007FE8  EFFA  F03F         	goto	l32
   173  007FEC                     u10:
   174  007FEC                     
   175                           ;main.c: 34:             PORTD = PORTA;
   176  007FEC  CF80 FF83          	movff	3968,3971	;volatile
   177                           
   178                           ;main.c: 35:         }else{
   179  007FF0  EFEF  F03F         	goto	l716
   180  007FF4                     l32:
   181                           
   182                           ;main.c: 36:             PORTD = PORTB;
   183  007FF4  CF81 FF83          	movff	3969,3971	;volatile
   184  007FF8  EFEF  F03F         	goto	l716
   185  007FFC  EF00  F000         	goto	start
   186  008000                     __end_of_main:
   187                           	callstack 0
   188  0000                     
   189                           	psect	rparam
   190  0000                     
   191                           	psect	idloc
   192                           
   193                           ;Config register IDLOC0 @ 0x200000
   194                           ;	unspecified, using default values
   195  200000                     	org	2097152
   196  200000  FF                 	db	255
   197                           
   198                           ;Config register IDLOC1 @ 0x200001
   199                           ;	unspecified, using default values
   200  200001                     	org	2097153
   201  200001  FF                 	db	255
   202                           
   203                           ;Config register IDLOC2 @ 0x200002
   204                           ;	unspecified, using default values
   205  200002                     	org	2097154
   206  200002  FF                 	db	255
   207                           
   208                           ;Config register IDLOC3 @ 0x200003
   209                           ;	unspecified, using default values
   210  200003                     	org	2097155
   211  200003  FF                 	db	255
   212                           
   213                           ;Config register IDLOC4 @ 0x200004
   214                           ;	unspecified, using default values
   215  200004                     	org	2097156
   216  200004  FF                 	db	255
   217                           
   218                           ;Config register IDLOC5 @ 0x200005
   219                           ;	unspecified, using default values
   220  200005                     	org	2097157
   221  200005  FF                 	db	255
   222                           
   223                           ;Config register IDLOC6 @ 0x200006
   224                           ;	unspecified, using default values
   225  200006                     	org	2097158
   226  200006  FF                 	db	255
   227                           
   228                           ;Config register IDLOC7 @ 0x200007
   229                           ;	unspecified, using default values
   230  200007                     	org	2097159
   231  200007  FF                 	db	255
   232                           
   233                           	psect	config
   234                           
   235                           ;Config register CONFIG1L @ 0x300000
   236                           ;	PLL Prescaler Selection bits
   237                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   238                           ;	System Clock Postscaler Selection bits
   239                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   240                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   241                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   242  300000                     	org	3145728
   243  300000  00                 	db	0
   244                           
   245                           ;Config register CONFIG1H @ 0x300001
   246                           ;	Oscillator Selection bits
   247                           ;	FOSC = HS, HS oscillator (HS)
   248                           ;	Fail-Safe Clock Monitor Enable bit
   249                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   250                           ;	Internal/External Oscillator Switchover bit
   251                           ;	IESO = OFF, Oscillator Switchover mode disabled
   252  300001                     	org	3145729
   253  300001  0C                 	db	12
   254                           
   255                           ;Config register CONFIG2L @ 0x300002
   256                           ;	Power-up Timer Enable bit
   257                           ;	PWRT = OFF, PWRT disabled
   258                           ;	Brown-out Reset Enable bits
   259                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   260                           ;	Brown-out Reset Voltage bits
   261                           ;	BORV = 3, Minimum setting 2.05V
   262                           ;	USB Voltage Regulator Enable bit
   263                           ;	VREGEN = OFF, USB voltage regulator disabled
   264  300002                     	org	3145730
   265  300002  1F                 	db	31
   266                           
   267                           ;Config register CONFIG2H @ 0x300003
   268                           ;	Watchdog Timer Enable bit
   269                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   270                           ;	Watchdog Timer Postscale Select bits
   271                           ;	WDTPS = 32768, 1:32768
   272  300003                     	org	3145731
   273  300003  1E                 	db	30
   274                           
   275                           ; Padding undefined space
   276  300004                     	org	3145732
   277  300004  FF                 	db	255
   278                           
   279                           ;Config register CONFIG3H @ 0x300005
   280                           ;	CCP2 MUX bit
   281                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   282                           ;	PORTB A/D Enable bit
   283                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   284                           ;	Low-Power Timer 1 Oscillator Enable bit
   285                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   286                           ;	MCLR Pin Enable bit
   287                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   288  300005                     	org	3145733
   289  300005  01                 	db	1
   290                           
   291                           ;Config register CONFIG4L @ 0x300006
   292                           ;	Stack Full/Underflow Reset Enable bit
   293                           ;	STVREN = ON, Stack full/underflow will cause Reset
   294                           ;	Single-Supply ICSP Enable bit
   295                           ;	LVP = ON, Single-Supply ICSP enabled
   296                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   297                           ;	ICPRT = OFF, ICPORT disabled
   298                           ;	Extended Instruction Set Enable bit
   299                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   300                           ;	Background Debugger Enable bit
   301                           ;	DEBUG = 0x1, unprogrammed default
   302  300006                     	org	3145734
   303  300006  85                 	db	133
   304                           
   305                           ; Padding undefined space
   306  300007                     	org	3145735
   307  300007  FF                 	db	255
   308                           
   309                           ;Config register CONFIG5L @ 0x300008
   310                           ;	Code Protection bit
   311                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   312                           ;	Code Protection bit
   313                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   314                           ;	Code Protection bit
   315                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   316                           ;	Code Protection bit
   317                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   318  300008                     	org	3145736
   319  300008  0F                 	db	15
   320                           
   321                           ;Config register CONFIG5H @ 0x300009
   322                           ;	Boot Block Code Protection bit
   323                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   324                           ;	Data EEPROM Code Protection bit
   325                           ;	CPD = OFF, Data EEPROM is not code-protected
   326  300009                     	org	3145737
   327  300009  C0                 	db	192
   328                           
   329                           ;Config register CONFIG6L @ 0x30000A
   330                           ;	Write Protection bit
   331                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   332                           ;	Write Protection bit
   333                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   334                           ;	Write Protection bit
   335                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   336                           ;	Write Protection bit
   337                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   338  30000A                     	org	3145738
   339  30000A  0F                 	db	15
   340                           
   341                           ;Config register CONFIG6H @ 0x30000B
   342                           ;	Configuration Register Write Protection bit
   343                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   344                           ;	Boot Block Write Protection bit
   345                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   346                           ;	Data EEPROM Write Protection bit
   347                           ;	WRTD = OFF, Data EEPROM is not write-protected
   348  30000B                     	org	3145739
   349  30000B  E0                 	db	224
   350                           
   351                           ;Config register CONFIG7L @ 0x30000C
   352                           ;	Table Read Protection bit
   353                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   354                           ;	Table Read Protection bit
   355                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   356                           ;	Table Read Protection bit
   357                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   358                           ;	Table Read Protection bit
   359                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   360  30000C                     	org	3145740
   361  30000C  0F                 	db	15
   362                           
   363                           ;Config register CONFIG7H @ 0x30000D
   364                           ;	Boot Block Table Read Protection bit
   365                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   366  30000D                     	org	3145741
   367  30000D  40                 	db	64
   368                           tosu	equ	0xFFF
   369                           tosh	equ	0xFFE
   370                           tosl	equ	0xFFD
   371                           stkptr	equ	0xFFC
   372                           pclatu	equ	0xFFB
   373                           pclath	equ	0xFFA
   374                           pcl	equ	0xFF9
   375                           tblptru	equ	0xFF8
   376                           tblptrh	equ	0xFF7
   377                           tblptrl	equ	0xFF6
   378                           tablat	equ	0xFF5
   379                           prodh	equ	0xFF4
   380                           prodl	equ	0xFF3
   381                           indf0	equ	0xFEF
   382                           postinc0	equ	0xFEE
   383                           postdec0	equ	0xFED
   384                           preinc0	equ	0xFEC
   385                           plusw0	equ	0xFEB
   386                           fsr0h	equ	0xFEA
   387                           fsr0l	equ	0xFE9
   388                           wreg	equ	0xFE8
   389                           indf1	equ	0xFE7
   390                           postinc1	equ	0xFE6
   391                           postdec1	equ	0xFE5
   392                           preinc1	equ	0xFE4
   393                           plusw1	equ	0xFE3
   394                           fsr1h	equ	0xFE2
   395                           fsr1l	equ	0xFE1
   396                           bsr	equ	0xFE0
   397                           indf2	equ	0xFDF
   398                           postinc2	equ	0xFDE
   399                           postdec2	equ	0xFDD
   400                           preinc2	equ	0xFDC
   401                           plusw2	equ	0xFDB
   402                           fsr2h	equ	0xFDA
   403                           fsr2l	equ	0xFD9
   404                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Dec 13 16:47:49 2021

                     l32 7FF4                       u10 7FEC                       u11 7FE8  
                    l712 7FB0                      l714 7FC4                      l716 7FDE  
                    l718 7FEC                     _LATA 000F89                     _LATB 000F8A  
                   _LATC 000F8B                     _LATD 000F8C                     _main 7FB0  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTA 000F80                    _PORTB 000F81                    _PORTC 000F82  
                  _PORTD 000F83                    _TRISA 000F92                    _TRISB 000F93  
                  _TRISC 000F94                    _TRISD 000F95          __initialization 7FAA  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAA  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAA                  __ramtop 0800  
                __ptext0 7FB0     end_of_initialization 7FAA                _PORTCbits 000F82  
    start_initialization 7FAA                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0050                 isa$xinst 000000  
