# ðŸ§® 4-Bit Arithmetic Logic Unit (ALU)

### Overview

This project implements a **4-bit Arithmetic Logic Unit (ALU)** in Verilog HDL.
The design supports basic arithmetic and logical operations, verified through simulation and synthesized for ASIC implementation.

---

### Features

* **4-bit inputs (A, B)** and **3-bit opcode** control
* Supports the following operations:
  * `000` â†’ Addition
  * `001` â†’ Subtraction
  * `010` â†’ Multiplication
  * `011` â†’ Division (with zero-check handling)
* 8-bit output (Result) for arithmetic precision
* Carry and Zero flag generation

### ðŸ“‚ Project Structure
ALU/
â”‚
â”œâ”€â”€ verilog/
â”‚   â”œâ”€â”€ alu.v          # RTL design
â”‚   â”œâ”€â”€ alu_tb.v       # Testbench
â”‚
â”œâ”€â”€ constraints/
â”‚   â”œâ”€â”€ constraints1.sdc
â”‚   â”œâ”€â”€ setup.g
â”‚   â”œâ”€â”€ template.tcl
â”‚
â”œâ”€â”€ imp reports/
â”‚   â”œâ”€â”€ ALU_area.rpt
â”‚   â”œâ”€â”€ ALU_gates.rpt
â”‚   â”œâ”€â”€ ALU_prelim.rpt
â”‚   â”œâ”€â”€ ALU_Power_rep.png
â”‚   â”œâ”€â”€ ALU_Netlist.png
â”‚   â””â”€â”€ ALU4OPFINAL.png
â”‚
â”œâ”€â”€ alu.gds             # Final layout (GDSII)
â”œâ”€â”€ ALU.spef            # Parasitic extraction
â””â”€â”€ streamOut.map       # Stream output mapping


### ðŸ§  Tools Used
* **Cadence Genus** â€“ Logic Synthesis
* **Cadence Innovus** â€“ Physical Design
* **Virtuoso** â€“ Layout and Verification
* **NC Launch / Xcelium** â€“ Functional Simulation

### Reports Included
*Waveform ouput and netlist
*Area Report: Cell and total area utilization
*Gate Report: Logic cell breakdown
*Power Report: Estimated dynamic and leakage power
*Pre-timing Report: Delay summary prior to routing
