// Seed: 810398321
module module_0 (
    input  wor  id_0
    , id_3,
    output wire id_1
);
  uwire id_4;
  assign id_4 = 1;
  assign module_1.id_13 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd15,
    parameter id_13 = 32'd93
) (
    output wor id_0,
    input tri1 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8
);
  module_0 modCall_1 (
      id_3,
      id_8
  );
  wire id_10;
  wire id_11;
  always @(id_4) begin : LABEL_0
    id_2 <= 1'b0;
  end
  defparam id_12.id_13 = 1;
endmodule
