{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701858068376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701858068376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 18:21:08 2023 " "Processing started: Wed Dec 06 18:21:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701858068376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858068376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week11HW -c week11HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week11HW -c week11HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858068376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701858068818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701858068818 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fre_div.v(11) " "Verilog HDL information at fre_div.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week11/task1/fre_div.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701858074946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_DIV_ADDR clk_div_addr fre_div.v(4) " "Verilog HDL Declaration information at fre_div.v(4): object \"CLK_DIV_ADDR\" differs only in case from object \"clk_div_addr\" in the same scope" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week11/task1/fre_div.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701858074947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/uart_frame_transmit_top.v 7 7 " "Found 7 design units, including 7 entities, in source file task1/uart_frame_transmit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_tx_en " "Found entity 1: addr_tx_en" {  } { { "task1/addr_tx_en.v" "" { Text "G:/software/FPGA/workplace/week11/task1/addr_tx_en.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""} { "Info" "ISGN_ENTITY_NAME" "2 sin_16_rom " "Found entity 2: sin_16_rom" {  } { { "task1/sin_16_rom.v" "" { Text "G:/software/FPGA/workplace/week11/task1/sin_16_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_div " "Found entity 3: fre_div" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week11/task1/fre_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_byte_controller " "Found entity 4: uart_byte_controller" {  } { { "task1/uart_byte_controller.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_byte_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_2byte_controller_withoutHeader " "Found entity 5: uart_2byte_controller_withoutHeader" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_tx_byte " "Found entity 6: uart_tx_byte" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_frame_transmit_top " "Found entity 7: uart_frame_transmit_top" {  } { { "task1/uart_frame_transmit_top.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_frame_transmit_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858074956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858074956 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_byte_controller uart_byte_controller.v(18) " "Verilog HDL Parameter Declaration warning at uart_byte_controller.v(18): Parameter Declaration in module \"uart_byte_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "task1/uart_byte_controller.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_byte_controller.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701858074958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_frame_transmit_top " "Elaborating entity \"uart_frame_transmit_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701858075028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_div fre_div:uut1 " "Elaborating entity \"fre_div\" for hierarchy \"fre_div:uut1\"" {  } { { "task1/uart_frame_transmit_top.v" "uut1" { Text "G:/software/FPGA/workplace/week11/task1/uart_frame_transmit_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_tx_en addr_tx_en:uut2 " "Elaborating entity \"addr_tx_en\" for hierarchy \"addr_tx_en:uut2\"" {  } { { "task1/uart_frame_transmit_top.v" "uut2" { Text "G:/software/FPGA/workplace/week11/task1/uart_frame_transmit_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_16_rom sin_16_rom:uut3 " "Elaborating entity \"sin_16_rom\" for hierarchy \"sin_16_rom:uut3\"" {  } { { "task1/uart_frame_transmit_top.v" "uut3" { Text "G:/software/FPGA/workplace/week11/task1/uart_frame_transmit_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_16_rom:uut3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_16_rom:uut3\|altsyncram:altsyncram_component\"" {  } { { "task1/sin_16_rom.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week11/task1/sin_16_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_16_rom:uut3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_16_rom:uut3\|altsyncram:altsyncram_component\"" {  } { { "task1/sin_16_rom.v" "" { Text "G:/software/FPGA/workplace/week11/task1/sin_16_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_16_rom:uut3\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_16_rom:uut3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file G:\\software\\FPGA\\workplace\\week11\\matlabworkplace\\sin_phase90_16bit.mif " "Parameter \"init_file\" = \"G:\\software\\FPGA\\workplace\\week11\\matlabworkplace\\sin_phase90_16bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701858075252 ""}  } { { "task1/sin_16_rom.v" "" { Text "G:/software/FPGA/workplace/week11/task1/sin_16_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701858075252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sf1 " "Found entity 1: altsyncram_6sf1" {  } { { "db/altsyncram_6sf1.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/altsyncram_6sf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858075315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sf1 sin_16_rom:uut3\|altsyncram:altsyncram_component\|altsyncram_6sf1:auto_generated " "Elaborating entity \"altsyncram_6sf1\" for hierarchy \"sin_16_rom:uut3\|altsyncram:altsyncram_component\|altsyncram_6sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_2byte_controller_withoutHeader uart_2byte_controller_withoutHeader:uut4 " "Elaborating entity \"uart_2byte_controller_withoutHeader\" for hierarchy \"uart_2byte_controller_withoutHeader:uut4\"" {  } { { "task1/uart_frame_transmit_top.v" "uut4" { Text "G:/software/FPGA/workplace/week11/task1/uart_frame_transmit_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(18) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(18): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075336 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(28) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(28): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075336 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(33) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(33): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075336 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(39) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(39): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075336 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(46) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(46): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075336 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(51) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(51): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075336 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 uart_2byte_controller_withoutHeader.v(58) " "Verilog HDL assignment warning at uart_2byte_controller_withoutHeader.v(58): truncated value with size 3 to match size of target (2)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "uart_2byte_controller_withoutHeader.v(61) " "Verilog HDL Case Statement warning at uart_2byte_controller_withoutHeader.v(61): case item expression never matches the case expression" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en uart_2byte_controller_withoutHeader.v(22) " "Verilog HDL Always Construct warning at uart_2byte_controller_withoutHeader.v(22): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_d uart_2byte_controller_withoutHeader.v(22) " "Verilog HDL Always Construct warning at uart_2byte_controller_withoutHeader.v(22): inferring latch(es) for variable \"tx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done uart_2byte_controller_withoutHeader.v(22) " "Verilog HDL Always Construct warning at uart_2byte_controller_withoutHeader.v(22): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"send_done\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[0\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[0\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[1\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[1\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075337 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[2\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[2\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[3\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[3\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[4\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[4\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[5\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[5\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[6\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[6\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[7\] uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_d\[7\]\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en uart_2byte_controller_withoutHeader.v(22) " "Inferred latch for \"tx_en\" at uart_2byte_controller_withoutHeader.v(22)" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858075338 "|uart_frame_transmit_top|uart_2byte_controller_withoutHeader:uut4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uut5 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uut5\"" {  } { { "task1/uart_frame_transmit_top.v" "uut5" { Text "G:/software/FPGA/workplace/week11/task1/uart_frame_transmit_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858075343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_ol31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ol31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_ol31 " "Found entity 1: sld_ela_trigger_flow_sel_ol31" {  } { { "db/sld_ela_trigger_flow_sel_ol31.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/sld_ela_trigger_flow_sel_ol31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858076954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858076954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_week11hw_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_week11hw_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_week11HW_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_week11HW_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_week11hw_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "G:/software/FPGA/workplace/week11/db/sld_reserved_week11hw_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ta24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ta24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ta24 " "Found entity 1: altsyncram_ta24" {  } { { "db/altsyncram_ta24.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/altsyncram_ta24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_msc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_msc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_msc " "Found entity 1: mux_msc" {  } { { "db/mux_msc.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/mux_msc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4gi " "Found entity 1: cntr_4gi" {  } { { "db/cntr_4gi.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cntr_4gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9j " "Found entity 1: cntr_f9j" {  } { { "db/cntr_f9j.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cntr_f9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858077908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858077908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cntr_9gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858078009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858078009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858078064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858078064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858078125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858078125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "G:/software/FPGA/workplace/week11/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858078172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858078172 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858078562 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701858078687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.06.18:21:21 Progress: Loading sld940eb7f4/alt_sld_fab_wrapper_hw.tcl " "2023.12.06.18:21:21 Progress: Loading sld940eb7f4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858081210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858083504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858083584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858086601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858086686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858086796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858086919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858086935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858086936 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701858087615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld940eb7f4/alt_sld_fab.v" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858087817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858087817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858087882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858087882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858087898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858087898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858087962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858087962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858088043 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858088043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858088043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/software/FPGA/workplace/week11/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701858088104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858088104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701858089227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[0\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089296 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[1\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089296 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[2\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089296 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[5\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089296 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[4\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089296 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[3\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089296 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[6\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089297 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_d\[7\] " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[1\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089297 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_2byte_controller_withoutHeader:uut4\|tx_en " "Latch uart_2byte_controller_withoutHeader:uut4\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_2byte_controller_withoutHeader:uut4\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_2byte_controller_withoutHeader:uut4\|state\[0\]" {  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701858089297 ""}  } { { "task1/uart_2byte_controller_withoutHeader.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_2byte_controller_withoutHeader.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701858089297 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week11/task1/uart_tx_byte.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701858089298 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701858089298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858089422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week11/output_files/week11HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week11/output_files/week11HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858090044 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 53 57 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 53 of its 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1701858090921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701858090938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701858090938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "951 " "Implemented 951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701858091193 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701858091193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "915 " "Implemented 915 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701858091193 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701858091193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701858091193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701858091212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:21:31 2023 " "Processing ended: Wed Dec 06 18:21:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701858091212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701858091212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701858091212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701858091212 ""}
