// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 17:04:45 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_gen_busy_r_1_0( in1, in2, in3, in4, out1 );

    input in1;
    input in2;
    input in3;
    input in4;
    output [2:0] out1;
    wire  ioread004;
    wire  tmp243;
    wire  ioread005;
    wire  tmp244;
    wire  tmp245;
    wire  gnew_req;
    wire  tmp246;
    wire  tmp247;
    wire  tmp248;
    wire  tmp249;
    wire  ioread002;
    wire  tmp250;
    wire  din_gen_busy_din_m_data_is_invalid_next;
    wire  gdiv;
    wire  gnew_busy;
    wire  tmp253;
    wire  tmp252;
    wire  tmp251;

    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p20
    assign out1 = {tmp253, {tmp252, tmp251}};
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p19
    assign tmp253 = gnew_busy;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p18
    assign tmp252 = gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p17
    assign tmp251 = din_gen_busy_din_m_data_is_invalid_next;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p16
    assign din_gen_busy_din_m_data_is_invalid_next = tmp250;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p15
    assign tmp250 = ~gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p14
    assign gdiv = tmp249 | ioread002;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p13
    assign tmp249 = in1 & tmp248;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p12
    assign tmp248 = tmp247;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p11
    assign tmp247 = ~tmp246;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p10
    assign tmp246 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p9
    assign gnew_busy = tmp245 | ioread002;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p8
    assign tmp245 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p7
    assign gnew_req = ioread005 & tmp244;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p6
    assign tmp244 = ioread004 | tmp243;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p5
    assign tmp243 = in1;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p4
    assign ioread005 = in2;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p3
    assign ioread004 = in3;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p2
    assign ioread002 = in4;

endmodule


