# timing.sdc
# Timing constraints for the JTAG UART project.

create_clock -name CLOCK_50 -period 20.000 [get_ports {CLOCK_50}]
derive_pll_clocks
derive_clock_uncertainty
set_false_path -from [get_ports {RSTN}] -to *
