#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 17 17:11:35 2024
# Process ID: 24960
# Current directory: E:/Verilog_Module/IP/Uart_RX_Core_V1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16928 E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.xpr
# Log file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1/vivado.log
# Journal file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1\vivado.jou
# Running On: LAPTOP-728FV7UV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.ip_user_files'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/verilog_module'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Verilog_Module/IP'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'e:/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location e:/verilog_module/IP/Uart_RX_Core_V1_1
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.402 ; gain = 296.152
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v
ipx::open_ipxact_file {E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.srcs\sources_1\imports\Uart_RX_Core_V1_1\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/Ser2Par.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/Ser2Par.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/Ser2Par.v' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/uart_bit_rx_module.v' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/uart_reg_rx_module.v' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_FIFO' to ''
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml' ignored by IP packager.
ipgui::add_param -name {CLK_FRE} -component [ipx::current_core] -display_name {Clk Fre} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {BPS} -component [ipx::current_core] -display_name {Bps} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {IDLE_CYCLE} -component [ipx::current_core] -display_name {Idle Cycle} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {REG_WIDTH} -component [ipx::current_core] -display_name {Reg Width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::remove_page -component [ipx::current_core] [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3155] Bus Interface 'clk': ASSOCIATED_RESET port 'resetn' does not exist.
WARNING: [IP_Flow 19-3157] Bus Interface 'resetn': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/verilog_module'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'e:/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location e:/verilog_module/IP/Uart_RX_Core_V1_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 21:21:50 2024...
