============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:10:45 pm
  Module:                 ms_serial_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs32/A                                           +0     109   
      drc_bufs32/Y          BUFX2             4 12.6   31   +49     158 R 
    ctr/countval[1] 
    g77/A                                                    +0     158   
    g77/Y                   INVX1             1  1.9    9   +21     178 F 
    g74/A                                                    +0     178   
    g74/Y                   AND2X1            3  5.6   26   +39     217 F 
  genblk1[0].genblk1.sng/sn_out[1] 
  g261/A                                                     +0     217   
  g261/Y                    AND2X1            4 11.2   42   +53     271 F 
  g255/C                                                     +0     271   
  g255/Y                    NAND3X1           1  1.5   33   +36     306 R 
  drc_bufs267/A                                              +0     306   
  drc_bufs267/Y             BUFX2             1  1.6    8   +34     340 R 
  g254/A                                                     +0     340   
  g254/Y                    INVX1             1 10.9   38   +33     373 F 
  genblk2.stoch2bin/data_in[11] 
    par_ctr/a[11] 
      p0/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                             +0     373   
            g2/YS           FAX1              1  3.8   26   +87     460 R 
          fa0/s 
          ha0/b 
            g17/B                                            +0     460   
            g17/YS          HAX1              1  4.0   19   +60     520 F 
          ha0/s 
        p1/y[0] 
        g168/A                                               +0     520   
        g168/YC             HAX1              1  8.8   35   +65     584 F 
        g167/B                                               +0     584   
        g167/YC             FAX1              1  7.1   29   +89     673 F 
        g166/C                                               +0     673   
        g166/YS             FAX1              1 12.7   67  +103     776 R 
      p0/y[2] 
      g234/A                                                 +0     776   
      g234/YS               FAX1              2 11.1   34  +108     884 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g503/B                                                 +0     884   
      g503/YC               FAX1              1  7.1   29   +88     972 F 
      g499/C                                                 +0     972   
      g499/YC               FAX1              1  7.1   29   +82    1054 F 
      g495/C                                                 +0    1054   
      g495/YC               FAX1              1  7.1   29   +82    1135 F 
      g491/C                                                 +0    1135   
      g491/YC               FAX1              1  7.1   26   +82    1217 F 
      g487/C                                                 +0    1217   
      g487/YC               FAX1              1 10.9   37   +89    1306 F 
      g2/A                                                   +0    1306   
      g2/YS                 FAX1              1  2.8   21   +84    1390 R 
      g481/A                                                 +0    1390   
      g481/Y                MUX2X1            1  1.5   16   +23    1412 F 
      g480/A                                                 +0    1412   
      g480/Y                INVX1             1  2.0    0    +2    1415 R 
      countval_reg[7]/D     DFFSR                            +0    1415   
      countval_reg[7]/CLK   setup                       0   +70    1485 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3465ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
