#
#  Copyright (c) 2025 CEA*
#  *Commissariat a l'Energie Atomique et aux Energies Alternatives (CEA)
#
#  SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
#
#  Licensed under the Solderpad Hardware License v 2.1 (the “License”); you
#  may not use this file except in compliance with the License, or, at your
#  option, the Apache License version 2.0. You may obtain a copy of the
#  License at
#
#  https://solderpad.org/licenses/SHL-2.1/
#
#  Unless required by applicable law or agreed to in writing, any work
#  distributed under the License is distributed on an “AS IS” BASIS, WITHOUT
#  WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
#  License for the specific language governing permissions and limitations
#  under the License.
#
#
#  Authors       : Tanuj Khandelwal
#  Creation Date : March, 2025
#  Description   : 
#  History       :
#

- tool: questa
  compile:
    work_lib     : "work"
    svlog_option: "+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/include" 
    svlog_source : "${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_pkg.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_cast_multi.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_classifier.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_divsqrt_th_32.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_divsqrt_th_64_multi.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_divsqrt_multi.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_fma_multi.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_fma.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_noncomp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_opgroup_block.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_rounding.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpnew_top.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
                    ${CVA6_REPO_DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
                    ${CVA6_REPO_DIR}/core/fpu_wrap.sv"

