Running: /home/dinah/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/dinah/ELEC2141/lab_work/lab2/Votecircuit2/Votecircuit2_Votecircuit2_sch_tb_isim_beh.exe -prj /home/dinah/ELEC2141/lab_work/lab2/Votecircuit2/Votecircuit2_Votecircuit2_sch_tb_beh.prj work.Votecircuit2_Votecircuit2_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/dinah/ELEC2141/lab_work/lab2/Votecircuit2/Votecircuit2.vf" into library work
Analyzing Verilog file "/home/dinah/ELEC2141/lab_work/lab2/Votecircuit2/Votecircuit2_tbw.v" into library work
Analyzing Verilog file "/home/dinah/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94664 KB
Fuse CPU Usage: 1040 ms
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_Votecircuit2
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module M8_1E_MXILINX_Votecircuit2
Compiling module GND
Compiling module VCC
Compiling module Votecircuit2
Compiling module Votecircuit2_Votecircuit2_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable /home/dinah/ELEC2141/lab_work/lab2/Votecircuit2/Votecircuit2_Votecircuit2_sch_tb_isim_beh.exe
Fuse Memory Usage: 1179132 KB
Fuse CPU Usage: 1080 ms
GCC CPU Usage: 690 ms
