<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="compare4a.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="compare4a.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="compare4a.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="compare4a.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="compare4a.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="compare4a.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="compare4a.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="compare4a.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="compare4a.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="compare4a.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="compare4a.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="compare4a.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="compare4a.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="compare4a.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="compare4a.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="compare4a.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="compare4a.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="compare4a.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="compare4a.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="compare4a.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="compare4a.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="compare4a.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="compare4a.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="compare4a.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="compare4a_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="compare4a_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="compare4a_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="compare4a_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="compare4a_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="compare4a_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="compare4a_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="compare4a_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="compare4a_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="compare4a_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="compare4a_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="compare4a_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="compare4a_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="compare4a_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="compare4a_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="compare4a_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="compare4a_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_compare4a_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_compare4a_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_compare4a_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_compare4a_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491837211" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491837211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491979156" xil_pn:in_ck="7026244523333990239" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491979156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compare4a.v"/>
      <outfile xil_pn:name="test_compare4a.v"/>
    </transform>
    <transform xil_pn:end_ts="1491972242" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8262217269022208978" xil_pn:start_ts="1491972242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491972242" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3710253011948323692" xil_pn:start_ts="1491972242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837211" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1828540210433955714" xil_pn:start_ts="1491837211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491979189" xil_pn:in_ck="7026244523333990239" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491979189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compare4a.v"/>
      <outfile xil_pn:name="test_compare4a.v"/>
    </transform>
    <transform xil_pn:end_ts="1491979192" xil_pn:in_ck="7026244523333990239" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7856262015890345861" xil_pn:start_ts="1491979189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_compare4a_beh.prj"/>
      <outfile xil_pn:name="test_compare4a_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491979192" xil_pn:in_ck="889966563590224757" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="938472117901250984" xil_pn:start_ts="1491979192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_compare4a_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="420788412731119989" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1828540210433955714" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5491857920322921997" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491837248" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6957425365972592328" xil_pn:start_ts="1491837248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491979008" xil_pn:in_ck="156936195970380736" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="486203686096907057" xil_pn:start_ts="1491979001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="compare4a.lso"/>
      <outfile xil_pn:name="compare4a.ngc"/>
      <outfile xil_pn:name="compare4a.ngr"/>
      <outfile xil_pn:name="compare4a.prj"/>
      <outfile xil_pn:name="compare4a.stx"/>
      <outfile xil_pn:name="compare4a.syr"/>
      <outfile xil_pn:name="compare4a.xst"/>
      <outfile xil_pn:name="compare4a_stx_beh.prj"/>
      <outfile xil_pn:name="compare4a_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1491979009" xil_pn:in_ck="4882820748358659240" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119210907593330658" xil_pn:start_ts="1491979009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491979014" xil_pn:in_ck="-6650603868159956150" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1285456811423460959" xil_pn:start_ts="1491979009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="compare4a.bld"/>
      <outfile xil_pn:name="compare4a.ngd"/>
      <outfile xil_pn:name="compare4a_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491979020" xil_pn:in_ck="-6950482095840107285" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1491979014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="compare4a.pcf"/>
      <outfile xil_pn:name="compare4a_map.map"/>
      <outfile xil_pn:name="compare4a_map.mrp"/>
      <outfile xil_pn:name="compare4a_map.ncd"/>
      <outfile xil_pn:name="compare4a_map.ngm"/>
      <outfile xil_pn:name="compare4a_map.xrpt"/>
      <outfile xil_pn:name="compare4a_summary.xml"/>
      <outfile xil_pn:name="compare4a_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491979028" xil_pn:in_ck="-8053347156113888860" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1491979020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="compare4a.ncd"/>
      <outfile xil_pn:name="compare4a.pad"/>
      <outfile xil_pn:name="compare4a.par"/>
      <outfile xil_pn:name="compare4a.ptwx"/>
      <outfile xil_pn:name="compare4a.unroutes"/>
      <outfile xil_pn:name="compare4a.xpi"/>
      <outfile xil_pn:name="compare4a_pad.csv"/>
      <outfile xil_pn:name="compare4a_pad.txt"/>
      <outfile xil_pn:name="compare4a_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491979039" xil_pn:in_ck="4882820748358651615" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1491979030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="compare4a.bgn"/>
      <outfile xil_pn:name="compare4a.bit"/>
      <outfile xil_pn:name="compare4a.drc"/>
      <outfile xil_pn:name="compare4a.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491979028" xil_pn:in_ck="-4260044189479260697" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1491979025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="compare4a.twr"/>
      <outfile xil_pn:name="compare4a.twx"/>
    </transform>
  </transforms>

</generated_project>
