<!doctype html>
<html>
<head>
<title>DPDMA Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > DPDMA Module</p><h1>DPDMA Module</h1>
<h2>DPDMA Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>Display Port DMA (DPDMA)</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>DPDMA</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FD4C0000 (DPDMA)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DisplayPort DMA</td></tr>
</table>
<h2>DPDMA Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_err_ctrl.html")>DPDMA_ERR_CTRL</a></td><td class="hex">0x0000000000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Enable/Disable a error response</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_isr.html")>DPDMA_ISR</a></td><td class="hex">0x0000000004</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_imr.html")>DPDMA_IMR</a></td><td class="hex">0x0000000008</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0FFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ien.html")>DPDMA_IEN</a></td><td class="hex">0x000000000C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of 1 to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ids.html")>DPDMA_IDS</a></td><td class="hex">0x0000000010</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of 1 one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_eisr.html")>DPDMA_EISR</a></td><td class="hex">0x0000000014</td><td class="center">32</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_eimr.html")>DPDMA_EIMR</a></td><td class="hex">0x0000000018</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xFFFFFFFF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_eien.html")>DPDMA_EIEN</a></td><td class="hex">0x000000001C</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of 1 to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_eids.html")>DPDMA_EIDS</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_cntl.html")>DPDMA_CNTL</a></td><td class="hex">0x0000000100</td><td class="center">32</td><td class="tooltip">raz<span class="tooltiptext">Read as zero</span></td><td class="hex">0x00000000</td><td>DPDMA Global control register, holds fields which control all 6 channels</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_gbl.html")>DPDMA_GBL</a></td><td class="hex">0x0000000104</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Global control register provides control to start or redirect any channel</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc0_cntl.html")>DPDMA_ALC0_CNTL</a></td><td class="hex">0x0000000108</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Global control register provides control to start or redirect any channel</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc0_status.html")>DPDMA_ALC0_STATUS</a></td><td class="hex">0x000000010C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Status Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc0_max.html")>DPDMA_ALC0_MAX</a></td><td class="hex">0x0000000110</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>ALC0 Max latency Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc0_min.html")>DPDMA_ALC0_MIN</a></td><td class="hex">0x0000000114</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000FFFF</td><td>ALC0 Min Latency Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc0_acc.html")>DPDMA_ALC0_ACC</a></td><td class="hex">0x0000000118</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>ALC0 Accumulated Transaction Latency Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc0_acc_tran.html")>DPDMA_ALC0_ACC_TRAN</a></td><td class="hex">0x000000011C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>ALC1 Accumulated Transaction Count Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc1_cntl.html")>DPDMA_ALC1_CNTL</a></td><td class="hex">0x0000000120</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Global control register provides control to start or redirect any channel</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc1_status.html")>DPDMA_ALC1_STATUS</a></td><td class="hex">0x0000000124</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Status Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc1_max.html")>DPDMA_ALC1_MAX</a></td><td class="hex">0x0000000128</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>ALC1 Max latency Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc1_min.html")>DPDMA_ALC1_MIN</a></td><td class="hex">0x000000012C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000FFFF</td><td>ALC1 Min Latency Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc1_acc.html")>DPDMA_ALC1_ACC</a></td><td class="hex">0x0000000130</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>ALC1 Accumulated Transaction Latency Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_alc1_acc_tran.html")>DPDMA_ALC1_ACC_TRAN</a></td><td class="hex">0x0000000134</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>ALC1 Accumulated Transaction Count Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch0_dscr_strt_addre.html")>DPDMA_CH0_DSCR_STRT_ADDRE</a></td><td class="hex">0x0000000200</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Extension Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch0_dscr_strt_addr.html")>DPDMA_CH0_DSCR_STRT_ADDR</a></td><td class="hex">0x0000000204</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch0_cntl.html")>DPDMA_CH0_CNTL</a></td><td class="hex">0x0000000218</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Channel 0 Control Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch1_dscr_strt_addre.html")>DPDMA_CH1_DSCR_STRT_ADDRE</a></td><td class="hex">0x0000000300</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Extension Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch1_dscr_strt_addr.html")>DPDMA_CH1_DSCR_STRT_ADDR</a></td><td class="hex">0x0000000304</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch1_cntl.html")>DPDMA_CH1_CNTL</a></td><td class="hex">0x0000000318</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Channel 1 Control Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch2_dscr_strt_addre.html")>DPDMA_CH2_DSCR_STRT_ADDRE</a></td><td class="hex">0x0000000400</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Extension Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch2_dscr_strt_addr.html")>DPDMA_CH2_DSCR_STRT_ADDR</a></td><td class="hex">0x0000000404</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch2_cntl.html")>DPDMA_CH2_CNTL</a></td><td class="hex">0x0000000418</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Channel 2 Control Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch3_dscr_strt_addre.html")>DPDMA_CH3_DSCR_STRT_ADDRE</a></td><td class="hex">0x0000000500</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Extension Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch3_dscr_strt_addr.html")>DPDMA_CH3_DSCR_STRT_ADDR</a></td><td class="hex">0x0000000504</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch3_cntl.html")>DPDMA_CH3_CNTL</a></td><td class="hex">0x0000000518</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Channel 3 Control Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch4_dscr_strt_addre.html")>DPDMA_CH4_DSCR_STRT_ADDRE</a></td><td class="hex">0x0000000600</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Extension Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch4_dscr_strt_addr.html")>DPDMA_CH4_DSCR_STRT_ADDR</a></td><td class="hex">0x0000000604</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch4_cntl.html")>DPDMA_CH4_CNTL</a></td><td class="hex">0x0000000618</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Channel 4 Control Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch5_dscr_strt_addre.html")>DPDMA_CH5_DSCR_STRT_ADDRE</a></td><td class="hex">0x0000000700</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Extension Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch5_dscr_strt_addr.html")>DPDMA_CH5_DSCR_STRT_ADDR</a></td><td class="hex">0x0000000704</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Descriptor Start Address Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("dpdma___dpdma_ch5_cntl.html")>DPDMA_CH5_CNTL</a></td><td class="hex">0x0000000718</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Channel 4 Control Register</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>