
*** Running vivado
    with args -log sys_top_iodelay_if_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top_iodelay_if_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sys_top_iodelay_if_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 354.578 ; gain = 61.848
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.ipdefs/ip-repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 395.906 ; gain = 41.328
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.cache/ip 
Command: synth_design -top sys_top_iodelay_if_0_0 -part xczu17eg-ffvc1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Device 21-403] Loading part xczu17eg-ffvc1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 149152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_top_iodelay_if_0_0' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_iodelay_if_0_0/synth/sys_top_iodelay_if_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'iodelay_if' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/a0d5/src/iodelay_if.v:3]
	Parameter addr_width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi4l__aligned_acc_s_if' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/a0d5/src/axi4l__aligned_acc_s_if.v:3]
	Parameter axi4l__addr_width bound to: 32 - type: integer 
	Parameter axi4l__data_width bound to: 32 - type: integer 
	Parameter state_wch_req bound to: 0 - type: integer 
	Parameter state_wch_resp bound to: 1 - type: integer 
	Parameter state_wch_idle bound to: 2 - type: integer 
	Parameter state_rch_req bound to: 0 - type: integer 
	Parameter state_rch_resp bound to: 1 - type: integer 
	Parameter state_rch_idle bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi4l__aligned_acc_s_if' (1#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/a0d5/src/axi4l__aligned_acc_s_if.v:3]
INFO: [Synth 8-6155] done synthesizing module 'iodelay_if' (2#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/a0d5/src/iodelay_if.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sys_top_iodelay_if_0_0' (3#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_iodelay_if_0_0/synth/sys_top_iodelay_if_0_0.v:57]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_awprot[2]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_awprot[1]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_awprot[0]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_wstrb[3]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_wstrb[2]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_wstrb[1]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_wstrb[0]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_arprot[2]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_arprot[1]
WARNING: [Synth 8-3331] design axi4l__aligned_acc_s_if has unconnected port axi4l__s_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1611.582 ; gain = 53.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1617.676 ; gain = 59.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1617.676 ; gain = 59.879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1742.113 ; gain = 17.891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1742.113 ; gain = 184.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu17eg-ffvc1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1742.113 ; gain = 184.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1742.113 ; gain = 184.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1742.113 ; gain = 184.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 37    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4l__aligned_acc_s_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module iodelay_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1590 (col length:264)
BRAMs: 1592 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design sys_top_iodelay_if_0_0 has port ctrl__s_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_iodelay_if_0_0 has port ctrl__s_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_iodelay_if_0_0 has port ctrl__s_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_iodelay_if_0_0 has port ctrl__s_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_iodelay_if_0_0 has port iodly_17__tap[8] driven by constant 0
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_awprot[2]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_awprot[1]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_awprot[0]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_wstrb[3]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_wstrb[2]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_wstrb[1]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_wstrb[0]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_arprot[2]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_arprot[1]
WARNING: [Synth 8-3331] design sys_top_iodelay_if_0_0 has unconnected port ctrl__s_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1742.113 ; gain = 184.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 2308.719 ; gain = 750.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:44 . Memory (MB): peak = 2309.906 ; gain = 752.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:45 . Memory (MB): peak = 2331.777 ; gain = 773.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     5|
|3     |LUT3  |     3|
|4     |LUT4  |     7|
|5     |LUT5  |    31|
|6     |LUT6  |   299|
|7     |MUXF7 |   128|
|8     |MUXF8 |    48|
|9     |FDRE  |  1157|
|10    |FDSE  |     2|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  1681|
|2     |  inst                           |iodelay_if              |  1681|
|3     |    axi4l__aligned_acc_s_if_inst |axi4l__aligned_acc_s_if |   622|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:50 . Memory (MB): peak = 2337.219 ; gain = 779.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:38 . Memory (MB): peak = 2337.219 ; gain = 654.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:51 . Memory (MB): peak = 2337.219 ; gain = 779.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2392.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:02:30 . Memory (MB): peak = 2392.984 ; gain = 1995.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2392.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_iodelay_if_0_0_synth_1/sys_top_iodelay_if_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_top_iodelay_if_0_0, cache-ID = 3589f70e39de7d4a
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2392.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_iodelay_if_0_0_synth_1/sys_top_iodelay_if_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_top_iodelay_if_0_0_utilization_synth.rpt -pb sys_top_iodelay_if_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 14 13:54:02 2023...
