[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/projectname_2.13-1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$PC_CALC_WITHOUT_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC_CALC_WITHOUT_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/InstructionFetchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/InstructionFetchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS1_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MODE$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MODE$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$REGFILE_WRITE_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_XOR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_XOR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/inoutClass$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/inoutClass$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/NextLevelAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/NextLevelAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/inoutClass.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/inoutClass.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/InstructionFetchPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/NextLevelAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/NextLevelAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICachePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_XOR$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_XOR$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_AND$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_AND$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/dBusClass$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/dBusClass$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_OUT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_OUT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_AND$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_AND$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/NextLevelAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/NextLevelAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/InstructionFetchPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_OUT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_OUT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/IntAluPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/dBusClass.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/dBusClass.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_SUB$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_SUB$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/IntAluPlugin$RESULT_XOR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin$RESULT_XOR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$RESULT_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/InstructionFetchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/IntAluPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/IntAluPlugin$RESULT_XOR$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin$RESULT_XOR$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/InstructionFetchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PluginTest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICachePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$HAS_SIDE_EFFECT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$HAS_SIDE_EFFECT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INST_EXE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INST_EXE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_RMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$PC$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$IS_RVC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$IS_RVC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS2_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_WMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INST_EXE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INST_EXE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_USE_SUB_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_USE_SUB_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$REGFILE_WRITE_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$DEBUG_BYPASS_CACHE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$DEBUG_BYPASS_CACHE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_ADD_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INSTRUCTION$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INSTRUCTION$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_HALT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_HALT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INST_TEST$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INST_TEST$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$IMM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$IMM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheCpuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheCpuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheSramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheSramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheSramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheSramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheSramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheSramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheSramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheSramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheCpuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheCpuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheCpuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheCpuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheSramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheSramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheSramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheSramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheCpuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheCpuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC1_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$Src2CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$Src2CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC2$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$LEGAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$LEGAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$MPP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$MPP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC1$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_ADD_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC_LESS_UNSIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS_UNSIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INST_TEST$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INST_TEST$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$FORMAL_MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$SRC2_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$INSTRUCTION_ANTICIPATED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION_ANTICIPATED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$Src1CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$Src1CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
