Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Apr  1 11:09:01 2024


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                      
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v                                                       
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v                                 
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp                           
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v                           
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v                           
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sreg/ipsxe_fft_distram_sreg.v                           
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v            
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v     
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v                       
|            | D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/drm_sdpram/rtl/ipml_sdpram_v1_7_drm.v                           
| Output     | C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/compile/ipsxe_fft_core_only_comp.adf                                            
|            | C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/compile/ipsxe_fft_core_only.cmr                                                 
|            | C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/compile/cmr.db                                                                  
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} -top_module ipsxe_fft_core_only
Peak memory: 225 MB
Total CPU  time to compile completion : 0h:0m:3s
Process Total CPU  time to compile completion : 0h:0m:3s
Total real time to compile completion : 0h:0m:9s
