Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Aluno/Documents/aula20190829/ --output-directory=C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/ --report-file=bsf:C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS.qsys
Progress: Loading aula20190829/aula20190829_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_in [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula20190829_QSYS.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Aluno/Documents/aula20190829/ --output-directory=C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS.sopcinfo --report-file=html:C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS.html --report-file=qip:C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/aula20190829_QSYS.qip --report-file=cmp:C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS.qsys --language=VHDL
Progress: Loading aula20190829/aula20190829_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_in [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula20190829_QSYS.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula20190829_QSYS: Generating aula20190829_QSYS "aula20190829_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 42 connections
Info: merlin_domain_transform: After transform: 26 modules, 106 connections
Info: merlin_router_transform: After transform: 33 modules, 127 connections
Info: reset_adaptation_transform: After transform: 34 modules, 129 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 163 connections
Info: merlin_mm_transform: After transform: 47 modules, 163 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 166 connections
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula20190829_QSYS: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'aula20190829_QSYS_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula20190829_QSYS_nios2_qsys_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0001_nios2_qsys_0_gen//aula20190829_QSYS_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.08.29 20:13:23 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.08.29 20:13:23 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   Couldn't query license setup in Quartus directory C:/altera/web_13.0sp1/quartus
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.08.29 20:13:36 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.08.29 20:13:37 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.08.29 20:13:37 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.08.29 20:13:41 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'aula20190829_QSYS_nios2_qsys_0'
Info: nios2_qsys_0: "aula20190829_QSYS" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'aula20190829_QSYS_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula20190829_QSYS_onchip_memory2_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0002_onchip_memory2_0_gen//aula20190829_QSYS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'aula20190829_QSYS_onchip_memory2_0'
Info: onchip_memory2_0: "aula20190829_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'aula20190829_QSYS_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula20190829_QSYS_jtag_uart_0 --dir=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0003_jtag_uart_0_gen//aula20190829_QSYS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'aula20190829_QSYS_jtag_uart_0'
Info: jtag_uart_0: "aula20190829_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_in: Starting RTL generation for module 'aula20190829_QSYS_pio_in'
Info: pio_in:   Generation command is [exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190829_QSYS_pio_in --dir=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0004_pio_in_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0004_pio_in_gen//aula20190829_QSYS_pio_in_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in: Done RTL generation for module 'aula20190829_QSYS_pio_in'
Info: pio_in: "aula20190829_QSYS" instantiated altera_avalon_pio "pio_in"
Info: pio_out: Starting RTL generation for module 'aula20190829_QSYS_pio_out'
Info: pio_out:   Generation command is [exec C:/altera/web_13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/web_13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/web_13.0sp1/quartus/sopc_builder/bin -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/web_13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula20190829_QSYS_pio_out --dir=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0005_pio_out_gen/ --quartus_dir=C:/altera/web_13.0sp1/quartus --verilog --config=C:/Users/Aluno/AppData/Local/Temp/alt8137_7538243623421320537.dir/0005_pio_out_gen//aula20190829_QSYS_pio_out_component_configuration.pl  --do_build_sim=0  ]
Info: pio_out: Done RTL generation for module 'aula20190829_QSYS_pio_out'
Info: pio_out: "aula20190829_QSYS" instantiated altera_avalon_pio "pio_out"
Info: nios2_qsys_0_instruction_master_translator: "aula20190829_QSYS" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "aula20190829_QSYS" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "aula20190829_QSYS" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "aula20190829_QSYS" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "aula20190829_QSYS" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "aula20190829_QSYS" instantiated altera_merlin_router "addr_router"
Info: id_router: "aula20190829_QSYS" instantiated altera_merlin_router "id_router"
Info: rst_controller: "aula20190829_QSYS" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "aula20190829_QSYS" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "aula20190829_QSYS" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "aula20190829_QSYS" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "aula20190829_QSYS" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Aluno/Documents/aula20190829/aula20190829_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "aula20190829_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: aula20190829_QSYS: Done aula20190829_QSYS" with 19 modules, 85 files, 1839446 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
