
OTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067b0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  080068c0  080068c0  000168c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006c88  08006c88  00016c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006c8c  08006c8c  00016c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000224  20000000  08006c90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000185c  20000224  08006eb4  00020224  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001a80  08006eb4  00021a80  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001fe2e  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003864  00000000  00000000  0004007b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000c380  00000000  00000000  000438df  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f08  00000000  00000000  0004fc60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001688  00000000  00000000  00050b68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000968a  00000000  00000000  000521f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005a5f  00000000  00000000  0005b87a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000612d9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003b84  00000000  00000000  00061358  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000224 	.word	0x20000224
 800012c:	00000000 	.word	0x00000000
 8000130:	080068a8 	.word	0x080068a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000228 	.word	0x20000228
 800014c:	080068a8 	.word	0x080068a8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2iz>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d215      	bcs.n	8000a3a <__aeabi_d2iz+0x36>
 8000a0e:	d511      	bpl.n	8000a34 <__aeabi_d2iz+0x30>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d912      	bls.n	8000a40 <__aeabi_d2iz+0x3c>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	bf18      	it	ne
 8000a30:	4240      	negne	r0, r0
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d105      	bne.n	8000a4c <__aeabi_d2iz+0x48>
 8000a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	bf08      	it	eq
 8000a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_d2uiz>:
 8000a54:	004a      	lsls	r2, r1, #1
 8000a56:	d211      	bcs.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d211      	bcs.n	8000a82 <__aeabi_d2uiz+0x2e>
 8000a5e:	d50d      	bpl.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d40e      	bmi.n	8000a88 <__aeabi_d2uiz+0x34>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d102      	bne.n	8000a8e <__aeabi_d2uiz+0x3a>
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	4770      	bx	lr
 8000a8e:	f04f 0000 	mov.w	r0, #0
 8000a92:	4770      	bx	lr

08000a94 <__aeabi_d2f>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a9c:	bf24      	itt	cs
 8000a9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aa6:	d90d      	bls.n	8000ac4 <__aeabi_d2f+0x30>
 8000aa8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000abc:	bf08      	it	eq
 8000abe:	f020 0001 	biceq.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac8:	d121      	bne.n	8000b0e <__aeabi_d2f+0x7a>
 8000aca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ace:	bfbc      	itt	lt
 8000ad0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	4770      	bxlt	lr
 8000ad6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ada:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ade:	f1c2 0218 	rsb	r2, r2, #24
 8000ae2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ae6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aea:	fa20 f002 	lsr.w	r0, r0, r2
 8000aee:	bf18      	it	ne
 8000af0:	f040 0001 	orrne.w	r0, r0, #1
 8000af4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000afc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b00:	ea40 000c 	orr.w	r0, r0, ip
 8000b04:	fa23 f302 	lsr.w	r3, r3, r2
 8000b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b0c:	e7cc      	b.n	8000aa8 <__aeabi_d2f+0x14>
 8000b0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b12:	d107      	bne.n	8000b24 <__aeabi_d2f+0x90>
 8000b14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b18:	bf1e      	ittt	ne
 8000b1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b22:	4770      	bxne	lr
 8000b24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_frsub>:
 8000b34:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b38:	e002      	b.n	8000b40 <__addsf3>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_fsub>:
 8000b3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b40 <__addsf3>:
 8000b40:	0042      	lsls	r2, r0, #1
 8000b42:	bf1f      	itttt	ne
 8000b44:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b48:	ea92 0f03 	teqne	r2, r3
 8000b4c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b50:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b54:	d06a      	beq.n	8000c2c <__addsf3+0xec>
 8000b56:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b5a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b5e:	bfc1      	itttt	gt
 8000b60:	18d2      	addgt	r2, r2, r3
 8000b62:	4041      	eorgt	r1, r0
 8000b64:	4048      	eorgt	r0, r1
 8000b66:	4041      	eorgt	r1, r0
 8000b68:	bfb8      	it	lt
 8000b6a:	425b      	neglt	r3, r3
 8000b6c:	2b19      	cmp	r3, #25
 8000b6e:	bf88      	it	hi
 8000b70:	4770      	bxhi	lr
 8000b72:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b7a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b7e:	bf18      	it	ne
 8000b80:	4240      	negne	r0, r0
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b8a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b8e:	bf18      	it	ne
 8000b90:	4249      	negne	r1, r1
 8000b92:	ea92 0f03 	teq	r2, r3
 8000b96:	d03f      	beq.n	8000c18 <__addsf3+0xd8>
 8000b98:	f1a2 0201 	sub.w	r2, r2, #1
 8000b9c:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba0:	eb10 000c 	adds.w	r0, r0, ip
 8000ba4:	f1c3 0320 	rsb	r3, r3, #32
 8000ba8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb0:	d502      	bpl.n	8000bb8 <__addsf3+0x78>
 8000bb2:	4249      	negs	r1, r1
 8000bb4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bbc:	d313      	bcc.n	8000be6 <__addsf3+0xa6>
 8000bbe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bc2:	d306      	bcc.n	8000bd2 <__addsf3+0x92>
 8000bc4:	0840      	lsrs	r0, r0, #1
 8000bc6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bca:	f102 0201 	add.w	r2, r2, #1
 8000bce:	2afe      	cmp	r2, #254	; 0xfe
 8000bd0:	d251      	bcs.n	8000c76 <__addsf3+0x136>
 8000bd2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bda:	bf08      	it	eq
 8000bdc:	f020 0001 	biceq.w	r0, r0, #1
 8000be0:	ea40 0003 	orr.w	r0, r0, r3
 8000be4:	4770      	bx	lr
 8000be6:	0049      	lsls	r1, r1, #1
 8000be8:	eb40 0000 	adc.w	r0, r0, r0
 8000bec:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bf0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf4:	d1ed      	bne.n	8000bd2 <__addsf3+0x92>
 8000bf6:	fab0 fc80 	clz	ip, r0
 8000bfa:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bfe:	ebb2 020c 	subs.w	r2, r2, ip
 8000c02:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c06:	bfaa      	itet	ge
 8000c08:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c0c:	4252      	neglt	r2, r2
 8000c0e:	4318      	orrge	r0, r3
 8000c10:	bfbc      	itt	lt
 8000c12:	40d0      	lsrlt	r0, r2
 8000c14:	4318      	orrlt	r0, r3
 8000c16:	4770      	bx	lr
 8000c18:	f092 0f00 	teq	r2, #0
 8000c1c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c20:	bf06      	itte	eq
 8000c22:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c26:	3201      	addeq	r2, #1
 8000c28:	3b01      	subne	r3, #1
 8000c2a:	e7b5      	b.n	8000b98 <__addsf3+0x58>
 8000c2c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c34:	bf18      	it	ne
 8000c36:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c3a:	d021      	beq.n	8000c80 <__addsf3+0x140>
 8000c3c:	ea92 0f03 	teq	r2, r3
 8000c40:	d004      	beq.n	8000c4c <__addsf3+0x10c>
 8000c42:	f092 0f00 	teq	r2, #0
 8000c46:	bf08      	it	eq
 8000c48:	4608      	moveq	r0, r1
 8000c4a:	4770      	bx	lr
 8000c4c:	ea90 0f01 	teq	r0, r1
 8000c50:	bf1c      	itt	ne
 8000c52:	2000      	movne	r0, #0
 8000c54:	4770      	bxne	lr
 8000c56:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c5a:	d104      	bne.n	8000c66 <__addsf3+0x126>
 8000c5c:	0040      	lsls	r0, r0, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c64:	4770      	bx	lr
 8000c66:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c6a:	bf3c      	itt	cc
 8000c6c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c70:	4770      	bxcc	lr
 8000c72:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c76:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7e:	4770      	bx	lr
 8000c80:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c84:	bf16      	itet	ne
 8000c86:	4608      	movne	r0, r1
 8000c88:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c8c:	4601      	movne	r1, r0
 8000c8e:	0242      	lsls	r2, r0, #9
 8000c90:	bf06      	itte	eq
 8000c92:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c96:	ea90 0f01 	teqeq	r0, r1
 8000c9a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c9e:	4770      	bx	lr

08000ca0 <__aeabi_ui2f>:
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	e004      	b.n	8000cb0 <__aeabi_i2f+0x8>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_i2f>:
 8000ca8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cac:	bf48      	it	mi
 8000cae:	4240      	negmi	r0, r0
 8000cb0:	ea5f 0c00 	movs.w	ip, r0
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cbc:	4601      	mov	r1, r0
 8000cbe:	f04f 0000 	mov.w	r0, #0
 8000cc2:	e01c      	b.n	8000cfe <__aeabi_l2f+0x2a>

08000cc4 <__aeabi_ul2f>:
 8000cc4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc8:	bf08      	it	eq
 8000cca:	4770      	bxeq	lr
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e00a      	b.n	8000ce8 <__aeabi_l2f+0x14>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_l2f>:
 8000cd4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ce0:	d502      	bpl.n	8000ce8 <__aeabi_l2f+0x14>
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	ea5f 0c01 	movs.w	ip, r1
 8000cec:	bf02      	ittt	eq
 8000cee:	4684      	moveq	ip, r0
 8000cf0:	4601      	moveq	r1, r0
 8000cf2:	2000      	moveq	r0, #0
 8000cf4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cf8:	bf08      	it	eq
 8000cfa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cfe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d02:	fabc f28c 	clz	r2, ip
 8000d06:	3a08      	subs	r2, #8
 8000d08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d0c:	db10      	blt.n	8000d30 <__aeabi_l2f+0x5c>
 8000d0e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d12:	4463      	add	r3, ip
 8000d14:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d20:	fa20 f202 	lsr.w	r2, r0, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	f020 0001 	biceq.w	r0, r0, #1
 8000d2e:	4770      	bx	lr
 8000d30:	f102 0220 	add.w	r2, r2, #32
 8000d34:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d38:	f1c2 0220 	rsb	r2, r2, #32
 8000d3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d40:	fa21 f202 	lsr.w	r2, r1, r2
 8000d44:	eb43 0002 	adc.w	r0, r3, r2
 8000d48:	bf08      	it	eq
 8000d4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4e:	4770      	bx	lr

08000d50 <__aeabi_fmul>:
 8000d50:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d58:	bf1e      	ittt	ne
 8000d5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d5e:	ea92 0f0c 	teqne	r2, ip
 8000d62:	ea93 0f0c 	teqne	r3, ip
 8000d66:	d06f      	beq.n	8000e48 <__aeabi_fmul+0xf8>
 8000d68:	441a      	add	r2, r3
 8000d6a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d6e:	0240      	lsls	r0, r0, #9
 8000d70:	bf18      	it	ne
 8000d72:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d76:	d01e      	beq.n	8000db6 <__aeabi_fmul+0x66>
 8000d78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d7c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d80:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d84:	fba0 3101 	umull	r3, r1, r0, r1
 8000d88:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d8c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d90:	bf3e      	ittt	cc
 8000d92:	0049      	lslcc	r1, r1, #1
 8000d94:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d98:	005b      	lslcc	r3, r3, #1
 8000d9a:	ea40 0001 	orr.w	r0, r0, r1
 8000d9e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000da2:	2afd      	cmp	r2, #253	; 0xfd
 8000da4:	d81d      	bhi.n	8000de2 <__aeabi_fmul+0x92>
 8000da6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000daa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dae:	bf08      	it	eq
 8000db0:	f020 0001 	biceq.w	r0, r0, #1
 8000db4:	4770      	bx	lr
 8000db6:	f090 0f00 	teq	r0, #0
 8000dba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dbe:	bf08      	it	eq
 8000dc0:	0249      	lsleq	r1, r1, #9
 8000dc2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dca:	3a7f      	subs	r2, #127	; 0x7f
 8000dcc:	bfc2      	ittt	gt
 8000dce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dd2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dd6:	4770      	bxgt	lr
 8000dd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ddc:	f04f 0300 	mov.w	r3, #0
 8000de0:	3a01      	subs	r2, #1
 8000de2:	dc5d      	bgt.n	8000ea0 <__aeabi_fmul+0x150>
 8000de4:	f112 0f19 	cmn.w	r2, #25
 8000de8:	bfdc      	itt	le
 8000dea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dee:	4770      	bxle	lr
 8000df0:	f1c2 0200 	rsb	r2, r2, #0
 8000df4:	0041      	lsls	r1, r0, #1
 8000df6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dfa:	f1c2 0220 	rsb	r2, r2, #32
 8000dfe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e02:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e06:	f140 0000 	adc.w	r0, r0, #0
 8000e0a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e0e:	bf08      	it	eq
 8000e10:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e14:	4770      	bx	lr
 8000e16:	f092 0f00 	teq	r2, #0
 8000e1a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e1e:	bf02      	ittt	eq
 8000e20:	0040      	lsleq	r0, r0, #1
 8000e22:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e26:	3a01      	subeq	r2, #1
 8000e28:	d0f9      	beq.n	8000e1e <__aeabi_fmul+0xce>
 8000e2a:	ea40 000c 	orr.w	r0, r0, ip
 8000e2e:	f093 0f00 	teq	r3, #0
 8000e32:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e36:	bf02      	ittt	eq
 8000e38:	0049      	lsleq	r1, r1, #1
 8000e3a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e3e:	3b01      	subeq	r3, #1
 8000e40:	d0f9      	beq.n	8000e36 <__aeabi_fmul+0xe6>
 8000e42:	ea41 010c 	orr.w	r1, r1, ip
 8000e46:	e78f      	b.n	8000d68 <__aeabi_fmul+0x18>
 8000e48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e4c:	ea92 0f0c 	teq	r2, ip
 8000e50:	bf18      	it	ne
 8000e52:	ea93 0f0c 	teqne	r3, ip
 8000e56:	d00a      	beq.n	8000e6e <__aeabi_fmul+0x11e>
 8000e58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e5c:	bf18      	it	ne
 8000e5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e62:	d1d8      	bne.n	8000e16 <__aeabi_fmul+0xc6>
 8000e64:	ea80 0001 	eor.w	r0, r0, r1
 8000e68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e6c:	4770      	bx	lr
 8000e6e:	f090 0f00 	teq	r0, #0
 8000e72:	bf17      	itett	ne
 8000e74:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e78:	4608      	moveq	r0, r1
 8000e7a:	f091 0f00 	teqne	r1, #0
 8000e7e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e82:	d014      	beq.n	8000eae <__aeabi_fmul+0x15e>
 8000e84:	ea92 0f0c 	teq	r2, ip
 8000e88:	d101      	bne.n	8000e8e <__aeabi_fmul+0x13e>
 8000e8a:	0242      	lsls	r2, r0, #9
 8000e8c:	d10f      	bne.n	8000eae <__aeabi_fmul+0x15e>
 8000e8e:	ea93 0f0c 	teq	r3, ip
 8000e92:	d103      	bne.n	8000e9c <__aeabi_fmul+0x14c>
 8000e94:	024b      	lsls	r3, r1, #9
 8000e96:	bf18      	it	ne
 8000e98:	4608      	movne	r0, r1
 8000e9a:	d108      	bne.n	8000eae <__aeabi_fmul+0x15e>
 8000e9c:	ea80 0001 	eor.w	r0, r0, r1
 8000ea0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eac:	4770      	bx	lr
 8000eae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eb2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eb6:	4770      	bx	lr

08000eb8 <__aeabi_fdiv>:
 8000eb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ebc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec0:	bf1e      	ittt	ne
 8000ec2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ec6:	ea92 0f0c 	teqne	r2, ip
 8000eca:	ea93 0f0c 	teqne	r3, ip
 8000ece:	d069      	beq.n	8000fa4 <__aeabi_fdiv+0xec>
 8000ed0:	eba2 0203 	sub.w	r2, r2, r3
 8000ed4:	ea80 0c01 	eor.w	ip, r0, r1
 8000ed8:	0249      	lsls	r1, r1, #9
 8000eda:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ede:	d037      	beq.n	8000f50 <__aeabi_fdiv+0x98>
 8000ee0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ee4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ee8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000eec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	bf38      	it	cc
 8000ef4:	005b      	lslcc	r3, r3, #1
 8000ef6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000efa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000efe:	428b      	cmp	r3, r1
 8000f00:	bf24      	itt	cs
 8000f02:	1a5b      	subcs	r3, r3, r1
 8000f04:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f08:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f12:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f16:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f1a:	bf24      	itt	cs
 8000f1c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f20:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f24:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f28:	bf24      	itt	cs
 8000f2a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f2e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f32:	011b      	lsls	r3, r3, #4
 8000f34:	bf18      	it	ne
 8000f36:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f3a:	d1e0      	bne.n	8000efe <__aeabi_fdiv+0x46>
 8000f3c:	2afd      	cmp	r2, #253	; 0xfd
 8000f3e:	f63f af50 	bhi.w	8000de2 <__aeabi_fmul+0x92>
 8000f42:	428b      	cmp	r3, r1
 8000f44:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f48:	bf08      	it	eq
 8000f4a:	f020 0001 	biceq.w	r0, r0, #1
 8000f4e:	4770      	bx	lr
 8000f50:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f54:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f58:	327f      	adds	r2, #127	; 0x7f
 8000f5a:	bfc2      	ittt	gt
 8000f5c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f60:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f64:	4770      	bxgt	lr
 8000f66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f6a:	f04f 0300 	mov.w	r3, #0
 8000f6e:	3a01      	subs	r2, #1
 8000f70:	e737      	b.n	8000de2 <__aeabi_fmul+0x92>
 8000f72:	f092 0f00 	teq	r2, #0
 8000f76:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f7a:	bf02      	ittt	eq
 8000f7c:	0040      	lsleq	r0, r0, #1
 8000f7e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f82:	3a01      	subeq	r2, #1
 8000f84:	d0f9      	beq.n	8000f7a <__aeabi_fdiv+0xc2>
 8000f86:	ea40 000c 	orr.w	r0, r0, ip
 8000f8a:	f093 0f00 	teq	r3, #0
 8000f8e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f92:	bf02      	ittt	eq
 8000f94:	0049      	lsleq	r1, r1, #1
 8000f96:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f9a:	3b01      	subeq	r3, #1
 8000f9c:	d0f9      	beq.n	8000f92 <__aeabi_fdiv+0xda>
 8000f9e:	ea41 010c 	orr.w	r1, r1, ip
 8000fa2:	e795      	b.n	8000ed0 <__aeabi_fdiv+0x18>
 8000fa4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fa8:	ea92 0f0c 	teq	r2, ip
 8000fac:	d108      	bne.n	8000fc0 <__aeabi_fdiv+0x108>
 8000fae:	0242      	lsls	r2, r0, #9
 8000fb0:	f47f af7d 	bne.w	8000eae <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	f47f af70 	bne.w	8000e9c <__aeabi_fmul+0x14c>
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	e776      	b.n	8000eae <__aeabi_fmul+0x15e>
 8000fc0:	ea93 0f0c 	teq	r3, ip
 8000fc4:	d104      	bne.n	8000fd0 <__aeabi_fdiv+0x118>
 8000fc6:	024b      	lsls	r3, r1, #9
 8000fc8:	f43f af4c 	beq.w	8000e64 <__aeabi_fmul+0x114>
 8000fcc:	4608      	mov	r0, r1
 8000fce:	e76e      	b.n	8000eae <__aeabi_fmul+0x15e>
 8000fd0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fd4:	bf18      	it	ne
 8000fd6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	d1ca      	bne.n	8000f72 <__aeabi_fdiv+0xba>
 8000fdc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fe0:	f47f af5c 	bne.w	8000e9c <__aeabi_fmul+0x14c>
 8000fe4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fe8:	f47f af3c 	bne.w	8000e64 <__aeabi_fmul+0x114>
 8000fec:	e75f      	b.n	8000eae <__aeabi_fmul+0x15e>
 8000fee:	bf00      	nop

08000ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <HAL_InitTick+0x3c>)
{
 8000ff4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ff6:	7818      	ldrb	r0, [r3, #0]
 8000ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffc:	fbb3 f3f0 	udiv	r3, r3, r0
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <HAL_InitTick+0x40>)
 8001002:	6810      	ldr	r0, [r2, #0]
 8001004:	fbb0 f0f3 	udiv	r0, r0, r3
 8001008:	f000 faee 	bl	80015e8 <HAL_SYSTICK_Config>
 800100c:	4604      	mov	r4, r0
 800100e:	b958      	cbnz	r0, 8001028 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001010:	2d0f      	cmp	r5, #15
 8001012:	d809      	bhi.n	8001028 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001014:	4602      	mov	r2, r0
 8001016:	4629      	mov	r1, r5
 8001018:	f04f 30ff 	mov.w	r0, #4294967295
 800101c:	f000 faa4 	bl	8001568 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001020:	4b04      	ldr	r3, [pc, #16]	; (8001034 <HAL_InitTick+0x44>)
 8001022:	4620      	mov	r0, r4
 8001024:	601d      	str	r5, [r3, #0]
 8001026:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001028:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800102a:	bd38      	pop	{r3, r4, r5, pc}
 800102c:	20000000 	.word	0x20000000
 8001030:	20000050 	.word	0x20000050
 8001034:	20000004 	.word	0x20000004

08001038 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001038:	4a07      	ldr	r2, [pc, #28]	; (8001058 <HAL_Init+0x20>)
{
 800103a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800103c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800103e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001040:	f043 0310 	orr.w	r3, r3, #16
 8001044:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001046:	f000 fa7d 	bl	8001544 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800104a:	2000      	movs	r0, #0
 800104c:	f7ff ffd0 	bl	8000ff0 <HAL_InitTick>
  HAL_MspInit();
 8001050:	f003 f8fa 	bl	8004248 <HAL_MspInit>
}
 8001054:	2000      	movs	r0, #0
 8001056:	bd08      	pop	{r3, pc}
 8001058:	40022000 	.word	0x40022000

0800105c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800105c:	4a03      	ldr	r2, [pc, #12]	; (800106c <HAL_IncTick+0x10>)
 800105e:	4b04      	ldr	r3, [pc, #16]	; (8001070 <HAL_IncTick+0x14>)
 8001060:	6811      	ldr	r1, [r2, #0]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	440b      	add	r3, r1
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	2000025c 	.word	0x2000025c
 8001070:	20000000 	.word	0x20000000

08001074 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001074:	4b01      	ldr	r3, [pc, #4]	; (800107c <HAL_GetTick+0x8>)
 8001076:	6818      	ldr	r0, [r3, #0]
}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	2000025c 	.word	0x2000025c

08001080 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001080:	b538      	push	{r3, r4, r5, lr}
 8001082:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff fff6 	bl	8001074 <HAL_GetTick>
 8001088:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800108c:	bf1e      	ittt	ne
 800108e:	4b04      	ldrne	r3, [pc, #16]	; (80010a0 <HAL_Delay+0x20>)
 8001090:	781b      	ldrbne	r3, [r3, #0]
 8001092:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001094:	f7ff ffee 	bl	8001074 <HAL_GetTick>
 8001098:	1b40      	subs	r0, r0, r5
 800109a:	4284      	cmp	r4, r0
 800109c:	d8fa      	bhi.n	8001094 <HAL_Delay+0x14>
  {
  }
}
 800109e:	bd38      	pop	{r3, r4, r5, pc}
 80010a0:	20000000 	.word	0x20000000

080010a4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80010a4:	6803      	ldr	r3, [r0, #0]
 80010a6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80010a8:	4770      	bx	lr
	...

080010ac <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80010ac:	2300      	movs	r3, #0
{ 
 80010ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80010b0:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010b2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d074      	beq.n	80011a4 <HAL_ADC_ConfigChannel+0xf8>
 80010ba:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80010bc:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80010be:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80010c2:	2d06      	cmp	r5, #6
 80010c4:	6802      	ldr	r2, [r0, #0]
 80010c6:	ea4f 0385 	mov.w	r3, r5, lsl #2
 80010ca:	680c      	ldr	r4, [r1, #0]
 80010cc:	d825      	bhi.n	800111a <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80010ce:	442b      	add	r3, r5
 80010d0:	251f      	movs	r5, #31
 80010d2:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80010d4:	3b05      	subs	r3, #5
 80010d6:	409d      	lsls	r5, r3
 80010d8:	ea26 0505 	bic.w	r5, r6, r5
 80010dc:	fa04 f303 	lsl.w	r3, r4, r3
 80010e0:	432b      	orrs	r3, r5
 80010e2:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80010e4:	2c09      	cmp	r4, #9
 80010e6:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80010ea:	688d      	ldr	r5, [r1, #8]
 80010ec:	d92f      	bls.n	800114e <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80010ee:	2607      	movs	r6, #7
 80010f0:	4423      	add	r3, r4
 80010f2:	68d1      	ldr	r1, [r2, #12]
 80010f4:	3b1e      	subs	r3, #30
 80010f6:	409e      	lsls	r6, r3
 80010f8:	ea21 0106 	bic.w	r1, r1, r6
 80010fc:	fa05 f303 	lsl.w	r3, r5, r3
 8001100:	430b      	orrs	r3, r1
 8001102:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001104:	f1a4 0310 	sub.w	r3, r4, #16
 8001108:	2b01      	cmp	r3, #1
 800110a:	d92b      	bls.n	8001164 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800110c:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800110e:	2200      	movs	r2, #0
 8001110:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001114:	4618      	mov	r0, r3
 8001116:	b002      	add	sp, #8
 8001118:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800111a:	2d0c      	cmp	r5, #12
 800111c:	d80b      	bhi.n	8001136 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800111e:	442b      	add	r3, r5
 8001120:	251f      	movs	r5, #31
 8001122:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001124:	3b23      	subs	r3, #35	; 0x23
 8001126:	409d      	lsls	r5, r3
 8001128:	ea26 0505 	bic.w	r5, r6, r5
 800112c:	fa04 f303 	lsl.w	r3, r4, r3
 8001130:	432b      	orrs	r3, r5
 8001132:	6313      	str	r3, [r2, #48]	; 0x30
 8001134:	e7d6      	b.n	80010e4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001136:	442b      	add	r3, r5
 8001138:	251f      	movs	r5, #31
 800113a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800113c:	3b41      	subs	r3, #65	; 0x41
 800113e:	409d      	lsls	r5, r3
 8001140:	ea26 0505 	bic.w	r5, r6, r5
 8001144:	fa04 f303 	lsl.w	r3, r4, r3
 8001148:	432b      	orrs	r3, r5
 800114a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800114c:	e7ca      	b.n	80010e4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800114e:	2607      	movs	r6, #7
 8001150:	6911      	ldr	r1, [r2, #16]
 8001152:	4423      	add	r3, r4
 8001154:	409e      	lsls	r6, r3
 8001156:	ea21 0106 	bic.w	r1, r1, r6
 800115a:	fa05 f303 	lsl.w	r3, r5, r3
 800115e:	430b      	orrs	r3, r1
 8001160:	6113      	str	r3, [r2, #16]
 8001162:	e7cf      	b.n	8001104 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8001164:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <HAL_ADC_ConfigChannel+0xfc>)
 8001166:	429a      	cmp	r2, r3
 8001168:	d116      	bne.n	8001198 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800116a:	6893      	ldr	r3, [r2, #8]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	d4cd      	bmi.n	800110c <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001170:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001172:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001174:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001178:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800117a:	d1c7      	bne.n	800110c <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800117c:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <HAL_ADC_ConfigChannel+0x100>)
 800117e:	4a0c      	ldr	r2, [pc, #48]	; (80011b0 <HAL_ADC_ConfigChannel+0x104>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	fbb3 f2f2 	udiv	r2, r3, r2
 8001186:	230a      	movs	r3, #10
 8001188:	4353      	muls	r3, r2
            wait_loop_index--;
 800118a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800118c:	9b01      	ldr	r3, [sp, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d0bc      	beq.n	800110c <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8001192:	9b01      	ldr	r3, [sp, #4]
 8001194:	3b01      	subs	r3, #1
 8001196:	e7f8      	b.n	800118a <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001198:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800119a:	f043 0320 	orr.w	r3, r3, #32
 800119e:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e7b4      	b.n	800110e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80011a4:	2302      	movs	r3, #2
 80011a6:	e7b5      	b.n	8001114 <HAL_ADC_ConfigChannel+0x68>
 80011a8:	40012400 	.word	0x40012400
 80011ac:	20000050 	.word	0x20000050
 80011b0:	000f4240 	.word	0x000f4240

080011b4 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80011b4:	2300      	movs	r3, #0
{
 80011b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80011b8:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011ba:	6803      	ldr	r3, [r0, #0]
{
 80011bc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	07d2      	lsls	r2, r2, #31
 80011c2:	d502      	bpl.n	80011ca <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80011c4:	2000      	movs	r0, #0
}
 80011c6:	b002      	add	sp, #8
 80011c8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80011ca:	689a      	ldr	r2, [r3, #8]
 80011cc:	f042 0201 	orr.w	r2, r2, #1
 80011d0:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <ADC_Enable+0x68>)
 80011d4:	4a12      	ldr	r2, [pc, #72]	; (8001220 <ADC_Enable+0x6c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80011dc:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80011de:	9b01      	ldr	r3, [sp, #4]
 80011e0:	b9c3      	cbnz	r3, 8001214 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80011e2:	f7ff ff47 	bl	8001074 <HAL_GetTick>
 80011e6:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011e8:	6823      	ldr	r3, [r4, #0]
 80011ea:	689d      	ldr	r5, [r3, #8]
 80011ec:	f015 0501 	ands.w	r5, r5, #1
 80011f0:	d1e8      	bne.n	80011c4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80011f2:	f7ff ff3f 	bl	8001074 <HAL_GetTick>
 80011f6:	1b80      	subs	r0, r0, r6
 80011f8:	2802      	cmp	r0, #2
 80011fa:	d9f5      	bls.n	80011e8 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80011fe:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001202:	f043 0310 	orr.w	r3, r3, #16
 8001206:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001208:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800120a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001212:	e7d8      	b.n	80011c6 <ADC_Enable+0x12>
      wait_loop_index--;
 8001214:	9b01      	ldr	r3, [sp, #4]
 8001216:	3b01      	subs	r3, #1
 8001218:	e7e0      	b.n	80011dc <ADC_Enable+0x28>
 800121a:	bf00      	nop
 800121c:	20000050 	.word	0x20000050
 8001220:	000f4240 	.word	0x000f4240

08001224 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8001224:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001228:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800122a:	2b01      	cmp	r3, #1
{
 800122c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800122e:	d054      	beq.n	80012da <HAL_ADC_Start+0xb6>
 8001230:	2301      	movs	r3, #1
 8001232:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8001236:	f7ff ffbd 	bl	80011b4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800123a:	2800      	cmp	r0, #0
 800123c:	d149      	bne.n	80012d2 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 800123e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001240:	4a27      	ldr	r2, [pc, #156]	; (80012e0 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8001242:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001246:	f023 0301 	bic.w	r3, r3, #1
 800124a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800124e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	4293      	cmp	r3, r2
 8001254:	d104      	bne.n	8001260 <HAL_ADC_Start+0x3c>
 8001256:	4923      	ldr	r1, [pc, #140]	; (80012e4 <HAL_ADC_Start+0xc0>)
 8001258:	684a      	ldr	r2, [r1, #4]
 800125a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800125e:	d12e      	bne.n	80012be <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001260:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001262:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001266:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001268:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800126a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800126c:	bf41      	itttt	mi
 800126e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8001270:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001274:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001278:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800127a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800127c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001280:	bf1c      	itt	ne
 8001282:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8001284:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001288:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 800128a:	2200      	movs	r2, #0
 800128c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001290:	f06f 0202 	mvn.w	r2, #2
 8001294:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800129c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80012a0:	d113      	bne.n	80012ca <HAL_ADC_Start+0xa6>
 80012a2:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <HAL_ADC_Start+0xbc>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d105      	bne.n	80012b4 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80012a8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80012ac:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80012ae:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80012b2:	d10a      	bne.n	80012ca <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80012b4:	689a      	ldr	r2, [r3, #8]
 80012b6:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80012c0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80012c4:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80012c6:	684a      	ldr	r2, [r1, #4]
 80012c8:	e7cf      	b.n	800126a <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80012ca:	689a      	ldr	r2, [r3, #8]
 80012cc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80012d0:	e7f3      	b.n	80012ba <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 80012d2:	2300      	movs	r3, #0
 80012d4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80012d8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80012da:	2002      	movs	r0, #2
}
 80012dc:	bd10      	pop	{r4, pc}
 80012de:	bf00      	nop
 80012e0:	40012800 	.word	0x40012800
 80012e4:	40012400 	.word	0x40012400

080012e8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80012e8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80012ea:	6803      	ldr	r3, [r0, #0]
{
 80012ec:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	07d2      	lsls	r2, r2, #31
 80012f2:	d401      	bmi.n	80012f8 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80012f4:	2000      	movs	r0, #0
 80012f6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	f022 0201 	bic.w	r2, r2, #1
 80012fe:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001300:	f7ff feb8 	bl	8001074 <HAL_GetTick>
 8001304:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001306:	6823      	ldr	r3, [r4, #0]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	07db      	lsls	r3, r3, #31
 800130c:	d5f2      	bpl.n	80012f4 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800130e:	f7ff feb1 	bl	8001074 <HAL_GetTick>
 8001312:	1b40      	subs	r0, r0, r5
 8001314:	2802      	cmp	r0, #2
 8001316:	d9f6      	bls.n	8001306 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001318:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800131a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800131c:	f043 0310 	orr.w	r3, r3, #16
 8001320:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001322:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	62e3      	str	r3, [r4, #44]	; 0x2c
 800132a:	bd38      	pop	{r3, r4, r5, pc}

0800132c <HAL_ADC_Init>:
{
 800132c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800132e:	4604      	mov	r4, r0
 8001330:	2800      	cmp	r0, #0
 8001332:	d071      	beq.n	8001418 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001334:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001336:	b923      	cbnz	r3, 8001342 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001338:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800133a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800133e:	f002 ffc9 	bl	80042d4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001342:	4620      	mov	r0, r4
 8001344:	f7ff ffd0 	bl	80012e8 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001348:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800134a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800134e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001350:	d164      	bne.n	800141c <HAL_ADC_Init+0xf0>
 8001352:	2800      	cmp	r0, #0
 8001354:	d162      	bne.n	800141c <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001356:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8001358:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800135c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800135e:	f023 0302 	bic.w	r3, r3, #2
 8001362:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001366:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001368:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800136a:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800136c:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800136e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001372:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001376:	d038      	beq.n	80013ea <HAL_ADC_Init+0xbe>
 8001378:	2901      	cmp	r1, #1
 800137a:	bf14      	ite	ne
 800137c:	4606      	movne	r6, r0
 800137e:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001382:	6965      	ldr	r5, [r4, #20]
 8001384:	2d01      	cmp	r5, #1
 8001386:	d107      	bne.n	8001398 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001388:	2b00      	cmp	r3, #0
 800138a:	d130      	bne.n	80013ee <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800138c:	69a3      	ldr	r3, [r4, #24]
 800138e:	3b01      	subs	r3, #1
 8001390:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001394:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8001398:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800139a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800139e:	685d      	ldr	r5, [r3, #4]
 80013a0:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80013a4:	ea45 0506 	orr.w	r5, r5, r6
 80013a8:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80013aa:	689e      	ldr	r6, [r3, #8]
 80013ac:	4d1d      	ldr	r5, [pc, #116]	; (8001424 <HAL_ADC_Init+0xf8>)
 80013ae:	ea05 0506 	and.w	r5, r5, r6
 80013b2:	ea45 0502 	orr.w	r5, r5, r2
 80013b6:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80013b8:	d001      	beq.n	80013be <HAL_ADC_Init+0x92>
 80013ba:	2901      	cmp	r1, #1
 80013bc:	d120      	bne.n	8001400 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80013be:	6921      	ldr	r1, [r4, #16]
 80013c0:	3901      	subs	r1, #1
 80013c2:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80013c4:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80013c6:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80013ca:	4329      	orrs	r1, r5
 80013cc:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013ce:	6899      	ldr	r1, [r3, #8]
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <HAL_ADC_Init+0xfc>)
 80013d2:	400b      	ands	r3, r1
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d115      	bne.n	8001404 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80013d8:	2300      	movs	r3, #0
 80013da:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80013dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013de:	f023 0303 	bic.w	r3, r3, #3
 80013e2:	f043 0301 	orr.w	r3, r3, #1
 80013e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80013e8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013ea:	460e      	mov	r6, r1
 80013ec:	e7c9      	b.n	8001382 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013f0:	f043 0320 	orr.w	r3, r3, #32
 80013f4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80013fe:	e7cb      	b.n	8001398 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8001400:	2100      	movs	r1, #0
 8001402:	e7df      	b.n	80013c4 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8001404:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001406:	f023 0312 	bic.w	r3, r3, #18
 800140a:	f043 0310 	orr.w	r3, r3, #16
 800140e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001410:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001418:	2001      	movs	r0, #1
}
 800141a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800141c:	f043 0310 	orr.w	r3, r3, #16
 8001420:	62a3      	str	r3, [r4, #40]	; 0x28
 8001422:	e7f9      	b.n	8001418 <HAL_ADC_Init+0xec>
 8001424:	ffe1f7fd 	.word	0xffe1f7fd
 8001428:	ff1f0efe 	.word	0xff1f0efe

0800142c <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 800142c:	b570      	push	{r4, r5, r6, lr}
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
  uint32_t tickstart = 0U;
  uint32_t tmp_mcr = 0U;
  
  /* Check CAN handle */
  if(hcan == NULL)
 800142e:	4604      	mov	r4, r0
 8001430:	2800      	cmp	r0, #0
 8001432:	d069      	beq.n	8001508 <HAL_CAN_Init+0xdc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 8001434:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001438:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800143c:	b91b      	cbnz	r3, 8001446 <HAL_CAN_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 800143e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8001442:	f002 ff77 	bl	8004334 <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8001446:	2302      	movs	r3, #2
 8001448:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800144c:	6823      	ldr	r3, [r4, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	f022 0202 	bic.w	r2, r2, #2
 8001454:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f042 0201 	orr.w	r2, r2, #1
 800145c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();   
 800145e:	f7ff fe09 	bl	8001074 <HAL_GetTick>
 8001462:	4606      	mov	r6, r0
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001464:	6822      	ldr	r2, [r4, #0]
 8001466:	6855      	ldr	r5, [r2, #4]
 8001468:	f015 0501 	ands.w	r5, r5, #1
 800146c:	d04e      	beq.n	800150c <HAL_CAN_Init+0xe0>
      return HAL_TIMEOUT;
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800146e:	6853      	ldr	r3, [r2, #4]
 8001470:	07d9      	lsls	r1, r3, #31
 8001472:	d546      	bpl.n	8001502 <HAL_CAN_Init+0xd6>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001474:	69a3      	ldr	r3, [r4, #24]
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001476:	69e1      	ldr	r1, [r4, #28]
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
 8001478:	2b01      	cmp	r3, #1
 800147a:	bf0c      	ite	eq
 800147c:	2380      	moveq	r3, #128	; 0x80
 800147e:	2300      	movne	r3, #0
    if (hcan->Init.ABOM == ENABLE)
 8001480:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001482:	6a21      	ldr	r1, [r4, #32]
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 8001484:	bf0c      	ite	eq
 8001486:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
 800148a:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
    if (hcan->Init.AWUM == ENABLE)
 800148e:	2901      	cmp	r1, #1
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
    }
    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001490:	6a61      	ldr	r1, [r4, #36]	; 0x24
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 8001492:	bf0c      	ite	eq
 8001494:	f043 0320 	orreq.w	r3, r3, #32
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
 8001498:	f023 0320 	bicne.w	r3, r3, #32
    if (hcan->Init.NART == ENABLE)
 800149c:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 800149e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 80014a0:	bf0c      	ite	eq
 80014a2:	f043 0310 	orreq.w	r3, r3, #16
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
 80014a6:	f023 0310 	bicne.w	r3, r3, #16
    if (hcan->Init.RFLM == ENABLE)
 80014aa:	2901      	cmp	r1, #1
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
    }
    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 80014ac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 80014ae:	bf0c      	ite	eq
 80014b0:	f043 0308 	orreq.w	r3, r3, #8
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
 80014b4:	f023 0308 	bicne.w	r3, r3, #8
    if (hcan->Init.TXFP == ENABLE)
 80014b8:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
    }
    
    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80014ba:	6811      	ldr	r1, [r2, #0]
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 80014bc:	bf0c      	ite	eq
 80014be:	f043 0304 	orreq.w	r3, r3, #4
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
 80014c2:	f023 0304 	bicne.w	r3, r3, #4
    MODIFY_REG(hcan->Instance->MCR,
 80014c6:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
 80014ca:	430b      	orrs	r3, r1
 80014cc:	6013      	str	r3, [r2, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);
    
    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80014ce:	68e1      	ldr	r1, [r4, #12]
 80014d0:	68a3      	ldr	r3, [r4, #8]
 80014d2:	430b      	orrs	r3, r1
 80014d4:	6921      	ldr	r1, [r4, #16]
 80014d6:	430b      	orrs	r3, r1
 80014d8:	6961      	ldr	r1, [r4, #20]
 80014da:	430b      	orrs	r3, r1
 80014dc:	6861      	ldr	r1, [r4, #4]
 80014de:	3901      	subs	r1, #1
 80014e0:	430b      	orrs	r3, r1
 80014e2:	61d3      	str	r3, [r2, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U)));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014e4:	6813      	ldr	r3, [r2, #0]
 80014e6:	f023 0301 	bic.w	r3, r3, #1
 80014ea:	6013      	str	r3, [r2, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();   
 80014ec:	f7ff fdc2 	bl	8001074 <HAL_GetTick>
 80014f0:	4605      	mov	r5, r0
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	07d2      	lsls	r2, r2, #31
 80014f8:	d413      	bmi.n	8001522 <HAL_CAN_Init+0xf6>
        return HAL_TIMEOUT;
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80014fa:	6858      	ldr	r0, [r3, #4]
 80014fc:	f010 0001 	ands.w	r0, r0, #1
 8001500:	d01b      	beq.n	800153a <HAL_CAN_Init+0x10e>
    return HAL_OK;
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8001502:	2304      	movs	r3, #4
 8001504:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 8001508:	2001      	movs	r0, #1
 800150a:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800150c:	f7ff fdb2 	bl	8001074 <HAL_GetTick>
 8001510:	1b80      	subs	r0, r0, r6
 8001512:	280a      	cmp	r0, #10
 8001514:	d9a6      	bls.n	8001464 <HAL_CAN_Init+0x38>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001516:	2003      	movs	r0, #3
      __HAL_UNLOCK(hcan);
 8001518:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800151c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      return HAL_TIMEOUT;
 8001520:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001522:	f7ff fda7 	bl	8001074 <HAL_GetTick>
 8001526:	1b40      	subs	r0, r0, r5
 8001528:	280a      	cmp	r0, #10
 800152a:	d9e2      	bls.n	80014f2 <HAL_CAN_Init+0xc6>
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 800152c:	2003      	movs	r0, #3
        __HAL_UNLOCK(hcan);
 800152e:	2300      	movs	r3, #0
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001530:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        __HAL_UNLOCK(hcan);
 8001534:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001538:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_READY;
 800153a:	2301      	movs	r3, #1
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800153c:	6420      	str	r0, [r4, #64]	; 0x40
    hcan->State = HAL_CAN_STATE_READY;
 800153e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  }
}
 8001542:	bd70      	pop	{r4, r5, r6, pc}

08001544 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001544:	4a07      	ldr	r2, [pc, #28]	; (8001564 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001546:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001548:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800154a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001552:	041b      	lsls	r3, r3, #16
 8001554:	0c1b      	lsrs	r3, r3, #16
 8001556:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800155a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800155e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001560:	60d3      	str	r3, [r2, #12]
 8001562:	4770      	bx	lr
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001568:	4b17      	ldr	r3, [pc, #92]	; (80015c8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156a:	b530      	push	{r4, r5, lr}
 800156c:	68dc      	ldr	r4, [r3, #12]
 800156e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001572:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001576:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001578:	2b04      	cmp	r3, #4
 800157a:	bf28      	it	cs
 800157c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001580:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001584:	bf98      	it	ls
 8001586:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001588:	fa05 f303 	lsl.w	r3, r5, r3
 800158c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001590:	bf88      	it	hi
 8001592:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	4019      	ands	r1, r3
 8001596:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001598:	fa05 f404 	lsl.w	r4, r5, r4
 800159c:	3c01      	subs	r4, #1
 800159e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80015a0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a2:	ea42 0201 	orr.w	r2, r2, r1
 80015a6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015aa:	bfaf      	iteee	ge
 80015ac:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b0:	4b06      	ldrlt	r3, [pc, #24]	; (80015cc <HAL_NVIC_SetPriority+0x64>)
 80015b2:	f000 000f 	andlt.w	r0, r0, #15
 80015b6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b8:	bfa5      	ittet	ge
 80015ba:	b2d2      	uxtbge	r2, r2
 80015bc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c0:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c2:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80015c6:	bd30      	pop	{r4, r5, pc}
 80015c8:	e000ed00 	.word	0xe000ed00
 80015cc:	e000ed14 	.word	0xe000ed14

080015d0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80015d0:	2301      	movs	r3, #1
 80015d2:	0942      	lsrs	r2, r0, #5
 80015d4:	f000 001f 	and.w	r0, r0, #31
 80015d8:	fa03 f000 	lsl.w	r0, r3, r0
 80015dc:	4b01      	ldr	r3, [pc, #4]	; (80015e4 <HAL_NVIC_EnableIRQ+0x14>)
 80015de:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80015e2:	4770      	bx	lr
 80015e4:	e000e100 	.word	0xe000e100

080015e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e8:	3801      	subs	r0, #1
 80015ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80015ee:	d20a      	bcs.n	8001606 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f4:	4a06      	ldr	r2, [pc, #24]	; (8001610 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015f6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001600:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001606:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	e000e010 	.word	0xe000e010
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001616:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	bf0c      	ite	eq
 800161c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001620:	f022 0204 	bicne.w	r2, r2, #4
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	4770      	bx	lr
 8001628:	e000e010 	.word	0xe000e010

0800162c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800162c:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800162e:	f002 fbdd 	bl	8003dec <HAL_SYSTICK_Callback>
 8001632:	bd08      	pop	{r3, pc}

08001634 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001634:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001636:	b350      	cbz	r0, 800168e <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001638:	2214      	movs	r2, #20
 800163a:	6801      	ldr	r1, [r0, #0]
 800163c:	4b15      	ldr	r3, [pc, #84]	; (8001694 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800163e:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001640:	440b      	add	r3, r1
 8001642:	fbb3 f3f2 	udiv	r3, r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 800164c:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800164e:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001650:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001652:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8001656:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001658:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800165a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800165e:	4323      	orrs	r3, r4
 8001660:	6904      	ldr	r4, [r0, #16]
 8001662:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001664:	6944      	ldr	r4, [r0, #20]
 8001666:	4323      	orrs	r3, r4
 8001668:	6984      	ldr	r4, [r0, #24]
 800166a:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800166c:	69c4      	ldr	r4, [r0, #28]
 800166e:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001670:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001672:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001674:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001676:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001678:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 800167c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800167e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001680:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001682:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001684:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001686:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 800168a:	4618      	mov	r0, r3
 800168c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800168e:	2001      	movs	r0, #1
}
 8001690:	bd10      	pop	{r4, pc}
 8001692:	bf00      	nop
 8001694:	bffdfff8 	.word	0xbffdfff8
 8001698:	40020000 	.word	0x40020000

0800169c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800169c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800169e:	f890 4020 	ldrb.w	r4, [r0, #32]
 80016a2:	2c01      	cmp	r4, #1
 80016a4:	d035      	beq.n	8001712 <HAL_DMA_Start_IT+0x76>
 80016a6:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016a8:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80016ac:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80016b0:	42a5      	cmp	r5, r4
 80016b2:	f04f 0600 	mov.w	r6, #0
 80016b6:	f04f 0402 	mov.w	r4, #2
 80016ba:	d128      	bne.n	800170e <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016bc:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016c0:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016c2:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80016c4:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016c6:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80016c8:	f026 0601 	bic.w	r6, r6, #1
 80016cc:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016ce:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80016d0:	40bd      	lsls	r5, r7
 80016d2:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016d4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016d6:	6843      	ldr	r3, [r0, #4]
 80016d8:	6805      	ldr	r5, [r0, #0]
 80016da:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80016dc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016de:	bf0b      	itete	eq
 80016e0:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80016e2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80016e4:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80016e6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80016e8:	b14b      	cbz	r3, 80016fe <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016f0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80016f2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016f4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	602b      	str	r3, [r5, #0]
 80016fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	f023 0304 	bic.w	r3, r3, #4
 8001704:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	f043 030a 	orr.w	r3, r3, #10
 800170c:	e7f0      	b.n	80016f0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800170e:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001712:	2002      	movs	r0, #2
}
 8001714:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001718 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001718:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800171c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800171e:	2b02      	cmp	r3, #2
 8001720:	d003      	beq.n	800172a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001722:	2304      	movs	r3, #4
 8001724:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001726:	2001      	movs	r0, #1
 8001728:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800172a:	6803      	ldr	r3, [r0, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	f022 020e 	bic.w	r2, r2, #14
 8001732:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	f022 0201 	bic.w	r2, r2, #1
 800173a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800173c:	4a18      	ldr	r2, [pc, #96]	; (80017a0 <HAL_DMA_Abort_IT+0x88>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d01f      	beq.n	8001782 <HAL_DMA_Abort_IT+0x6a>
 8001742:	3214      	adds	r2, #20
 8001744:	4293      	cmp	r3, r2
 8001746:	d01e      	beq.n	8001786 <HAL_DMA_Abort_IT+0x6e>
 8001748:	3214      	adds	r2, #20
 800174a:	4293      	cmp	r3, r2
 800174c:	d01d      	beq.n	800178a <HAL_DMA_Abort_IT+0x72>
 800174e:	3214      	adds	r2, #20
 8001750:	4293      	cmp	r3, r2
 8001752:	d01d      	beq.n	8001790 <HAL_DMA_Abort_IT+0x78>
 8001754:	3214      	adds	r2, #20
 8001756:	4293      	cmp	r3, r2
 8001758:	d01d      	beq.n	8001796 <HAL_DMA_Abort_IT+0x7e>
 800175a:	3214      	adds	r2, #20
 800175c:	4293      	cmp	r3, r2
 800175e:	bf0c      	ite	eq
 8001760:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001764:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001768:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 800176a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800176c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800176e:	2301      	movs	r3, #1
 8001770:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001774:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001776:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800177a:	b17b      	cbz	r3, 800179c <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 800177c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800177e:	4620      	mov	r0, r4
 8001780:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001782:	2301      	movs	r3, #1
 8001784:	e7f0      	b.n	8001768 <HAL_DMA_Abort_IT+0x50>
 8001786:	2310      	movs	r3, #16
 8001788:	e7ee      	b.n	8001768 <HAL_DMA_Abort_IT+0x50>
 800178a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800178e:	e7eb      	b.n	8001768 <HAL_DMA_Abort_IT+0x50>
 8001790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001794:	e7e8      	b.n	8001768 <HAL_DMA_Abort_IT+0x50>
 8001796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800179a:	e7e5      	b.n	8001768 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 800179c:	4618      	mov	r0, r3
}
 800179e:	bd10      	pop	{r4, pc}
 80017a0:	40020008 	.word	0x40020008
 80017a4:	40020000 	.word	0x40020000

080017a8 <HAL_DMA_IRQHandler>:
{
 80017a8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017aa:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017ac:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017ae:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017b0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80017b2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017b4:	4095      	lsls	r5, r2
 80017b6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80017b8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017ba:	d032      	beq.n	8001822 <HAL_DMA_IRQHandler+0x7a>
 80017bc:	074d      	lsls	r5, r1, #29
 80017be:	d530      	bpl.n	8001822 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017c4:	bf5e      	ittt	pl
 80017c6:	681a      	ldrpl	r2, [r3, #0]
 80017c8:	f022 0204 	bicpl.w	r2, r2, #4
 80017cc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80017ce:	4a3e      	ldr	r2, [pc, #248]	; (80018c8 <HAL_DMA_IRQHandler+0x120>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d019      	beq.n	8001808 <HAL_DMA_IRQHandler+0x60>
 80017d4:	3214      	adds	r2, #20
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d018      	beq.n	800180c <HAL_DMA_IRQHandler+0x64>
 80017da:	3214      	adds	r2, #20
 80017dc:	4293      	cmp	r3, r2
 80017de:	d017      	beq.n	8001810 <HAL_DMA_IRQHandler+0x68>
 80017e0:	3214      	adds	r2, #20
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d017      	beq.n	8001816 <HAL_DMA_IRQHandler+0x6e>
 80017e6:	3214      	adds	r2, #20
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d017      	beq.n	800181c <HAL_DMA_IRQHandler+0x74>
 80017ec:	3214      	adds	r2, #20
 80017ee:	4293      	cmp	r3, r2
 80017f0:	bf0c      	ite	eq
 80017f2:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80017f6:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80017fa:	4a34      	ldr	r2, [pc, #208]	; (80018cc <HAL_DMA_IRQHandler+0x124>)
 80017fc:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80017fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001800:	2b00      	cmp	r3, #0
 8001802:	d05e      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x11a>
}
 8001804:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001806:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001808:	2304      	movs	r3, #4
 800180a:	e7f6      	b.n	80017fa <HAL_DMA_IRQHandler+0x52>
 800180c:	2340      	movs	r3, #64	; 0x40
 800180e:	e7f4      	b.n	80017fa <HAL_DMA_IRQHandler+0x52>
 8001810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001814:	e7f1      	b.n	80017fa <HAL_DMA_IRQHandler+0x52>
 8001816:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800181a:	e7ee      	b.n	80017fa <HAL_DMA_IRQHandler+0x52>
 800181c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001820:	e7eb      	b.n	80017fa <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001822:	2502      	movs	r5, #2
 8001824:	4095      	lsls	r5, r2
 8001826:	4225      	tst	r5, r4
 8001828:	d035      	beq.n	8001896 <HAL_DMA_IRQHandler+0xee>
 800182a:	078d      	lsls	r5, r1, #30
 800182c:	d533      	bpl.n	8001896 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	0694      	lsls	r4, r2, #26
 8001832:	d406      	bmi.n	8001842 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	f022 020a 	bic.w	r2, r2, #10
 800183a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800183c:	2201      	movs	r2, #1
 800183e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001842:	4a21      	ldr	r2, [pc, #132]	; (80018c8 <HAL_DMA_IRQHandler+0x120>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d019      	beq.n	800187c <HAL_DMA_IRQHandler+0xd4>
 8001848:	3214      	adds	r2, #20
 800184a:	4293      	cmp	r3, r2
 800184c:	d018      	beq.n	8001880 <HAL_DMA_IRQHandler+0xd8>
 800184e:	3214      	adds	r2, #20
 8001850:	4293      	cmp	r3, r2
 8001852:	d017      	beq.n	8001884 <HAL_DMA_IRQHandler+0xdc>
 8001854:	3214      	adds	r2, #20
 8001856:	4293      	cmp	r3, r2
 8001858:	d017      	beq.n	800188a <HAL_DMA_IRQHandler+0xe2>
 800185a:	3214      	adds	r2, #20
 800185c:	4293      	cmp	r3, r2
 800185e:	d017      	beq.n	8001890 <HAL_DMA_IRQHandler+0xe8>
 8001860:	3214      	adds	r2, #20
 8001862:	4293      	cmp	r3, r2
 8001864:	bf0c      	ite	eq
 8001866:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800186a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800186e:	4a17      	ldr	r2, [pc, #92]	; (80018cc <HAL_DMA_IRQHandler+0x124>)
 8001870:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001872:	2300      	movs	r3, #0
 8001874:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001878:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800187a:	e7c1      	b.n	8001800 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800187c:	2302      	movs	r3, #2
 800187e:	e7f6      	b.n	800186e <HAL_DMA_IRQHandler+0xc6>
 8001880:	2320      	movs	r3, #32
 8001882:	e7f4      	b.n	800186e <HAL_DMA_IRQHandler+0xc6>
 8001884:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001888:	e7f1      	b.n	800186e <HAL_DMA_IRQHandler+0xc6>
 800188a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800188e:	e7ee      	b.n	800186e <HAL_DMA_IRQHandler+0xc6>
 8001890:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001894:	e7eb      	b.n	800186e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001896:	2508      	movs	r5, #8
 8001898:	4095      	lsls	r5, r2
 800189a:	4225      	tst	r5, r4
 800189c:	d011      	beq.n	80018c2 <HAL_DMA_IRQHandler+0x11a>
 800189e:	0709      	lsls	r1, r1, #28
 80018a0:	d50f      	bpl.n	80018c2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a2:	6819      	ldr	r1, [r3, #0]
 80018a4:	f021 010e 	bic.w	r1, r1, #14
 80018a8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018aa:	2301      	movs	r3, #1
 80018ac:	fa03 f202 	lsl.w	r2, r3, r2
 80018b0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018b2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80018b4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80018b8:	2300      	movs	r3, #0
 80018ba:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80018be:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80018c0:	e79e      	b.n	8001800 <HAL_DMA_IRQHandler+0x58>
}
 80018c2:	bc70      	pop	{r4, r5, r6}
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40020008 	.word	0x40020008
 80018cc:	40020000 	.word	0x40020000

080018d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80018d4:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80018d6:	4616      	mov	r6, r2
 80018d8:	4b65      	ldr	r3, [pc, #404]	; (8001a70 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018da:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001a80 <HAL_GPIO_Init+0x1b0>
 80018de:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001a84 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80018e2:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018e6:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80018e8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ec:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80018f0:	45a0      	cmp	r8, r4
 80018f2:	d17f      	bne.n	80019f4 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80018f4:	684d      	ldr	r5, [r1, #4]
 80018f6:	2d12      	cmp	r5, #18
 80018f8:	f000 80af 	beq.w	8001a5a <HAL_GPIO_Init+0x18a>
 80018fc:	f200 8088 	bhi.w	8001a10 <HAL_GPIO_Init+0x140>
 8001900:	2d02      	cmp	r5, #2
 8001902:	f000 80a7 	beq.w	8001a54 <HAL_GPIO_Init+0x184>
 8001906:	d87c      	bhi.n	8001a02 <HAL_GPIO_Init+0x132>
 8001908:	2d00      	cmp	r5, #0
 800190a:	f000 808e 	beq.w	8001a2a <HAL_GPIO_Init+0x15a>
 800190e:	2d01      	cmp	r5, #1
 8001910:	f000 809e 	beq.w	8001a50 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001914:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001918:	2cff      	cmp	r4, #255	; 0xff
 800191a:	bf93      	iteet	ls
 800191c:	4682      	movls	sl, r0
 800191e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001922:	3d08      	subhi	r5, #8
 8001924:	f8d0 b000 	ldrls.w	fp, [r0]
 8001928:	bf92      	itee	ls
 800192a:	00b5      	lslls	r5, r6, #2
 800192c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001930:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001932:	fa09 f805 	lsl.w	r8, r9, r5
 8001936:	ea2b 0808 	bic.w	r8, fp, r8
 800193a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800193e:	bf88      	it	hi
 8001940:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001944:	ea48 0505 	orr.w	r5, r8, r5
 8001948:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800194c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001950:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001954:	d04e      	beq.n	80019f4 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001956:	4d47      	ldr	r5, [pc, #284]	; (8001a74 <HAL_GPIO_Init+0x1a4>)
 8001958:	4f46      	ldr	r7, [pc, #280]	; (8001a74 <HAL_GPIO_Init+0x1a4>)
 800195a:	69ad      	ldr	r5, [r5, #24]
 800195c:	f026 0803 	bic.w	r8, r6, #3
 8001960:	f045 0501 	orr.w	r5, r5, #1
 8001964:	61bd      	str	r5, [r7, #24]
 8001966:	69bd      	ldr	r5, [r7, #24]
 8001968:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800196c:	f005 0501 	and.w	r5, r5, #1
 8001970:	9501      	str	r5, [sp, #4]
 8001972:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001976:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800197a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800197c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001980:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001984:	fa09 f90b 	lsl.w	r9, r9, fp
 8001988:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800198c:	4d3a      	ldr	r5, [pc, #232]	; (8001a78 <HAL_GPIO_Init+0x1a8>)
 800198e:	42a8      	cmp	r0, r5
 8001990:	d068      	beq.n	8001a64 <HAL_GPIO_Init+0x194>
 8001992:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001996:	42a8      	cmp	r0, r5
 8001998:	d066      	beq.n	8001a68 <HAL_GPIO_Init+0x198>
 800199a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800199e:	42a8      	cmp	r0, r5
 80019a0:	d064      	beq.n	8001a6c <HAL_GPIO_Init+0x19c>
 80019a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019a6:	42a8      	cmp	r0, r5
 80019a8:	bf0c      	ite	eq
 80019aa:	2503      	moveq	r5, #3
 80019ac:	2504      	movne	r5, #4
 80019ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80019b2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80019b6:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019ba:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019bc:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80019c0:	bf14      	ite	ne
 80019c2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019c4:	43a5      	biceq	r5, r4
 80019c6:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019c8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ca:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80019ce:	bf14      	ite	ne
 80019d0:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019d2:	43a5      	biceq	r5, r4
 80019d4:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019d6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019d8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80019dc:	bf14      	ite	ne
 80019de:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019e0:	43a5      	biceq	r5, r4
 80019e2:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019e4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019e6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80019ea:	bf14      	ite	ne
 80019ec:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ee:	ea25 0404 	biceq.w	r4, r5, r4
 80019f2:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80019f4:	3601      	adds	r6, #1
 80019f6:	2e10      	cmp	r6, #16
 80019f8:	f47f af73 	bne.w	80018e2 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80019fc:	b003      	add	sp, #12
 80019fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001a02:	2d03      	cmp	r5, #3
 8001a04:	d022      	beq.n	8001a4c <HAL_GPIO_Init+0x17c>
 8001a06:	2d11      	cmp	r5, #17
 8001a08:	d184      	bne.n	8001914 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a0a:	68ca      	ldr	r2, [r1, #12]
 8001a0c:	3204      	adds	r2, #4
          break;
 8001a0e:	e781      	b.n	8001914 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001a10:	4f1a      	ldr	r7, [pc, #104]	; (8001a7c <HAL_GPIO_Init+0x1ac>)
 8001a12:	42bd      	cmp	r5, r7
 8001a14:	d009      	beq.n	8001a2a <HAL_GPIO_Init+0x15a>
 8001a16:	d812      	bhi.n	8001a3e <HAL_GPIO_Init+0x16e>
 8001a18:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001a88 <HAL_GPIO_Init+0x1b8>
 8001a1c:	454d      	cmp	r5, r9
 8001a1e:	d004      	beq.n	8001a2a <HAL_GPIO_Init+0x15a>
 8001a20:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001a24:	454d      	cmp	r5, r9
 8001a26:	f47f af75 	bne.w	8001914 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a2a:	688a      	ldr	r2, [r1, #8]
 8001a2c:	b1c2      	cbz	r2, 8001a60 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a2e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001a30:	bf0c      	ite	eq
 8001a32:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001a36:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a3a:	2208      	movs	r2, #8
 8001a3c:	e76a      	b.n	8001914 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001a3e:	4575      	cmp	r5, lr
 8001a40:	d0f3      	beq.n	8001a2a <HAL_GPIO_Init+0x15a>
 8001a42:	4565      	cmp	r5, ip
 8001a44:	d0f1      	beq.n	8001a2a <HAL_GPIO_Init+0x15a>
 8001a46:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001a8c <HAL_GPIO_Init+0x1bc>
 8001a4a:	e7eb      	b.n	8001a24 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	e761      	b.n	8001914 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a50:	68ca      	ldr	r2, [r1, #12]
          break;
 8001a52:	e75f      	b.n	8001914 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a54:	68ca      	ldr	r2, [r1, #12]
 8001a56:	3208      	adds	r2, #8
          break;
 8001a58:	e75c      	b.n	8001914 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a5a:	68ca      	ldr	r2, [r1, #12]
 8001a5c:	320c      	adds	r2, #12
          break;
 8001a5e:	e759      	b.n	8001914 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a60:	2204      	movs	r2, #4
 8001a62:	e757      	b.n	8001914 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a64:	2500      	movs	r5, #0
 8001a66:	e7a2      	b.n	80019ae <HAL_GPIO_Init+0xde>
 8001a68:	2501      	movs	r5, #1
 8001a6a:	e7a0      	b.n	80019ae <HAL_GPIO_Init+0xde>
 8001a6c:	2502      	movs	r5, #2
 8001a6e:	e79e      	b.n	80019ae <HAL_GPIO_Init+0xde>
 8001a70:	40010400 	.word	0x40010400
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010800 	.word	0x40010800
 8001a7c:	10210000 	.word	0x10210000
 8001a80:	10310000 	.word	0x10310000
 8001a84:	10320000 	.word	0x10320000
 8001a88:	10110000 	.word	0x10110000
 8001a8c:	10220000 	.word	0x10220000

08001a90 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a90:	b10a      	cbz	r2, 8001a96 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a92:	6101      	str	r1, [r0, #16]
 8001a94:	4770      	bx	lr
 8001a96:	0409      	lsls	r1, r1, #16
 8001a98:	e7fb      	b.n	8001a92 <HAL_GPIO_WritePin+0x2>

08001a9a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001a9a:	68c3      	ldr	r3, [r0, #12]
 8001a9c:	4059      	eors	r1, r3
 8001a9e:	60c1      	str	r1, [r0, #12]
 8001aa0:	4770      	bx	lr
	...

08001aa4 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001aa4:	b538      	push	{r3, r4, r5, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001aa6:	4604      	mov	r4, r0
 8001aa8:	b908      	cbnz	r0, 8001aae <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8001aaa:	2001      	movs	r0, #1
 8001aac:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001aae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ab2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ab6:	b91b      	cbnz	r3, 8001ac0 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ab8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001abc:	f002 fc72 	bl	80043a4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ac0:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ac2:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ac4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001ac8:	6813      	ldr	r3, [r2, #0]
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ad0:	f000 fada 	bl	8002088 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ad4:	6863      	ldr	r3, [r4, #4]
 8001ad6:	4a2f      	ldr	r2, [pc, #188]	; (8001b94 <HAL_I2C_Init+0xf0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d830      	bhi.n	8001b3e <HAL_I2C_Init+0x9a>
 8001adc:	4a2e      	ldr	r2, [pc, #184]	; (8001b98 <HAL_I2C_Init+0xf4>)
 8001ade:	4290      	cmp	r0, r2
 8001ae0:	d9e3      	bls.n	8001aaa <HAL_I2C_Init+0x6>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ae2:	4a2e      	ldr	r2, [pc, #184]	; (8001b9c <HAL_I2C_Init+0xf8>)

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001ae4:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001ae6:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 8001aea:	604a      	str	r2, [r1, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001aec:	3201      	adds	r2, #1
 8001aee:	620a      	str	r2, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001af0:	4a28      	ldr	r2, [pc, #160]	; (8001b94 <HAL_I2C_Init+0xf0>)
 8001af2:	3801      	subs	r0, #1
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d832      	bhi.n	8001b5e <HAL_I2C_Init+0xba>
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	fbb0 f0f3 	udiv	r0, r0, r3
 8001afe:	1c43      	adds	r3, r0, #1
 8001b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b04:	2b04      	cmp	r3, #4
 8001b06:	bf38      	it	cc
 8001b08:	2304      	movcc	r3, #4
 8001b0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b0c:	6a22      	ldr	r2, [r4, #32]
 8001b0e:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b10:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b12:	4313      	orrs	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001b16:	68e2      	ldr	r2, [r4, #12]
 8001b18:	6923      	ldr	r3, [r4, #16]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001b1e:	69a2      	ldr	r2, [r4, #24]
 8001b20:	6963      	ldr	r3, [r4, #20]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001b26:	680b      	ldr	r3, [r1, #0]
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001b2e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b30:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b36:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b38:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001b3c:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b3e:	4a18      	ldr	r2, [pc, #96]	; (8001ba0 <HAL_I2C_Init+0xfc>)
 8001b40:	4290      	cmp	r0, r2
 8001b42:	d9b2      	bls.n	8001aaa <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001b44:	4d15      	ldr	r5, [pc, #84]	; (8001b9c <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001b46:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001b4a:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8001b4e:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001b50:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8001b52:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001b54:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001b58:	fbb2 f2f5 	udiv	r2, r2, r5
 8001b5c:	e7c6      	b.n	8001aec <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001b5e:	68a2      	ldr	r2, [r4, #8]
 8001b60:	b952      	cbnz	r2, 8001b78 <HAL_I2C_Init+0xd4>
 8001b62:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b66:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b6a:	1c43      	adds	r3, r0, #1
 8001b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b70:	b16b      	cbz	r3, 8001b8e <HAL_I2C_Init+0xea>
 8001b72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b76:	e7c8      	b.n	8001b0a <HAL_I2C_Init+0x66>
 8001b78:	2219      	movs	r2, #25
 8001b7a:	4353      	muls	r3, r2
 8001b7c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b80:	1c43      	adds	r3, r0, #1
 8001b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b86:	b113      	cbz	r3, 8001b8e <HAL_I2C_Init+0xea>
 8001b88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b8c:	e7bd      	b.n	8001b0a <HAL_I2C_Init+0x66>
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e7bb      	b.n	8001b0a <HAL_I2C_Init+0x66>
 8001b92:	bf00      	nop
 8001b94:	000186a0 	.word	0x000186a0
 8001b98:	001e847f 	.word	0x001e847f
 8001b9c:	000f4240 	.word	0x000f4240
 8001ba0:	003d08ff 	.word	0x003d08ff

08001ba4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ba4:	6803      	ldr	r3, [r0, #0]
{
 8001ba6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001baa:	07db      	lsls	r3, r3, #31
{
 8001bac:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bae:	d410      	bmi.n	8001bd2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bb0:	682b      	ldr	r3, [r5, #0]
 8001bb2:	079f      	lsls	r7, r3, #30
 8001bb4:	d45e      	bmi.n	8001c74 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb6:	682b      	ldr	r3, [r5, #0]
 8001bb8:	0719      	lsls	r1, r3, #28
 8001bba:	f100 8095 	bmi.w	8001ce8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bbe:	682b      	ldr	r3, [r5, #0]
 8001bc0:	075a      	lsls	r2, r3, #29
 8001bc2:	f100 80bf 	bmi.w	8001d44 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bc6:	69ea      	ldr	r2, [r5, #28]
 8001bc8:	2a00      	cmp	r2, #0
 8001bca:	f040 812d 	bne.w	8001e28 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001bce:	2000      	movs	r0, #0
 8001bd0:	e014      	b.n	8001bfc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bd2:	4c90      	ldr	r4, [pc, #576]	; (8001e14 <HAL_RCC_OscConfig+0x270>)
 8001bd4:	6863      	ldr	r3, [r4, #4]
 8001bd6:	f003 030c 	and.w	r3, r3, #12
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	d007      	beq.n	8001bee <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bde:	6863      	ldr	r3, [r4, #4]
 8001be0:	f003 030c 	and.w	r3, r3, #12
 8001be4:	2b08      	cmp	r3, #8
 8001be6:	d10c      	bne.n	8001c02 <HAL_RCC_OscConfig+0x5e>
 8001be8:	6863      	ldr	r3, [r4, #4]
 8001bea:	03de      	lsls	r6, r3, #15
 8001bec:	d509      	bpl.n	8001c02 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bee:	6823      	ldr	r3, [r4, #0]
 8001bf0:	039c      	lsls	r4, r3, #14
 8001bf2:	d5dd      	bpl.n	8001bb0 <HAL_RCC_OscConfig+0xc>
 8001bf4:	686b      	ldr	r3, [r5, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1da      	bne.n	8001bb0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001bfa:	2001      	movs	r0, #1
}
 8001bfc:	b002      	add	sp, #8
 8001bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c02:	686b      	ldr	r3, [r5, #4]
 8001c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c08:	d110      	bne.n	8001c2c <HAL_RCC_OscConfig+0x88>
 8001c0a:	6823      	ldr	r3, [r4, #0]
 8001c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c12:	f7ff fa2f 	bl	8001074 <HAL_GetTick>
 8001c16:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c18:	6823      	ldr	r3, [r4, #0]
 8001c1a:	0398      	lsls	r0, r3, #14
 8001c1c:	d4c8      	bmi.n	8001bb0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c1e:	f7ff fa29 	bl	8001074 <HAL_GetTick>
 8001c22:	1b80      	subs	r0, r0, r6
 8001c24:	2864      	cmp	r0, #100	; 0x64
 8001c26:	d9f7      	bls.n	8001c18 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001c28:	2003      	movs	r0, #3
 8001c2a:	e7e7      	b.n	8001bfc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c2c:	b99b      	cbnz	r3, 8001c56 <HAL_RCC_OscConfig+0xb2>
 8001c2e:	6823      	ldr	r3, [r4, #0]
 8001c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c34:	6023      	str	r3, [r4, #0]
 8001c36:	6823      	ldr	r3, [r4, #0]
 8001c38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c3e:	f7ff fa19 	bl	8001074 <HAL_GetTick>
 8001c42:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c44:	6823      	ldr	r3, [r4, #0]
 8001c46:	0399      	lsls	r1, r3, #14
 8001c48:	d5b2      	bpl.n	8001bb0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c4a:	f7ff fa13 	bl	8001074 <HAL_GetTick>
 8001c4e:	1b80      	subs	r0, r0, r6
 8001c50:	2864      	cmp	r0, #100	; 0x64
 8001c52:	d9f7      	bls.n	8001c44 <HAL_RCC_OscConfig+0xa0>
 8001c54:	e7e8      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	d103      	bne.n	8001c66 <HAL_RCC_OscConfig+0xc2>
 8001c5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c62:	6023      	str	r3, [r4, #0]
 8001c64:	e7d1      	b.n	8001c0a <HAL_RCC_OscConfig+0x66>
 8001c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c6a:	6023      	str	r3, [r4, #0]
 8001c6c:	6823      	ldr	r3, [r4, #0]
 8001c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c72:	e7cd      	b.n	8001c10 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c74:	4c67      	ldr	r4, [pc, #412]	; (8001e14 <HAL_RCC_OscConfig+0x270>)
 8001c76:	6863      	ldr	r3, [r4, #4]
 8001c78:	f013 0f0c 	tst.w	r3, #12
 8001c7c:	d007      	beq.n	8001c8e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c7e:	6863      	ldr	r3, [r4, #4]
 8001c80:	f003 030c 	and.w	r3, r3, #12
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	d110      	bne.n	8001caa <HAL_RCC_OscConfig+0x106>
 8001c88:	6863      	ldr	r3, [r4, #4]
 8001c8a:	03da      	lsls	r2, r3, #15
 8001c8c:	d40d      	bmi.n	8001caa <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8e:	6823      	ldr	r3, [r4, #0]
 8001c90:	079b      	lsls	r3, r3, #30
 8001c92:	d502      	bpl.n	8001c9a <HAL_RCC_OscConfig+0xf6>
 8001c94:	692b      	ldr	r3, [r5, #16]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d1af      	bne.n	8001bfa <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	696a      	ldr	r2, [r5, #20]
 8001c9e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ca2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ca6:	6023      	str	r3, [r4, #0]
 8001ca8:	e785      	b.n	8001bb6 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001caa:	692a      	ldr	r2, [r5, #16]
 8001cac:	4b5a      	ldr	r3, [pc, #360]	; (8001e18 <HAL_RCC_OscConfig+0x274>)
 8001cae:	b16a      	cbz	r2, 8001ccc <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cb4:	f7ff f9de 	bl	8001074 <HAL_GetTick>
 8001cb8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cba:	6823      	ldr	r3, [r4, #0]
 8001cbc:	079f      	lsls	r7, r3, #30
 8001cbe:	d4ec      	bmi.n	8001c9a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cc0:	f7ff f9d8 	bl	8001074 <HAL_GetTick>
 8001cc4:	1b80      	subs	r0, r0, r6
 8001cc6:	2802      	cmp	r0, #2
 8001cc8:	d9f7      	bls.n	8001cba <HAL_RCC_OscConfig+0x116>
 8001cca:	e7ad      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001ccc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cce:	f7ff f9d1 	bl	8001074 <HAL_GetTick>
 8001cd2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	0798      	lsls	r0, r3, #30
 8001cd8:	f57f af6d 	bpl.w	8001bb6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cdc:	f7ff f9ca 	bl	8001074 <HAL_GetTick>
 8001ce0:	1b80      	subs	r0, r0, r6
 8001ce2:	2802      	cmp	r0, #2
 8001ce4:	d9f6      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x130>
 8001ce6:	e79f      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ce8:	69aa      	ldr	r2, [r5, #24]
 8001cea:	4c4a      	ldr	r4, [pc, #296]	; (8001e14 <HAL_RCC_OscConfig+0x270>)
 8001cec:	4b4b      	ldr	r3, [pc, #300]	; (8001e1c <HAL_RCC_OscConfig+0x278>)
 8001cee:	b1da      	cbz	r2, 8001d28 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001cf4:	f7ff f9be 	bl	8001074 <HAL_GetTick>
 8001cf8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cfc:	079b      	lsls	r3, r3, #30
 8001cfe:	d50d      	bpl.n	8001d1c <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d00:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001d04:	4b46      	ldr	r3, [pc, #280]	; (8001e20 <HAL_RCC_OscConfig+0x27c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d0c:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001d0e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001d10:	9b01      	ldr	r3, [sp, #4]
 8001d12:	1e5a      	subs	r2, r3, #1
 8001d14:	9201      	str	r2, [sp, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f9      	bne.n	8001d0e <HAL_RCC_OscConfig+0x16a>
 8001d1a:	e750      	b.n	8001bbe <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7ff f9aa 	bl	8001074 <HAL_GetTick>
 8001d20:	1b80      	subs	r0, r0, r6
 8001d22:	2802      	cmp	r0, #2
 8001d24:	d9e9      	bls.n	8001cfa <HAL_RCC_OscConfig+0x156>
 8001d26:	e77f      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001d28:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001d2a:	f7ff f9a3 	bl	8001074 <HAL_GetTick>
 8001d2e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d32:	079f      	lsls	r7, r3, #30
 8001d34:	f57f af43 	bpl.w	8001bbe <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff f99c 	bl	8001074 <HAL_GetTick>
 8001d3c:	1b80      	subs	r0, r0, r6
 8001d3e:	2802      	cmp	r0, #2
 8001d40:	d9f6      	bls.n	8001d30 <HAL_RCC_OscConfig+0x18c>
 8001d42:	e771      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d44:	4c33      	ldr	r4, [pc, #204]	; (8001e14 <HAL_RCC_OscConfig+0x270>)
 8001d46:	69e3      	ldr	r3, [r4, #28]
 8001d48:	00d8      	lsls	r0, r3, #3
 8001d4a:	d424      	bmi.n	8001d96 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001d4c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d4e:	69e3      	ldr	r3, [r4, #28]
 8001d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d54:	61e3      	str	r3, [r4, #28]
 8001d56:	69e3      	ldr	r3, [r4, #28]
 8001d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d60:	4e30      	ldr	r6, [pc, #192]	; (8001e24 <HAL_RCC_OscConfig+0x280>)
 8001d62:	6833      	ldr	r3, [r6, #0]
 8001d64:	05d9      	lsls	r1, r3, #23
 8001d66:	d518      	bpl.n	8001d9a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d68:	68eb      	ldr	r3, [r5, #12]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d126      	bne.n	8001dbc <HAL_RCC_OscConfig+0x218>
 8001d6e:	6a23      	ldr	r3, [r4, #32]
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001d76:	f7ff f97d 	bl	8001074 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d7a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001d7e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d80:	6a23      	ldr	r3, [r4, #32]
 8001d82:	079b      	lsls	r3, r3, #30
 8001d84:	d53f      	bpl.n	8001e06 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001d86:	2f00      	cmp	r7, #0
 8001d88:	f43f af1d 	beq.w	8001bc6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d8c:	69e3      	ldr	r3, [r4, #28]
 8001d8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d92:	61e3      	str	r3, [r4, #28]
 8001d94:	e717      	b.n	8001bc6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001d96:	2700      	movs	r7, #0
 8001d98:	e7e2      	b.n	8001d60 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d9a:	6833      	ldr	r3, [r6, #0]
 8001d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001da2:	f7ff f967 	bl	8001074 <HAL_GetTick>
 8001da6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da8:	6833      	ldr	r3, [r6, #0]
 8001daa:	05da      	lsls	r2, r3, #23
 8001dac:	d4dc      	bmi.n	8001d68 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dae:	f7ff f961 	bl	8001074 <HAL_GetTick>
 8001db2:	eba0 0008 	sub.w	r0, r0, r8
 8001db6:	2864      	cmp	r0, #100	; 0x64
 8001db8:	d9f6      	bls.n	8001da8 <HAL_RCC_OscConfig+0x204>
 8001dba:	e735      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dbc:	b9ab      	cbnz	r3, 8001dea <HAL_RCC_OscConfig+0x246>
 8001dbe:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dc0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dc4:	f023 0301 	bic.w	r3, r3, #1
 8001dc8:	6223      	str	r3, [r4, #32]
 8001dca:	6a23      	ldr	r3, [r4, #32]
 8001dcc:	f023 0304 	bic.w	r3, r3, #4
 8001dd0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001dd2:	f7ff f94f 	bl	8001074 <HAL_GetTick>
 8001dd6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd8:	6a23      	ldr	r3, [r4, #32]
 8001dda:	0798      	lsls	r0, r3, #30
 8001ddc:	d5d3      	bpl.n	8001d86 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dde:	f7ff f949 	bl	8001074 <HAL_GetTick>
 8001de2:	1b80      	subs	r0, r0, r6
 8001de4:	4540      	cmp	r0, r8
 8001de6:	d9f7      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x234>
 8001de8:	e71e      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dea:	2b05      	cmp	r3, #5
 8001dec:	6a23      	ldr	r3, [r4, #32]
 8001dee:	d103      	bne.n	8001df8 <HAL_RCC_OscConfig+0x254>
 8001df0:	f043 0304 	orr.w	r3, r3, #4
 8001df4:	6223      	str	r3, [r4, #32]
 8001df6:	e7ba      	b.n	8001d6e <HAL_RCC_OscConfig+0x1ca>
 8001df8:	f023 0301 	bic.w	r3, r3, #1
 8001dfc:	6223      	str	r3, [r4, #32]
 8001dfe:	6a23      	ldr	r3, [r4, #32]
 8001e00:	f023 0304 	bic.w	r3, r3, #4
 8001e04:	e7b6      	b.n	8001d74 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e06:	f7ff f935 	bl	8001074 <HAL_GetTick>
 8001e0a:	eba0 0008 	sub.w	r0, r0, r8
 8001e0e:	42b0      	cmp	r0, r6
 8001e10:	d9b6      	bls.n	8001d80 <HAL_RCC_OscConfig+0x1dc>
 8001e12:	e709      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
 8001e14:	40021000 	.word	0x40021000
 8001e18:	42420000 	.word	0x42420000
 8001e1c:	42420480 	.word	0x42420480
 8001e20:	20000050 	.word	0x20000050
 8001e24:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e28:	4c22      	ldr	r4, [pc, #136]	; (8001eb4 <HAL_RCC_OscConfig+0x310>)
 8001e2a:	6863      	ldr	r3, [r4, #4]
 8001e2c:	f003 030c 	and.w	r3, r3, #12
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	f43f aee2 	beq.w	8001bfa <HAL_RCC_OscConfig+0x56>
 8001e36:	2300      	movs	r3, #0
 8001e38:	4e1f      	ldr	r6, [pc, #124]	; (8001eb8 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e3a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001e3c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e3e:	d12b      	bne.n	8001e98 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001e40:	f7ff f918 	bl	8001074 <HAL_GetTick>
 8001e44:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e46:	6823      	ldr	r3, [r4, #0]
 8001e48:	0199      	lsls	r1, r3, #6
 8001e4a:	d41f      	bmi.n	8001e8c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e4c:	6a2b      	ldr	r3, [r5, #32]
 8001e4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e52:	d105      	bne.n	8001e60 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e54:	6862      	ldr	r2, [r4, #4]
 8001e56:	68a9      	ldr	r1, [r5, #8]
 8001e58:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e60:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001e62:	6862      	ldr	r2, [r4, #4]
 8001e64:	430b      	orrs	r3, r1
 8001e66:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001e6e:	2301      	movs	r3, #1
 8001e70:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001e72:	f7ff f8ff 	bl	8001074 <HAL_GetTick>
 8001e76:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e78:	6823      	ldr	r3, [r4, #0]
 8001e7a:	019a      	lsls	r2, r3, #6
 8001e7c:	f53f aea7 	bmi.w	8001bce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e80:	f7ff f8f8 	bl	8001074 <HAL_GetTick>
 8001e84:	1b40      	subs	r0, r0, r5
 8001e86:	2802      	cmp	r0, #2
 8001e88:	d9f6      	bls.n	8001e78 <HAL_RCC_OscConfig+0x2d4>
 8001e8a:	e6cd      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e8c:	f7ff f8f2 	bl	8001074 <HAL_GetTick>
 8001e90:	1bc0      	subs	r0, r0, r7
 8001e92:	2802      	cmp	r0, #2
 8001e94:	d9d7      	bls.n	8001e46 <HAL_RCC_OscConfig+0x2a2>
 8001e96:	e6c7      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001e98:	f7ff f8ec 	bl	8001074 <HAL_GetTick>
 8001e9c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e9e:	6823      	ldr	r3, [r4, #0]
 8001ea0:	019b      	lsls	r3, r3, #6
 8001ea2:	f57f ae94 	bpl.w	8001bce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ea6:	f7ff f8e5 	bl	8001074 <HAL_GetTick>
 8001eaa:	1b40      	subs	r0, r0, r5
 8001eac:	2802      	cmp	r0, #2
 8001eae:	d9f6      	bls.n	8001e9e <HAL_RCC_OscConfig+0x2fa>
 8001eb0:	e6ba      	b.n	8001c28 <HAL_RCC_OscConfig+0x84>
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	42420060 	.word	0x42420060

08001ebc <HAL_RCC_GetSysClockFreq>:
{
 8001ebc:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ebe:	4b19      	ldr	r3, [pc, #100]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001ec0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ec2:	ac02      	add	r4, sp, #8
 8001ec4:	f103 0510 	add.w	r5, r3, #16
 8001ec8:	4622      	mov	r2, r4
 8001eca:	6818      	ldr	r0, [r3, #0]
 8001ecc:	6859      	ldr	r1, [r3, #4]
 8001ece:	3308      	adds	r3, #8
 8001ed0:	c203      	stmia	r2!, {r0, r1}
 8001ed2:	42ab      	cmp	r3, r5
 8001ed4:	4614      	mov	r4, r2
 8001ed6:	d1f7      	bne.n	8001ec8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ed8:	2301      	movs	r3, #1
 8001eda:	f88d 3004 	strb.w	r3, [sp, #4]
 8001ede:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001ee0:	4911      	ldr	r1, [pc, #68]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ee2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001ee6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001ee8:	f003 020c 	and.w	r2, r3, #12
 8001eec:	2a08      	cmp	r2, #8
 8001eee:	d117      	bne.n	8001f20 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ef0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001ef4:	a806      	add	r0, sp, #24
 8001ef6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ef8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001efa:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001efe:	d50c      	bpl.n	8001f1a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f00:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f02:	480a      	ldr	r0, [pc, #40]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f04:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f08:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f0a:	aa06      	add	r2, sp, #24
 8001f0c:	4413      	add	r3, r2
 8001f0e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f12:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001f16:	b007      	add	sp, #28
 8001f18:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f1a:	4805      	ldr	r0, [pc, #20]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x74>)
 8001f1c:	4350      	muls	r0, r2
 8001f1e:	e7fa      	b.n	8001f16 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001f22:	e7f8      	b.n	8001f16 <HAL_RCC_GetSysClockFreq+0x5a>
 8001f24:	080068c0 	.word	0x080068c0
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	007a1200 	.word	0x007a1200
 8001f30:	003d0900 	.word	0x003d0900

08001f34 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f34:	4a4d      	ldr	r2, [pc, #308]	; (800206c <HAL_RCC_ClockConfig+0x138>)
{
 8001f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f3a:	6813      	ldr	r3, [r2, #0]
{
 8001f3c:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	428b      	cmp	r3, r1
{
 8001f44:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f46:	d328      	bcc.n	8001f9a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f48:	682a      	ldr	r2, [r5, #0]
 8001f4a:	0791      	lsls	r1, r2, #30
 8001f4c:	d432      	bmi.n	8001fb4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f4e:	07d2      	lsls	r2, r2, #31
 8001f50:	d438      	bmi.n	8001fc4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f52:	4a46      	ldr	r2, [pc, #280]	; (800206c <HAL_RCC_ClockConfig+0x138>)
 8001f54:	6813      	ldr	r3, [r2, #0]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	429e      	cmp	r6, r3
 8001f5c:	d373      	bcc.n	8002046 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f5e:	682a      	ldr	r2, [r5, #0]
 8001f60:	4c43      	ldr	r4, [pc, #268]	; (8002070 <HAL_RCC_ClockConfig+0x13c>)
 8001f62:	f012 0f04 	tst.w	r2, #4
 8001f66:	d179      	bne.n	800205c <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f68:	0713      	lsls	r3, r2, #28
 8001f6a:	d506      	bpl.n	8001f7a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f6c:	6863      	ldr	r3, [r4, #4]
 8001f6e:	692a      	ldr	r2, [r5, #16]
 8001f70:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001f74:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f78:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f7a:	f7ff ff9f 	bl	8001ebc <HAL_RCC_GetSysClockFreq>
 8001f7e:	6863      	ldr	r3, [r4, #4]
 8001f80:	4a3c      	ldr	r2, [pc, #240]	; (8002074 <HAL_RCC_ClockConfig+0x140>)
 8001f82:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f86:	5cd3      	ldrb	r3, [r2, r3]
 8001f88:	40d8      	lsrs	r0, r3
 8001f8a:	4b3b      	ldr	r3, [pc, #236]	; (8002078 <HAL_RCC_ClockConfig+0x144>)
 8001f8c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f7ff f82e 	bl	8000ff0 <HAL_InitTick>
  return HAL_OK;
 8001f94:	2000      	movs	r0, #0
}
 8001f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9a:	6813      	ldr	r3, [r2, #0]
 8001f9c:	f023 0307 	bic.w	r3, r3, #7
 8001fa0:	430b      	orrs	r3, r1
 8001fa2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fa4:	6813      	ldr	r3, [r2, #0]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	4299      	cmp	r1, r3
 8001fac:	d0cc      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001fae:	2001      	movs	r0, #1
 8001fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fb4:	492e      	ldr	r1, [pc, #184]	; (8002070 <HAL_RCC_ClockConfig+0x13c>)
 8001fb6:	68a8      	ldr	r0, [r5, #8]
 8001fb8:	684b      	ldr	r3, [r1, #4]
 8001fba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fbe:	4303      	orrs	r3, r0
 8001fc0:	604b      	str	r3, [r1, #4]
 8001fc2:	e7c4      	b.n	8001f4e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc4:	686a      	ldr	r2, [r5, #4]
 8001fc6:	4c2a      	ldr	r4, [pc, #168]	; (8002070 <HAL_RCC_ClockConfig+0x13c>)
 8001fc8:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fca:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fcc:	d11c      	bne.n	8002008 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fce:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd2:	d0ec      	beq.n	8001fae <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fd4:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001fe2:	f7ff f847 	bl	8001074 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fe6:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001fe8:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d114      	bne.n	8002018 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fee:	6863      	ldr	r3, [r4, #4]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d0ac      	beq.n	8001f52 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff8:	f7ff f83c 	bl	8001074 <HAL_GetTick>
 8001ffc:	1bc0      	subs	r0, r0, r7
 8001ffe:	4540      	cmp	r0, r8
 8002000:	d9f5      	bls.n	8001fee <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8002002:	2003      	movs	r0, #3
 8002004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002008:	2a02      	cmp	r2, #2
 800200a:	d102      	bne.n	8002012 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002010:	e7df      	b.n	8001fd2 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002012:	f013 0f02 	tst.w	r3, #2
 8002016:	e7dc      	b.n	8001fd2 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002018:	2b02      	cmp	r3, #2
 800201a:	d10f      	bne.n	800203c <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800201c:	6863      	ldr	r3, [r4, #4]
 800201e:	f003 030c 	and.w	r3, r3, #12
 8002022:	2b08      	cmp	r3, #8
 8002024:	d095      	beq.n	8001f52 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002026:	f7ff f825 	bl	8001074 <HAL_GetTick>
 800202a:	1bc0      	subs	r0, r0, r7
 800202c:	4540      	cmp	r0, r8
 800202e:	d9f5      	bls.n	800201c <HAL_RCC_ClockConfig+0xe8>
 8002030:	e7e7      	b.n	8002002 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002032:	f7ff f81f 	bl	8001074 <HAL_GetTick>
 8002036:	1bc0      	subs	r0, r0, r7
 8002038:	4540      	cmp	r0, r8
 800203a:	d8e2      	bhi.n	8002002 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800203c:	6863      	ldr	r3, [r4, #4]
 800203e:	f013 0f0c 	tst.w	r3, #12
 8002042:	d1f6      	bne.n	8002032 <HAL_RCC_ClockConfig+0xfe>
 8002044:	e785      	b.n	8001f52 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002046:	6813      	ldr	r3, [r2, #0]
 8002048:	f023 0307 	bic.w	r3, r3, #7
 800204c:	4333      	orrs	r3, r6
 800204e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002050:	6813      	ldr	r3, [r2, #0]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	429e      	cmp	r6, r3
 8002058:	d1a9      	bne.n	8001fae <HAL_RCC_ClockConfig+0x7a>
 800205a:	e780      	b.n	8001f5e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800205c:	6863      	ldr	r3, [r4, #4]
 800205e:	68e9      	ldr	r1, [r5, #12]
 8002060:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002064:	430b      	orrs	r3, r1
 8002066:	6063      	str	r3, [r4, #4]
 8002068:	e77e      	b.n	8001f68 <HAL_RCC_ClockConfig+0x34>
 800206a:	bf00      	nop
 800206c:	40022000 	.word	0x40022000
 8002070:	40021000 	.word	0x40021000
 8002074:	080069df 	.word	0x080069df
 8002078:	20000050 	.word	0x20000050

0800207c <HAL_RCC_GetHCLKFreq>:
}
 800207c:	4b01      	ldr	r3, [pc, #4]	; (8002084 <HAL_RCC_GetHCLKFreq+0x8>)
 800207e:	6818      	ldr	r0, [r3, #0]
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	20000050 	.word	0x20000050

08002088 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002088:	4b04      	ldr	r3, [pc, #16]	; (800209c <HAL_RCC_GetPCLK1Freq+0x14>)
 800208a:	4a05      	ldr	r2, [pc, #20]	; (80020a0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002092:	5cd3      	ldrb	r3, [r2, r3]
 8002094:	4a03      	ldr	r2, [pc, #12]	; (80020a4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002096:	6810      	ldr	r0, [r2, #0]
}    
 8002098:	40d8      	lsrs	r0, r3
 800209a:	4770      	bx	lr
 800209c:	40021000 	.word	0x40021000
 80020a0:	080069ef 	.word	0x080069ef
 80020a4:	20000050 	.word	0x20000050

080020a8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020a8:	4b04      	ldr	r3, [pc, #16]	; (80020bc <HAL_RCC_GetPCLK2Freq+0x14>)
 80020aa:	4a05      	ldr	r2, [pc, #20]	; (80020c0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80020b2:	5cd3      	ldrb	r3, [r2, r3]
 80020b4:	4a03      	ldr	r2, [pc, #12]	; (80020c4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80020b6:	6810      	ldr	r0, [r2, #0]
} 
 80020b8:	40d8      	lsrs	r0, r3
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000
 80020c0:	080069ef 	.word	0x080069ef
 80020c4:	20000050 	.word	0x20000050

080020c8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020c8:	6803      	ldr	r3, [r0, #0]
{
 80020ca:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020ce:	07d9      	lsls	r1, r3, #31
{
 80020d0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020d2:	d520      	bpl.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d4:	4c35      	ldr	r4, [pc, #212]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80020d6:	69e3      	ldr	r3, [r4, #28]
 80020d8:	00da      	lsls	r2, r3, #3
 80020da:	d432      	bmi.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80020dc:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80020de:	69e3      	ldr	r3, [r4, #28]
 80020e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020e4:	61e3      	str	r3, [r4, #28]
 80020e6:	69e3      	ldr	r3, [r4, #28]
 80020e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ec:	9301      	str	r3, [sp, #4]
 80020ee:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f0:	4e2f      	ldr	r6, [pc, #188]	; (80021b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80020f2:	6833      	ldr	r3, [r6, #0]
 80020f4:	05db      	lsls	r3, r3, #23
 80020f6:	d526      	bpl.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020f8:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020fa:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80020fe:	d136      	bne.n	800216e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002100:	6a23      	ldr	r3, [r4, #32]
 8002102:	686a      	ldr	r2, [r5, #4]
 8002104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002108:	4313      	orrs	r3, r2
 800210a:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800210c:	b11f      	cbz	r7, 8002116 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800210e:	69e3      	ldr	r3, [r4, #28]
 8002110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002114:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002116:	6828      	ldr	r0, [r5, #0]
 8002118:	0783      	lsls	r3, r0, #30
 800211a:	d506      	bpl.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800211c:	4a23      	ldr	r2, [pc, #140]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800211e:	68a9      	ldr	r1, [r5, #8]
 8002120:	6853      	ldr	r3, [r2, #4]
 8002122:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002126:	430b      	orrs	r3, r1
 8002128:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800212a:	f010 0010 	ands.w	r0, r0, #16
 800212e:	d01b      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002130:	4a1e      	ldr	r2, [pc, #120]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002132:	68e9      	ldr	r1, [r5, #12]
 8002134:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002136:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002138:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800213c:	430b      	orrs	r3, r1
 800213e:	6053      	str	r3, [r2, #4]
 8002140:	e012      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8002142:	2700      	movs	r7, #0
 8002144:	e7d4      	b.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002146:	6833      	ldr	r3, [r6, #0]
 8002148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800214e:	f7fe ff91 	bl	8001074 <HAL_GetTick>
 8002152:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002154:	6833      	ldr	r3, [r6, #0]
 8002156:	05d8      	lsls	r0, r3, #23
 8002158:	d4ce      	bmi.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800215a:	f7fe ff8b 	bl	8001074 <HAL_GetTick>
 800215e:	eba0 0008 	sub.w	r0, r0, r8
 8002162:	2864      	cmp	r0, #100	; 0x64
 8002164:	d9f6      	bls.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002166:	2003      	movs	r0, #3
}
 8002168:	b002      	add	sp, #8
 800216a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800216e:	686a      	ldr	r2, [r5, #4]
 8002170:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002174:	4293      	cmp	r3, r2
 8002176:	d0c3      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002178:	2001      	movs	r0, #1
 800217a:	4a0e      	ldr	r2, [pc, #56]	; (80021b4 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800217c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800217e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002180:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002182:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002186:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002188:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800218a:	07d9      	lsls	r1, r3, #31
 800218c:	d5b8      	bpl.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800218e:	f7fe ff71 	bl	8001074 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002196:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002198:	6a23      	ldr	r3, [r4, #32]
 800219a:	079a      	lsls	r2, r3, #30
 800219c:	d4b0      	bmi.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219e:	f7fe ff69 	bl	8001074 <HAL_GetTick>
 80021a2:	1b80      	subs	r0, r0, r6
 80021a4:	4540      	cmp	r0, r8
 80021a6:	d9f7      	bls.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80021a8:	e7dd      	b.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40007000 	.word	0x40007000
 80021b4:	42420440 	.word	0x42420440

080021b8 <HAL_SPI_ErrorCallback>:
 80021b8:	4770      	bx	lr
	...

080021bc <HAL_SPI_IRQHandler>:
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
  uint32_t itsource = hspi->Instance->CR2;
 80021bc:	6803      	ldr	r3, [r0, #0]
{
 80021be:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 80021c0:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80021c2:	689a      	ldr	r2, [r3, #8]
{
 80021c4:	b085      	sub	sp, #20

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80021c6:	f002 0541 	and.w	r5, r2, #65	; 0x41
 80021ca:	2d01      	cmp	r5, #1
{
 80021cc:	4604      	mov	r4, r0
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80021ce:	d105      	bne.n	80021dc <HAL_SPI_IRQHandler+0x20>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 80021d0:	064d      	lsls	r5, r1, #25
 80021d2:	d503      	bpl.n	80021dc <HAL_SPI_IRQHandler+0x20>
  {
    hspi->RxISR(hspi);
 80021d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
  {
    hspi->TxISR(hspi);
 80021d6:	4798      	blx	r3
        HAL_SPI_ErrorCallback(hspi);
      }
    }
    return;
  }
}
 80021d8:	b005      	add	sp, #20
 80021da:	bd30      	pop	{r4, r5, pc}
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 80021dc:	0790      	lsls	r0, r2, #30
 80021de:	d504      	bpl.n	80021ea <HAL_SPI_IRQHandler+0x2e>
 80021e0:	060d      	lsls	r5, r1, #24
 80021e2:	d502      	bpl.n	80021ea <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 80021e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80021e6:	4620      	mov	r0, r4
 80021e8:	e7f5      	b.n	80021d6 <HAL_SPI_IRQHandler+0x1a>
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 80021ea:	f012 0f60 	tst.w	r2, #96	; 0x60
 80021ee:	d0f3      	beq.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
 80021f0:	0688      	lsls	r0, r1, #26
 80021f2:	d5f1      	bpl.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
    if((itflag & SPI_FLAG_OVR) != RESET)
 80021f4:	0655      	lsls	r5, r2, #25
 80021f6:	d50e      	bpl.n	8002216 <HAL_SPI_IRQHandler+0x5a>
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 80021f8:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80021fc:	2500      	movs	r5, #0
 80021fe:	2803      	cmp	r0, #3
 8002200:	d036      	beq.n	8002270 <HAL_SPI_IRQHandler+0xb4>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002202:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002204:	f040 0004 	orr.w	r0, r0, #4
 8002208:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800220a:	9501      	str	r5, [sp, #4]
 800220c:	68d8      	ldr	r0, [r3, #12]
 800220e:	9001      	str	r0, [sp, #4]
 8002210:	6898      	ldr	r0, [r3, #8]
 8002212:	9001      	str	r0, [sp, #4]
 8002214:	9801      	ldr	r0, [sp, #4]
    if((itflag & SPI_FLAG_MODF) != RESET)
 8002216:	0690      	lsls	r0, r2, #26
 8002218:	d50c      	bpl.n	8002234 <HAL_SPI_IRQHandler+0x78>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800221a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800221c:	f042 0201 	orr.w	r2, r2, #1
 8002220:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002222:	2200      	movs	r2, #0
 8002224:	9203      	str	r2, [sp, #12]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	9203      	str	r2, [sp, #12]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	9a03      	ldr	r2, [sp, #12]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002234:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002236:	2a00      	cmp	r2, #0
 8002238:	d0ce      	beq.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002240:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002242:	2201      	movs	r2, #1
 8002244:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002248:	078a      	lsls	r2, r1, #30
 800224a:	d018      	beq.n	800227e <HAL_SPI_IRQHandler+0xc2>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800224c:	685a      	ldr	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 800224e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002250:	f022 0203 	bic.w	r2, r2, #3
 8002254:	605a      	str	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 8002256:	b118      	cbz	r0, 8002260 <HAL_SPI_IRQHandler+0xa4>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_SPI_IRQHandler+0xcc>)
 800225a:	6343      	str	r3, [r0, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800225c:	f7ff fa5c 	bl	8001718 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8002260:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002262:	2800      	cmp	r0, #0
 8002264:	d0b8      	beq.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002266:	4b08      	ldr	r3, [pc, #32]	; (8002288 <HAL_SPI_IRQHandler+0xcc>)
 8002268:	6343      	str	r3, [r0, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800226a:	f7ff fa55 	bl	8001718 <HAL_DMA_Abort_IT>
 800226e:	e7b3      	b.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002270:	9502      	str	r5, [sp, #8]
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	9202      	str	r2, [sp, #8]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	9302      	str	r3, [sp, #8]
 800227a:	9b02      	ldr	r3, [sp, #8]
        return;
 800227c:	e7ac      	b.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 800227e:	4620      	mov	r0, r4
 8002280:	f7ff ff9a 	bl	80021b8 <HAL_SPI_ErrorCallback>
 8002284:	e7a8      	b.n	80021d8 <HAL_SPI_IRQHandler+0x1c>
 8002286:	bf00      	nop
 8002288:	0800228d 	.word	0x0800228d

0800228c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800228c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  hspi->RxXferCount = 0U;
 800228e:	2300      	movs	r3, #0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002290:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8002292:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002294:	86c3      	strh	r3, [r0, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8002296:	f7ff ff8f 	bl	80021b8 <HAL_SPI_ErrorCallback>
 800229a:	bd08      	pop	{r3, pc}

0800229c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800229c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800229e:	4604      	mov	r4, r0
 80022a0:	2800      	cmp	r0, #0
 80022a2:	d034      	beq.n	800230e <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022a4:	2300      	movs	r3, #0
 80022a6:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80022a8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80022ac:	b90b      	cbnz	r3, 80022b2 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022ae:	f002 f89b 	bl	80043e8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80022b2:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022b4:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80022b6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80022ba:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022bc:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80022be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022c2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022c4:	6863      	ldr	r3, [r4, #4]
 80022c6:	69a2      	ldr	r2, [r4, #24]
 80022c8:	4303      	orrs	r3, r0
 80022ca:	68e0      	ldr	r0, [r4, #12]
 80022cc:	4303      	orrs	r3, r0
 80022ce:	6920      	ldr	r0, [r4, #16]
 80022d0:	4303      	orrs	r3, r0
 80022d2:	6960      	ldr	r0, [r4, #20]
 80022d4:	4303      	orrs	r3, r0
 80022d6:	69e0      	ldr	r0, [r4, #28]
 80022d8:	4303      	orrs	r3, r0
 80022da:	6a20      	ldr	r0, [r4, #32]
 80022dc:	4303      	orrs	r3, r0
 80022de:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80022e0:	4303      	orrs	r3, r0
 80022e2:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80022e6:	4303      	orrs	r3, r0
 80022e8:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80022ea:	0c12      	lsrs	r2, r2, #16
 80022ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022ee:	f002 0204 	and.w	r2, r2, #4
 80022f2:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80022f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80022f6:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80022f8:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022fa:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022fc:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002302:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8002304:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002306:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002308:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 800230c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800230e:	2001      	movs	r0, #1
}
 8002310:	bd10      	pop	{r4, pc}

08002312 <HAL_TIM_Base_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002312:	2302      	movs	r3, #2

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002314:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002316:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 800231a:	6813      	ldr	r3, [r2, #0]
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6013      	str	r3, [r2, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002322:	2301      	movs	r3, #1
 8002324:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002328:	2000      	movs	r0, #0
 800232a:	4770      	bx	lr

0800232c <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800232c:	2302      	movs	r3, #2

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800232e:	f241 1211 	movw	r2, #4369	; 0x1111
  htim->State= HAL_TIM_STATE_BUSY;
 8002332:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8002336:	6803      	ldr	r3, [r0, #0]
 8002338:	6a19      	ldr	r1, [r3, #32]
 800233a:	4211      	tst	r1, r2
 800233c:	d108      	bne.n	8002350 <HAL_TIM_Base_Stop+0x24>
 800233e:	f240 4244 	movw	r2, #1092	; 0x444
 8002342:	6a19      	ldr	r1, [r3, #32]
 8002344:	4211      	tst	r1, r2
 8002346:	bf02      	ittt	eq
 8002348:	681a      	ldreq	r2, [r3, #0]
 800234a:	f022 0201 	biceq.w	r2, r2, #1
 800234e:	601a      	streq	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002350:	2301      	movs	r3, #1
 8002352:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002356:	2000      	movs	r0, #0
 8002358:	4770      	bx	lr

0800235a <HAL_TIM_IC_MspInit>:
 800235a:	4770      	bx	lr

0800235c <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 800235c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002360:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002362:	2b01      	cmp	r3, #1
 8002364:	f04f 0302 	mov.w	r3, #2
 8002368:	d01c      	beq.n	80023a4 <HAL_TIM_ConfigClockSource+0x48>
 800236a:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 800236c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002370:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002372:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002376:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002378:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800237c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002380:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002382:	680a      	ldr	r2, [r1, #0]
 8002384:	2a40      	cmp	r2, #64	; 0x40
 8002386:	d079      	beq.n	800247c <HAL_TIM_ConfigClockSource+0x120>
 8002388:	d819      	bhi.n	80023be <HAL_TIM_ConfigClockSource+0x62>
 800238a:	2a10      	cmp	r2, #16
 800238c:	f000 8093 	beq.w	80024b6 <HAL_TIM_ConfigClockSource+0x15a>
 8002390:	d80a      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x4c>
 8002392:	2a00      	cmp	r2, #0
 8002394:	f000 8089 	beq.w	80024aa <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8002398:	2301      	movs	r3, #1
 800239a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800239e:	2300      	movs	r3, #0
 80023a0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80023a4:	4618      	mov	r0, r3

  return HAL_OK;
}
 80023a6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80023a8:	2a20      	cmp	r2, #32
 80023aa:	f000 808a 	beq.w	80024c2 <HAL_TIM_ConfigClockSource+0x166>
 80023ae:	2a30      	cmp	r2, #48	; 0x30
 80023b0:	d1f2      	bne.n	8002398 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80023b2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80023b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80023b8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80023bc:	e036      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80023be:	2a70      	cmp	r2, #112	; 0x70
 80023c0:	d036      	beq.n	8002430 <HAL_TIM_ConfigClockSource+0xd4>
 80023c2:	d81b      	bhi.n	80023fc <HAL_TIM_ConfigClockSource+0xa0>
 80023c4:	2a50      	cmp	r2, #80	; 0x50
 80023c6:	d042      	beq.n	800244e <HAL_TIM_ConfigClockSource+0xf2>
 80023c8:	2a60      	cmp	r2, #96	; 0x60
 80023ca:	d1e5      	bne.n	8002398 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023cc:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023ce:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023d0:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023d4:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023d6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023d8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80023da:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023dc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80023e4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023e8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80023ec:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80023ee:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80023f0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023f2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80023f6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80023fa:	e017      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80023fc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002400:	d011      	beq.n	8002426 <HAL_TIM_ConfigClockSource+0xca>
 8002402:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002406:	d1c7      	bne.n	8002398 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002408:	688a      	ldr	r2, [r1, #8]
 800240a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800240c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800240e:	68c9      	ldr	r1, [r1, #12]
 8002410:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002412:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002416:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800241a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800241c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002424:	e002      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800242c:	609a      	str	r2, [r3, #8]
 800242e:	e7b3      	b.n	8002398 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002430:	688a      	ldr	r2, [r1, #8]
 8002432:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002434:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002436:	68c9      	ldr	r1, [r1, #12]
 8002438:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800243a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800243e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002442:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002444:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002446:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002448:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800244c:	e7ee      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800244e:	684c      	ldr	r4, [r1, #4]
 8002450:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002452:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002454:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002456:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245a:	f025 0501 	bic.w	r5, r5, #1
 800245e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002460:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002462:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002464:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002468:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800246c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800246e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002470:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002472:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002476:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800247a:	e7d7      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800247c:	684c      	ldr	r4, [r1, #4]
 800247e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002480:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002482:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002484:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002488:	f025 0501 	bic.w	r5, r5, #1
 800248c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800248e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002490:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002492:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002496:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800249a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800249c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800249e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024a4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80024a8:	e7c0      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024aa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024b0:	f042 0207 	orr.w	r2, r2, #7
 80024b4:	e7ba      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024b6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024b8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024bc:	f042 0217 	orr.w	r2, r2, #23
 80024c0:	e7b4      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80024c2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024c8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80024cc:	e7ae      	b.n	800242c <HAL_TIM_ConfigClockSource+0xd0>

080024ce <HAL_TIM_ReadCapturedValue>:
  __HAL_LOCK(htim);
 80024ce:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d01c      	beq.n	8002510 <HAL_TIM_ReadCapturedValue+0x42>
  switch (Channel)
 80024d6:	290c      	cmp	r1, #12
 80024d8:	d818      	bhi.n	800250c <HAL_TIM_ReadCapturedValue+0x3e>
 80024da:	e8df f001 	tbb	[pc, r1]
 80024de:	1707      	.short	0x1707
 80024e0:	170e1717 	.word	0x170e1717
 80024e4:	17111717 	.word	0x17111717
 80024e8:	1717      	.short	0x1717
 80024ea:	14          	.byte	0x14
 80024eb:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 80024ec:	6803      	ldr	r3, [r0, #0]
 80024ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  __HAL_UNLOCK(htim);
 80024f0:	2200      	movs	r2, #0
 80024f2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 80024fa:	6803      	ldr	r3, [r0, #0]
 80024fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      break;
 80024fe:	e7f7      	b.n	80024f0 <HAL_TIM_ReadCapturedValue+0x22>
      tmpreg =   htim->Instance->CCR3;
 8002500:	6803      	ldr	r3, [r0, #0]
 8002502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      break;
 8002504:	e7f4      	b.n	80024f0 <HAL_TIM_ReadCapturedValue+0x22>
      tmpreg =   htim->Instance->CCR4;
 8002506:	6803      	ldr	r3, [r0, #0]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      break;
 800250a:	e7f1      	b.n	80024f0 <HAL_TIM_ReadCapturedValue+0x22>
  uint32_t tmpreg = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	e7ef      	b.n	80024f0 <HAL_TIM_ReadCapturedValue+0x22>
  __HAL_LOCK(htim);
 8002510:	2302      	movs	r3, #2
 8002512:	e7f0      	b.n	80024f6 <HAL_TIM_ReadCapturedValue+0x28>

08002514 <HAL_TIM_OC_DelayElapsedCallback>:
 8002514:	4770      	bx	lr

08002516 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002516:	4770      	bx	lr

08002518 <HAL_TIM_TriggerCallback>:
 8002518:	4770      	bx	lr

0800251a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800251a:	6803      	ldr	r3, [r0, #0]
{
 800251c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800251e:	691a      	ldr	r2, [r3, #16]
{
 8002520:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002522:	0791      	lsls	r1, r2, #30
 8002524:	d50e      	bpl.n	8002544 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	0792      	lsls	r2, r2, #30
 800252a:	d50b      	bpl.n	8002544 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800252c:	f06f 0202 	mvn.w	r2, #2
 8002530:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002532:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002534:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002536:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002538:	079b      	lsls	r3, r3, #30
 800253a:	d077      	beq.n	800262c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800253c:	f001 fc06 	bl	8003d4c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002540:	2300      	movs	r3, #0
 8002542:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002544:	6823      	ldr	r3, [r4, #0]
 8002546:	691a      	ldr	r2, [r3, #16]
 8002548:	0750      	lsls	r0, r2, #29
 800254a:	d510      	bpl.n	800256e <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	0751      	lsls	r1, r2, #29
 8002550:	d50d      	bpl.n	800256e <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002552:	f06f 0204 	mvn.w	r2, #4
 8002556:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002558:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800255a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800255c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800255e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002562:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002564:	d068      	beq.n	8002638 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002566:	f001 fbf1 	bl	8003d4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256a:	2300      	movs	r3, #0
 800256c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	691a      	ldr	r2, [r3, #16]
 8002572:	0712      	lsls	r2, r2, #28
 8002574:	d50f      	bpl.n	8002596 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	0710      	lsls	r0, r2, #28
 800257a:	d50c      	bpl.n	8002596 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800257c:	f06f 0208 	mvn.w	r2, #8
 8002580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002582:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002584:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002586:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002588:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800258a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800258c:	d05a      	beq.n	8002644 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800258e:	f001 fbdd 	bl	8003d4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002592:	2300      	movs	r3, #0
 8002594:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	691a      	ldr	r2, [r3, #16]
 800259a:	06d2      	lsls	r2, r2, #27
 800259c:	d510      	bpl.n	80025c0 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	06d0      	lsls	r0, r2, #27
 80025a2:	d50d      	bpl.n	80025c0 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025a4:	f06f 0210 	mvn.w	r2, #16
 80025a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025aa:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025ac:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ae:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025b0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80025b4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025b6:	d04b      	beq.n	8002650 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80025b8:	f001 fbc8 	bl	8003d4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025bc:	2300      	movs	r3, #0
 80025be:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025c0:	6823      	ldr	r3, [r4, #0]
 80025c2:	691a      	ldr	r2, [r3, #16]
 80025c4:	07d1      	lsls	r1, r2, #31
 80025c6:	d508      	bpl.n	80025da <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	07d2      	lsls	r2, r2, #31
 80025cc:	d505      	bpl.n	80025da <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025ce:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025d4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d6:	f001 fba3 	bl	8003d20 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	691a      	ldr	r2, [r3, #16]
 80025de:	0610      	lsls	r0, r2, #24
 80025e0:	d508      	bpl.n	80025f4 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80025e2:	68da      	ldr	r2, [r3, #12]
 80025e4:	0611      	lsls	r1, r2, #24
 80025e6:	d505      	bpl.n	80025f4 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80025ec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80025f0:	f000 f9e5 	bl	80029be <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	0652      	lsls	r2, r2, #25
 80025fa:	d508      	bpl.n	800260e <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80025fc:	68da      	ldr	r2, [r3, #12]
 80025fe:	0650      	lsls	r0, r2, #25
 8002600:	d505      	bpl.n	800260e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002602:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002606:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002608:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800260a:	f7ff ff85 	bl	8002518 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	0691      	lsls	r1, r2, #26
 8002614:	d522      	bpl.n	800265c <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	0692      	lsls	r2, r2, #26
 800261a:	d51f      	bpl.n	800265c <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800261c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002620:	4620      	mov	r0, r4
}
 8002622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002626:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002628:	f000 b9c8 	b.w	80029bc <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800262c:	f7ff ff72 	bl	8002514 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002630:	4620      	mov	r0, r4
 8002632:	f7ff ff70 	bl	8002516 <HAL_TIM_PWM_PulseFinishedCallback>
 8002636:	e783      	b.n	8002540 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002638:	f7ff ff6c 	bl	8002514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800263c:	4620      	mov	r0, r4
 800263e:	f7ff ff6a 	bl	8002516 <HAL_TIM_PWM_PulseFinishedCallback>
 8002642:	e792      	b.n	800256a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002644:	f7ff ff66 	bl	8002514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002648:	4620      	mov	r0, r4
 800264a:	f7ff ff64 	bl	8002516 <HAL_TIM_PWM_PulseFinishedCallback>
 800264e:	e7a0      	b.n	8002592 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002650:	f7ff ff60 	bl	8002514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002654:	4620      	mov	r0, r4
 8002656:	f7ff ff5e 	bl	8002516 <HAL_TIM_PWM_PulseFinishedCallback>
 800265a:	e7af      	b.n	80025bc <HAL_TIM_IRQHandler+0xa2>
 800265c:	bd10      	pop	{r4, pc}
	...

08002660 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002660:	4a1a      	ldr	r2, [pc, #104]	; (80026cc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002662:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002664:	4290      	cmp	r0, r2
 8002666:	d00a      	beq.n	800267e <TIM_Base_SetConfig+0x1e>
 8002668:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800266c:	d007      	beq.n	800267e <TIM_Base_SetConfig+0x1e>
 800266e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002672:	4290      	cmp	r0, r2
 8002674:	d003      	beq.n	800267e <TIM_Base_SetConfig+0x1e>
 8002676:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800267a:	4290      	cmp	r0, r2
 800267c:	d115      	bne.n	80026aa <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800267e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002680:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002684:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002686:	4a11      	ldr	r2, [pc, #68]	; (80026cc <TIM_Base_SetConfig+0x6c>)
 8002688:	4290      	cmp	r0, r2
 800268a:	d00a      	beq.n	80026a2 <TIM_Base_SetConfig+0x42>
 800268c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002690:	d007      	beq.n	80026a2 <TIM_Base_SetConfig+0x42>
 8002692:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002696:	4290      	cmp	r0, r2
 8002698:	d003      	beq.n	80026a2 <TIM_Base_SetConfig+0x42>
 800269a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800269e:	4290      	cmp	r0, r2
 80026a0:	d103      	bne.n	80026aa <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026a2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80026a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026a8:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80026aa:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 80026ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80026b0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80026b2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026b4:	688b      	ldr	r3, [r1, #8]
 80026b6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80026b8:	680b      	ldr	r3, [r1, #0]
 80026ba:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026bc:	4b03      	ldr	r3, [pc, #12]	; (80026cc <TIM_Base_SetConfig+0x6c>)
 80026be:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80026c0:	bf04      	itt	eq
 80026c2:	690b      	ldreq	r3, [r1, #16]
 80026c4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80026c6:	2301      	movs	r3, #1
 80026c8:	6143      	str	r3, [r0, #20]
 80026ca:	4770      	bx	lr
 80026cc:	40012c00 	.word	0x40012c00

080026d0 <HAL_TIM_Base_Init>:
{
 80026d0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80026d2:	4604      	mov	r4, r0
 80026d4:	b1a0      	cbz	r0, 8002700 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026de:	b91b      	cbnz	r3, 80026e8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80026e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80026e4:	f001 fee8 	bl	80044b8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80026e8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ea:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80026ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f0:	1d21      	adds	r1, r4, #4
 80026f2:	f7ff ffb5 	bl	8002660 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80026f6:	2301      	movs	r3, #1
  return HAL_OK;
 80026f8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80026fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80026fe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002700:	2001      	movs	r0, #1
}
 8002702:	bd10      	pop	{r4, pc}

08002704 <HAL_TIM_IC_Init>:
{
 8002704:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002706:	4604      	mov	r4, r0
 8002708:	b1a0      	cbz	r0, 8002734 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800270a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800270e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002712:	b91b      	cbnz	r3, 800271c <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002714:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002718:	f7ff fe1f 	bl	800235a <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800271c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800271e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002720:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002724:	1d21      	adds	r1, r4, #4
 8002726:	f7ff ff9b 	bl	8002660 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800272a:	2301      	movs	r3, #1
  return HAL_OK;
 800272c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800272e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002732:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002734:	2001      	movs	r0, #1
}
 8002736:	bd10      	pop	{r4, pc}

08002738 <TIM_TI1_SetConfig>:
{
 8002738:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800273a:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800273c:	4e12      	ldr	r6, [pc, #72]	; (8002788 <TIM_TI1_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800273e:	f024 0401 	bic.w	r4, r4, #1
 8002742:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002744:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8002746:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002748:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800274a:	d00a      	beq.n	8002762 <TIM_TI1_SetConfig+0x2a>
 800274c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002750:	d007      	beq.n	8002762 <TIM_TI1_SetConfig+0x2a>
 8002752:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8002756:	42b0      	cmp	r0, r6
 8002758:	d003      	beq.n	8002762 <TIM_TI1_SetConfig+0x2a>
 800275a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800275e:	42b0      	cmp	r0, r6
 8002760:	d10f      	bne.n	8002782 <TIM_TI1_SetConfig+0x4a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002762:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002766:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002768:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800276a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800276e:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002770:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002774:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002778:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800277a:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 800277c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800277e:	6201      	str	r1, [r0, #32]
}
 8002780:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002782:	f044 0201 	orr.w	r2, r4, #1
 8002786:	e7ef      	b.n	8002768 <TIM_TI1_SetConfig+0x30>
 8002788:	40012c00 	.word	0x40012c00

0800278c <HAL_TIM_IC_ConfigChannel>:
{
 800278c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800278e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002792:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002794:	2b01      	cmp	r3, #1
{
 8002796:	460d      	mov	r5, r1
 8002798:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800279c:	d019      	beq.n	80027d2 <HAL_TIM_IC_ConfigChannel+0x46>
 800279e:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80027a0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80027a4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 80027a8:	b9a2      	cbnz	r2, 80027d4 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 80027aa:	68cb      	ldr	r3, [r1, #12]
 80027ac:	6820      	ldr	r0, [r4, #0]
 80027ae:	c906      	ldmia	r1, {r1, r2}
 80027b0:	f7ff ffc2 	bl	8002738 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80027b4:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80027b6:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80027b8:	699a      	ldr	r2, [r3, #24]
 80027ba:	f022 020c 	bic.w	r2, r2, #12
 80027be:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80027c0:	699a      	ldr	r2, [r3, #24]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80027c6:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80027c8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80027ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80027ce:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80027d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 80027d4:	2a04      	cmp	r2, #4
 80027d6:	688e      	ldr	r6, [r1, #8]
 80027d8:	6823      	ldr	r3, [r4, #0]
 80027da:	c982      	ldmia	r1, {r1, r7}
 80027dc:	68e8      	ldr	r0, [r5, #12]
 80027de:	d11f      	bne.n	8002820 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027e0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80027e2:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027e4:	f022 0210 	bic.w	r2, r2, #16
 80027e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ea:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80027ec:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80027ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80027f2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80027f6:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027f8:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80027fc:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80027fe:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002800:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002804:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002808:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 800280a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800280c:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800280e:	699a      	ldr	r2, [r3, #24]
 8002810:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002814:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002816:	699a      	ldr	r2, [r3, #24]
 8002818:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800281c:	619e      	str	r6, [r3, #24]
 800281e:	e7d2      	b.n	80027c6 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8002820:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002822:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8002824:	d11c      	bne.n	8002860 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002826:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800282a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800282c:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800282e:	0100      	lsls	r0, r0, #4
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002830:	f022 0203 	bic.w	r2, r2, #3
  tmpccer = TIMx->CCER;
 8002834:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= TIM_ICSelection;
 8002836:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002838:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800283a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800283e:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002840:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002842:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002846:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800284a:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800284c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800284e:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002850:	69da      	ldr	r2, [r3, #28]
 8002852:	f022 020c 	bic.w	r2, r2, #12
 8002856:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002858:	69da      	ldr	r2, [r3, #28]
 800285a:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800285c:	61de      	str	r6, [r3, #28]
 800285e:	e7b2      	b.n	80027c6 <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002860:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002864:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002866:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002868:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800286a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccer = TIMx->CCER;
 800286e:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002870:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002874:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002878:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800287a:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800287c:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800287e:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
  tmpccer &= ~TIM_CCER_CC4P;
 8002882:	f425 5200 	bic.w	r2, r5, #8192	; 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8002886:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8002888:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 800288a:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800288c:	69da      	ldr	r2, [r3, #28]
 800288e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002892:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002894:	69da      	ldr	r2, [r3, #28]
 8002896:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800289a:	e7df      	b.n	800285c <HAL_TIM_IC_ConfigChannel+0xd0>

0800289c <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800289c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800289e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028a0:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80028a2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80028a4:	ea23 0304 	bic.w	r3, r3, r4
 80028a8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80028aa:	6a03      	ldr	r3, [r0, #32]
 80028ac:	408a      	lsls	r2, r1
 80028ae:	431a      	orrs	r2, r3
 80028b0:	6202      	str	r2, [r0, #32]
 80028b2:	bd10      	pop	{r4, pc}

080028b4 <HAL_TIM_IC_Start_IT>:
{
 80028b4:	b510      	push	{r4, lr}
 80028b6:	4604      	mov	r4, r0
  switch (Channel)
 80028b8:	290c      	cmp	r1, #12
 80028ba:	d80d      	bhi.n	80028d8 <HAL_TIM_IC_Start_IT+0x24>
 80028bc:	e8df f001 	tbb	[pc, r1]
 80028c0:	0c0c0c07 	.word	0x0c0c0c07
 80028c4:	0c0c0c17 	.word	0x0c0c0c17
 80028c8:	0c0c0c1c 	.word	0x0c0c0c1c
 80028cc:	21          	.byte	0x21
 80028cd:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80028ce:	6802      	ldr	r2, [r0, #0]
 80028d0:	68d3      	ldr	r3, [r2, #12]
 80028d2:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80028d6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028d8:	6820      	ldr	r0, [r4, #0]
 80028da:	2201      	movs	r2, #1
 80028dc:	f7ff ffde 	bl	800289c <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80028e0:	6822      	ldr	r2, [r4, #0]
}
 80028e2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 80028e4:	6813      	ldr	r3, [r2, #0]
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6013      	str	r3, [r2, #0]
}
 80028ec:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80028ee:	6802      	ldr	r2, [r0, #0]
 80028f0:	68d3      	ldr	r3, [r2, #12]
 80028f2:	f043 0304 	orr.w	r3, r3, #4
 80028f6:	e7ee      	b.n	80028d6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80028f8:	6802      	ldr	r2, [r0, #0]
 80028fa:	68d3      	ldr	r3, [r2, #12]
 80028fc:	f043 0308 	orr.w	r3, r3, #8
 8002900:	e7e9      	b.n	80028d6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002902:	6802      	ldr	r2, [r0, #0]
 8002904:	68d3      	ldr	r3, [r2, #12]
 8002906:	f043 0310 	orr.w	r3, r3, #16
 800290a:	e7e4      	b.n	80028d6 <HAL_TIM_IC_Start_IT+0x22>

0800290c <HAL_TIM_IC_Stop_IT>:
{
 800290c:	b510      	push	{r4, lr}
 800290e:	4604      	mov	r4, r0
  switch (Channel)
 8002910:	290c      	cmp	r1, #12
 8002912:	d80d      	bhi.n	8002930 <HAL_TIM_IC_Stop_IT+0x24>
 8002914:	e8df f001 	tbb	[pc, r1]
 8002918:	0c0c0c07 	.word	0x0c0c0c07
 800291c:	0c0c0c21 	.word	0x0c0c0c21
 8002920:	0c0c0c26 	.word	0x0c0c0c26
 8002924:	2b          	.byte	0x2b
 8002925:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002926:	6802      	ldr	r2, [r0, #0]
 8002928:	68d3      	ldr	r3, [r2, #12]
 800292a:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800292e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002930:	2200      	movs	r2, #0
 8002932:	6820      	ldr	r0, [r4, #0]
 8002934:	f7ff ffb2 	bl	800289c <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8002938:	f241 1211 	movw	r2, #4369	; 0x1111
 800293c:	6823      	ldr	r3, [r4, #0]
 800293e:	6a19      	ldr	r1, [r3, #32]
 8002940:	4211      	tst	r1, r2
 8002942:	d108      	bne.n	8002956 <HAL_TIM_IC_Stop_IT+0x4a>
 8002944:	f240 4244 	movw	r2, #1092	; 0x444
 8002948:	6a19      	ldr	r1, [r3, #32]
 800294a:	4211      	tst	r1, r2
 800294c:	bf02      	ittt	eq
 800294e:	681a      	ldreq	r2, [r3, #0]
 8002950:	f022 0201 	biceq.w	r2, r2, #1
 8002954:	601a      	streq	r2, [r3, #0]
}
 8002956:	2000      	movs	r0, #0
 8002958:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800295a:	6802      	ldr	r2, [r0, #0]
 800295c:	68d3      	ldr	r3, [r2, #12]
 800295e:	f023 0304 	bic.w	r3, r3, #4
 8002962:	e7e4      	b.n	800292e <HAL_TIM_IC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002964:	6802      	ldr	r2, [r0, #0]
 8002966:	68d3      	ldr	r3, [r2, #12]
 8002968:	f023 0308 	bic.w	r3, r3, #8
 800296c:	e7df      	b.n	800292e <HAL_TIM_IC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800296e:	6802      	ldr	r2, [r0, #0]
 8002970:	68d3      	ldr	r3, [r2, #12]
 8002972:	f023 0310 	bic.w	r3, r3, #16
 8002976:	e7da      	b.n	800292e <HAL_TIM_IC_Stop_IT+0x22>

08002978 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002978:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800297c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800297e:	2b01      	cmp	r3, #1
 8002980:	f04f 0302 	mov.w	r3, #2
 8002984:	d018      	beq.n	80029b8 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002986:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800298a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800298c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800298e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002990:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002992:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002996:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	4322      	orrs	r2, r4
 800299c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029a4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80029ac:	2301      	movs	r3, #1
 80029ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029b2:	2300      	movs	r3, #0
 80029b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80029b8:	4618      	mov	r0, r3

  return HAL_OK;
}
 80029ba:	bd10      	pop	{r4, pc}

080029bc <HAL_TIMEx_CommutationCallback>:
 80029bc:	4770      	bx	lr

080029be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029be:	4770      	bx	lr

080029c0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029c0:	6803      	ldr	r3, [r0, #0]
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029c8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	f022 0201 	bic.w	r2, r2, #1
 80029d0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029d2:	2320      	movs	r3, #32
 80029d4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80029d8:	4770      	bx	lr
	...

080029dc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029e0:	6805      	ldr	r5, [r0, #0]
 80029e2:	68c2      	ldr	r2, [r0, #12]
 80029e4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80029e6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029ec:	4313      	orrs	r3, r2
 80029ee:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80029f0:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80029f2:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80029f4:	430b      	orrs	r3, r1
 80029f6:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80029f8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80029fc:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002a00:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002a02:	4313      	orrs	r3, r2
 8002a04:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a06:	696b      	ldr	r3, [r5, #20]
 8002a08:	6982      	ldr	r2, [r0, #24]
 8002a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002a12:	4b40      	ldr	r3, [pc, #256]	; (8002b14 <UART_SetConfig+0x138>)
{
 8002a14:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002a16:	429d      	cmp	r5, r3
 8002a18:	f04f 0419 	mov.w	r4, #25
 8002a1c:	d146      	bne.n	8002aac <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002a1e:	f7ff fb43 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 8002a22:	fb04 f300 	mul.w	r3, r4, r0
 8002a26:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002a2a:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002a2e:	00b6      	lsls	r6, r6, #2
 8002a30:	fbb3 f3f6 	udiv	r3, r3, r6
 8002a34:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a38:	011e      	lsls	r6, r3, #4
 8002a3a:	f7ff fb35 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 8002a3e:	4360      	muls	r0, r4
 8002a40:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	fbb0 f7f3 	udiv	r7, r0, r3
 8002a4a:	f7ff fb2d 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 8002a4e:	4360      	muls	r0, r4
 8002a50:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a5a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a5e:	fb08 7313 	mls	r3, r8, r3, r7
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	3332      	adds	r3, #50	; 0x32
 8002a66:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a6a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002a6e:	f7ff fb1b 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 8002a72:	4360      	muls	r0, r4
 8002a74:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002a78:	0092      	lsls	r2, r2, #2
 8002a7a:	fbb0 faf2 	udiv	sl, r0, r2
 8002a7e:	f7ff fb13 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002a82:	4360      	muls	r0, r4
 8002a84:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a8e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a92:	fb08 a313 	mls	r3, r8, r3, sl
 8002a96:	011b      	lsls	r3, r3, #4
 8002a98:	3332      	adds	r3, #50	; 0x32
 8002a9a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	433b      	orrs	r3, r7
 8002aa4:	4433      	add	r3, r6
 8002aa6:	60ab      	str	r3, [r5, #8]
 8002aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aac:	f7ff faec 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 8002ab0:	fb04 f300 	mul.w	r3, r4, r0
 8002ab4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002ab8:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002abc:	00b6      	lsls	r6, r6, #2
 8002abe:	fbb3 f3f6 	udiv	r3, r3, r6
 8002ac2:	fbb3 f3f8 	udiv	r3, r3, r8
 8002ac6:	011e      	lsls	r6, r3, #4
 8002ac8:	f7ff fade 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 8002acc:	4360      	muls	r0, r4
 8002ace:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	fbb0 f7f3 	udiv	r7, r0, r3
 8002ad8:	f7ff fad6 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 8002adc:	4360      	muls	r0, r4
 8002ade:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ae8:	fbb3 f3f8 	udiv	r3, r3, r8
 8002aec:	fb08 7313 	mls	r3, r8, r3, r7
 8002af0:	011b      	lsls	r3, r3, #4
 8002af2:	3332      	adds	r3, #50	; 0x32
 8002af4:	fbb3 f3f8 	udiv	r3, r3, r8
 8002af8:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002afc:	f7ff fac4 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 8002b00:	4360      	muls	r0, r4
 8002b02:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002b06:	0092      	lsls	r2, r2, #2
 8002b08:	fbb0 faf2 	udiv	sl, r0, r2
 8002b0c:	f7ff fabc 	bl	8002088 <HAL_RCC_GetPCLK1Freq>
 8002b10:	e7b7      	b.n	8002a82 <UART_SetConfig+0xa6>
 8002b12:	bf00      	nop
 8002b14:	40013800 	.word	0x40013800

08002b18 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b1a:	4604      	mov	r4, r0
 8002b1c:	460e      	mov	r6, r1
 8002b1e:	4617      	mov	r7, r2
 8002b20:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002b22:	6821      	ldr	r1, [r4, #0]
 8002b24:	680b      	ldr	r3, [r1, #0]
 8002b26:	ea36 0303 	bics.w	r3, r6, r3
 8002b2a:	d101      	bne.n	8002b30 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002b2c:	2000      	movs	r0, #0
}
 8002b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002b30:	1c6b      	adds	r3, r5, #1
 8002b32:	d0f7      	beq.n	8002b24 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002b34:	b995      	cbnz	r5, 8002b5c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b36:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002b38:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002b40:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b42:	695a      	ldr	r2, [r3, #20]
 8002b44:	f022 0201 	bic.w	r2, r2, #1
 8002b48:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002b4a:	2320      	movs	r3, #32
 8002b4c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002b50:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002b54:	2300      	movs	r3, #0
 8002b56:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002b5c:	f7fe fa8a 	bl	8001074 <HAL_GetTick>
 8002b60:	1bc0      	subs	r0, r0, r7
 8002b62:	4285      	cmp	r5, r0
 8002b64:	d2dd      	bcs.n	8002b22 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002b66:	e7e6      	b.n	8002b36 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002b68 <HAL_UART_Init>:
{
 8002b68:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002b6a:	4604      	mov	r4, r0
 8002b6c:	b340      	cbz	r0, 8002bc0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002b6e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002b72:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b76:	b91b      	cbnz	r3, 8002b80 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002b78:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002b7c:	f001 fce0 	bl	8004540 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002b80:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002b82:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002b84:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002b88:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002b8a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002b8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b90:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002b92:	f7ff ff23 	bl	80029dc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b96:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b98:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ba0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ba2:	695a      	ldr	r2, [r3, #20]
 8002ba4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ba8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bb0:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002bb2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002bb6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002bba:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002bbe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002bc0:	2001      	movs	r0, #1
}
 8002bc2:	bd10      	pop	{r4, pc}

08002bc4 <HAL_UART_Transmit>:
{
 8002bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bc8:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002bca:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002bce:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8002bd0:	2b20      	cmp	r3, #32
{
 8002bd2:	460d      	mov	r5, r1
 8002bd4:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002bd6:	d14e      	bne.n	8002c76 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8002bd8:	2900      	cmp	r1, #0
 8002bda:	d049      	beq.n	8002c70 <HAL_UART_Transmit+0xac>
 8002bdc:	2a00      	cmp	r2, #0
 8002bde:	d047      	beq.n	8002c70 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002be0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d046      	beq.n	8002c76 <HAL_UART_Transmit+0xb2>
 8002be8:	2301      	movs	r3, #1
 8002bea:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bf2:	2321      	movs	r3, #33	; 0x21
 8002bf4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002bf8:	f7fe fa3c 	bl	8001074 <HAL_GetTick>
 8002bfc:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002bfe:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002c02:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002c06:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	b96b      	cbnz	r3, 8002c28 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c0c:	463b      	mov	r3, r7
 8002c0e:	4632      	mov	r2, r6
 8002c10:	2140      	movs	r1, #64	; 0x40
 8002c12:	4620      	mov	r0, r4
 8002c14:	f7ff ff80 	bl	8002b18 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002c18:	b9a8      	cbnz	r0, 8002c46 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8002c1a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002c1c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002c20:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002c28:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c2a:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c32:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c34:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c3a:	4620      	mov	r0, r4
 8002c3c:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c3e:	d10e      	bne.n	8002c5e <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c40:	f7ff ff6a 	bl	8002b18 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002c44:	b110      	cbz	r0, 8002c4c <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8002c46:	2003      	movs	r0, #3
 8002c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002c4c:	882b      	ldrh	r3, [r5, #0]
 8002c4e:	6822      	ldr	r2, [r4, #0]
 8002c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c54:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002c56:	6923      	ldr	r3, [r4, #16]
 8002c58:	b943      	cbnz	r3, 8002c6c <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8002c5a:	3502      	adds	r5, #2
 8002c5c:	e7d3      	b.n	8002c06 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c5e:	f7ff ff5b 	bl	8002b18 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002c62:	2800      	cmp	r0, #0
 8002c64:	d1ef      	bne.n	8002c46 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	782a      	ldrb	r2, [r5, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
 8002c6c:	3501      	adds	r5, #1
 8002c6e:	e7ca      	b.n	8002c06 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002c70:	2001      	movs	r0, #1
 8002c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002c76:	2002      	movs	r0, #2
}
 8002c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002c7c <HAL_UART_Transmit_DMA>:
{
 8002c7c:	b538      	push	{r3, r4, r5, lr}
 8002c7e:	4604      	mov	r4, r0
 8002c80:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002c82:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002c86:	2a20      	cmp	r2, #32
 8002c88:	d12a      	bne.n	8002ce0 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8002c8a:	b339      	cbz	r1, 8002cdc <HAL_UART_Transmit_DMA+0x60>
 8002c8c:	b333      	cbz	r3, 8002cdc <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8002c8e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002c92:	2a01      	cmp	r2, #1
 8002c94:	d024      	beq.n	8002ce0 <HAL_UART_Transmit_DMA+0x64>
 8002c96:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c98:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8002c9a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c9e:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8002ca0:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002ca2:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ca4:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ca6:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002caa:	4a0e      	ldr	r2, [pc, #56]	; (8002ce4 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8002cac:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8002cae:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002cb0:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002cb2:	4a0d      	ldr	r2, [pc, #52]	; (8002ce8 <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8002cb4:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002cb6:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002cb8:	4a0c      	ldr	r2, [pc, #48]	; (8002cec <HAL_UART_Transmit_DMA+0x70>)
 8002cba:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002cbc:	6822      	ldr	r2, [r4, #0]
 8002cbe:	3204      	adds	r2, #4
 8002cc0:	f7fe fcec 	bl	800169c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002cc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cc8:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8002cca:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002ccc:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002cce:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8002cd0:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002cd4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cd8:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8002cda:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002cdc:	2001      	movs	r0, #1
 8002cde:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002ce0:	2002      	movs	r0, #2
}
 8002ce2:	bd38      	pop	{r3, r4, r5, pc}
 8002ce4:	08002d83 	.word	0x08002d83
 8002ce8:	08002db1 	.word	0x08002db1
 8002cec:	08002e7d 	.word	0x08002e7d

08002cf0 <HAL_UART_Receive_DMA>:
{
 8002cf0:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002cf2:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8002cf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002cf8:	2a20      	cmp	r2, #32
{
 8002cfa:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002cfc:	d138      	bne.n	8002d70 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8002cfe:	2900      	cmp	r1, #0
 8002d00:	d034      	beq.n	8002d6c <HAL_UART_Receive_DMA+0x7c>
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d032      	beq.n	8002d6c <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8002d06:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8002d0a:	2a01      	cmp	r2, #1
 8002d0c:	d030      	beq.n	8002d70 <HAL_UART_Receive_DMA+0x80>
 8002d0e:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d10:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8002d12:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d16:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8002d18:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002d1a:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d1c:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d1e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002d22:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002d24:	4a13      	ldr	r2, [pc, #76]	; (8002d74 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002d26:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002d28:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002d2a:	4a13      	ldr	r2, [pc, #76]	; (8002d78 <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 8002d2c:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002d2e:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002d30:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <HAL_UART_Receive_DMA+0x8c>)
 8002d32:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002d34:	460a      	mov	r2, r1
 8002d36:	1d31      	adds	r1, r6, #4
 8002d38:	f7fe fcb0 	bl	800169c <HAL_DMA_Start_IT>
    return HAL_OK;
 8002d3c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002d3e:	682b      	ldr	r3, [r5, #0]
 8002d40:	9401      	str	r4, [sp, #4]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	9201      	str	r2, [sp, #4]
 8002d46:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8002d48:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002d4c:	9201      	str	r2, [sp, #4]
 8002d4e:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d56:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d58:	695a      	ldr	r2, [r3, #20]
 8002d5a:	f042 0201 	orr.w	r2, r2, #1
 8002d5e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d60:	695a      	ldr	r2, [r3, #20]
 8002d62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d66:	615a      	str	r2, [r3, #20]
}
 8002d68:	b002      	add	sp, #8
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	e7fb      	b.n	8002d68 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8002d70:	2002      	movs	r0, #2
 8002d72:	e7f9      	b.n	8002d68 <HAL_UART_Receive_DMA+0x78>
 8002d74:	08002dbb 	.word	0x08002dbb
 8002d78:	08002e71 	.word	0x08002e71
 8002d7c:	08002e7d 	.word	0x08002e7d

08002d80 <HAL_UART_TxCpltCallback>:
 8002d80:	4770      	bx	lr

08002d82 <UART_DMATransmitCplt>:
{
 8002d82:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d84:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d86:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f013 0320 	ands.w	r3, r3, #32
 8002d8e:	d10a      	bne.n	8002da6 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8002d90:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002d92:	6813      	ldr	r3, [r2, #0]
 8002d94:	695a      	ldr	r2, [r3, #20]
 8002d96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d9a:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002da2:	60da      	str	r2, [r3, #12]
 8002da4:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002da6:	4610      	mov	r0, r2
 8002da8:	f7ff ffea 	bl	8002d80 <HAL_UART_TxCpltCallback>
 8002dac:	bd08      	pop	{r3, pc}

08002dae <HAL_UART_TxHalfCpltCallback>:
 8002dae:	4770      	bx	lr

08002db0 <UART_DMATxHalfCplt>:
{
 8002db0:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8002db2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002db4:	f7ff fffb 	bl	8002dae <HAL_UART_TxHalfCpltCallback>
 8002db8:	bd08      	pop	{r3, pc}

08002dba <UART_DMAReceiveCplt>:
{
 8002dba:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dbc:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dbe:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f013 0320 	ands.w	r3, r3, #32
 8002dc6:	d110      	bne.n	8002dea <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8002dc8:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002dca:	6813      	ldr	r3, [r2, #0]
 8002dcc:	68d9      	ldr	r1, [r3, #12]
 8002dce:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002dd2:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dd4:	6959      	ldr	r1, [r3, #20]
 8002dd6:	f021 0101 	bic.w	r1, r1, #1
 8002dda:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ddc:	6959      	ldr	r1, [r3, #20]
 8002dde:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002de2:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8002de4:	2320      	movs	r3, #32
 8002de6:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8002dea:	4610      	mov	r0, r2
 8002dec:	f000 ffe8 	bl	8003dc0 <HAL_UART_RxCpltCallback>
 8002df0:	bd08      	pop	{r3, pc}

08002df2 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002df2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002df6:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002df8:	2b22      	cmp	r3, #34	; 0x22
 8002dfa:	d136      	bne.n	8002e6a <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dfc:	6883      	ldr	r3, [r0, #8]
 8002dfe:	6901      	ldr	r1, [r0, #16]
 8002e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e04:	6802      	ldr	r2, [r0, #0]
 8002e06:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002e08:	d123      	bne.n	8002e52 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e0a:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002e0c:	b9e9      	cbnz	r1, 8002e4a <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e12:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002e16:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002e18:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002e1a:	3c01      	subs	r4, #1
 8002e1c:	b2a4      	uxth	r4, r4
 8002e1e:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002e20:	b98c      	cbnz	r4, 8002e46 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e22:	6803      	ldr	r3, [r0, #0]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	f022 0220 	bic.w	r2, r2, #32
 8002e2a:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e32:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e34:	695a      	ldr	r2, [r3, #20]
 8002e36:	f022 0201 	bic.w	r2, r2, #1
 8002e3a:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002e42:	f000 ffbd 	bl	8003dc0 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002e46:	2000      	movs	r0, #0
}
 8002e48:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e4a:	b2d2      	uxtb	r2, r2
 8002e4c:	f823 2b01 	strh.w	r2, [r3], #1
 8002e50:	e7e1      	b.n	8002e16 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002e52:	b921      	cbnz	r1, 8002e5e <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e54:	1c59      	adds	r1, r3, #1
 8002e56:	6852      	ldr	r2, [r2, #4]
 8002e58:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e5a:	701a      	strb	r2, [r3, #0]
 8002e5c:	e7dc      	b.n	8002e18 <UART_Receive_IT+0x26>
 8002e5e:	6852      	ldr	r2, [r2, #4]
 8002e60:	1c59      	adds	r1, r3, #1
 8002e62:	6281      	str	r1, [r0, #40]	; 0x28
 8002e64:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e68:	e7f7      	b.n	8002e5a <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002e6a:	2002      	movs	r0, #2
 8002e6c:	bd10      	pop	{r4, pc}

08002e6e <HAL_UART_RxHalfCpltCallback>:
 8002e6e:	4770      	bx	lr

08002e70 <UART_DMARxHalfCplt>:
{
 8002e70:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8002e72:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002e74:	f7ff fffb 	bl	8002e6e <HAL_UART_RxHalfCpltCallback>
 8002e78:	bd08      	pop	{r3, pc}

08002e7a <HAL_UART_ErrorCallback>:
 8002e7a:	4770      	bx	lr

08002e7c <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e7c:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8002e7e:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002e80:	680b      	ldr	r3, [r1, #0]
 8002e82:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002e84:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8002e88:	2821      	cmp	r0, #33	; 0x21
 8002e8a:	d10a      	bne.n	8002ea2 <UART_DMAError+0x26>
 8002e8c:	0612      	lsls	r2, r2, #24
 8002e8e:	d508      	bpl.n	8002ea2 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8002e90:	2200      	movs	r2, #0
 8002e92:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002e9a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8002ea2:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002ea4:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8002ea8:	2a22      	cmp	r2, #34	; 0x22
 8002eaa:	d106      	bne.n	8002eba <UART_DMAError+0x3e>
 8002eac:	065b      	lsls	r3, r3, #25
 8002eae:	d504      	bpl.n	8002eba <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8002eb0:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8002eb2:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8002eb4:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002eb6:	f7ff fd83 	bl	80029c0 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002eba:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002ebc:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002ebe:	f043 0310 	orr.w	r3, r3, #16
 8002ec2:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002ec4:	f7ff ffd9 	bl	8002e7a <HAL_UART_ErrorCallback>
 8002ec8:	bd08      	pop	{r3, pc}
	...

08002ecc <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ecc:	6803      	ldr	r3, [r0, #0]
{
 8002ece:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ed0:	681a      	ldr	r2, [r3, #0]
{
 8002ed2:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002ed4:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ed6:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ed8:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002eda:	d107      	bne.n	8002eec <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002edc:	0696      	lsls	r6, r2, #26
 8002ede:	d55a      	bpl.n	8002f96 <HAL_UART_IRQHandler+0xca>
 8002ee0:	068d      	lsls	r5, r1, #26
 8002ee2:	d558      	bpl.n	8002f96 <HAL_UART_IRQHandler+0xca>
}
 8002ee4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002ee8:	f7ff bf83 	b.w	8002df2 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002eec:	f015 0501 	ands.w	r5, r5, #1
 8002ef0:	d102      	bne.n	8002ef8 <HAL_UART_IRQHandler+0x2c>
 8002ef2:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002ef6:	d04e      	beq.n	8002f96 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ef8:	07d3      	lsls	r3, r2, #31
 8002efa:	d505      	bpl.n	8002f08 <HAL_UART_IRQHandler+0x3c>
 8002efc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002efe:	bf42      	ittt	mi
 8002f00:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002f02:	f043 0301 	orrmi.w	r3, r3, #1
 8002f06:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f08:	0750      	lsls	r0, r2, #29
 8002f0a:	d504      	bpl.n	8002f16 <HAL_UART_IRQHandler+0x4a>
 8002f0c:	b11d      	cbz	r5, 8002f16 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f10:	f043 0302 	orr.w	r3, r3, #2
 8002f14:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f16:	0793      	lsls	r3, r2, #30
 8002f18:	d504      	bpl.n	8002f24 <HAL_UART_IRQHandler+0x58>
 8002f1a:	b11d      	cbz	r5, 8002f24 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f1e:	f043 0304 	orr.w	r3, r3, #4
 8002f22:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f24:	0716      	lsls	r6, r2, #28
 8002f26:	d504      	bpl.n	8002f32 <HAL_UART_IRQHandler+0x66>
 8002f28:	b11d      	cbz	r5, 8002f32 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f2c:	f043 0308 	orr.w	r3, r3, #8
 8002f30:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d066      	beq.n	8003006 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f38:	0695      	lsls	r5, r2, #26
 8002f3a:	d504      	bpl.n	8002f46 <HAL_UART_IRQHandler+0x7a>
 8002f3c:	0688      	lsls	r0, r1, #26
 8002f3e:	d502      	bpl.n	8002f46 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002f40:	4620      	mov	r0, r4
 8002f42:	f7ff ff56 	bl	8002df2 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f46:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002f48:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f4a:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f4c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002f4e:	0711      	lsls	r1, r2, #28
 8002f50:	d402      	bmi.n	8002f58 <HAL_UART_IRQHandler+0x8c>
 8002f52:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002f56:	d01a      	beq.n	8002f8e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002f58:	f7ff fd32 	bl	80029c0 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f5c:	6823      	ldr	r3, [r4, #0]
 8002f5e:	695a      	ldr	r2, [r3, #20]
 8002f60:	0652      	lsls	r2, r2, #25
 8002f62:	d510      	bpl.n	8002f86 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f64:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002f66:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f6c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002f6e:	b150      	cbz	r0, 8002f86 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f70:	4b25      	ldr	r3, [pc, #148]	; (8003008 <HAL_UART_IRQHandler+0x13c>)
 8002f72:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f74:	f7fe fbd0 	bl	8001718 <HAL_DMA_Abort_IT>
 8002f78:	2800      	cmp	r0, #0
 8002f7a:	d044      	beq.n	8003006 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f7c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002f7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f82:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002f84:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002f86:	4620      	mov	r0, r4
 8002f88:	f7ff ff77 	bl	8002e7a <HAL_UART_ErrorCallback>
 8002f8c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002f8e:	f7ff ff74 	bl	8002e7a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f92:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002f94:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f96:	0616      	lsls	r6, r2, #24
 8002f98:	d527      	bpl.n	8002fea <HAL_UART_IRQHandler+0x11e>
 8002f9a:	060d      	lsls	r5, r1, #24
 8002f9c:	d525      	bpl.n	8002fea <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f9e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002fa2:	2a21      	cmp	r2, #33	; 0x21
 8002fa4:	d12f      	bne.n	8003006 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002fa6:	68a2      	ldr	r2, [r4, #8]
 8002fa8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002fac:	6a22      	ldr	r2, [r4, #32]
 8002fae:	d117      	bne.n	8002fe0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fb0:	8811      	ldrh	r1, [r2, #0]
 8002fb2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002fb6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002fb8:	6921      	ldr	r1, [r4, #16]
 8002fba:	b979      	cbnz	r1, 8002fdc <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002fbc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002fbe:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002fc0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002fc2:	3a01      	subs	r2, #1
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002fc8:	b9ea      	cbnz	r2, 8003006 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fd0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fd2:	68da      	ldr	r2, [r3, #12]
 8002fd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fd8:	60da      	str	r2, [r3, #12]
 8002fda:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002fdc:	3201      	adds	r2, #1
 8002fde:	e7ee      	b.n	8002fbe <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002fe0:	1c51      	adds	r1, r2, #1
 8002fe2:	6221      	str	r1, [r4, #32]
 8002fe4:	7812      	ldrb	r2, [r2, #0]
 8002fe6:	605a      	str	r2, [r3, #4]
 8002fe8:	e7ea      	b.n	8002fc0 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002fea:	0650      	lsls	r0, r2, #25
 8002fec:	d50b      	bpl.n	8003006 <HAL_UART_IRQHandler+0x13a>
 8002fee:	064a      	lsls	r2, r1, #25
 8002ff0:	d509      	bpl.n	8003006 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ff2:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002ff4:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ffa:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002ffc:	2320      	movs	r3, #32
 8002ffe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003002:	f7ff febd 	bl	8002d80 <HAL_UART_TxCpltCallback>
 8003006:	bd70      	pop	{r4, r5, r6, pc}
 8003008:	0800300d 	.word	0x0800300d

0800300c <UART_DMAAbortOnError>:
{
 800300c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800300e:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003010:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003012:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003014:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003016:	f7ff ff30 	bl	8002e7a <HAL_UART_ErrorCallback>
 800301a:	bd08      	pop	{r3, pc}

0800301c <initOT>:
		ot.readingResponse = false;

	}
}
void initOT(void) {
	ot.busy = false;
 800301c:	2300      	movs	r3, #0
 800301e:	4a07      	ldr	r2, [pc, #28]	; (800303c <initOT+0x20>)
 8003020:	f882 3069 	strb.w	r3, [r2, #105]	; 0x69
	ot.complete = false;
 8003024:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
	ot.frameSendedAndStartWaitingACK = false;
 8003028:	f882 306b 	strb.w	r3, [r2, #107]	; 0x6b
	ot.readingResponse = false;
 800302c:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c
	OTCommon.index = 0;
 8003030:	4a03      	ldr	r2, [pc, #12]	; (8003040 <initOT+0x24>)
 8003032:	6053      	str	r3, [r2, #4]
	OTCommon.busy = false;
 8003034:	7213      	strb	r3, [r2, #8]
	OTCommon.targetTemp = 25;
 8003036:	2319      	movs	r3, #25
 8003038:	8013      	strh	r3, [r2, #0]
 800303a:	4770      	bx	lr
 800303c:	200017ac 	.word	0x200017ac
 8003040:	2000031c 	.word	0x2000031c

08003044 <setIdleState>:
}
void setIdleState(void) {
	HAL_GPIO_WritePin(OT_RXO_GPIO_Port, OT_RXO_Pin, GPIO_PIN_SET);
 8003044:	2201      	movs	r2, #1
 8003046:	f44f 7180 	mov.w	r1, #256	; 0x100
 800304a:	4801      	ldr	r0, [pc, #4]	; (8003050 <setIdleState+0xc>)
 800304c:	f7fe bd20 	b.w	8001a90 <HAL_GPIO_WritePin>
 8003050:	40010800 	.word	0x40010800

08003054 <setActiveState>:
}
void setActiveState(void) {
	HAL_GPIO_WritePin(OT_RXO_GPIO_Port, OT_RXO_Pin, GPIO_PIN_RESET);
 8003054:	2200      	movs	r2, #0
 8003056:	f44f 7180 	mov.w	r1, #256	; 0x100
 800305a:	4801      	ldr	r0, [pc, #4]	; (8003060 <setActiveState+0xc>)
 800305c:	f7fe bd18 	b.w	8001a90 <HAL_GPIO_WritePin>
 8003060:	40010800 	.word	0x40010800

08003064 <activateBoiler>:
}
void activateBoiler(void) {
 8003064:	b508      	push	{r3, lr}
	setIdleState();
 8003066:	f7ff ffed 	bl	8003044 <setIdleState>
	HAL_Delay(1000);
}
 800306a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(1000);
 800306e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003072:	f7fe b805 	b.w	8001080 <HAL_Delay>
	...

08003078 <startWaiting>:

	return readResponse();
}
volatile bool rised = false;
volatile uint32_t risedCount;
void startWaiting() {
 8003078:	b538      	push	{r3, r4, r5, lr}
	rised = false;
 800307a:	2500      	movs	r5, #0
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <startWaiting+0x38>)
	TIM2->PSC = 64000;
 800307e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	rised = false;
 8003082:	701d      	strb	r5, [r3, #0]
	TIM2->PSC = 64000;
 8003084:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
	TIM2->ARR = 900;
 8003088:	f44f 7361 	mov.w	r3, #900	; 0x384
	htim2.Init.Prescaler = 64000;
 800308c:	4c09      	ldr	r4, [pc, #36]	; (80030b4 <startWaiting+0x3c>)
	TIM2->PSC = 64000;
 800308e:	628a      	str	r2, [r1, #40]	; 0x28
	htim2.Init.Period = 900;
	HAL_TIM_Base_Init(&htim2);
 8003090:	4620      	mov	r0, r4
	TIM2->ARR = 900;
 8003092:	62cb      	str	r3, [r1, #44]	; 0x2c
	htim2.Init.Prescaler = 64000;
 8003094:	6062      	str	r2, [r4, #4]
	htim2.Init.Period = 900;
 8003096:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Init(&htim2);
 8003098:	f7ff fb1a 	bl	80026d0 <HAL_TIM_Base_Init>
	HAL_TIM_IC_Init(&htim2);
 800309c:	4620      	mov	r0, r4
 800309e:	f7ff fb31 	bl	8002704 <HAL_TIM_IC_Init>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80030a2:	4629      	mov	r1, r5
 80030a4:	4620      	mov	r0, r4
}
 80030a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80030aa:	f7ff bc03 	b.w	80028b4 <HAL_TIM_IC_Start_IT>
 80030ae:	bf00      	nop
 80030b0:	20000242 	.word	0x20000242
 80030b4:	2000176c 	.word	0x2000176c

080030b8 <checkACK>:
bool checkACK(void) {
	if (TIM2->CNT >= TIM2->ARR) {
 80030b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
bool checkACK(void) {
 80030c0:	b510      	push	{r4, lr}
	if (TIM2->CNT >= TIM2->ARR) {
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d307      	bcc.n	80030d6 <checkACK+0x1e>
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 80030c6:	2100      	movs	r1, #0
 80030c8:	480e      	ldr	r0, [pc, #56]	; (8003104 <checkACK+0x4c>)
 80030ca:	f7ff fc1f 	bl	800290c <HAL_TIM_IC_Stop_IT>
		ot.timeout = true;
 80030ce:	2201      	movs	r2, #1
 80030d0:	4b0d      	ldr	r3, [pc, #52]	; (8003108 <checkACK+0x50>)
 80030d2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	}
	if (rised) {
 80030d6:	4c0d      	ldr	r4, [pc, #52]	; (800310c <checkACK+0x54>)
 80030d8:	7822      	ldrb	r2, [r4, #0]
 80030da:	b132      	cbz	r2, 80030ea <checkACK+0x32>
		ot.timeout = false;
 80030dc:	2100      	movs	r1, #0
 80030de:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <checkACK+0x50>)
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 80030e0:	4808      	ldr	r0, [pc, #32]	; (8003104 <checkACK+0x4c>)
		ot.timeout = false;
 80030e2:	f883 1068 	strb.w	r1, [r3, #104]	; 0x68
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 80030e6:	f7ff fc11 	bl	800290c <HAL_TIM_IC_Stop_IT>
	}
	return rised || TIM2->CNT >= TIM2->ARR;
 80030ea:	7823      	ldrb	r3, [r4, #0]
 80030ec:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80030f0:	b93b      	cbnz	r3, 8003102 <checkACK+0x4a>
 80030f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030f6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	4298      	cmp	r0, r3
 80030fc:	bf34      	ite	cc
 80030fe:	2000      	movcc	r0, #0
 8003100:	2001      	movcs	r0, #1
}
 8003102:	bd10      	pop	{r4, pc}
 8003104:	2000176c 	.word	0x2000176c
 8003108:	200017ac 	.word	0x200017ac
 800310c:	20000242 	.word	0x20000242

08003110 <startReadResponse>:
volatile uint32_t ttime[64];
volatile bool rf[64];
volatile swIndex = 0;
//uint32_t ddd=0;

void startReadResponse(void) {
 8003110:	b538      	push	{r3, r4, r5, lr}
	ot.rx_ext.raw = 0;
 8003112:	2500      	movs	r5, #0
 8003114:	4b0d      	ldr	r3, [pc, #52]	; (800314c <startReadResponse+0x3c>)
	swIndex = 0;
	TIM2->PSC = 64;
 8003116:	2140      	movs	r1, #64	; 0x40
	ot.rx_ext.raw = 0;
 8003118:	60dd      	str	r5, [r3, #12]
	swIndex = 0;
 800311a:	4b0d      	ldr	r3, [pc, #52]	; (8003150 <startReadResponse+0x40>)
	TIM2->ARR = 40000;
 800311c:	f649 4240 	movw	r2, #40000	; 0x9c40
	swIndex = 0;
 8003120:	601d      	str	r5, [r3, #0]
	TIM2->PSC = 64;
 8003122:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM2->CNT = 0;
	htim2.Init.Prescaler = 64;
 8003126:	4c0b      	ldr	r4, [pc, #44]	; (8003154 <startReadResponse+0x44>)
	TIM2->PSC = 64;
 8003128:	6299      	str	r1, [r3, #40]	; 0x28
	htim2.Init.Period = 40000;
	HAL_TIM_IC_Init(&htim2);
 800312a:	4620      	mov	r0, r4
	TIM2->ARR = 40000;
 800312c:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CNT = 0;
 800312e:	625d      	str	r5, [r3, #36]	; 0x24
	htim2.Init.Prescaler = 64;
 8003130:	6061      	str	r1, [r4, #4]
	htim2.Init.Period = 40000;
 8003132:	60e2      	str	r2, [r4, #12]
	HAL_TIM_IC_Init(&htim2);
 8003134:	f7ff fae6 	bl	8002704 <HAL_TIM_IC_Init>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8003138:	4629      	mov	r1, r5
 800313a:	4620      	mov	r0, r4
 800313c:	f7ff fbba 	bl	80028b4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8003140:	4620      	mov	r0, r4
}
 8003142:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8003146:	2104      	movs	r1, #4
 8003148:	f7ff bbb4 	b.w	80028b4 <HAL_TIM_IC_Start_IT>
 800314c:	200017ac 	.word	0x200017ac
 8003150:	2000024c 	.word	0x2000024c
 8003154:	2000176c 	.word	0x2000176c

08003158 <checkTimerOVF>:
bool checkTimerOVF(void) {
	return TIM2->CNT >= TIM2->ARR;
 8003158:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800315c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800315e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8003160:	4298      	cmp	r0, r3
 8003162:	bf34      	ite	cc
 8003164:	2000      	movcc	r0, #0
 8003166:	2001      	movcs	r0, #1
 8003168:	4770      	bx	lr
	...

0800316c <calculateResponse>:
uint32_t calculateResponse(void) {
 800316c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 800316e:	2100      	movs	r1, #0
 8003170:	4811      	ldr	r0, [pc, #68]	; (80031b8 <calculateResponse+0x4c>)
 8003172:	f7ff fbcb 	bl	800290c <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_2);
 8003176:	2104      	movs	r1, #4
 8003178:	480f      	ldr	r0, [pc, #60]	; (80031b8 <calculateResponse+0x4c>)
 800317a:	f7ff fbc7 	bl	800290c <HAL_TIM_IC_Stop_IT>
	int cnt = 0;
 800317e:	2400      	movs	r4, #0
	uint32_t response = 0;
	if (!rf[0])
		response |= (1 << 0);
	uint32_t oldt = ttime[0];
	for (int i = 1; i < 64; i++) {
 8003180:	2301      	movs	r3, #1
	if (!rf[0])
 8003182:	490e      	ldr	r1, [pc, #56]	; (80031bc <calculateResponse+0x50>)
	uint32_t oldt = ttime[0];
 8003184:	4a0e      	ldr	r2, [pc, #56]	; (80031c0 <calculateResponse+0x54>)
	if (!rf[0])
 8003186:	7808      	ldrb	r0, [r1, #0]
	uint32_t oldt = ttime[0];
 8003188:	6815      	ldr	r5, [r2, #0]
	uint32_t response = 0;
 800318a:	f080 0001 	eor.w	r0, r0, #1
		if (ttime[i] > oldt + 900) {
 800318e:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 8003192:	f505 7661 	add.w	r6, r5, #900	; 0x384
 8003196:	42b7      	cmp	r7, r6
 8003198:	d909      	bls.n	80031ae <calculateResponse+0x42>
			response = response << 1;
			if (!rf[i])
 800319a:	5ccd      	ldrb	r5, [r1, r3]
			response = response << 1;
 800319c:	0040      	lsls	r0, r0, #1
			if (!rf[i])
 800319e:	b90d      	cbnz	r5, 80031a4 <calculateResponse+0x38>
				response |= 1;
 80031a0:	f040 0001 	orr.w	r0, r0, #1
			oldt = ttime[i];
			cnt++;
 80031a4:	3401      	adds	r4, #1
			if (cnt == 31)
 80031a6:	2c1f      	cmp	r4, #31
			oldt = ttime[i];
 80031a8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
			if (cnt == 31)
 80031ac:	d002      	beq.n	80031b4 <calculateResponse+0x48>
	for (int i = 1; i < 64; i++) {
 80031ae:	3301      	adds	r3, #1
 80031b0:	2b40      	cmp	r3, #64	; 0x40
 80031b2:	d1ec      	bne.n	800318e <calculateResponse+0x22>
				break;
		}
	}
	return response;
}
 80031b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031b6:	bf00      	nop
 80031b8:	2000176c 	.word	0x2000176c
 80031bc:	20000261 	.word	0x20000261
 80031c0:	20001610 	.word	0x20001610

080031c4 <delayMicros>:
	 }
	 }*/
	ot.rx.raw = calculateResponse();	  //response;
	return ot.rx.raw;
}
void delayMicros(uint32_t t) {
 80031c4:	b510      	push	{r4, lr}
	TIM4->ARR = t * 2;
 80031c6:	4c07      	ldr	r4, [pc, #28]	; (80031e4 <delayMicros+0x20>)
 80031c8:	0040      	lsls	r0, r0, #1
 80031ca:	62e0      	str	r0, [r4, #44]	; 0x2c
	HAL_TIM_Base_Start(&htim4);
 80031cc:	4806      	ldr	r0, [pc, #24]	; (80031e8 <delayMicros+0x24>)
 80031ce:	f7ff f8a0 	bl	8002312 <HAL_TIM_Base_Start>
	while (TIM4->CNT < TIM4->ARR) {
 80031d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80031d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d3fb      	bcc.n	80031d2 <delayMicros+0xe>

	}
	HAL_TIM_Base_Stop(&htim4);
 80031da:	4803      	ldr	r0, [pc, #12]	; (80031e8 <delayMicros+0x24>)
}
 80031dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop(&htim4);
 80031e0:	f7ff b8a4 	b.w	800232c <HAL_TIM_Base_Stop>
 80031e4:	40000800 	.word	0x40000800
 80031e8:	20000328 	.word	0x20000328

080031ec <sendBit>:
void sendBit(bool high) {
 80031ec:	b510      	push	{r4, lr}
	if (high)
 80031ee:	4604      	mov	r4, r0
 80031f0:	b170      	cbz	r0, 8003210 <sendBit+0x24>
		setActiveState();
 80031f2:	f7ff ff2f 	bl	8003054 <setActiveState>
	delayMicros(500);
 80031f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80031fa:	f7ff ffe3 	bl	80031c4 <delayMicros>
	if (high)
 80031fe:	b154      	cbz	r4, 8003216 <sendBit+0x2a>
		setIdleState();
 8003200:	f7ff ff20 	bl	8003044 <setIdleState>
}
 8003204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delayMicros(500);
 8003208:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800320c:	f7ff bfda 	b.w	80031c4 <delayMicros>
		setIdleState();
 8003210:	f7ff ff18 	bl	8003044 <setIdleState>
 8003214:	e7ef      	b.n	80031f6 <sendBit+0xa>
		setActiveState();
 8003216:	f7ff ff1d 	bl	8003054 <setActiveState>
 800321a:	e7f3      	b.n	8003204 <sendBit+0x18>

0800321c <sendFrame>:
void sendFrame(uint32_t request) {
 800321c:	b538      	push	{r3, r4, r5, lr}
 800321e:	4605      	mov	r5, r0
	sendBit(true); //start bit
 8003220:	2001      	movs	r0, #1
 8003222:	f7ff ffe3 	bl	80031ec <sendBit>
	for (int i = 31; i >= 0; i--) {
 8003226:	241f      	movs	r4, #31
		sendBit((request >> i & 1)); //bitRead(request, i));
 8003228:	fa25 f004 	lsr.w	r0, r5, r4
 800322c:	f000 0001 	and.w	r0, r0, #1
 8003230:	f7ff ffdc 	bl	80031ec <sendBit>
	for (int i = 31; i >= 0; i--) {
 8003234:	f114 34ff 	adds.w	r4, r4, #4294967295
 8003238:	d2f6      	bcs.n	8003228 <sendFrame+0xc>
	sendBit(true); //stop bit
 800323a:	2001      	movs	r0, #1
 800323c:	f7ff ffd6 	bl	80031ec <sendBit>
}
 8003240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	setIdleState();
 8003244:	f7ff befe 	b.w	8003044 <setIdleState>

08003248 <checkParity>:

uint32_t checkParity(uint32_t val) {
	val = val & 0x7FFFFFFF;
 8003248:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
	val ^= val >> 16;
 800324c:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
	val ^= val >> 8;
 8003250:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
	val ^= val >> 4;
 8003254:	ea80 1010 	eor.w	r0, r0, r0, lsr #4
	val ^= val >> 2;
 8003258:	ea80 0090 	eor.w	r0, r0, r0, lsr #2
	val ^= val >> 1;
 800325c:	ea80 0050 	eor.w	r0, r0, r0, lsr #1
	return (val) & 1;
}
 8003260:	f000 0001 	and.w	r0, r0, #1
 8003264:	4770      	bx	lr
	...

08003268 <OTRoute>:
void OTRoute(void) {
 8003268:	b538      	push	{r3, r4, r5, lr}
	if (!ot.busy) {
 800326a:	4c3d      	ldr	r4, [pc, #244]	; (8003360 <OTRoute+0xf8>)
 800326c:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8003270:	b9c3      	cbnz	r3, 80032a4 <OTRoute+0x3c>
		ot.busy = true;
 8003272:	2301      	movs	r3, #1
 8003274:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
		if(OTCommon.index==2)
 8003278:	4b3a      	ldr	r3, [pc, #232]	; (8003364 <OTRoute+0xfc>)
 800327a:	4a3b      	ldr	r2, [pc, #236]	; (8003368 <OTRoute+0x100>)
 800327c:	6859      	ldr	r1, [r3, #4]
 800327e:	2902      	cmp	r1, #2
 8003280:	d106      	bne.n	8003290 <OTRoute+0x28>
			requests[OTCommon.index] = ((0x90000000) | (((long) 1) << 16)) + OTCommon.targetTemp*256;
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	021b      	lsls	r3, r3, #8
 8003286:	f103 4310 	add.w	r3, r3, #2415919104	; 0x90000000
 800328a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800328e:	6093      	str	r3, [r2, #8]
		ot.tx.raw = requests[OTCommon.index];
 8003290:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8003294:	6120      	str	r0, [r4, #16]
		sendFrame(requests[OTCommon.index]);
 8003296:	f7ff ffc1 	bl	800321c <sendFrame>
		startWaiting();
 800329a:	f7ff feed 	bl	8003078 <startWaiting>
		ot.frameSendedAndStartWaitingACK = true;
 800329e:	2301      	movs	r3, #1
 80032a0:	f884 306b 	strb.w	r3, [r4, #107]	; 0x6b
	if (ot.frameSendedAndStartWaitingACK && checkACK()) {
 80032a4:	f894 306b 	ldrb.w	r3, [r4, #107]	; 0x6b
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d03a      	beq.n	8003322 <OTRoute+0xba>
 80032ac:	f7ff ff04 	bl	80030b8 <checkACK>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d036      	beq.n	8003322 <OTRoute+0xba>
		ot.frameSendedAndStartWaitingACK = false;
 80032b4:	2300      	movs	r3, #0
 80032b6:	f884 306b 	strb.w	r3, [r4, #107]	; 0x6b
		if (!ot.timeout) {
 80032ba:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80032be:	bb6b      	cbnz	r3, 800331c <OTRoute+0xb4>
			delayMicros(1000 * 1.25);
 80032c0:	f240 40e2 	movw	r0, #1250	; 0x4e2
 80032c4:	f7ff ff7e 	bl	80031c4 <delayMicros>
			startReadResponse();
 80032c8:	f7ff ff22 	bl	8003110 <startReadResponse>
			ot.readingResponse = true;
 80032cc:	2301      	movs	r3, #1
 80032ce:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
			while (!checkTimerOVF()) {
 80032d2:	f7ff ff41 	bl	8003158 <checkTimerOVF>
 80032d6:	2800      	cmp	r0, #0
 80032d8:	d0fb      	beq.n	80032d2 <OTRoute+0x6a>
			ot.rx.raw = calculateResponse();
 80032da:	f7ff ff47 	bl	800316c <calculateResponse>
			ot.dataRegisters[ot.rx.frame.DATA_ID] = ot.rx.raw;
 80032de:	f3c0 4207 	ubfx	r2, r0, #16, #8
 80032e2:	f102 051c 	add.w	r5, r2, #28
			ot.rx.raw = calculateResponse();
 80032e6:	0e03      	lsrs	r3, r0, #24
 80032e8:	60a0      	str	r0, [r4, #8]
			ot.dataRegisters[ot.rx.frame.DATA_ID] = ot.rx.raw;
 80032ea:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
			if (checkParity(ot.rx.raw) == ot.rx.frame.PARITY
 80032ee:	f7ff ffab 	bl	8003248 <checkParity>
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	ebb0 1fd3 	cmp.w	r0, r3, lsr #7
 80032f8:	d109      	bne.n	800330e <OTRoute+0xa6>
					&& (ot.rx.frame.MSG_TYPE == OT_MSG_TYPE_S_READ_ACK
 80032fa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80032fe:	2b40      	cmp	r3, #64	; 0x40
 8003300:	d105      	bne.n	800330e <OTRoute+0xa6>
				dv.raw = ot.rx.frame.DATA_VALUE;
 8003302:	8923      	ldrh	r3, [r4, #8]
 8003304:	4919      	ldr	r1, [pc, #100]	; (800336c <OTRoute+0x104>)
 8003306:	800b      	strh	r3, [r1, #0]
				if (ot.rx.frame.DATA_ID == 0) {
 8003308:	b9aa      	cbnz	r2, 8003336 <OTRoute+0xce>
					OTDR.ID0 = dv.ID0;
 800330a:	4a19      	ldr	r2, [pc, #100]	; (8003370 <OTRoute+0x108>)
 800330c:	8013      	strh	r3, [r2, #0]
			OTCommon.index++;
 800330e:	4a15      	ldr	r2, [pc, #84]	; (8003364 <OTRoute+0xfc>)
 8003310:	6853      	ldr	r3, [r2, #4]
 8003312:	3301      	adds	r3, #1
			if (OTCommon.index >= OT_QUEUE_LENGTH)
 8003314:	2b11      	cmp	r3, #17
				OTCommon.index = 0;
 8003316:	bfc8      	it	gt
 8003318:	2300      	movgt	r3, #0
 800331a:	6053      	str	r3, [r2, #4]
		ot.complete = true;
 800331c:	2301      	movs	r3, #1
 800331e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
	if (ot.readingResponse && checkTimerOVF()) {
 8003322:	f894 306c 	ldrb.w	r3, [r4, #108]	; 0x6c
 8003326:	b12b      	cbz	r3, 8003334 <OTRoute+0xcc>
 8003328:	f7ff ff16 	bl	8003158 <checkTimerOVF>
 800332c:	b110      	cbz	r0, 8003334 <OTRoute+0xcc>
		ot.readingResponse = false;
 800332e:	2300      	movs	r3, #0
 8003330:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
 8003334:	bd38      	pop	{r3, r4, r5, pc}
				if (ot.rx.frame.DATA_ID == 3) {
 8003336:	2a03      	cmp	r2, #3
 8003338:	d102      	bne.n	8003340 <OTRoute+0xd8>
					OTDR.ID3 = dv.ID3;
 800333a:	4a0d      	ldr	r2, [pc, #52]	; (8003370 <OTRoute+0x108>)
 800333c:	8093      	strh	r3, [r2, #4]
 800333e:	e7e6      	b.n	800330e <OTRoute+0xa6>
				if (ot.rx.frame.DATA_ID == 5) {
 8003340:	2a05      	cmp	r2, #5
 8003342:	d102      	bne.n	800334a <OTRoute+0xe2>
					OTDR.ID5 = dv.ID5;
 8003344:	4a0a      	ldr	r2, [pc, #40]	; (8003370 <OTRoute+0x108>)
 8003346:	80d3      	strh	r3, [r2, #6]
 8003348:	e7e1      	b.n	800330e <OTRoute+0xa6>
				if (ot.rx.frame.DATA_ID == 125)
 800334a:	2a7d      	cmp	r2, #125	; 0x7d
 800334c:	d102      	bne.n	8003354 <OTRoute+0xec>
					OTDR.ID125 = dv.ID125;
 800334e:	4a08      	ldr	r2, [pc, #32]	; (8003370 <OTRoute+0x108>)
 8003350:	8193      	strh	r3, [r2, #12]
 8003352:	e7dc      	b.n	800330e <OTRoute+0xa6>
				if (ot.rx.frame.DATA_ID == 127)
 8003354:	2a7f      	cmp	r2, #127	; 0x7f
					OTDR.ID127 = dv.ID127;
 8003356:	bf04      	itt	eq
 8003358:	4a05      	ldreq	r2, [pc, #20]	; (8003370 <OTRoute+0x108>)
 800335a:	8213      	strheq	r3, [r2, #16]
 800335c:	e7d7      	b.n	800330e <OTRoute+0xa6>
 800335e:	bf00      	nop
 8003360:	200017ac 	.word	0x200017ac
 8003364:	2000031c 	.word	0x2000031c
 8003368:	20000008 	.word	0x20000008
 800336c:	20000240 	.word	0x20000240
 8003370:	20001a68 	.word	0x20001a68

08003374 <OWInit>:
void OWTransmit(void);
void OWReceive(void);

//1 wire
void OWInit(void) {
	temp.TransmitReceive = false;
 8003374:	2200      	movs	r2, #0
	temp.busy = true;
 8003376:	2101      	movs	r1, #1
	temp.TransmitReceive = false;
 8003378:	4b02      	ldr	r3, [pc, #8]	; (8003384 <OWInit+0x10>)
 800337a:	721a      	strb	r2, [r3, #8]
	temp.busy = true;
 800337c:	7259      	strb	r1, [r3, #9]
	temp.transmitInProgress = false;
 800337e:	729a      	strb	r2, [r3, #10]
	temp.receiveInProgress = false;
 8003380:	72da      	strb	r2, [r3, #11]
 8003382:	4770      	bx	lr
 8003384:	20000590 	.word	0x20000590

08003388 <OWTick>:
//temp.TransmitReceive = false;
//HAL_Delay(200);
//OWReceive();
}
void OWTick(void) {
	if (!temp.transmitInProgress && !temp.receiveInProgress) {
 8003388:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <OWTick+0x18>)
 800338a:	7a9a      	ldrb	r2, [r3, #10]
 800338c:	b932      	cbnz	r2, 800339c <OWTick+0x14>
 800338e:	7ad9      	ldrb	r1, [r3, #11]
 8003390:	b921      	cbnz	r1, 800339c <OWTick+0x14>
		temp.TransmitReceive = !temp.TransmitReceive;
 8003392:	7a1a      	ldrb	r2, [r3, #8]
		temp.busy = false;
 8003394:	7259      	strb	r1, [r3, #9]
		temp.TransmitReceive = !temp.TransmitReceive;
 8003396:	f082 0201 	eor.w	r2, r2, #1
 800339a:	721a      	strb	r2, [r3, #8]
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	20000590 	.word	0x20000590

080033a4 <OWReset>:
bool OWReset(void) {
	uint8_t tx = 0xf0;
	uint8_t rx = 0;

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 9600;
 80033a4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
bool OWReset(void) {
 80033a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	huart2.Instance = USART2;
 80033ac:	4c19      	ldr	r4, [pc, #100]	; (8003414 <OWReset+0x70>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 80033ae:	270c      	movs	r7, #12
	huart2.Init.BaudRate = 9600;
 80033b0:	6063      	str	r3, [r4, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033b2:	2300      	movs	r3, #0
	huart2.Instance = USART2;
 80033b4:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8003418 <OWReset+0x74>
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80033b8:	4620      	mov	r0, r4
	huart2.Instance = USART2;
 80033ba:	f8c4 8000 	str.w	r8, [r4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033be:	60a3      	str	r3, [r4, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80033c0:	60e3      	str	r3, [r4, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80033c2:	6123      	str	r3, [r4, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80033c4:	6167      	str	r7, [r4, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033c6:	61a3      	str	r3, [r4, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033c8:	61e3      	str	r3, [r4, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80033ca:	f7ff fbcd 	bl	8002b68 <HAL_UART_Init>
 80033ce:	4605      	mov	r5, r0
 80033d0:	b100      	cbz	r0, 80033d4 <OWReset+0x30>
 80033d2:	e7fe      	b.n	80033d2 <OWReset+0x2e>
		_Error_Handler(__FILE__, __LINE__);
	}

	huart2.Instance->DR = tx;
 80033d4:	22f0      	movs	r2, #240	; 0xf0
 80033d6:	6823      	ldr	r3, [r4, #0]
	HAL_Delay(10);
 80033d8:	200a      	movs	r0, #10
	huart2.Instance->DR = tx;
 80033da:	605a      	str	r2, [r3, #4]
	HAL_Delay(10);
 80033dc:	f7fd fe50 	bl	8001080 <HAL_Delay>
	rx = huart2.Instance->DR;
 80033e0:	6823      	ldr	r3, [r4, #0]
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80033e2:	4620      	mov	r0, r4
	rx = huart2.Instance->DR;
 80033e4:	685e      	ldr	r6, [r3, #4]
	huart2.Init.BaudRate = 115200;
 80033e6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	rx = huart2.Instance->DR;
 80033ea:	b2f6      	uxtb	r6, r6
	huart2.Instance = USART2;
 80033ec:	f8c4 8000 	str.w	r8, [r4]
	huart2.Init.BaudRate = 115200;
 80033f0:	6063      	str	r3, [r4, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033f2:	60a5      	str	r5, [r4, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80033f4:	60e5      	str	r5, [r4, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80033f6:	6125      	str	r5, [r4, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80033f8:	6167      	str	r7, [r4, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033fa:	61a5      	str	r5, [r4, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033fc:	61e5      	str	r5, [r4, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80033fe:	f7ff fbb3 	bl	8002b68 <HAL_UART_Init>
 8003402:	b100      	cbz	r0, 8003406 <OWReset+0x62>
 8003404:	e7fe      	b.n	8003404 <OWReset+0x60>
	}
	if (rx == 0xf0)
		return false;

	return true;
}
 8003406:	f1b6 00f0 	subs.w	r0, r6, #240	; 0xf0
 800340a:	bf18      	it	ne
 800340c:	2001      	movne	r0, #1
 800340e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003412:	bf00      	nop
 8003414:	20001a1c 	.word	0x20001a1c
 8003418:	40004400 	.word	0x40004400

0800341c <OWTransmit>:

void OWTransmit(void) {
	temp.transmitInProgress = true;
 800341c:	2301      	movs	r3, #1
void OWTransmit(void) {
 800341e:	b510      	push	{r4, lr}
	temp.transmitInProgress = true;
 8003420:	4c07      	ldr	r4, [pc, #28]	; (8003440 <OWTransmit+0x24>)
 8003422:	72a3      	strb	r3, [r4, #10]
	//temp.busy = true;
	temp.reset = OWReset();
 8003424:	f7ff ffbe 	bl	80033a4 <OWReset>
 8003428:	70a0      	strb	r0, [r4, #2]
	if (temp.reset)
 800342a:	b130      	cbz	r0, 800343a <OWTransmit+0x1e>
		HAL_UART_Transmit(&huart2, &convert_T, 16, 5000);
 800342c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003430:	2210      	movs	r2, #16
 8003432:	4904      	ldr	r1, [pc, #16]	; (8003444 <OWTransmit+0x28>)
 8003434:	4804      	ldr	r0, [pc, #16]	; (8003448 <OWTransmit+0x2c>)
 8003436:	f7ff fbc5 	bl	8002bc4 <HAL_UART_Transmit>
	//temp.TransmitReceive = false;
	temp.transmitInProgress = false;
 800343a:	2300      	movs	r3, #0
 800343c:	72a3      	strb	r3, [r4, #10]
 800343e:	bd10      	pop	{r4, pc}
 8003440:	20000590 	.word	0x20000590
 8003444:	08006913 	.word	0x08006913
 8003448:	20001a1c 	.word	0x20001a1c

0800344c <OWReceive>:
}
void OWReceive(void) {
	temp.receiveInProgress = true;
 800344c:	2301      	movs	r3, #1
void OWReceive(void) {
 800344e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	temp.receiveInProgress = true;
 8003452:	4c1d      	ldr	r4, [pc, #116]	; (80034c8 <OWReceive+0x7c>)
 8003454:	72e3      	strb	r3, [r4, #11]
	//temp.busy = true;
	uint8_t rx = 0;
	uint8_t i = 0;

	temp.reset = OWReset();
 8003456:	f7ff ffa5 	bl	80033a4 <OWReset>
 800345a:	70a0      	strb	r0, [r4, #2]
	if (temp.reset) {
 800345c:	b378      	cbz	r0, 80034be <OWReceive+0x72>
		temp.raw = 0;
 800345e:	2300      	movs	r3, #0
		HAL_UART_Transmit(&huart2, &read_scratch, 16, 5000);
 8003460:	2210      	movs	r2, #16
		temp.raw = 0;
 8003462:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, &read_scratch, 16, 5000);
 8003464:	4919      	ldr	r1, [pc, #100]	; (80034cc <OWReceive+0x80>)
 8003466:	f241 3388 	movw	r3, #5000	; 0x1388
 800346a:	4819      	ldr	r0, [pc, #100]	; (80034d0 <OWReceive+0x84>)
 800346c:	f7ff fbaa 	bl	8002bc4 <HAL_UART_Transmit>
 8003470:	2510      	movs	r5, #16

		for (i = 0; i < 16; i++) {
			huart2.Instance->DR = 0xff;
 8003472:	27ff      	movs	r7, #255	; 0xff
 8003474:	4e16      	ldr	r6, [pc, #88]	; (80034d0 <OWReceive+0x84>)
			HAL_Delay(10);
			rx = huart2.Instance->DR;

			if (rx == 0xff) {
				temp.raw = (temp.raw >> 1) | 0x8000;
 8003476:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80034d4 <OWReceive+0x88>
			huart2.Instance->DR = 0xff;
 800347a:	6833      	ldr	r3, [r6, #0]
			HAL_Delay(10);
 800347c:	200a      	movs	r0, #10
			huart2.Instance->DR = 0xff;
 800347e:	605f      	str	r7, [r3, #4]
			HAL_Delay(10);
 8003480:	f7fd fdfe 	bl	8001080 <HAL_Delay>
			rx = huart2.Instance->DR;
 8003484:	6833      	ldr	r3, [r6, #0]
 8003486:	3d01      	subs	r5, #1
 8003488:	685b      	ldr	r3, [r3, #4]
			if (rx == 0xff) {
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2bff      	cmp	r3, #255	; 0xff
				temp.raw = (temp.raw >> 1) | 0x8000;
 800348e:	8823      	ldrh	r3, [r4, #0]
 8003490:	bf0c      	ite	eq
 8003492:	ea48 0353 	orreq.w	r3, r8, r3, lsr #1
			} else {
				temp.raw = temp.raw >> 1;
 8003496:	085b      	lsrne	r3, r3, #1
		for (i = 0; i < 16; i++) {
 8003498:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
				temp.raw = temp.raw >> 1;
 800349c:	8023      	strh	r3, [r4, #0]
		for (i = 0; i < 16; i++) {
 800349e:	d1ec      	bne.n	800347a <OWReceive+0x2e>
			}
		}
		//HAL_UART_Receive(&huart2,&scratch,16,2000);
		//HAL_UART_*/
		HAL_Delay(1);
 80034a0:	2001      	movs	r0, #1
 80034a2:	f7fd fded 	bl	8001080 <HAL_Delay>
		temp.out = (temp.out + (int) (temp.raw >> 4)) / 2;
 80034a6:	8820      	ldrh	r0, [r4, #0]
 80034a8:	0900      	lsrs	r0, r0, #4
 80034aa:	f7fd fbfd 	bl	8000ca8 <__aeabi_i2f>
 80034ae:	6861      	ldr	r1, [r4, #4]
 80034b0:	f7fd fb46 	bl	8000b40 <__addsf3>
 80034b4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80034b8:	f7fd fc4a 	bl	8000d50 <__aeabi_fmul>
 80034bc:	6060      	str	r0, [r4, #4]
	}
	//temp.TransmitReceive = true;
	temp.receiveInProgress = false;
 80034be:	2300      	movs	r3, #0
 80034c0:	72e3      	strb	r3, [r4, #11]
 80034c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034c6:	bf00      	nop
 80034c8:	20000590 	.word	0x20000590
 80034cc:	080069a4 	.word	0x080069a4
 80034d0:	20001a1c 	.word	0x20001a1c
 80034d4:	ffff8000 	.word	0xffff8000

080034d8 <OWRoute>:
	if (!temp.busy) {
 80034d8:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <OWRoute+0x18>)
 80034da:	7a5a      	ldrb	r2, [r3, #9]
 80034dc:	b93a      	cbnz	r2, 80034ee <OWRoute+0x16>
		temp.busy = true;
 80034de:	2201      	movs	r2, #1
 80034e0:	725a      	strb	r2, [r3, #9]
		if (temp.TransmitReceive)
 80034e2:	7a1b      	ldrb	r3, [r3, #8]
 80034e4:	b10b      	cbz	r3, 80034ea <OWRoute+0x12>
			OWTransmit();
 80034e6:	f7ff bf99 	b.w	800341c <OWTransmit>
			OWReceive();
 80034ea:	f7ff bfaf 	b.w	800344c <OWReceive>
 80034ee:	4770      	bx	lr
 80034f0:	20000590 	.word	0x20000590

080034f4 <initADC>:
void StartAnalogADC1(uint32_t ch);
int GetAnalogADC1(void);
int ReadAnalogADC1(uint32_t ch);

void initADC(void) {
	adcChannel.Channel = ADC_CHANNEL_0; //B
 80034f4:	2200      	movs	r2, #0
	adcChannel.Rank = 1;
 80034f6:	2101      	movs	r1, #1
	adcChannel.Channel = ADC_CHANNEL_0; //B
 80034f8:	4b03      	ldr	r3, [pc, #12]	; (8003508 <initADC+0x14>)
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;

	//ADC1
	//HAL_ADC_MspInit(&hadc1);
	HAL_ADC_Start(&hadc1);
 80034fa:	4804      	ldr	r0, [pc, #16]	; (800350c <initADC+0x18>)
	adcChannel.Channel = ADC_CHANNEL_0; //B
 80034fc:	601a      	str	r2, [r3, #0]
	adcChannel.Rank = 1;
 80034fe:	6059      	str	r1, [r3, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003500:	609a      	str	r2, [r3, #8]
	HAL_ADC_Start(&hadc1);
 8003502:	f7fd be8f 	b.w	8001224 <HAL_ADC_Start>
 8003506:	bf00      	nop
 8003508:	20001a5c 	.word	0x20001a5c
 800350c:	20000674 	.word	0x20000674

08003510 <ReadAnalogADC1>:
	}
	return HAL_ADC_GetValue(&hadc1);
}
int ReadAnalogADC1(uint32_t ch) {
	adcChannel.Channel = ch;	  //B
	adcChannel.Rank = 1;
 8003510:	2301      	movs	r3, #1
	adcChannel.Channel = ch;	  //B
 8003512:	490b      	ldr	r1, [pc, #44]	; (8003540 <ReadAnalogADC1+0x30>)
int ReadAnalogADC1(uint32_t ch) {
 8003514:	b510      	push	{r4, lr}
	adcChannel.Rank = 1;
 8003516:	604b      	str	r3, [r1, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003518:	2300      	movs	r3, #0

	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);	  //A4 / B
 800351a:	4c0a      	ldr	r4, [pc, #40]	; (8003544 <ReadAnalogADC1+0x34>)
	adcChannel.Channel = ch;	  //B
 800351c:	6008      	str	r0, [r1, #0]
	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);	  //A4 / B
 800351e:	4620      	mov	r0, r4
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003520:	608b      	str	r3, [r1, #8]
	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);	  //A4 / B
 8003522:	f7fd fdc3 	bl	80010ac <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 8003526:	4620      	mov	r0, r4
 8003528:	f7fd fe7c 	bl	8001224 <HAL_ADC_Start>
	while ( __HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOC) == 0) {
 800352c:	6822      	ldr	r2, [r4, #0]
 800352e:	6813      	ldr	r3, [r2, #0]
 8003530:	079b      	lsls	r3, r3, #30
 8003532:	d5fc      	bpl.n	800352e <ReadAnalogADC1+0x1e>
	}
	return HAL_ADC_GetValue(&hadc1);
 8003534:	4803      	ldr	r0, [pc, #12]	; (8003544 <ReadAnalogADC1+0x34>)
}
 8003536:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return HAL_ADC_GetValue(&hadc1);
 800353a:	f7fd bdb3 	b.w	80010a4 <HAL_ADC_GetValue>
 800353e:	bf00      	nop
 8003540:	20001a5c 	.word	0x20001a5c
 8003544:	20000674 	.word	0x20000674

08003548 <routeADC>:
void routeADC(void) {
 8003548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		adc.v[i] = (adc.v[i] + adc.in[i] * (3.3 / 4095.0) * (3.9 + 2.2) / 3.9)
 800354c:	f20f 0990 	addw	r9, pc, #144	; 0x90
 8003550:	e9d9 8900 	ldrd	r8, r9, [r9]
	adc.in[ V4_SENSE] = ReadAnalogADC1( V4_SENSE);
 8003554:	2004      	movs	r0, #4
 8003556:	f7ff ffdb 	bl	8003510 <ReadAnalogADC1>
 800355a:	4c27      	ldr	r4, [pc, #156]	; (80035f8 <routeADC+0xb0>)
 800355c:	6160      	str	r0, [r4, #20]
	adc.in[ RPI_3V3_SENSE] = ReadAnalogADC1( RPI_3V3_SENSE);
 800355e:	2005      	movs	r0, #5
 8003560:	f7ff ffd6 	bl	8003510 <ReadAnalogADC1>
 8003564:	61a0      	str	r0, [r4, #24]
	adc.in[ USB_5V_SENSE] = ReadAnalogADC1( USB_5V_SENSE);
 8003566:	2006      	movs	r0, #6
 8003568:	f7ff ffd2 	bl	8003510 <ReadAnalogADC1>
 800356c:	61e0      	str	r0, [r4, #28]
	adc.in[ VIN_SENSE] = ReadAnalogADC1( VIN_SENSE);
 800356e:	2007      	movs	r0, #7
 8003570:	f7ff ffce 	bl	8003510 <ReadAnalogADC1>
 8003574:	6220      	str	r0, [r4, #32]
	adc.in[ A14] = ReadAnalogADC1( A14);
 8003576:	200e      	movs	r0, #14
 8003578:	f7ff ffca 	bl	8003510 <ReadAnalogADC1>
 800357c:	63e0      	str	r0, [r4, #60]	; 0x3c
	adc.in[ A15] = ReadAnalogADC1( A15);
 800357e:	200f      	movs	r0, #15
 8003580:	4625      	mov	r5, r4
 8003582:	f7ff ffc5 	bl	8003510 <ReadAnalogADC1>
 8003586:	3480      	adds	r4, #128	; 0x80
 8003588:	f845 0f40 	str.w	r0, [r5, #64]!
		adc.v[i] = (adc.v[i] + adc.in[i] * (3.3 / 4095.0) * (3.9 + 2.2) / 3.9)
 800358c:	f855 0c3c 	ldr.w	r0, [r5, #-60]
 8003590:	f7fc ff38 	bl	8000404 <__aeabi_i2d>
 8003594:	4642      	mov	r2, r8
 8003596:	464b      	mov	r3, r9
 8003598:	f7fc ff9a 	bl	80004d0 <__aeabi_dmul>
 800359c:	a312      	add	r3, pc, #72	; (adr r3, 80035e8 <routeADC+0xa0>)
 800359e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a2:	f7fc ff95 	bl	80004d0 <__aeabi_dmul>
 80035a6:	a312      	add	r3, pc, #72	; (adr r3, 80035f0 <routeADC+0xa8>)
 80035a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ac:	f7fd f8ba 	bl	8000724 <__aeabi_ddiv>
 80035b0:	4606      	mov	r6, r0
 80035b2:	6868      	ldr	r0, [r5, #4]
 80035b4:	460f      	mov	r7, r1
 80035b6:	f7fc ff37 	bl	8000428 <__aeabi_f2d>
 80035ba:	4602      	mov	r2, r0
 80035bc:	460b      	mov	r3, r1
 80035be:	4630      	mov	r0, r6
 80035c0:	4639      	mov	r1, r7
 80035c2:	f7fc fdd3 	bl	800016c <__adddf3>
				/ 2.0;
 80035c6:	2200      	movs	r2, #0
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <routeADC+0xb4>)
 80035ca:	f7fc ff81 	bl	80004d0 <__aeabi_dmul>
 80035ce:	f7fd fa61 	bl	8000a94 <__aeabi_d2f>
 80035d2:	f845 0f04 	str.w	r0, [r5, #4]!
	for (int i = 0; i < 16; i++)
 80035d6:	42ac      	cmp	r4, r5
 80035d8:	d1d8      	bne.n	800358c <routeADC+0x44>
}
 80035da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035de:	bf00      	nop
 80035e0:	e734d9b4 	.word	0xe734d9b4
 80035e4:	3f4a680c 	.word	0x3f4a680c
 80035e8:	66666666 	.word	0x66666666
 80035ec:	40186666 	.word	0x40186666
 80035f0:	33333333 	.word	0x33333333
 80035f4:	400f3333 	.word	0x400f3333
 80035f8:	2000158c 	.word	0x2000158c
 80035fc:	3fe00000 	.word	0x3fe00000

08003600 <initAT>:
int hex_to_int(char c);
int hex_to_ascii(char c, char d);
int strpos(char* hay, char* needle, int offset);
char* atCMGRPrepare(uint8_t smsToRead_);

void initAT() {
 8003600:	b570      	push	{r4, r5, r6, lr}
	gprs.TX = "";
	//gprs.RX ;
	gprs.RXOvf = false;
 8003602:	2500      	movs	r5, #0
	gprs.RXPointer = &gprs.RX;

	gprs.txPosition = -1;
 8003604:	f04f 36ff 	mov.w	r6, #4294967295
	gprs.TX = "";
 8003608:	4c39      	ldr	r4, [pc, #228]	; (80036f0 <initAT+0xf0>)
 800360a:	4b3a      	ldr	r3, [pc, #232]	; (80036f4 <initAT+0xf4>)
	gprs.RXOvf = false;
 800360c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
	gprs.TX = "";
 8003610:	f8c4 3c54 	str.w	r3, [r4, #3156]	; 0xc54
	gprs.RXPointer = &gprs.RX;
 8003614:	f504 6346 	add.w	r3, r4, #3168	; 0xc60
 8003618:	f8c4 3c58 	str.w	r3, [r4, #3160]	; 0xc58
	gprs.txPosition = -1;
 800361c:	63e6      	str	r6, [r4, #60]	; 0x3c
	gprs.okPosition = -1;
 800361e:	6426      	str	r6, [r4, #64]	; 0x40
	gprs.errorPosition = -1;
 8003620:	6466      	str	r6, [r4, #68]	; 0x44
	gprs.response = INIT_STATE;
 8003622:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
	gprs.timeout = HAL_GetTick();
 8003626:	f7fd fd25 	bl	8001074 <HAL_GetTick>

	gprs.index = 0;
	gprs.i = 0;
	//gprs.readIndex = 0;

	gprs.at[AT_AT].request = "AT\r\n";
 800362a:	4a33      	ldr	r2, [pc, #204]	; (80036f8 <initAT+0xf8>)
	gprs.balance = 0;
 800362c:	2300      	movs	r3, #0
	gprs.at[AT_AT].request = "AT\r\n";
 800362e:	6562      	str	r2, [r4, #84]	; 0x54
	gprs.at[AT_AT].response = INIT_STATE;
 8003630:	22ff      	movs	r2, #255	; 0xff
 8003632:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58

	gprs.at[AT_CPIN].request = "AT+CPIN?\r\n"; //..//5s
 8003636:	4a31      	ldr	r2, [pc, #196]	; (80036fc <initAT+0xfc>)
	gprs.balance = 0;
 8003638:	60e3      	str	r3, [r4, #12]
	gprs.at[AT_CPIN].request = "AT+CPIN?\r\n"; //..//5s
 800363a:	f8c4 20c0 	str.w	r2, [r4, #192]	; 0xc0
	gprs.at[AT_CPIN].response = INIT_STATE;

	gprs.at[AT_CSQ].request = "AT+CSQ\r\n"; // 
 800363e:	4a30      	ldr	r2, [pc, #192]	; (8003700 <initAT+0x100>)
	gprs.smsToRead=2;
 8003640:	2302      	movs	r3, #2
	gprs.at[AT_CSQ].request = "AT+CSQ\r\n"; // 
 8003642:	f8c4 2150 	str.w	r2, [r4, #336]	; 0x150
	gprs.at[AT_CSQ].response = INIT_STATE;

	gprs.at[AT_CMGF].request = "AT+CMGF=1\r\n"; //   ( PDU)
 8003646:	4a2f      	ldr	r2, [pc, #188]	; (8003704 <initAT+0x104>)
	gprs.smsToRead=2;
 8003648:	7463      	strb	r3, [r4, #17]
	gprs.at[AT_CMGF].request = "AT+CMGF=1\r\n"; //   ( PDU)
 800364a:	f8c4 215c 	str.w	r2, [r4, #348]	; 0x15c
	gprs.at[AT_CMGF].response = INIT_STATE;

	gprs.at[AT_CBC].request = "AT+CBC\r\n"; // 
 800364e:	4a2e      	ldr	r2, [pc, #184]	; (8003708 <initAT+0x108>)
	gprs.operator = "NO DATA";
 8003650:	4b2e      	ldr	r3, [pc, #184]	; (800370c <initAT+0x10c>)
	gprs.at[AT_CBC].request = "AT+CBC\r\n"; // 
 8003652:	f8c4 2168 	str.w	r2, [r4, #360]	; 0x168
	gprs.at[AT_CBC].response = INIT_STATE;

	gprs.at[AT_CSPN].request = "AT+CSPN?\r\n"; //   
 8003656:	4a2e      	ldr	r2, [pc, #184]	; (8003710 <initAT+0x110>)
	gprs.timeout = HAL_GetTick();
 8003658:	64e0      	str	r0, [r4, #76]	; 0x4c
	gprs.at[AT_CSPN].request = "AT+CSPN?\r\n"; //   
 800365a:	f8c4 20a8 	str.w	r2, [r4, #168]	; 0xa8
	gprs.at[AT_CSPN].response = INIT_STATE;

	gprs.at[AT_RESPONSE_TIMEOUT].response = gprs.timeoutOccured;

	gprs.at[AT_CUSD].request = "AT+CUSD=1,\"#102#\"\r\n"; //, Request //  SIM-
 800365e:	4a2d      	ldr	r2, [pc, #180]	; (8003714 <initAT+0x114>)
	gprs.operator = "NO DATA";
 8003660:	6063      	str	r3, [r4, #4]
	gprs.at[AT_CUSD].request = "AT+CUSD=1,\"#102#\"\r\n"; //, Request //  SIM-
 8003662:	f8c4 20b4 	str.w	r2, [r4, #180]	; 0xb4
	gprs.at[AT_CUSD].response = INIT_STATE;

	gprs.at[AT_CMGR].request = "AT+CMGR=2\r\n"; //read sms from mem
 8003666:	4a2c      	ldr	r2, [pc, #176]	; (8003718 <initAT+0x118>)
	gprs.timeoutOccured = false;
 8003668:	7225      	strb	r5, [r4, #8]
	gprs.at[AT_CMGR].request = "AT+CMGR=2\r\n"; //read sms from mem
 800366a:	f8c4 2174 	str.w	r2, [r4, #372]	; 0x174
	 queue[1] = "AT+CSQ\r\n";
	 queue[2] = "AT+CMGF=1\r\n";
	 queue[3] = "AT+CMGS=\"+79518926260\"\r\n";
	 queue[4] = "hello\x1a\r\n";*/
	queue[0] = AT_AT;
	queue[1] = AT_CSQ;
 800366e:	2215      	movs	r2, #21
	gprs.balanceRequered = false;
 8003670:	7265      	strb	r5, [r4, #9]
	gprs.balanceReceived = false;
 8003672:	72a5      	strb	r5, [r4, #10]
	gprs.voltage =0;
 8003674:	8065      	strh	r5, [r4, #2]
	gprs.charge = 0;
 8003676:	7065      	strb	r5, [r4, #1]
	gprs.subaddress = 0;
 8003678:	74a5      	strb	r5, [r4, #18]
	gprs.smsCount=0;
 800367a:	7425      	strb	r5, [r4, #16]
	gprs.specificRequest = false;
 800367c:	7525      	strb	r5, [r4, #20]
	gprs.subds = 0;
 800367e:	74e5      	strb	r5, [r4, #19]
	gprs.busy = false;
 8003680:	7565      	strb	r5, [r4, #21]
	gprs.index = 0;
 8003682:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
	gprs.i = 0;
 8003686:	86e5      	strh	r5, [r4, #54]	; 0x36
	gprs.at[AT_CPIN].response = INIT_STATE;
 8003688:	f884 60c4 	strb.w	r6, [r4, #196]	; 0xc4
	gprs.at[AT_CSQ].response = INIT_STATE;
 800368c:	f884 6154 	strb.w	r6, [r4, #340]	; 0x154
	gprs.at[AT_CMGF].response = INIT_STATE;
 8003690:	f884 6160 	strb.w	r6, [r4, #352]	; 0x160
	gprs.at[AT_CBC].response = INIT_STATE;
 8003694:	f884 616c 	strb.w	r6, [r4, #364]	; 0x16c
	gprs.at[AT_CSPN].response = INIT_STATE;
 8003698:	f884 60ac 	strb.w	r6, [r4, #172]	; 0xac
	gprs.at[AT_RESPONSE_TIMEOUT].response = gprs.timeoutOccured;
 800369c:	f884 5c4c 	strb.w	r5, [r4, #3148]	; 0xc4c
	gprs.at[AT_CUSD].response = INIT_STATE;
 80036a0:	f884 60b8 	strb.w	r6, [r4, #184]	; 0xb8
	gprs.at[AT_CMGR].response = INIT_STATE;
 80036a4:	f884 6178 	strb.w	r6, [r4, #376]	; 0x178
	gprs.at[AT_CMGR].args = "NO DATA";
 80036a8:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
	gprs.at[AT_CPMS].request = "AT+CPMS?\r\n"; //count of sms
 80036ac:	4b1b      	ldr	r3, [pc, #108]	; (800371c <initAT+0x11c>)
	gprs.at[AT_CPMS].response = INIT_STATE;
 80036ae:	f884 6184 	strb.w	r6, [r4, #388]	; 0x184
	gprs.at[AT_CPMS].request = "AT+CPMS?\r\n"; //count of sms
 80036b2:	f8c4 3180 	str.w	r3, [r4, #384]	; 0x180
	gprs.at[AT_CMGDA].request = "AT+CMGDA=\"DEL ALL\"\r\n"; //count of sms
 80036b6:	4b1a      	ldr	r3, [pc, #104]	; (8003720 <initAT+0x120>)
	gprs.at[AT_CMGDA].response = INIT_STATE;
 80036b8:	f884 6190 	strb.w	r6, [r4, #400]	; 0x190
	gprs.at[AT_CMGDA].request = "AT+CMGDA=\"DEL ALL\"\r\n"; //count of sms
 80036bc:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
	queue[0] = AT_AT;
 80036c0:	4b18      	ldr	r3, [pc, #96]	; (8003724 <initAT+0x124>)
	queue[4] = AT_CBC;
	queue[5] = AT_CSPN;
	queue[6] = AT_CPMS;
	queue[7] = AT_CMGR;

	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 80036c2:	f104 0116 	add.w	r1, r4, #22
	queue[1] = AT_CSQ;
 80036c6:	705a      	strb	r2, [r3, #1]
	queue[2] = AT_CPIN;
 80036c8:	2209      	movs	r2, #9
 80036ca:	709a      	strb	r2, [r3, #2]
	queue[3] = AT_CMGF;
 80036cc:	2216      	movs	r2, #22
 80036ce:	70da      	strb	r2, [r3, #3]
	queue[4] = AT_CBC;
 80036d0:	2217      	movs	r2, #23
 80036d2:	711a      	strb	r2, [r3, #4]
	queue[5] = AT_CSPN;
 80036d4:	2207      	movs	r2, #7
 80036d6:	715a      	strb	r2, [r3, #5]
	queue[6] = AT_CPMS;
 80036d8:	2219      	movs	r2, #25
 80036da:	719a      	strb	r2, [r3, #6]
	queue[7] = AT_CMGR;
 80036dc:	2218      	movs	r2, #24
	queue[0] = AT_AT;
 80036de:	701d      	strb	r5, [r3, #0]
	queue[7] = AT_CMGR;
 80036e0:	71da      	strb	r2, [r3, #7]
	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 80036e2:	4811      	ldr	r0, [pc, #68]	; (8003728 <initAT+0x128>)
 80036e4:	2220      	movs	r2, #32
}
 80036e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 80036ea:	f7ff bb01 	b.w	8002cf0 <HAL_UART_Receive_DMA>
 80036ee:	bf00      	nop
 80036f0:	200006a4 	.word	0x200006a4
 80036f4:	08006977 	.word	0x08006977
 80036f8:	0800692b 	.word	0x0800692b
 80036fc:	08006930 	.word	0x08006930
 8003700:	0800693b 	.word	0x0800693b
 8003704:	08006944 	.word	0x08006944
 8003708:	08006950 	.word	0x08006950
 800370c:	08006923 	.word	0x08006923
 8003710:	08006959 	.word	0x08006959
 8003714:	08006964 	.word	0x08006964
 8003718:	08006978 	.word	0x08006978
 800371c:	08006984 	.word	0x08006984
 8003720:	0800698f 	.word	0x0800698f
 8003724:	20000458 	.word	0x20000458
 8003728:	2000154c 	.word	0x2000154c

0800372c <checkUpdate>:
	 //gprs.busy=false;
	 }*/
	return;
}

void checkUpdate() {
 800372c:	2100      	movs	r1, #0
 800372e:	b470      	push	{r4, r5, r6}
			 gprs.RXOvf = true;
			 }*/
			gprs.RX[gprs.i] = gprs.rx_buff[i];
			gprs.i++;
			if (gprs.i == 128) {
				gprs.i = 0;
 8003730:	460e      	mov	r6, r1
 8003732:	4a0f      	ldr	r2, [pc, #60]	; (8003770 <checkUpdate+0x44>)
 8003734:	8ed3      	ldrh	r3, [r2, #54]	; 0x36
 8003736:	f102 0015 	add.w	r0, r2, #21
 800373a:	f102 0535 	add.w	r5, r2, #53	; 0x35
		if (gprs.rx_buff[i] != '\0') {
 800373e:	7844      	ldrb	r4, [r0, #1]
 8003740:	b95c      	cbnz	r4, 800375a <checkUpdate+0x2e>
			}
			//free(str2);
		}
		gprs.rx_buff[i] = '\0';
 8003742:	f800 6f01 	strb.w	r6, [r0, #1]!
	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 8003746:	42a8      	cmp	r0, r5
 8003748:	d1f9      	bne.n	800373e <checkUpdate+0x12>
 800374a:	b101      	cbz	r1, 800374e <checkUpdate+0x22>
 800374c:	86d3      	strh	r3, [r2, #54]	; 0x36
		//gprs.rxChar[gprs.i] = gprs.rx_buff[i];
		//gprs.i++;
	}

	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 800374e:	2220      	movs	r2, #32
}
 8003750:	bc70      	pop	{r4, r5, r6}
	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 8003752:	4908      	ldr	r1, [pc, #32]	; (8003774 <checkUpdate+0x48>)
 8003754:	4808      	ldr	r0, [pc, #32]	; (8003778 <checkUpdate+0x4c>)
 8003756:	f7ff bacb 	b.w	8002cf0 <HAL_UART_Receive_DMA>
			gprs.RX[gprs.i] = gprs.rx_buff[i];
 800375a:	18d1      	adds	r1, r2, r3
			gprs.i++;
 800375c:	3301      	adds	r3, #1
 800375e:	b29b      	uxth	r3, r3
			if (gprs.i == 128) {
 8003760:	2b80      	cmp	r3, #128	; 0x80
			gprs.RX[gprs.i] = gprs.rx_buff[i];
 8003762:	f881 4c60 	strb.w	r4, [r1, #3168]	; 0xc60
				gprs.i = 0;
 8003766:	bf08      	it	eq
 8003768:	2300      	moveq	r3, #0
 800376a:	2101      	movs	r1, #1
 800376c:	e7e9      	b.n	8003742 <checkUpdate+0x16>
 800376e:	bf00      	nop
 8003770:	200006a4 	.word	0x200006a4
 8003774:	200006ba 	.word	0x200006ba
 8003778:	2000154c 	.word	0x2000154c

0800377c <strpos>:
int hex_to_ascii(char c, char d) {
	int high = hex_to_int(c) * 16;
	int low = hex_to_int(d);
	return high + low;
}
int strpos(char* hay, char* needle, int offset) {
 800377c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800377e:	af00      	add	r7, sp, #0
 8003780:	460e      	mov	r6, r1
 8003782:	4614      	mov	r4, r2
 8003784:	4605      	mov	r5, r0
	char haystack[strlen(hay)];
 8003786:	f7fc fce3 	bl	8000150 <strlen>
 800378a:	3007      	adds	r0, #7
 800378c:	f020 0007 	bic.w	r0, r0, #7
 8003790:	ebad 0d00 	sub.w	sp, sp, r0
	strncpy(haystack, hay + offset, strlen(hay) - offset);
 8003794:	4628      	mov	r0, r5
 8003796:	f7fc fcdb 	bl	8000150 <strlen>
 800379a:	1929      	adds	r1, r5, r4
 800379c:	1b02      	subs	r2, r0, r4
 800379e:	4668      	mov	r0, sp
 80037a0:	f001 f9a3 	bl	8004aea <strncpy>
	char* p = strstr(haystack, needle);
 80037a4:	4631      	mov	r1, r6
 80037a6:	4668      	mov	r0, sp
 80037a8:	f001 f9b4 	bl	8004b14 <strstr>
	if (p)
 80037ac:	b120      	cbz	r0, 80037b8 <strpos+0x3c>
		return p - haystack + offset;
 80037ae:	466b      	mov	r3, sp
 80037b0:	1ac0      	subs	r0, r0, r3
 80037b2:	4420      	add	r0, r4
	return -1;
}
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return -1;
 80037b8:	f04f 30ff 	mov.w	r0, #4294967295
 80037bc:	e7fa      	b.n	80037b4 <strpos+0x38>
	...

080037c0 <checkAT>:
void checkAT() {
 80037c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t len = strlen(gprs.TX); //namelen = strlen(name);
 80037c4:	4c7b      	ldr	r4, [pc, #492]	; (80039b4 <checkAT+0x1f4>)
 80037c6:	f8d4 8c54 	ldr.w	r8, [r4, #3156]	; 0xc54
 80037ca:	4640      	mov	r0, r8
 80037cc:	f7fc fcc0 	bl	8000150 <strlen>
	if (len != 0) {
 80037d0:	4605      	mov	r5, r0
 80037d2:	b150      	cbz	r0, 80037ea <checkAT+0x2a>
		str2 = (char*) malloc(len - 1);
 80037d4:	1e47      	subs	r7, r0, #1
 80037d6:	4638      	mov	r0, r7
 80037d8:	f001 f890 	bl	80048fc <malloc>
		strncpy(str2, gprs.TX, len - 2);
 80037dc:	1eaa      	subs	r2, r5, #2
 80037de:	4641      	mov	r1, r8
		str2 = (char*) malloc(len - 1);
 80037e0:	4606      	mov	r6, r0
		strncpy(str2, gprs.TX, len - 2);
 80037e2:	f001 f982 	bl	8004aea <strncpy>
		str2[len - 1] = 0;
 80037e6:	2300      	movs	r3, #0
 80037e8:	55f3      	strb	r3, [r6, r7]
	gprs.txPosition = strpos(gprs.RXPointer, str2, 0);
 80037ea:	2200      	movs	r2, #0
 80037ec:	4631      	mov	r1, r6
 80037ee:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 80037f2:	f7ff ffc3 	bl	800377c <strpos>
 80037f6:	63e0      	str	r0, [r4, #60]	; 0x3c
	if (len != 0)
 80037f8:	b115      	cbz	r5, 8003800 <checkAT+0x40>
		free(str2);
 80037fa:	4630      	mov	r0, r6
 80037fc:	f001 f886 	bl	800490c <free>
	gprs.okPosition = strpos(gprs.RXPointer, "OK", 0);
 8003800:	2200      	movs	r2, #0
 8003802:	496d      	ldr	r1, [pc, #436]	; (80039b8 <checkAT+0x1f8>)
 8003804:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 8003808:	f7ff ffb8 	bl	800377c <strpos>
	gprs.errorPosition = strpos(gprs.RXPointer, "ERROR", 0);
 800380c:	2200      	movs	r2, #0
	gprs.okPosition = strpos(gprs.RXPointer, "OK", 0);
 800380e:	6420      	str	r0, [r4, #64]	; 0x40
	gprs.errorPosition = strpos(gprs.RXPointer, "ERROR", 0);
 8003810:	496a      	ldr	r1, [pc, #424]	; (80039bc <checkAT+0x1fc>)
 8003812:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 8003816:	f7ff ffb1 	bl	800377c <strpos>
	if ((gprs.okPosition > 0 || gprs.errorPosition > 0)
 800381a:	6c23      	ldr	r3, [r4, #64]	; 0x40
	gprs.errorPosition = strpos(gprs.RXPointer, "ERROR", 0);
 800381c:	6460      	str	r0, [r4, #68]	; 0x44
	if ((gprs.okPosition > 0 || gprs.errorPosition > 0)
 800381e:	2b00      	cmp	r3, #0
 8003820:	f340 8099 	ble.w	8003956 <checkAT+0x196>
		gprs.timeoutOccured = false;
 8003824:	2300      	movs	r3, #0
 8003826:	7223      	strb	r3, [r4, #8]
		gprs.response = (gprs.okPosition > 0) ? OK :
 8003828:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800382a:	2b00      	cmp	r3, #0
 800382c:	f340 80aa 	ble.w	8003984 <checkAT+0x1c4>
 8003830:	2301      	movs	r3, #1
		gprs.at[gprs.subaddress].response = gprs.response;
 8003832:	220c      	movs	r2, #12
 8003834:	7ca1      	ldrb	r1, [r4, #18]
		gprs.response = (gprs.okPosition > 0) ? OK :
 8003836:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
		gprs.at[gprs.subaddress].response = gprs.response;
 800383a:	fb02 4201 	mla	r2, r2, r1, r4
 800383e:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58
		if (gprs.response != ERROR) {
 8003842:	2b00      	cmp	r3, #0
 8003844:	d04d      	beq.n	80038e2 <checkAT+0x122>
			if (gprs.subaddress == AT_CSQ) {
 8003846:	2915      	cmp	r1, #21
 8003848:	d108      	bne.n	800385c <checkAT+0x9c>
				char* found = strstr(gprs.RXPointer, "+CSQ: ") + 6;
 800384a:	495d      	ldr	r1, [pc, #372]	; (80039c0 <checkAT+0x200>)
 800384c:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 8003850:	f001 f960 	bl	8004b14 <strstr>
				gprs.quality = atoi(found);
 8003854:	3006      	adds	r0, #6
 8003856:	f001 f80f 	bl	8004878 <atoi>
 800385a:	7020      	strb	r0, [r4, #0]
			if (gprs.subaddress == AT_CBC) {
 800385c:	7ca3      	ldrb	r3, [r4, #18]
 800385e:	2b17      	cmp	r3, #23
 8003860:	d115      	bne.n	800388e <checkAT+0xce>
				char* found = strstr(gprs.RXPointer, "+CBC: ") + 6;
 8003862:	4958      	ldr	r1, [pc, #352]	; (80039c4 <checkAT+0x204>)
 8003864:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 8003868:	f001 f954 	bl	8004b14 <strstr>
				found = strstr(found, ",") + 1;
 800386c:	212c      	movs	r1, #44	; 0x2c
 800386e:	3006      	adds	r0, #6
 8003870:	f001 f925 	bl	8004abe <strchr>
 8003874:	1c45      	adds	r5, r0, #1
				gprs.charge = atoi(found);
 8003876:	4628      	mov	r0, r5
 8003878:	f000 fffe 	bl	8004878 <atoi>
				found = strstr(found, ",") + 1;
 800387c:	212c      	movs	r1, #44	; 0x2c
				gprs.charge = atoi(found);
 800387e:	7060      	strb	r0, [r4, #1]
				found = strstr(found, ",") + 1;
 8003880:	4628      	mov	r0, r5
 8003882:	f001 f91c 	bl	8004abe <strchr>
				gprs.voltage = atoi(found);
 8003886:	3001      	adds	r0, #1
 8003888:	f000 fff6 	bl	8004878 <atoi>
 800388c:	8060      	strh	r0, [r4, #2]
			if (gprs.subaddress == AT_CSPN) {
 800388e:	7ca3      	ldrb	r3, [r4, #18]
 8003890:	2b07      	cmp	r3, #7
 8003892:	d17e      	bne.n	8003992 <checkAT+0x1d2>
				char* found = strstr(gprs.RXPointer, "+CSPN: \"") + 8;
 8003894:	494c      	ldr	r1, [pc, #304]	; (80039c8 <checkAT+0x208>)
 8003896:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 800389a:	f001 f93b 	bl	8004b14 <strstr>
 800389e:	f100 0508 	add.w	r5, r0, #8
				size_t len = strlen(found);
 80038a2:	4628      	mov	r0, r5
 80038a4:	f7fc fc54 	bl	8000150 <strlen>
				char* str2 = (char*) malloc(len + 1);
 80038a8:	3001      	adds	r0, #1
 80038aa:	f001 f827 	bl	80048fc <malloc>
				strcpy(str2, found);
 80038ae:	4629      	mov	r1, r5
 80038b0:	f001 f913 	bl	8004ada <strcpy>
				gprs.at[gprs.subaddress].args = str2;
 80038b4:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
				gprs.operator = str2;
 80038b8:	6060      	str	r0, [r4, #4]
			if (gprs.subaddress == AT_CMGR) {
 80038ba:	7ca3      	ldrb	r3, [r4, #18]
 80038bc:	2b18      	cmp	r3, #24
 80038be:	d110      	bne.n	80038e2 <checkAT+0x122>
				char* found = strstr(gprs.RXPointer, "+CMGR: ") + 7;
 80038c0:	4942      	ldr	r1, [pc, #264]	; (80039cc <checkAT+0x20c>)
 80038c2:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 80038c6:	f001 f925 	bl	8004b14 <strstr>
 80038ca:	1dc5      	adds	r5, r0, #7
				size_t len = strlen(found);
 80038cc:	4628      	mov	r0, r5
 80038ce:	f7fc fc3f 	bl	8000150 <strlen>
				char* str2 = (char*) malloc(len + 1);
 80038d2:	3001      	adds	r0, #1
 80038d4:	f001 f812 	bl	80048fc <malloc>
				strcpy(str2, found);
 80038d8:	4629      	mov	r1, r5
 80038da:	f001 f8fe 	bl	8004ada <strcpy>
				gprs.at[gprs.subaddress].args = str2;
 80038de:	f8c4 017c 	str.w	r0, [r4, #380]	; 0x17c
		if(gprs.specificRequest)
 80038e2:	7d23      	ldrb	r3, [r4, #20]
 80038e4:	b10b      	cbz	r3, 80038ea <checkAT+0x12a>
			gprs.specificRequest = false;
 80038e6:	2300      	movs	r3, #0
 80038e8:	7523      	strb	r3, [r4, #20]
		if (gprs.balanceRequered && gprs.at[AT_CUSD].response == 1
 80038ea:	7a63      	ldrb	r3, [r4, #9]
 80038ec:	b1cb      	cbz	r3, 8003922 <checkAT+0x162>
 80038ee:	f994 50b8 	ldrsb.w	r5, [r4, #184]	; 0xb8
 80038f2:	2d01      	cmp	r5, #1
 80038f4:	d115      	bne.n	8003922 <checkAT+0x162>
				&& strpos(gprs.RXPointer, " r.", 0) > 0) {				// " p"
 80038f6:	2200      	movs	r2, #0
 80038f8:	4935      	ldr	r1, [pc, #212]	; (80039d0 <checkAT+0x210>)
 80038fa:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 80038fe:	f7ff ff3d 	bl	800377c <strpos>
 8003902:	2800      	cmp	r0, #0
 8003904:	dd0d      	ble.n	8003922 <checkAT+0x162>
			char* found = strstr(gprs.RXPointer, "balans ") + 7;
 8003906:	4933      	ldr	r1, [pc, #204]	; (80039d4 <checkAT+0x214>)
 8003908:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 800390c:	f001 f902 	bl	8004b14 <strstr>
			gprs.balance = atof(found);
 8003910:	3007      	adds	r0, #7
 8003912:	f000 ffae 	bl	8004872 <atof>
 8003916:	f7fd f8bd 	bl	8000a94 <__aeabi_d2f>
			gprs.balanceRequered = false;
 800391a:	2300      	movs	r3, #0
			gprs.balance = atof(found);
 800391c:	60e0      	str	r0, [r4, #12]
			gprs.balanceReceived = true;
 800391e:	72a5      	strb	r5, [r4, #10]
			gprs.balanceRequered = false;
 8003920:	7263      	strb	r3, [r4, #9]
		gprs.txPosition = -1;
 8003922:	f04f 33ff 	mov.w	r3, #4294967295
 8003926:	63e3      	str	r3, [r4, #60]	; 0x3c
		gprs.okPosition = -1;
 8003928:	6423      	str	r3, [r4, #64]	; 0x40
		gprs.errorPosition = -1;
 800392a:	6463      	str	r3, [r4, #68]	; 0x44
		gprs.response = INIT_STATE;
 800392c:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
		if (!gprs.balanceRequered) {
 8003930:	7a63      	ldrb	r3, [r4, #9]
 8003932:	b9cb      	cbnz	r3, 8003968 <checkAT+0x1a8>
 8003934:	461a      	mov	r2, r3
			for (int i = 0; i < gprs.i; i++)
 8003936:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8003938:	428b      	cmp	r3, r1
 800393a:	db36      	blt.n	80039aa <checkAT+0x1ea>
			gprs.index++;
 800393c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
			gprs.i = 0;
 8003940:	86e2      	strh	r2, [r4, #54]	; 0x36
			gprs.index++;
 8003942:	3301      	adds	r3, #1
 8003944:	b2db      	uxtb	r3, r3
			if (gprs.index == 8)
 8003946:	2b08      	cmp	r3, #8
			gprs.busy = false;
 8003948:	7562      	strb	r2, [r4, #21]
			gprs.index++;
 800394a:	bf14      	ite	ne
 800394c:	f884 3038 	strbne.w	r3, [r4, #56]	; 0x38
				gprs.index = 0;
 8003950:	f884 2038 	strbeq.w	r2, [r4, #56]	; 0x38
 8003954:	e008      	b.n	8003968 <checkAT+0x1a8>
	if ((gprs.okPosition > 0 || gprs.errorPosition > 0)
 8003956:	2800      	cmp	r0, #0
 8003958:	f73f af64 	bgt.w	8003824 <checkAT+0x64>
			|| HAL_GetTick() > gprs.timeout) {
 800395c:	f7fd fb8a 	bl	8001074 <HAL_GetTick>
 8003960:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003962:	4298      	cmp	r0, r3
 8003964:	f63f af5e 	bhi.w	8003824 <checkAT+0x64>
	if (HAL_GetTick() > gprs.timeout) {
 8003968:	f7fd fb84 	bl	8001074 <HAL_GetTick>
 800396c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800396e:	4298      	cmp	r0, r3
		gprs.timeoutOccured = true;
 8003970:	bf81      	itttt	hi
 8003972:	2301      	movhi	r3, #1
 8003974:	7223      	strbhi	r3, [r4, #8]
		gprs.balanceRequered = false;
 8003976:	2300      	movhi	r3, #0
 8003978:	7263      	strbhi	r3, [r4, #9]
	gprs.at[AT_RESPONSE_TIMEOUT].response = gprs.timeoutOccured;
 800397a:	7a23      	ldrb	r3, [r4, #8]
 800397c:	f884 3c4c 	strb.w	r3, [r4, #3148]	; 0xc4c
 8003980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		gprs.response = (gprs.okPosition > 0) ? OK :
 8003984:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003986:	2b00      	cmp	r3, #0
 8003988:	bfcc      	ite	gt
 800398a:	2300      	movgt	r3, #0
 800398c:	2301      	movle	r3, #1
 800398e:	425b      	negs	r3, r3
 8003990:	e74f      	b.n	8003832 <checkAT+0x72>
			if (gprs.subaddress == AT_CPMS) {
 8003992:	2b19      	cmp	r3, #25
 8003994:	d191      	bne.n	80038ba <checkAT+0xfa>
				char* found = strstr(gprs.RXPointer, "\"MT\",") + 5;
 8003996:	4910      	ldr	r1, [pc, #64]	; (80039d8 <checkAT+0x218>)
 8003998:	f8d4 0c58 	ldr.w	r0, [r4, #3160]	; 0xc58
 800399c:	f001 f8ba 	bl	8004b14 <strstr>
				gprs.smsCount = atoi(found);
 80039a0:	3005      	adds	r0, #5
 80039a2:	f000 ff69 	bl	8004878 <atoi>
 80039a6:	7420      	strb	r0, [r4, #16]
 80039a8:	e787      	b.n	80038ba <checkAT+0xfa>
				gprs.RX[i] = 0;
 80039aa:	18e0      	adds	r0, r4, r3
 80039ac:	f880 2c60 	strb.w	r2, [r0, #3168]	; 0xc60
			for (int i = 0; i < gprs.i; i++)
 80039b0:	3301      	adds	r3, #1
 80039b2:	e7c1      	b.n	8003938 <checkAT+0x178>
 80039b4:	200006a4 	.word	0x200006a4
 80039b8:	080068d9 	.word	0x080068d9
 80039bc:	080068dc 	.word	0x080068dc
 80039c0:	080068e2 	.word	0x080068e2
 80039c4:	080068e9 	.word	0x080068e9
 80039c8:	080068f0 	.word	0x080068f0
 80039cc:	080068ff 	.word	0x080068ff
 80039d0:	08006907 	.word	0x08006907
 80039d4:	0800690b 	.word	0x0800690b
 80039d8:	080068f9 	.word	0x080068f9

080039dc <atCMGRPrepare>:
char* atCMGRPrepare(uint8_t smsToRead_) {
 80039dc:	b530      	push	{r4, r5, lr}
 80039de:	b085      	sub	sp, #20
	char num[10];
	itoa(smsToRead_, num, 10);
 80039e0:	220a      	movs	r2, #10
 80039e2:	a901      	add	r1, sp, #4
 80039e4:	f000 ff88 	bl	80048f8 <itoa>
	unsigned int len = strlen(num);
 80039e8:	a801      	add	r0, sp, #4
 80039ea:	f7fc fbb1 	bl	8000150 <strlen>
 80039ee:	4605      	mov	r5, r0
	char* req = (char*) malloc(8 + len + 2 + 1);
 80039f0:	300b      	adds	r0, #11
 80039f2:	f000 ff83 	bl	80048fc <malloc>
 80039f6:	4604      	mov	r4, r0
	strcpy(req, "AT+CMGR=");
 80039f8:	4908      	ldr	r1, [pc, #32]	; (8003a1c <atCMGRPrepare+0x40>)
 80039fa:	f001 f86e 	bl	8004ada <strcpy>
	strcat(req, num);
 80039fe:	a901      	add	r1, sp, #4
 8003a00:	4620      	mov	r0, r4
 8003a02:	f001 f84d 	bl	8004aa0 <strcat>
	strcat(req, "\r\n");
 8003a06:	4906      	ldr	r1, [pc, #24]	; (8003a20 <atCMGRPrepare+0x44>)
 8003a08:	4620      	mov	r0, r4
 8003a0a:	f001 f849 	bl	8004aa0 <strcat>
	req[8 + len + 2] = 0;
 8003a0e:	2300      	movs	r3, #0
	return req;
}
 8003a10:	4620      	mov	r0, r4
	req[8 + len + 2] = 0;
 8003a12:	4425      	add	r5, r4
 8003a14:	72ab      	strb	r3, [r5, #10]
}
 8003a16:	b005      	add	sp, #20
 8003a18:	bd30      	pop	{r4, r5, pc}
 8003a1a:	bf00      	nop
 8003a1c:	080068d0 	.word	0x080068d0
 8003a20:	08006975 	.word	0x08006975

08003a24 <sendQueue>:
void sendQueue() {
 8003a24:	b570      	push	{r4, r5, r6, lr}
	if (!gprs.busy) {
 8003a26:	4c25      	ldr	r4, [pc, #148]	; (8003abc <sendQueue+0x98>)
 8003a28:	7d63      	ldrb	r3, [r4, #21]
 8003a2a:	bb6b      	cbnz	r3, 8003a88 <sendQueue+0x64>
		gprs.busy = true;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	7563      	strb	r3, [r4, #21]
		gprs.timeout = HAL_GetTick() + 5000;
 8003a30:	f7fd fb20 	bl	8001074 <HAL_GetTick>
		gprs.subaddress = queue[gprs.index];
 8003a34:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8003a38:	4a21      	ldr	r2, [pc, #132]	; (8003ac0 <sendQueue+0x9c>)
		gprs.timeout = HAL_GetTick() + 5000;
 8003a3a:	f500 509c 	add.w	r0, r0, #4992	; 0x1380
		gprs.subaddress = queue[gprs.index];
 8003a3e:	5cd3      	ldrb	r3, [r2, r3]
		gprs.timeout = HAL_GetTick() + 5000;
 8003a40:	3008      	adds	r0, #8
		gprs.subaddress = queue[gprs.index];
 8003a42:	74a3      	strb	r3, [r4, #18]
		if (gprs.balanceRequered && !gprs.balanceReceived) {
 8003a44:	7a63      	ldrb	r3, [r4, #9]
		gprs.timeout = HAL_GetTick() + 5000;
 8003a46:	64e0      	str	r0, [r4, #76]	; 0x4c
		if (gprs.balanceRequered && !gprs.balanceReceived) {
 8003a48:	b11b      	cbz	r3, 8003a52 <sendQueue+0x2e>
 8003a4a:	7aa3      	ldrb	r3, [r4, #10]
 8003a4c:	b90b      	cbnz	r3, 8003a52 <sendQueue+0x2e>
			gprs.subaddress = AT_CUSD;
 8003a4e:	2308      	movs	r3, #8
 8003a50:	74a3      	strb	r3, [r4, #18]
		if(gprs.specificRequest)
 8003a52:	7d23      	ldrb	r3, [r4, #20]
 8003a54:	b10b      	cbz	r3, 8003a5a <sendQueue+0x36>
			gprs.subaddress = gprs.subds;
 8003a56:	7ce3      	ldrb	r3, [r4, #19]
 8003a58:	74a3      	strb	r3, [r4, #18]
		if (gprs.subaddress == AT_CMGR) {
 8003a5a:	7ca3      	ldrb	r3, [r4, #18]
 8003a5c:	2b18      	cmp	r3, #24
 8003a5e:	d104      	bne.n	8003a6a <sendQueue+0x46>
			gprs.at[gprs.subaddress].request = atCMGRPrepare(gprs.smsToRead);
 8003a60:	7c60      	ldrb	r0, [r4, #17]
 8003a62:	f7ff ffbb 	bl	80039dc <atCMGRPrepare>
 8003a66:	f8c4 0174 	str.w	r0, [r4, #372]	; 0x174
		gprs.TX = gprs.at[gprs.subaddress].request;
 8003a6a:	220c      	movs	r2, #12
 8003a6c:	7ca3      	ldrb	r3, [r4, #18]
 8003a6e:	fb02 4303 	mla	r3, r2, r3, r4
 8003a72:	6d5d      	ldr	r5, [r3, #84]	; 0x54
		HAL_UART_Transmit_DMA(&huart1, gprs.TX, strlen(gprs.TX));
 8003a74:	4628      	mov	r0, r5
		gprs.TX = gprs.at[gprs.subaddress].request;
 8003a76:	f8c4 5c54 	str.w	r5, [r4, #3156]	; 0xc54
		HAL_UART_Transmit_DMA(&huart1, gprs.TX, strlen(gprs.TX));
 8003a7a:	f7fc fb69 	bl	8000150 <strlen>
 8003a7e:	4629      	mov	r1, r5
 8003a80:	b282      	uxth	r2, r0
 8003a82:	4810      	ldr	r0, [pc, #64]	; (8003ac4 <sendQueue+0xa0>)
 8003a84:	f7ff f8fa 	bl	8002c7c <HAL_UART_Transmit_DMA>
void sendQueue() {
 8003a88:	2100      	movs	r1, #0
				gprs.i = 0;
 8003a8a:	460e      	mov	r6, r1
 8003a8c:	4a0e      	ldr	r2, [pc, #56]	; (8003ac8 <sendQueue+0xa4>)
 8003a8e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003a90:	f102 0520 	add.w	r5, r2, #32
		if (gprs.rx_buff[i] != '\0') {
 8003a94:	7850      	ldrb	r0, [r2, #1]
 8003a96:	b930      	cbnz	r0, 8003aa6 <sendQueue+0x82>
		gprs.rx_buff[i] = '\0';
 8003a98:	f802 6f01 	strb.w	r6, [r2, #1]!
	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 8003a9c:	42aa      	cmp	r2, r5
 8003a9e:	d1f9      	bne.n	8003a94 <sendQueue+0x70>
 8003aa0:	b101      	cbz	r1, 8003aa4 <sendQueue+0x80>
 8003aa2:	86e3      	strh	r3, [r4, #54]	; 0x36
 8003aa4:	bd70      	pop	{r4, r5, r6, pc}
			gprs.RX[gprs.i] = gprs.rx_buff[i];
 8003aa6:	18e1      	adds	r1, r4, r3
			gprs.i++;
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	b29b      	uxth	r3, r3
			if (gprs.i == 512)
 8003aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
			gprs.RX[gprs.i] = gprs.rx_buff[i];
 8003ab0:	f881 0c60 	strb.w	r0, [r1, #3168]	; 0xc60
				gprs.i = 0;
 8003ab4:	bf08      	it	eq
 8003ab6:	2300      	moveq	r3, #0
 8003ab8:	2101      	movs	r1, #1
 8003aba:	e7ed      	b.n	8003a98 <sendQueue+0x74>
 8003abc:	200006a4 	.word	0x200006a4
 8003ac0:	20000458 	.word	0x20000458
 8003ac4:	2000154c 	.word	0x2000154c
 8003ac8:	200006b9 	.word	0x200006b9

08003acc <RPiInit>:
void RPiInit(void);
void RPiRXRoute(void);
void RPiRoute(void);
void makeResponse(void);

void RPiInit(void) {
 8003acc:	b510      	push	{r4, lr}
	//HAL_UART_Receive_DMA(&huart3, RPi_UART.rx_buff, RPI_BUFFER_SIZE);
	HAL_UART_Receive_DMA(&huart3, RPi_UART.rx_buff, RPI_RX_BUFFER_SIZE);
 8003ace:	4c08      	ldr	r4, [pc, #32]	; (8003af0 <RPiInit+0x24>)
 8003ad0:	223c      	movs	r2, #60	; 0x3c
 8003ad2:	4621      	mov	r1, r4
 8003ad4:	4807      	ldr	r0, [pc, #28]	; (8003af4 <RPiInit+0x28>)
 8003ad6:	f7ff f90b 	bl	8002cf0 <HAL_UART_Receive_DMA>
	RPi_UART.transmitRequered = false;
 8003ada:	2200      	movs	r2, #0
	RPi_UART.len = -1;
 8003adc:	f04f 31ff 	mov.w	r1, #4294967295
	RPi_UART.transmitRequered = false;
 8003ae0:	f804 2c0f 	strb.w	r2, [r4, #-15]
	RPi_UART.len = -1;
 8003ae4:	f844 1c0b 	str.w	r1, [r4, #-11]
	RPi_UART.crcChecked = false;
 8003ae8:	f804 2c0e 	strb.w	r2, [r4, #-14]
 8003aec:	bd10      	pop	{r4, pc}
 8003aee:	bf00      	nop
 8003af0:	200005ef 	.word	0x200005ef
 8003af4:	200003c4 	.word	0x200003c4

08003af8 <makeResponse>:
		//HAL_UART_Transmit(&huart3, RPi_UART.tx_buff, RPI_BUFFER_SIZE, 1000);
		RPi_UART.transmitRequered = false;
	}
}
//toRPIlib
void makeResponse(void) {
 8003af8:	b538      	push	{r3, r4, r5, lr}

	int16_t tmp;
	uint32_t HWID = *(__IO uint32_t *) 0x08010004;
 8003afa:	4b47      	ldr	r3, [pc, #284]	; (8003c18 <makeResponse+0x120>)
	RPi_UART.crcChecked = false;
	uint8_t subaddress = rpiframe.frame.address >> 8 & 0xFF;
 8003afc:	4c47      	ldr	r4, [pc, #284]	; (8003c1c <makeResponse+0x124>)
	uint32_t HWID = *(__IO uint32_t *) 0x08010004;
 8003afe:	6819      	ldr	r1, [r3, #0]
	RPi_UART.crcChecked = false;
 8003b00:	2300      	movs	r3, #0
	uint8_t subaddress = rpiframe.frame.address >> 8 & 0xFF;
 8003b02:	8822      	ldrh	r2, [r4, #0]
	RPi_UART.crcChecked = false;
 8003b04:	4d46      	ldr	r5, [pc, #280]	; (8003c20 <makeResponse+0x128>)
 8003b06:	706b      	strb	r3, [r5, #1]
	uint8_t subaddress = rpiframe.frame.address >> 8 & 0xFF;
 8003b08:	0a13      	lsrs	r3, r2, #8
	switch (rpiframe.frame.address & 0xff) {
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	3a01      	subs	r2, #1
 8003b0e:	2a0a      	cmp	r2, #10
 8003b10:	d80d      	bhi.n	8003b2e <makeResponse+0x36>
 8003b12:	e8df f002 	tbb	[pc, r2]
 8003b16:	1506      	.short	0x1506
 8003b18:	5a221d19 	.word	0x5a221d19
 8003b1c:	730c716b 	.word	0x730c716b
 8003b20:	77          	.byte	0x77
 8003b21:	00          	.byte	0x00
	case RPi_ECHO_UART_ADDRESS:
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8003b22:	2140      	movs	r1, #64	; 0x40
 8003b24:	483f      	ldr	r0, [pc, #252]	; (8003c24 <makeResponse+0x12c>)
 8003b26:	f7fd ffb8 	bl	8001a9a <HAL_GPIO_TogglePin>
		//for (int i=0;i<4;i++)
		//  RPi_UART.tx_buff[i] = rpiframe.raw[i];
		//else
		//	for (int i=0;i<4;i++)
		//		RPi_UART.tx_buff[i] = 0;
		RPi_UART.transmitRequered = true;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	702b      	strb	r3, [r5, #0]
void makeResponse(void) {
 8003b2e:	2300      	movs	r3, #0
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
		//RPi_UART.tx_buff
	}*/

	for (int i = 0; i < RPI_BUFFER_SIZE; i++)
		RPi_UART.tx_buff[i] = rpiframe.raw[i];
 8003b30:	18ea      	adds	r2, r5, r3
 8003b32:	5ce1      	ldrb	r1, [r4, r3]
	for (int i = 0; i < RPI_BUFFER_SIZE; i++)
 8003b34:	3301      	adds	r3, #1
 8003b36:	2b05      	cmp	r3, #5
		RPi_UART.tx_buff[i] = rpiframe.raw[i];
 8003b38:	f882 104b 	strb.w	r1, [r2, #75]	; 0x4b
	for (int i = 0; i < RPI_BUFFER_SIZE; i++)
 8003b3c:	d1f8      	bne.n	8003b30 <makeResponse+0x38>
 8003b3e:	bd38      	pop	{r3, r4, r5, pc}
		ot.RPiRequestHI = rpiframe.frame.data;
 8003b40:	8862      	ldrh	r2, [r4, #2]
 8003b42:	4b39      	ldr	r3, [pc, #228]	; (8003c28 <makeResponse+0x130>)
 8003b44:	801a      	strh	r2, [r3, #0]
		break;
 8003b46:	e7f2      	b.n	8003b2e <makeResponse+0x36>
		rpiframe.frame.data = OTDR.ID3.SlaveMemberID;
 8003b48:	4b38      	ldr	r3, [pc, #224]	; (8003c2c <makeResponse+0x134>)
 8003b4a:	791b      	ldrb	r3, [r3, #4]
			rpiframe.frame.data = gprs.quality;
 8003b4c:	8063      	strh	r3, [r4, #2]
 8003b4e:	e7ec      	b.n	8003b2a <makeResponse+0x32>
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8003b50:	2140      	movs	r1, #64	; 0x40
 8003b52:	4834      	ldr	r0, [pc, #208]	; (8003c24 <makeResponse+0x12c>)
 8003b54:	f7fd ffa1 	bl	8001a9a <HAL_GPIO_TogglePin>
		break;
 8003b58:	e7e9      	b.n	8003b2e <makeResponse+0x36>
		rpiframe.frame.data = gprs.at[subaddress].response;
 8003b5a:	200c      	movs	r0, #12
 8003b5c:	4a34      	ldr	r2, [pc, #208]	; (8003c30 <makeResponse+0x138>)
		if (subaddress == AT_CSQ)
 8003b5e:	2b15      	cmp	r3, #21
		rpiframe.frame.data = gprs.at[subaddress].response;
 8003b60:	fb00 2003 	mla	r0, r0, r3, r2
 8003b64:	f990 0058 	ldrsb.w	r0, [r0, #88]	; 0x58
		uint16_t d = rpiframe.frame.data;
 8003b68:	8861      	ldrh	r1, [r4, #2]
		rpiframe.frame.data = gprs.at[subaddress].response;
 8003b6a:	8060      	strh	r0, [r4, #2]
		if (subaddress == AT_CSQ)
 8003b6c:	d101      	bne.n	8003b72 <makeResponse+0x7a>
			rpiframe.frame.data = gprs.quality;
 8003b6e:	7813      	ldrb	r3, [r2, #0]
 8003b70:	e7ec      	b.n	8003b4c <makeResponse+0x54>
		if (subaddress == AT_CBC)
 8003b72:	2b17      	cmp	r3, #23
 8003b74:	d101      	bne.n	8003b7a <makeResponse+0x82>
			rpiframe.frame.data = gprs.voltage;
 8003b76:	8853      	ldrh	r3, [r2, #2]
 8003b78:	e7e8      	b.n	8003b4c <makeResponse+0x54>
		if (subaddress == AT_CSPN) {
 8003b7a:	2b07      	cmp	r3, #7
 8003b7c:	d104      	bne.n	8003b88 <makeResponse+0x90>
			RPi_UART.pointer = gprs.operator;
 8003b7e:	6853      	ldr	r3, [r2, #4]
				RPi_UART.pointer = gprs.at[AT_CMGR].args;
 8003b80:	60ab      	str	r3, [r5, #8]
				RPi_UART.len = 1;
 8003b82:	2301      	movs	r3, #1
 8003b84:	606b      	str	r3, [r5, #4]
 8003b86:	e7d0      	b.n	8003b2a <makeResponse+0x32>
		if (subaddress == AT_CUSD) {
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d117      	bne.n	8003bbc <makeResponse+0xc4>
			if (d == 1) {
 8003b8c:	2901      	cmp	r1, #1
 8003b8e:	d104      	bne.n	8003b9a <makeResponse+0xa2>
				gprs.balanceReceived = false;
 8003b90:	2300      	movs	r3, #0
				rpiframe.frame.data = 1;
 8003b92:	8061      	strh	r1, [r4, #2]
				gprs.balanceRequered = true;
 8003b94:	7251      	strb	r1, [r2, #9]
				gprs.balanceReceived = false;
 8003b96:	7293      	strb	r3, [r2, #10]
 8003b98:	e7c7      	b.n	8003b2a <makeResponse+0x32>
			} else if (d == 2) {
 8003b9a:	2902      	cmp	r1, #2
 8003b9c:	d101      	bne.n	8003ba2 <makeResponse+0xaa>
				rpiframe.frame.data = gprs.balanceReceived;
 8003b9e:	7a93      	ldrb	r3, [r2, #10]
 8003ba0:	e7d4      	b.n	8003b4c <makeResponse+0x54>
				rpiframe.frame.data = round(gprs.balance * 256.0);
 8003ba2:	68d0      	ldr	r0, [r2, #12]
 8003ba4:	f7fc fc40 	bl	8000428 <__aeabi_f2d>
 8003ba8:	2200      	movs	r2, #0
 8003baa:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <makeResponse+0x13c>)
 8003bac:	f7fc fc90 	bl	80004d0 <__aeabi_dmul>
 8003bb0:	f002 fe26 	bl	8006800 <round>
 8003bb4:	f7fc ff4e 	bl	8000a54 <__aeabi_d2uiz>
		tmp = round(temp.out * 256.0);
 8003bb8:	8060      	strh	r0, [r4, #2]
 8003bba:	e7b6      	b.n	8003b2a <makeResponse+0x32>
		if (subaddress == AT_CPMS) {
 8003bbc:	2b19      	cmp	r3, #25
 8003bbe:	d124      	bne.n	8003c0a <makeResponse+0x112>
			rpiframe.frame.data = gprs.smsCount;
 8003bc0:	7c13      	ldrb	r3, [r2, #16]
 8003bc2:	e7c3      	b.n	8003b4c <makeResponse+0x54>
				RPi_UART.pointer = gprs.at[AT_CMGR].args;
 8003bc4:	f8d2 317c 	ldr.w	r3, [r2, #380]	; 0x17c
 8003bc8:	e7da      	b.n	8003b80 <makeResponse+0x88>
		tmp = round(adc.v[rpiframe.frame.address >> 8 & 0x0f] * 256.0);
 8003bca:	4a1b      	ldr	r2, [pc, #108]	; (8003c38 <makeResponse+0x140>)
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003bd4:	6c58      	ldr	r0, [r3, #68]	; 0x44
		tmp = round(temp.out * 256.0);
 8003bd6:	f7fc fc27 	bl	8000428 <__aeabi_f2d>
 8003bda:	2200      	movs	r2, #0
 8003bdc:	4b15      	ldr	r3, [pc, #84]	; (8003c34 <makeResponse+0x13c>)
 8003bde:	f7fc fc77 	bl	80004d0 <__aeabi_dmul>
 8003be2:	f002 fe0d 	bl	8006800 <round>
 8003be6:	f7fc ff0d 	bl	8000a04 <__aeabi_d2iz>
 8003bea:	e7e5      	b.n	8003bb8 <makeResponse+0xc0>
		if (subaddress == 0)
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d19c      	bne.n	8003b2a <makeResponse+0x32>
			rpiframe.frame.data = ot.timeout;
 8003bf0:	4b0d      	ldr	r3, [pc, #52]	; (8003c28 <makeResponse+0x130>)
 8003bf2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003bf6:	e7a9      	b.n	8003b4c <makeResponse+0x54>
		rpiframe.frame.data = HWID & 0xFFFF;
 8003bf8:	8061      	strh	r1, [r4, #2]
 8003bfa:	e796      	b.n	8003b2a <makeResponse+0x32>
		OTCommon.targetTemp = rpiframe.frame.data;
 8003bfc:	8862      	ldrh	r2, [r4, #2]
 8003bfe:	4b0f      	ldr	r3, [pc, #60]	; (8003c3c <makeResponse+0x144>)
 8003c00:	801a      	strh	r2, [r3, #0]
 8003c02:	e792      	b.n	8003b2a <makeResponse+0x32>
		tmp = round(temp.out * 256.0);
 8003c04:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <makeResponse+0x148>)
 8003c06:	6858      	ldr	r0, [r3, #4]
 8003c08:	e7e5      	b.n	8003bd6 <makeResponse+0xde>
		if (subaddress == AT_CMGR) {
 8003c0a:	2b18      	cmp	r3, #24
 8003c0c:	d18d      	bne.n	8003b2a <makeResponse+0x32>
			if (d != 0) {
 8003c0e:	2900      	cmp	r1, #0
 8003c10:	d0d8      	beq.n	8003bc4 <makeResponse+0xcc>
				gprs.smsToRead = d;
 8003c12:	7451      	strb	r1, [r2, #17]
 8003c14:	e789      	b.n	8003b2a <makeResponse+0x32>
 8003c16:	bf00      	nop
 8003c18:	08010004 	.word	0x08010004
 8003c1c:	20000244 	.word	0x20000244
 8003c20:	200005e0 	.word	0x200005e0
 8003c24:	40011000 	.word	0x40011000
 8003c28:	200017ac 	.word	0x200017ac
 8003c2c:	20001a68 	.word	0x20001a68
 8003c30:	200006a4 	.word	0x200006a4
 8003c34:	40700000 	.word	0x40700000
 8003c38:	2000158c 	.word	0x2000158c
 8003c3c:	2000031c 	.word	0x2000031c
 8003c40:	20000590 	.word	0x20000590

08003c44 <RPiRoute>:
void RPiRoute(void) {
 8003c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!RPi_UART.transmitRequered) {
 8003c46:	4c2d      	ldr	r4, [pc, #180]	; (8003cfc <RPiRoute+0xb8>)
 8003c48:	7821      	ldrb	r1, [r4, #0]
 8003c4a:	bbc1      	cbnz	r1, 8003cbe <RPiRoute+0x7a>
 8003c4c:	460a      	mov	r2, r1
void RPiRoute(void) {
 8003c4e:	460e      	mov	r6, r1
 8003c50:	f894 e001 	ldrb.w	lr, [r4, #1]
					rpiframe.raw[k] = RPi_UART.rx_buff[
 8003c54:	4f2a      	ldr	r7, [pc, #168]	; (8003d00 <RPiRoute+0xbc>)
void RPiRoute(void) {
 8003c56:	4613      	mov	r3, r2
 8003c58:	2500      	movs	r5, #0
 8003c5a:	f102 0c04 	add.w	ip, r2, #4
						((i + j) > RPI_RX_BUFFER_SIZE - 1) ?
 8003c5e:	4618      	mov	r0, r3
								(i + j - RPI_RX_BUFFER_SIZE) : (i + j)];
 8003c60:	2b3b      	cmp	r3, #59	; 0x3b
 8003c62:	bfc8      	it	gt
 8003c64:	f1a3 003c 	subgt.w	r0, r3, #60	; 0x3c
				crc_ += RPi_UART.rx_buff[
 8003c68:	4420      	add	r0, r4
 8003c6a:	7bc0      	ldrb	r0, [r0, #15]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	4405      	add	r5, r0
			for (int j = 0; j < 4; j++) {
 8003c70:	4563      	cmp	r3, ip
				crc_ += RPi_UART.rx_buff[
 8003c72:	b2ed      	uxtb	r5, r5
			for (int j = 0; j < 4; j++) {
 8003c74:	d1f3      	bne.n	8003c5e <RPiRoute+0x1a>
									(i + 4 - RPI_RX_BUFFER_SIZE) : (i + 4)]
 8003c76:	2a37      	cmp	r2, #55	; 0x37
 8003c78:	bfc8      	it	gt
 8003c7a:	f1a2 0338 	subgt.w	r3, r2, #56	; 0x38
					== RPi_UART.rx_buff[
 8003c7e:	4423      	add	r3, r4
			if (crc_
 8003c80:	7bdb      	ldrb	r3, [r3, #15]
 8003c82:	42ab      	cmp	r3, r5
 8003c84:	d115      	bne.n	8003cb2 <RPiRoute+0x6e>
					&& RPi_UART.rx_buff[i] != 0) {
 8003c86:	18a3      	adds	r3, r4, r2
 8003c88:	7bdb      	ldrb	r3, [r3, #15]
 8003c8a:	b193      	cbz	r3, 8003cb2 <RPiRoute+0x6e>
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	1d50      	adds	r0, r2, #5
					rpiframe.raw[k] = RPi_UART.rx_buff[
 8003c90:	1abd      	subs	r5, r7, r2
							((i + k) > RPI_RX_BUFFER_SIZE - 1) ?
 8003c92:	4619      	mov	r1, r3
									(i + k - RPI_RX_BUFFER_SIZE) : (i + k)];
 8003c94:	2b3b      	cmp	r3, #59	; 0x3b
 8003c96:	bfc8      	it	gt
 8003c98:	f1a3 013c 	subgt.w	r1, r3, #60	; 0x3c
					rpiframe.raw[k] = RPi_UART.rx_buff[
 8003c9c:	4421      	add	r1, r4
 8003c9e:	f891 e00f 	ldrb.w	lr, [r1, #15]
									(i + k - RPI_RX_BUFFER_SIZE) : (i + k)] = 0;
 8003ca2:	73ce      	strb	r6, [r1, #15]
					rpiframe.raw[k] = RPi_UART.rx_buff[
 8003ca4:	f805 e003 	strb.w	lr, [r5, r3]
 8003ca8:	3301      	adds	r3, #1
				for (int k = 0; k < 5; k++) {
 8003caa:	4283      	cmp	r3, r0
 8003cac:	d1f1      	bne.n	8003c92 <RPiRoute+0x4e>
 8003cae:	2101      	movs	r1, #1
				RPi_UART.crcChecked = true;
 8003cb0:	468e      	mov	lr, r1
		for (int i = 0; i < RPI_RX_BUFFER_SIZE; i++) {
 8003cb2:	3201      	adds	r2, #1
 8003cb4:	2a3c      	cmp	r2, #60	; 0x3c
 8003cb6:	d1ce      	bne.n	8003c56 <RPiRoute+0x12>
 8003cb8:	b109      	cbz	r1, 8003cbe <RPiRoute+0x7a>
 8003cba:	f884 e001 	strb.w	lr, [r4, #1]
	if (RPi_UART.crcChecked)
 8003cbe:	7863      	ldrb	r3, [r4, #1]
 8003cc0:	b10b      	cbz	r3, 8003cc6 <RPiRoute+0x82>
		makeResponse();
 8003cc2:	f7ff ff19 	bl	8003af8 <makeResponse>
	if (RPi_UART.transmitRequered) {
 8003cc6:	7823      	ldrb	r3, [r4, #0]
 8003cc8:	b14b      	cbz	r3, 8003cde <RPiRoute+0x9a>
		if (RPi_UART.len < 0) {
 8003cca:	6863      	ldr	r3, [r4, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	da07      	bge.n	8003ce0 <RPiRoute+0x9c>
			HAL_UART_Transmit_DMA(&huart3, RPi_UART.tx_buff, RPI_BUFFER_SIZE);
 8003cd0:	2205      	movs	r2, #5
 8003cd2:	490c      	ldr	r1, [pc, #48]	; (8003d04 <RPiRoute+0xc0>)
 8003cd4:	480c      	ldr	r0, [pc, #48]	; (8003d08 <RPiRoute+0xc4>)
 8003cd6:	f7fe ffd1 	bl	8002c7c <HAL_UART_Transmit_DMA>
		RPi_UART.transmitRequered = false;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	7023      	strb	r3, [r4, #0]
 8003cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_UART_Transmit_DMA(&huart3, RPi_UART.pointer,
 8003ce0:	68a5      	ldr	r5, [r4, #8]
					strlen(RPi_UART.pointer));
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	f7fc fa34 	bl	8000150 <strlen>
			HAL_UART_Transmit_DMA(&huart3, RPi_UART.pointer,
 8003ce8:	4629      	mov	r1, r5
 8003cea:	b282      	uxth	r2, r0
 8003cec:	4806      	ldr	r0, [pc, #24]	; (8003d08 <RPiRoute+0xc4>)
 8003cee:	f7fe ffc5 	bl	8002c7c <HAL_UART_Transmit_DMA>
			RPi_UART.len = -1;
 8003cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf6:	6063      	str	r3, [r4, #4]
 8003cf8:	e7ef      	b.n	8003cda <RPiRoute+0x96>
 8003cfa:	bf00      	nop
 8003cfc:	200005e0 	.word	0x200005e0
 8003d00:	20000244 	.word	0x20000244
 8003d04:	2000062b 	.word	0x2000062b
 8003d08:	200003c4 	.word	0x200003c4

08003d0c <RPiRXRoute>:
}
void RPiRXRoute(void) {
	HAL_UART_Receive_DMA(&huart3, RPi_UART.rx_buff, RPI_RX_BUFFER_SIZE);
 8003d0c:	223c      	movs	r2, #60	; 0x3c
 8003d0e:	4902      	ldr	r1, [pc, #8]	; (8003d18 <RPiRXRoute+0xc>)
 8003d10:	4802      	ldr	r0, [pc, #8]	; (8003d1c <RPiRXRoute+0x10>)
 8003d12:	f7fe bfed 	b.w	8002cf0 <HAL_UART_Receive_DMA>
 8003d16:	bf00      	nop
 8003d18:	200005ef 	.word	0x200005ef
 8003d1c:	200003c4 	.word	0x200003c4

08003d20 <HAL_TIM_PeriodElapsedCallback>:
 HAL_SPI_Receive_IT(&hspi2, RPi_SPI.rx_buff, 3);

 }
 }*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM4) //check if the interrupt comes from TIM4
 8003d20:	6803      	ldr	r3, [r0, #0]
 8003d22:	4a07      	ldr	r2, [pc, #28]	; (8003d40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d104      	bne.n	8003d32 <HAL_TIM_PeriodElapsedCallback+0x12>
	{
		micros++;
 8003d28:	4a06      	ldr	r2, [pc, #24]	; (8003d44 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003d2a:	6813      	ldr	r3, [r2, #0]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	6013      	str	r3, [r2, #0]
 8003d30:	4770      	bx	lr
	}
	if (htim->Instance == TIM2) //check if the interrupt comes from TIM1
 8003d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
	{
		rised = true;
 8003d36:	bf02      	ittt	eq
 8003d38:	2201      	moveq	r2, #1
 8003d3a:	4b03      	ldreq	r3, [pc, #12]	; (8003d48 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003d3c:	701a      	strbeq	r2, [r3, #0]
 8003d3e:	4770      	bx	lr
 8003d40:	40000800 	.word	0x40000800
 8003d44:	20001710 	.word	0x20001710
 8003d48:	20000242 	.word	0x20000242

08003d4c <HAL_TIM_IC_CaptureCallback>:
		//stateChanged=true;
		//readResponseInProgress = false;
	}
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) //check if the interrupt comes from TIM1
 8003d4e:	6803      	ldr	r3, [r0, #0]
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003d50:	4605      	mov	r5, r0
	if (htim->Instance == TIM2) //check if the interrupt comes from TIM1
 8003d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d56:	d127      	bne.n	8003da8 <HAL_TIM_IC_CaptureCallback+0x5c>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003d58:	7f06      	ldrb	r6, [r0, #28]
 8003d5a:	4c14      	ldr	r4, [pc, #80]	; (8003dac <HAL_TIM_IC_CaptureCallback+0x60>)
 8003d5c:	2e01      	cmp	r6, #1
 8003d5e:	d111      	bne.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x38>
			risedCount = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //TIM2->CCR1;
 8003d60:	2100      	movs	r1, #0
 8003d62:	f7fe fbb4 	bl	80024ce <HAL_TIM_ReadCapturedValue>
 8003d66:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <HAL_TIM_IC_CaptureCallback+0x64>)
			//HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
			rised = true;
			//stateChanged = true;
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003d68:	2100      	movs	r1, #0
			risedCount = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //TIM2->CCR1;
 8003d6a:	6018      	str	r0, [r3, #0]
			rised = true;
 8003d6c:	4b11      	ldr	r3, [pc, #68]	; (8003db4 <HAL_TIM_IC_CaptureCallback+0x68>)
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003d6e:	4628      	mov	r0, r5
			rised = true;
 8003d70:	701e      	strb	r6, [r3, #0]
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003d72:	6827      	ldr	r7, [r4, #0]
 8003d74:	f7fe fbab 	bl	80024ce <HAL_TIM_ReadCapturedValue>
 8003d78:	4b0f      	ldr	r3, [pc, #60]	; (8003db8 <HAL_TIM_IC_CaptureCallback+0x6c>)
			rf[swIndex] = 1;
 8003d7a:	4a10      	ldr	r2, [pc, #64]	; (8003dbc <HAL_TIM_IC_CaptureCallback+0x70>)
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003d7c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
			rf[swIndex] = 1;
 8003d80:	6823      	ldr	r3, [r4, #0]
 8003d82:	54d6      	strb	r6, [r2, r3]
			//arrF[swIndex] = 0;
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003d84:	7f2b      	ldrb	r3, [r5, #28]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d10b      	bne.n	8003da2 <HAL_TIM_IC_CaptureCallback+0x56>
			//stateChanged = true;
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003d8a:	2104      	movs	r1, #4
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	6826      	ldr	r6, [r4, #0]
 8003d90:	f7fe fb9d 	bl	80024ce <HAL_TIM_ReadCapturedValue>
			rf[swIndex] = 0;
 8003d94:	2100      	movs	r1, #0
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003d96:	4b08      	ldr	r3, [pc, #32]	; (8003db8 <HAL_TIM_IC_CaptureCallback+0x6c>)
			rf[swIndex] = 0;
 8003d98:	4a08      	ldr	r2, [pc, #32]	; (8003dbc <HAL_TIM_IC_CaptureCallback+0x70>)
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003d9a:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
			rf[swIndex] = 0;
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	54d1      	strb	r1, [r2, r3]
			//arrR[swIndex] = 0;
		}
		swIndex++;
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	3301      	adds	r3, #1
 8003da6:	6023      	str	r3, [r4, #0]
 8003da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003daa:	bf00      	nop
 8003dac:	2000024c 	.word	0x2000024c
 8003db0:	20001548 	.word	0x20001548
 8003db4:	20000242 	.word	0x20000242
 8003db8:	20001610 	.word	0x20001610
 8003dbc:	20000261 	.word	0x20000261

08003dc0 <HAL_UART_RxCpltCallback>:
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	if (huart->Instance == USART3)
 8003dc0:	6802      	ldr	r2, [r0, #0]
 8003dc2:	4b08      	ldr	r3, [pc, #32]	; (8003de4 <HAL_UART_RxCpltCallback+0x24>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003dc4:	b510      	push	{r4, lr}
	if (huart->Instance == USART3)
 8003dc6:	429a      	cmp	r2, r3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003dc8:	4604      	mov	r4, r0
	if (huart->Instance == USART3)
 8003dca:	d101      	bne.n	8003dd0 <HAL_UART_RxCpltCallback+0x10>
		RPiRXRoute();
 8003dcc:	f7ff ff9e 	bl	8003d0c <RPiRXRoute>
	if (huart->Instance == USART1)
 8003dd0:	6822      	ldr	r2, [r4, #0]
 8003dd2:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <HAL_UART_RxCpltCallback+0x28>)
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d103      	bne.n	8003de0 <HAL_UART_RxCpltCallback+0x20>
		checkUpdate();
}
 8003dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		checkUpdate();
 8003ddc:	f7ff bca6 	b.w	800372c <checkUpdate>
 8003de0:	bd10      	pop	{r4, pc}
 8003de2:	bf00      	nop
 8003de4:	40004800 	.word	0x40004800
 8003de8:	40013800 	.word	0x40013800

08003dec <HAL_SYSTICK_Callback>:
//void HAL_DMA

void HAL_SYSTICK_Callback(void) {
 8003dec:	b508      	push	{r3, lr}
//		  gprs.transmitRequered = true;
//		}
//	}
	//strstr( gprs.RX, "in" );
	//if(index>=0)
	checkAT();
 8003dee:	f7ff fce7 	bl	80037c0 <checkAT>
	if (HAL_GetTick() % 5000 == 0)
 8003df2:	f7fd f93f 	bl	8001074 <HAL_GetTick>
 8003df6:	f241 3388 	movw	r3, #5000	; 0x1388
 8003dfa:	fbb0 f2f3 	udiv	r2, r0, r3
 8003dfe:	fb02 0013 	mls	r0, r2, r3, r0
 8003e02:	b908      	cbnz	r0, 8003e08 <HAL_SYSTICK_Callback+0x1c>
		OWTick();
 8003e04:	f7ff fac0 	bl	8003388 <OWTick>
	if (HAL_GetTick() % 300 == 0 && ot.complete) {
 8003e08:	f7fd f934 	bl	8001074 <HAL_GetTick>
 8003e0c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003e10:	fbb0 f2f3 	udiv	r2, r0, r3
 8003e14:	fb02 0013 	mls	r0, r2, r3, r0
 8003e18:	b938      	cbnz	r0, 8003e2a <HAL_SYSTICK_Callback+0x3e>
 8003e1a:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <HAL_SYSTICK_Callback+0x40>)
 8003e1c:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8003e20:	b11a      	cbz	r2, 8003e2a <HAL_SYSTICK_Callback+0x3e>
		ot.complete = false;
 8003e22:	f883 006a 	strb.w	r0, [r3, #106]	; 0x6a
		ot.busy = false;
 8003e26:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
 8003e2a:	bd08      	pop	{r3, pc}
 8003e2c:	200017ac 	.word	0x200017ac

08003e30 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e30:	2301      	movs	r3, #1
{
 8003e32:	b510      	push	{r4, lr}
 8003e34:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e36:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003e38:	2310      	movs	r3, #16
 8003e3a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003e3c:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003e3e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003e40:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003e42:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e46:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003e48:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e4a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003e4c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e4e:	f7fd fea9 	bl	8001ba4 <HAL_RCC_OscConfig>
 8003e52:	b100      	cbz	r0, 8003e56 <SystemClock_Config+0x26>
 8003e54:	e7fe      	b.n	8003e54 <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e56:	230f      	movs	r3, #15
 8003e58:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e5e:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e60:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e62:	4621      	mov	r1, r4
 8003e64:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e66:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e68:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e6a:	f7fe f863 	bl	8001f34 <HAL_RCC_ClockConfig>
 8003e6e:	b100      	cbz	r0, 8003e72 <SystemClock_Config+0x42>
 8003e70:	e7fe      	b.n	8003e70 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003e72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e76:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003e78:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003e7a:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e7c:	f7fe f924 	bl	80020c8 <HAL_RCCEx_PeriphCLKConfig>
 8003e80:	4604      	mov	r4, r0
 8003e82:	b100      	cbz	r0, 8003e86 <SystemClock_Config+0x56>
 8003e84:	e7fe      	b.n	8003e84 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003e86:	f7fe f8f9 	bl	800207c <HAL_RCC_GetHCLKFreq>
 8003e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e8e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003e92:	f7fd fba9 	bl	80015e8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003e96:	2004      	movs	r0, #4
 8003e98:	f7fd fbbc 	bl	8001614 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003e9c:	4622      	mov	r2, r4
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ea4:	f7fd fb60 	bl	8001568 <HAL_NVIC_SetPriority>
}
 8003ea8:	b014      	add	sp, #80	; 0x50
 8003eaa:	bd10      	pop	{r4, pc}

08003eac <main>:
{
 8003eac:	b500      	push	{lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eae:	4c9e      	ldr	r4, [pc, #632]	; (8004128 <main+0x27c>)
{
 8003eb0:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 8003eb2:	f7fd f8c1 	bl	8001038 <HAL_Init>
  SystemClock_Config();
 8003eb6:	f7ff ffbb 	bl	8003e30 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eba:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8003ebc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ebe:	f043 0310 	orr.w	r3, r3, #16
 8003ec2:	61a3      	str	r3, [r4, #24]
 8003ec4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8003ec6:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ec8:	f003 0310 	and.w	r3, r3, #16
 8003ecc:	9302      	str	r3, [sp, #8]
 8003ece:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed0:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8003ed2:	4896      	ldr	r0, [pc, #600]	; (800412c <main+0x280>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed4:	f043 0304 	orr.w	r3, r3, #4
 8003ed8:	61a3      	str	r3, [r4, #24]
 8003eda:	69a3      	ldr	r3, [r4, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS1_GPIO_Port, NSS1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003edc:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ede:	f003 0304 	and.w	r3, r3, #4
 8003ee2:	9303      	str	r3, [sp, #12]
 8003ee4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ee6:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee8:	2602      	movs	r6, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eea:	f043 0308 	orr.w	r3, r3, #8
 8003eee:	61a3      	str	r3, [r4, #24]
 8003ef0:	69a3      	ldr	r3, [r4, #24]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	9304      	str	r3, [sp, #16]
 8003ef8:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003efa:	69a3      	ldr	r3, [r4, #24]
 8003efc:	f043 0320 	orr.w	r3, r3, #32
 8003f00:	61a3      	str	r3, [r4, #24]
 8003f02:	69a3      	ldr	r3, [r4, #24]
 8003f04:	f003 0320 	and.w	r3, r3, #32
 8003f08:	9305      	str	r3, [sp, #20]
 8003f0a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8003f0c:	f7fd fdc0 	bl	8001a90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OT_RXO_GPIO_Port, OT_RXO_Pin, GPIO_PIN_RESET);
 8003f10:	2200      	movs	r2, #0
 8003f12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f16:	4886      	ldr	r0, [pc, #536]	; (8004130 <main+0x284>)
 8003f18:	f7fd fdba 	bl	8001a90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(NSS1_GPIO_Port, NSS1_Pin, GPIO_PIN_RESET);
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2104      	movs	r1, #4
 8003f20:	4884      	ldr	r0, [pc, #528]	; (8004134 <main+0x288>)
 8003f22:	f7fd fdb5 	bl	8001a90 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003f26:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8003f28:	a90c      	add	r1, sp, #48	; 0x30
 8003f2a:	4880      	ldr	r0, [pc, #512]	; (800412c <main+0x280>)
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003f2c:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f2e:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f30:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8003f32:	f7fd fccd 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OT_RXO_Pin */
  GPIO_InitStruct.Pin = OT_RXO_Pin;
 8003f36:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OT_RXO_GPIO_Port, &GPIO_InitStruct);
 8003f3a:	a90c      	add	r1, sp, #48	; 0x30
 8003f3c:	487c      	ldr	r0, [pc, #496]	; (8004130 <main+0x284>)
  GPIO_InitStruct.Pin = OT_RXO_Pin;
 8003f3e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f40:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f42:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(OT_RXO_GPIO_Port, &GPIO_InitStruct);
 8003f44:	f7fd fcc4 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS1_Pin */
  GPIO_InitStruct.Pin = NSS1_Pin;
 8003f48:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(NSS1_GPIO_Port, &GPIO_InitStruct);
 8003f4a:	a90c      	add	r1, sp, #48	; 0x30
 8003f4c:	4879      	ldr	r0, [pc, #484]	; (8004134 <main+0x288>)
  GPIO_InitStruct.Pin = NSS1_Pin;
 8003f4e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f50:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f52:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(NSS1_GPIO_Port, &GPIO_InitStruct);
 8003f54:	f7fd fcbc 	bl	80018d0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003f58:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f5a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003f5c:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f5e:	432b      	orrs	r3, r5
 8003f60:	6163      	str	r3, [r4, #20]
 8003f62:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003f64:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f66:	402b      	ands	r3, r5
 8003f68:	9301      	str	r3, [sp, #4]
 8003f6a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003f6c:	f7fd fafc 	bl	8001568 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003f70:	200c      	movs	r0, #12
 8003f72:	f7fd fb2d 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003f76:	2200      	movs	r2, #0
 8003f78:	200d      	movs	r0, #13
 8003f7a:	4611      	mov	r1, r2
 8003f7c:	f7fd faf4 	bl	8001568 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003f80:	200d      	movs	r0, #13
 8003f82:	f7fd fb25 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003f86:	2200      	movs	r2, #0
 8003f88:	200e      	movs	r0, #14
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	f7fd faec 	bl	8001568 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003f90:	200e      	movs	r0, #14
 8003f92:	f7fd fb1d 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003f96:	2200      	movs	r2, #0
 8003f98:	200f      	movs	r0, #15
 8003f9a:	4611      	mov	r1, r2
 8003f9c:	f7fd fae4 	bl	8001568 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003fa0:	200f      	movs	r0, #15
 8003fa2:	f7fd fb15 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8003fa6:	4c64      	ldr	r4, [pc, #400]	; (8004138 <main+0x28c>)
 8003fa8:	4b64      	ldr	r3, [pc, #400]	; (800413c <main+0x290>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003faa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8003fae:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003fb0:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003fb2:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003fb4:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003fb6:	60e3      	str	r3, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003fb8:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fba:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fbc:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003fbe:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003fc0:	f7fd f9b4 	bl	800132c <HAL_ADC_Init>
 8003fc4:	b100      	cbz	r0, 8003fc8 <main+0x11c>
 8003fc6:	e7fe      	b.n	8003fc6 <main+0x11a>
  sConfig.Channel = ADC_CHANNEL_0;
 8003fc8:	900c      	str	r0, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003fca:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fcc:	a90c      	add	r1, sp, #48	; 0x30
 8003fce:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003fd0:	950d      	str	r5, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fd2:	f7fd f86b 	bl	80010ac <HAL_ADC_ConfigChannel>
 8003fd6:	b100      	cbz	r0, 8003fda <main+0x12e>
 8003fd8:	e7fe      	b.n	8003fd8 <main+0x12c>
  hcan.Init.Prescaler = 16;
 8003fda:	2610      	movs	r6, #16
  hcan.Instance = CAN1;
 8003fdc:	4b58      	ldr	r3, [pc, #352]	; (8004140 <main+0x294>)
  hcan.Init.Prescaler = 16;
 8003fde:	4a59      	ldr	r2, [pc, #356]	; (8004144 <main+0x298>)
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003fe0:	6098      	str	r0, [r3, #8]
  hcan.Init.SJW = CAN_SJW_1TQ;
 8003fe2:	60d8      	str	r0, [r3, #12]
  hcan.Init.BS1 = CAN_BS1_1TQ;
 8003fe4:	6118      	str	r0, [r3, #16]
  hcan.Init.BS2 = CAN_BS2_1TQ;
 8003fe6:	6158      	str	r0, [r3, #20]
  hcan.Init.TTCM = DISABLE;
 8003fe8:	6198      	str	r0, [r3, #24]
  hcan.Init.ABOM = DISABLE;
 8003fea:	61d8      	str	r0, [r3, #28]
  hcan.Init.AWUM = DISABLE;
 8003fec:	6218      	str	r0, [r3, #32]
  hcan.Init.NART = DISABLE;
 8003fee:	6258      	str	r0, [r3, #36]	; 0x24
  hcan.Init.RFLM = DISABLE;
 8003ff0:	6298      	str	r0, [r3, #40]	; 0x28
  hcan.Init.TXFP = DISABLE;
 8003ff2:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003ff4:	4618      	mov	r0, r3
  hcan.Init.Prescaler = 16;
 8003ff6:	e883 0044 	stmia.w	r3, {r2, r6}
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003ffa:	f7fd fa17 	bl	800142c <HAL_CAN_Init>
 8003ffe:	b100      	cbz	r0, 8004002 <main+0x156>
 8004000:	e7fe      	b.n	8004000 <main+0x154>
  hi2c1.Instance = I2C1;
 8004002:	4b51      	ldr	r3, [pc, #324]	; (8004148 <main+0x29c>)
  hi2c1.Init.ClockSpeed = 100000;
 8004004:	4a51      	ldr	r2, [pc, #324]	; (800414c <main+0x2a0>)
 8004006:	4d52      	ldr	r5, [pc, #328]	; (8004150 <main+0x2a4>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004008:	6098      	str	r0, [r3, #8]
  hi2c1.Init.ClockSpeed = 100000;
 800400a:	e883 0024 	stmia.w	r3, {r2, r5}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800400e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8004012:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004014:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004016:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004018:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800401a:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800401c:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800401e:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004020:	f7fd fd40 	bl	8001aa4 <HAL_I2C_Init>
 8004024:	b100      	cbz	r0, 8004028 <main+0x17c>
 8004026:	e7fe      	b.n	8004026 <main+0x17a>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004028:	f44f 7482 	mov.w	r4, #260	; 0x104
  hspi1.Instance = SPI1;
 800402c:	4b49      	ldr	r3, [pc, #292]	; (8004154 <main+0x2a8>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800402e:	4a4a      	ldr	r2, [pc, #296]	; (8004158 <main+0x2ac>)
  hspi1.Init.CRCPolynomial = 10;
 8004030:	250a      	movs	r5, #10
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004032:	e883 0014 	stmia.w	r3, {r2, r4}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004036:	f44f 7200 	mov.w	r2, #512	; 0x200
 800403a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800403c:	2228      	movs	r2, #40	; 0x28
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800403e:	6098      	str	r0, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004040:	60d8      	str	r0, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004042:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004044:	6158      	str	r0, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004046:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004048:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800404a:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800404c:	4618      	mov	r0, r3
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800404e:	61da      	str	r2, [r3, #28]
  hspi1.Init.CRCPolynomial = 10;
 8004050:	62dd      	str	r5, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004052:	f7fe f923 	bl	800229c <HAL_SPI_Init>
 8004056:	b100      	cbz	r0, 800405a <main+0x1ae>
 8004058:	e7fe      	b.n	8004058 <main+0x1ac>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800405a:	2420      	movs	r4, #32
  hspi2.Instance = SPI2;
 800405c:	4b3f      	ldr	r3, [pc, #252]	; (800415c <main+0x2b0>)
 800405e:	4a40      	ldr	r2, [pc, #256]	; (8004160 <main+0x2b4>)
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8004060:	6058      	str	r0, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004062:	6098      	str	r0, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004064:	60d8      	str	r0, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004066:	6118      	str	r0, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004068:	6158      	str	r0, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800406a:	6198      	str	r0, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800406c:	6218      	str	r0, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800406e:	6258      	str	r0, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004070:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004072:	4618      	mov	r0, r3
  hspi2.Instance = SPI2;
 8004074:	601a      	str	r2, [r3, #0]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004076:	61dc      	str	r4, [r3, #28]
  hspi2.Init.CRCPolynomial = 10;
 8004078:	62dd      	str	r5, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800407a:	f7fe f90f 	bl	800229c <HAL_SPI_Init>
 800407e:	b100      	cbz	r0, 8004082 <main+0x1d6>
 8004080:	e7fe      	b.n	8004080 <main+0x1d4>
  huart1.Init.BaudRate = 9600;
 8004082:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004086:	250c      	movs	r5, #12
  huart1.Instance = USART1;
 8004088:	4b36      	ldr	r3, [pc, #216]	; (8004164 <main+0x2b8>)
  huart1.Init.BaudRate = 9600;
 800408a:	4937      	ldr	r1, [pc, #220]	; (8004168 <main+0x2bc>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800408c:	6098      	str	r0, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800408e:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004090:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004092:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004094:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004096:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 9600;
 8004098:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800409c:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800409e:	f7fe fd63 	bl	8002b68 <HAL_UART_Init>
 80040a2:	b100      	cbz	r0, 80040a6 <main+0x1fa>
 80040a4:	e7fe      	b.n	80040a4 <main+0x1f8>
  huart2.Init.BaudRate = 115200;
 80040a6:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart2.Instance = USART2;
 80040aa:	4b30      	ldr	r3, [pc, #192]	; (800416c <main+0x2c0>)
  huart2.Init.BaudRate = 115200;
 80040ac:	4a30      	ldr	r2, [pc, #192]	; (8004170 <main+0x2c4>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80040ae:	6098      	str	r0, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80040b0:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80040b2:	6118      	str	r0, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040b4:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80040b6:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80040b8:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80040ba:	e883 0044 	stmia.w	r3, {r2, r6}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80040be:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80040c0:	f7fe fd52 	bl	8002b68 <HAL_UART_Init>
 80040c4:	b100      	cbz	r0, 80040c8 <main+0x21c>
 80040c6:	e7fe      	b.n	80040c6 <main+0x21a>
  huart3.Instance = USART3;
 80040c8:	4b2a      	ldr	r3, [pc, #168]	; (8004174 <main+0x2c8>)
 80040ca:	4a2b      	ldr	r2, [pc, #172]	; (8004178 <main+0x2cc>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80040cc:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80040ce:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80040d0:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040d2:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80040d4:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80040d6:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 80040d8:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
 80040dc:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80040de:	f7fe fd43 	bl	8002b68 <HAL_UART_Init>
 80040e2:	b100      	cbz	r0, 80040e6 <main+0x23a>
 80040e4:	e7fe      	b.n	80040e4 <main+0x238>
  htim4.Instance = TIM4;
 80040e6:	4b25      	ldr	r3, [pc, #148]	; (800417c <main+0x2d0>)
 80040e8:	4a25      	ldr	r2, [pc, #148]	; (8004180 <main+0x2d4>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ea:	6098      	str	r0, [r3, #8]
  htim4.Init.Prescaler = 32;
 80040ec:	e883 0014 	stmia.w	r3, {r2, r4}
  htim4.Init.Period = 65000;
 80040f0:	f64f 52e8 	movw	r2, #65000	; 0xfde8
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040f4:	6118      	str	r0, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040f6:	6198      	str	r0, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80040f8:	4618      	mov	r0, r3
  htim4.Init.Period = 65000;
 80040fa:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80040fc:	f7fe fae8 	bl	80026d0 <HAL_TIM_Base_Init>
 8004100:	b100      	cbz	r0, 8004104 <main+0x258>
 8004102:	e7fe      	b.n	8004102 <main+0x256>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004104:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004108:	a90c      	add	r1, sp, #48	; 0x30
 800410a:	481c      	ldr	r0, [pc, #112]	; (800417c <main+0x2d0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800410c:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800410e:	f7fe f925 	bl	800235c <HAL_TIM_ConfigClockSource>
 8004112:	b100      	cbz	r0, 8004116 <main+0x26a>
 8004114:	e7fe      	b.n	8004114 <main+0x268>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004116:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004118:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800411a:	a908      	add	r1, sp, #32
 800411c:	4817      	ldr	r0, [pc, #92]	; (800417c <main+0x2d0>)
 800411e:	f7fe fc2b 	bl	8002978 <HAL_TIMEx_MasterConfigSynchronization>
 8004122:	b378      	cbz	r0, 8004184 <main+0x2d8>
 8004124:	e7fe      	b.n	8004124 <main+0x278>
 8004126:	bf00      	nop
 8004128:	40021000 	.word	0x40021000
 800412c:	40011000 	.word	0x40011000
 8004130:	40010800 	.word	0x40010800
 8004134:	40011400 	.word	0x40011400
 8004138:	20000674 	.word	0x20000674
 800413c:	40012400 	.word	0x40012400
 8004140:	2000054c 	.word	0x2000054c
 8004144:	40006400 	.word	0x40006400
 8004148:	20000404 	.word	0x20000404
 800414c:	40005400 	.word	0x40005400
 8004150:	000186a0 	.word	0x000186a0
 8004154:	20001714 	.word	0x20001714
 8004158:	40013000 	.word	0x40013000
 800415c:	200002c4 	.word	0x200002c4
 8004160:	40003800 	.word	0x40003800
 8004164:	2000154c 	.word	0x2000154c
 8004168:	40013800 	.word	0x40013800
 800416c:	20001a1c 	.word	0x20001a1c
 8004170:	40004400 	.word	0x40004400
 8004174:	200003c4 	.word	0x200003c4
 8004178:	40004800 	.word	0x40004800
 800417c:	20000328 	.word	0x20000328
 8004180:	40000800 	.word	0x40000800
  htim2.Init.Prescaler = 64000;
 8004184:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 8004188:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 800418c:	4c2a      	ldr	r4, [pc, #168]	; (8004238 <main+0x38c>)
  htim2.Init.Prescaler = 64000;
 800418e:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.Period = 900;
 8004192:	f44f 7361 	mov.w	r3, #900	; 0x384
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004196:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004198:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800419a:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800419c:	4620      	mov	r0, r4
  htim2.Init.Period = 900;
 800419e:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80041a0:	f7fe fa96 	bl	80026d0 <HAL_TIM_Base_Init>
 80041a4:	b100      	cbz	r0, 80041a8 <main+0x2fc>
 80041a6:	e7fe      	b.n	80041a6 <main+0x2fa>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80041a8:	a908      	add	r1, sp, #32
 80041aa:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041ac:	9508      	str	r5, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80041ae:	f7fe f8d5 	bl	800235c <HAL_TIM_ConfigClockSource>
 80041b2:	b100      	cbz	r0, 80041b6 <main+0x30a>
 80041b4:	e7fe      	b.n	80041b4 <main+0x308>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80041b6:	4620      	mov	r0, r4
 80041b8:	f7fe faa4 	bl	8002704 <HAL_TIM_IC_Init>
 80041bc:	b100      	cbz	r0, 80041c0 <main+0x314>
 80041be:	e7fe      	b.n	80041be <main+0x312>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041c0:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041c2:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80041c4:	a906      	add	r1, sp, #24
 80041c6:	4620      	mov	r0, r4
 80041c8:	f7fe fbd6 	bl	8002978 <HAL_TIMEx_MasterConfigSynchronization>
 80041cc:	4602      	mov	r2, r0
 80041ce:	b100      	cbz	r0, 80041d2 <main+0x326>
 80041d0:	e7fe      	b.n	80041d0 <main+0x324>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80041d2:	2301      	movs	r3, #1
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80041d4:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80041d6:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigIC.ICFilter = 0;
 80041d8:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80041da:	a90c      	add	r1, sp, #48	; 0x30
 80041dc:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80041de:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80041e0:	f7fe fad4 	bl	800278c <HAL_TIM_IC_ConfigChannel>
 80041e4:	b100      	cbz	r0, 80041e8 <main+0x33c>
 80041e6:	e7fe      	b.n	80041e6 <main+0x33a>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80041e8:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80041ea:	2204      	movs	r2, #4
 80041ec:	a90c      	add	r1, sp, #48	; 0x30
 80041ee:	4620      	mov	r0, r4
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80041f0:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80041f2:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80041f4:	f7fe faca 	bl	800278c <HAL_TIM_IC_ConfigChannel>
 80041f8:	b100      	cbz	r0, 80041fc <main+0x350>
 80041fa:	e7fe      	b.n	80041fa <main+0x34e>
	micros = 0;
 80041fc:	4b0f      	ldr	r3, [pc, #60]	; (800423c <main+0x390>)
 80041fe:	6018      	str	r0, [r3, #0]
	initADC();
 8004200:	f7ff f978 	bl	80034f4 <initADC>
	RPiInit();
 8004204:	f7ff fc62 	bl	8003acc <RPiInit>
	OWInit();
 8004208:	f7ff f8b4 	bl	8003374 <OWInit>
	initAT();
 800420c:	f7ff f9f8 	bl	8003600 <initAT>
	initOT();
 8004210:	f7fe ff04 	bl	800301c <initOT>
	activateBoiler();
 8004214:	f7fe ff26 	bl	8003064 <activateBoiler>
	HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8004218:	2140      	movs	r1, #64	; 0x40
 800421a:	4809      	ldr	r0, [pc, #36]	; (8004240 <main+0x394>)
 800421c:	f7fd fc3d 	bl	8001a9a <HAL_GPIO_TogglePin>
		sendQueue();
 8004220:	f7ff fc00 	bl	8003a24 <sendQueue>
		OWRoute();
 8004224:	f7ff f958 	bl	80034d8 <OWRoute>
		RPiRoute();
 8004228:	f7ff fd0c 	bl	8003c44 <RPiRoute>
		routeADC();
 800422c:	f7ff f98c 	bl	8003548 <routeADC>
		OTRoute();
 8004230:	f7ff f81a 	bl	8003268 <OTRoute>
 8004234:	e7f4      	b.n	8004220 <main+0x374>
 8004236:	bf00      	nop
 8004238:	2000176c 	.word	0x2000176c
 800423c:	20001710 	.word	0x20001710
 8004240:	40011000 	.word	0x40011000

08004244 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8004244:	e7fe      	b.n	8004244 <_Error_Handler>
	...

08004248 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004248:	4b20      	ldr	r3, [pc, #128]	; (80042cc <HAL_MspInit+0x84>)
{
 800424a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800424c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800424e:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004250:	f042 0201 	orr.w	r2, r2, #1
 8004254:	619a      	str	r2, [r3, #24]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	f003 0301 	and.w	r3, r3, #1
 800425c:	9301      	str	r3, [sp, #4]
 800425e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004260:	f7fd f970 	bl	8001544 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004264:	2200      	movs	r2, #0
 8004266:	f06f 000b 	mvn.w	r0, #11
 800426a:	4611      	mov	r1, r2
 800426c:	f7fd f97c 	bl	8001568 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004270:	2200      	movs	r2, #0
 8004272:	f06f 000a 	mvn.w	r0, #10
 8004276:	4611      	mov	r1, r2
 8004278:	f7fd f976 	bl	8001568 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800427c:	2200      	movs	r2, #0
 800427e:	f06f 0009 	mvn.w	r0, #9
 8004282:	4611      	mov	r1, r2
 8004284:	f7fd f970 	bl	8001568 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004288:	2200      	movs	r2, #0
 800428a:	f06f 0004 	mvn.w	r0, #4
 800428e:	4611      	mov	r1, r2
 8004290:	f7fd f96a 	bl	8001568 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004294:	2200      	movs	r2, #0
 8004296:	f06f 0003 	mvn.w	r0, #3
 800429a:	4611      	mov	r1, r2
 800429c:	f7fd f964 	bl	8001568 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80042a0:	2200      	movs	r2, #0
 80042a2:	f06f 0001 	mvn.w	r0, #1
 80042a6:	4611      	mov	r1, r2
 80042a8:	f7fd f95e 	bl	8001568 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80042ac:	2200      	movs	r2, #0
 80042ae:	f04f 30ff 	mov.w	r0, #4294967295
 80042b2:	4611      	mov	r1, r2
 80042b4:	f7fd f958 	bl	8001568 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80042b8:	4a05      	ldr	r2, [pc, #20]	; (80042d0 <HAL_MspInit+0x88>)
 80042ba:	6853      	ldr	r3, [r2, #4]
 80042bc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80042c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80042c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042c6:	b003      	add	sp, #12
 80042c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40010000 	.word	0x40010000

080042d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80042d4:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80042d6:	6802      	ldr	r2, [r0, #0]
 80042d8:	4b12      	ldr	r3, [pc, #72]	; (8004324 <HAL_ADC_MspInit+0x50>)
{
 80042da:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 80042dc:	429a      	cmp	r2, r3
 80042de:	d11f      	bne.n	8004320 <HAL_ADC_MspInit+0x4c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80042e0:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80042e4:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042e6:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 80042e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ec:	619a      	str	r2, [r3, #24]
 80042ee:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f0:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80042f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042f6:	9301      	str	r3, [sp, #4]
 80042f8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80042fa:	233f      	movs	r3, #63	; 0x3f
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042fc:	480a      	ldr	r0, [pc, #40]	; (8004328 <HAL_ADC_MspInit+0x54>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80042fe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004300:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004302:	f7fd fae5 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8004306:	23f3      	movs	r3, #243	; 0xf3
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004308:	a902      	add	r1, sp, #8
 800430a:	4808      	ldr	r0, [pc, #32]	; (800432c <HAL_ADC_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 800430c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800430e:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004310:	f7fd fade 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004314:	a902      	add	r1, sp, #8
 8004316:	4806      	ldr	r0, [pc, #24]	; (8004330 <HAL_ADC_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004318:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800431a:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800431c:	f7fd fad8 	bl	80018d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004320:	b006      	add	sp, #24
 8004322:	bd10      	pop	{r4, pc}
 8004324:	40012400 	.word	0x40012400
 8004328:	40011000 	.word	0x40011000
 800432c:	40010800 	.word	0x40010800
 8004330:	40010c00 	.word	0x40010c00

08004334 <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004334:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN1)
 8004336:	6802      	ldr	r2, [r0, #0]
 8004338:	4b17      	ldr	r3, [pc, #92]	; (8004398 <HAL_CAN_MspInit+0x64>)
 800433a:	429a      	cmp	r2, r3
 800433c:	d128      	bne.n	8004390 <HAL_CAN_MspInit+0x5c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800433e:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8004342:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004344:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004346:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800434a:	61da      	str	r2, [r3, #28]
 800434c:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800434e:	4813      	ldr	r0, [pc, #76]	; (800439c <HAL_CAN_MspInit+0x68>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004354:	9301      	str	r3, [sp, #4]
 8004356:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004358:	f44f 7380 	mov.w	r3, #256	; 0x100
 800435c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800435e:	2300      	movs	r3, #0
 8004360:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004362:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004364:	f7fd fab4 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004368:	f44f 7300 	mov.w	r3, #512	; 0x200
 800436c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800436e:	2302      	movs	r3, #2
 8004370:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004372:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004374:	a902      	add	r1, sp, #8
 8004376:	4809      	ldr	r0, [pc, #36]	; (800439c <HAL_CAN_MspInit+0x68>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004378:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800437a:	f7fd faa9 	bl	80018d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800437e:	4a08      	ldr	r2, [pc, #32]	; (80043a0 <HAL_CAN_MspInit+0x6c>)
 8004380:	6853      	ldr	r3, [r2, #4]
 8004382:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8004386:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800438a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800438e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004390:	b007      	add	sp, #28
 8004392:	f85d fb04 	ldr.w	pc, [sp], #4
 8004396:	bf00      	nop
 8004398:	40006400 	.word	0x40006400
 800439c:	40010c00 	.word	0x40010c00
 80043a0:	40010000 	.word	0x40010000

080043a4 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80043a6:	6802      	ldr	r2, [r0, #0]
 80043a8:	4b0c      	ldr	r3, [pc, #48]	; (80043dc <HAL_I2C_MspInit+0x38>)
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d113      	bne.n	80043d6 <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043ae:	23c0      	movs	r3, #192	; 0xc0
 80043b0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043b2:	2312      	movs	r3, #18
 80043b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043b6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043b8:	a902      	add	r1, sp, #8
 80043ba:	4809      	ldr	r0, [pc, #36]	; (80043e0 <HAL_I2C_MspInit+0x3c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043bc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043be:	f7fd fa87 	bl	80018d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <HAL_I2C_MspInit+0x40>)
 80043c4:	69da      	ldr	r2, [r3, #28]
 80043c6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80043ca:	61da      	str	r2, [r3, #28]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043d2:	9301      	str	r3, [sp, #4]
 80043d4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80043d6:	b007      	add	sp, #28
 80043d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80043dc:	40005400 	.word	0x40005400
 80043e0:	40010c00 	.word	0x40010c00
 80043e4:	40021000 	.word	0x40021000

080043e8 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80043e8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 80043ea:	6803      	ldr	r3, [r0, #0]
 80043ec:	4a2d      	ldr	r2, [pc, #180]	; (80044a4 <HAL_SPI_MspInit+0xbc>)
{
 80043ee:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d12d      	bne.n	8004450 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043f4:	4b2c      	ldr	r3, [pc, #176]	; (80044a8 <HAL_SPI_MspInit+0xc0>)
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043f6:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043f8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043fa:	482c      	ldr	r0, [pc, #176]	; (80044ac <HAL_SPI_MspInit+0xc4>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004400:	619a      	str	r2, [r3, #24]
 8004402:	699b      	ldr	r3, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004404:	2400      	movs	r4, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004406:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800440e:	2328      	movs	r3, #40	; 0x28
 8004410:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004412:	2302      	movs	r3, #2
 8004414:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004416:	2303      	movs	r3, #3
 8004418:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800441a:	f7fd fa59 	bl	80018d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800441e:	2310      	movs	r3, #16
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004420:	a902      	add	r1, sp, #8
 8004422:	4822      	ldr	r0, [pc, #136]	; (80044ac <HAL_SPI_MspInit+0xc4>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004424:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004426:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004428:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800442a:	f7fd fa51 	bl	80018d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800442e:	4a20      	ldr	r2, [pc, #128]	; (80044b0 <HAL_SPI_MspInit+0xc8>)

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004430:	2023      	movs	r0, #35	; 0x23
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8004432:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004434:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8004436:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800443a:	f043 0301 	orr.w	r3, r3, #1
 800443e:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004440:	4622      	mov	r2, r4
 8004442:	f7fd f891 	bl	8001568 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004446:	2023      	movs	r0, #35	; 0x23
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004448:	f7fd f8c2 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800444c:	b006      	add	sp, #24
 800444e:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 8004450:	4a18      	ldr	r2, [pc, #96]	; (80044b4 <HAL_SPI_MspInit+0xcc>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d1fa      	bne.n	800444c <HAL_SPI_MspInit+0x64>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004456:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <HAL_SPI_MspInit+0xc0>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004458:	2400      	movs	r4, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 800445a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800445c:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 800445e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004462:	61da      	str	r2, [r3, #28]
 8004464:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004466:	4811      	ldr	r0, [pc, #68]	; (80044ac <HAL_SPI_MspInit+0xc4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800446c:	9301      	str	r3, [sp, #4]
 800446e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8004470:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004474:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8004476:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004478:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800447a:	f7fd fa29 	bl	80018d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800447e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004482:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004484:	2302      	movs	r3, #2
 8004486:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004488:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800448a:	a902      	add	r1, sp, #8
 800448c:	4807      	ldr	r0, [pc, #28]	; (80044ac <HAL_SPI_MspInit+0xc4>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800448e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004490:	f7fd fa1e 	bl	80018d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004494:	2024      	movs	r0, #36	; 0x24
 8004496:	4622      	mov	r2, r4
 8004498:	4621      	mov	r1, r4
 800449a:	f7fd f865 	bl	8001568 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800449e:	2024      	movs	r0, #36	; 0x24
 80044a0:	e7d2      	b.n	8004448 <HAL_SPI_MspInit+0x60>
 80044a2:	bf00      	nop
 80044a4:	40013000 	.word	0x40013000
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40010c00 	.word	0x40010c00
 80044b0:	40010000 	.word	0x40010000
 80044b4:	40003800 	.word	0x40003800

080044b8 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044b8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 80044ba:	6803      	ldr	r3, [r0, #0]
{
 80044bc:	b086      	sub	sp, #24
  if(htim_base->Instance==TIM2)
 80044be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044c2:	d127      	bne.n	8004514 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044c4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80044c8:	69da      	ldr	r2, [r3, #28]
  
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = OT_TXI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044ca:	2400      	movs	r4, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044cc:	f042 0201 	orr.w	r2, r2, #1
 80044d0:	61da      	str	r2, [r3, #28]
 80044d2:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(OT_TXI_GPIO_Port, &GPIO_InitStruct);
 80044d4:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	9301      	str	r3, [sp, #4]
 80044dc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = OT_TXI_Pin;
 80044de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(OT_TXI_GPIO_Port, &GPIO_InitStruct);
 80044e2:	4813      	ldr	r0, [pc, #76]	; (8004530 <HAL_TIM_Base_MspInit+0x78>)
    GPIO_InitStruct.Pin = OT_TXI_Pin;
 80044e4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044e6:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e8:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(OT_TXI_GPIO_Port, &GPIO_InitStruct);
 80044ea:	f7fd f9f1 	bl	80018d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80044ee:	4a11      	ldr	r2, [pc, #68]	; (8004534 <HAL_TIM_Base_MspInit+0x7c>)

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80044f0:	201c      	movs	r0, #28
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80044f2:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80044f4:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80044f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044fa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80044fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004502:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004504:	4622      	mov	r2, r4
 8004506:	f7fd f82f 	bl	8001568 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800450a:	201c      	movs	r0, #28
 800450c:	f7fd f860 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004510:	b006      	add	sp, #24
 8004512:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM4)
 8004514:	4a08      	ldr	r2, [pc, #32]	; (8004538 <HAL_TIM_Base_MspInit+0x80>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d1fa      	bne.n	8004510 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800451a:	4b08      	ldr	r3, [pc, #32]	; (800453c <HAL_TIM_Base_MspInit+0x84>)
 800451c:	69da      	ldr	r2, [r3, #28]
 800451e:	f042 0204 	orr.w	r2, r2, #4
 8004522:	61da      	str	r2, [r3, #28]
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	9302      	str	r3, [sp, #8]
 800452c:	9b02      	ldr	r3, [sp, #8]
}
 800452e:	e7ef      	b.n	8004510 <HAL_TIM_Base_MspInit+0x58>
 8004530:	40010800 	.word	0x40010800
 8004534:	40010000 	.word	0x40010000
 8004538:	40000800 	.word	0x40000800
 800453c:	40021000 	.word	0x40021000

08004540 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004540:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8004542:	6803      	ldr	r3, [r0, #0]
 8004544:	4a6a      	ldr	r2, [pc, #424]	; (80046f0 <HAL_UART_MspInit+0x1b0>)
{
 8004546:	b088      	sub	sp, #32
  if(huart->Instance==USART1)
 8004548:	4293      	cmp	r3, r2
{
 800454a:	4605      	mov	r5, r0
  if(huart->Instance==USART1)
 800454c:	d156      	bne.n	80045fc <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800454e:	4b69      	ldr	r3, [pc, #420]	; (80046f4 <HAL_UART_MspInit+0x1b4>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004550:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 8004552:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004554:	4868      	ldr	r0, [pc, #416]	; (80046f8 <HAL_UART_MspInit+0x1b8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004556:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800455a:	619a      	str	r2, [r3, #24]
 800455c:	699b      	ldr	r3, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800455e:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8004560:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004564:	9301      	str	r3, [sp, #4]
 8004566:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004568:	f44f 7300 	mov.w	r3, #512	; 0x200
 800456c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456e:	2302      	movs	r3, #2
 8004570:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004572:	2303      	movs	r3, #3
 8004574:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004576:	f7fd f9ab 	bl	80018d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800457a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800457e:	485e      	ldr	r0, [pc, #376]	; (80046f8 <HAL_UART_MspInit+0x1b8>)
 8004580:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004582:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004584:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004586:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004588:	f7fd f9a2 	bl	80018d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800458c:	f04f 0e10 	mov.w	lr, #16
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004590:	4c5a      	ldr	r4, [pc, #360]	; (80046fc <HAL_UART_MspInit+0x1bc>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004592:	4b5b      	ldr	r3, [pc, #364]	; (8004700 <HAL_UART_MspInit+0x1c0>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004594:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004596:	e884 4008 	stmia.w	r4, {r3, lr}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800459a:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800459c:	60a6      	str	r6, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800459e:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045a0:	6126      	str	r6, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045a2:	6166      	str	r6, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80045a4:	61a6      	str	r6, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045a6:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80045a8:	f7fd f844 	bl	8001634 <HAL_DMA_Init>
 80045ac:	b120      	cbz	r0, 80045b8 <HAL_UART_MspInit+0x78>
    {
      _Error_Handler(__FILE__, __LINE__);
 80045ae:	f240 2112 	movw	r1, #530	; 0x212
 80045b2:	4854      	ldr	r0, [pc, #336]	; (8004704 <HAL_UART_MspInit+0x1c4>)
 80045b4:	f7ff fe46 	bl	8004244 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80045b8:	4b53      	ldr	r3, [pc, #332]	; (8004708 <HAL_UART_MspInit+0x1c8>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80045ba:	632c      	str	r4, [r5, #48]	; 0x30
 80045bc:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80045be:	4c53      	ldr	r4, [pc, #332]	; (800470c <HAL_UART_MspInit+0x1cc>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80045c0:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80045c2:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045c4:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80045c6:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045c8:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045ca:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80045cc:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045ce:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045d0:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80045d2:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80045d4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80045d6:	f7fd f82d 	bl	8001634 <HAL_DMA_Init>
 80045da:	b120      	cbz	r0, 80045e6 <HAL_UART_MspInit+0xa6>
    {
      _Error_Handler(__FILE__, __LINE__);
 80045dc:	f240 2122 	movw	r1, #546	; 0x222
 80045e0:	4848      	ldr	r0, [pc, #288]	; (8004704 <HAL_UART_MspInit+0x1c4>)
 80045e2:	f7ff fe2f 	bl	8004244 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80045e6:	2200      	movs	r2, #0
 80045e8:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80045ea:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80045ec:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80045ee:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80045f0:	f7fc ffba 	bl	8001568 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80045f4:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80045f6:	f7fc ffeb 	bl	80015d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80045fa:	e01f      	b.n	800463c <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 80045fc:	4a44      	ldr	r2, [pc, #272]	; (8004710 <HAL_UART_MspInit+0x1d0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d11e      	bne.n	8004640 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004602:	4b3c      	ldr	r3, [pc, #240]	; (80046f4 <HAL_UART_MspInit+0x1b4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004604:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 8004606:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004608:	483b      	ldr	r0, [pc, #236]	; (80046f8 <HAL_UART_MspInit+0x1b8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800460a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800460e:	61da      	str	r2, [r3, #28]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004616:	9302      	str	r3, [sp, #8]
 8004618:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800461a:	2304      	movs	r3, #4
 800461c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800461e:	2302      	movs	r3, #2
 8004620:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004622:	2303      	movs	r3, #3
 8004624:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004626:	f7fd f953 	bl	80018d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800462a:	2308      	movs	r3, #8
 800462c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800462e:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004630:	a904      	add	r1, sp, #16
 8004632:	4831      	ldr	r0, [pc, #196]	; (80046f8 <HAL_UART_MspInit+0x1b8>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004634:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004636:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004638:	f7fd f94a 	bl	80018d0 <HAL_GPIO_Init>
}
 800463c:	b008      	add	sp, #32
 800463e:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART3)
 8004640:	4a34      	ldr	r2, [pc, #208]	; (8004714 <HAL_UART_MspInit+0x1d4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d1fa      	bne.n	800463c <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004646:	4b2b      	ldr	r3, [pc, #172]	; (80046f4 <HAL_UART_MspInit+0x1b4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004648:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 800464a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800464c:	4832      	ldr	r0, [pc, #200]	; (8004718 <HAL_UART_MspInit+0x1d8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800464e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004652:	61da      	str	r2, [r3, #28]
 8004654:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004656:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8004658:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800465c:	9303      	str	r3, [sp, #12]
 800465e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004660:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004664:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004666:	2302      	movs	r3, #2
 8004668:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800466a:	2303      	movs	r3, #3
 800466c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800466e:	f7fd f92f 	bl	80018d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004672:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004676:	a904      	add	r1, sp, #16
 8004678:	4827      	ldr	r0, [pc, #156]	; (8004718 <HAL_UART_MspInit+0x1d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800467a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800467c:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467e:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004680:	f7fd f926 	bl	80018d0 <HAL_GPIO_Init>
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004684:	2310      	movs	r3, #16
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8004686:	4c25      	ldr	r4, [pc, #148]	; (800471c <HAL_UART_MspInit+0x1dc>)
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004688:	4925      	ldr	r1, [pc, #148]	; (8004720 <HAL_UART_MspInit+0x1e0>)
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800468a:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800468c:	e884 000a 	stmia.w	r4, {r1, r3}
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004690:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004692:	60a6      	str	r6, [r4, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004694:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004696:	6126      	str	r6, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004698:	6166      	str	r6, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800469a:	61a6      	str	r6, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800469c:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800469e:	f7fc ffc9 	bl	8001634 <HAL_DMA_Init>
 80046a2:	b120      	cbz	r0, 80046ae <HAL_UART_MspInit+0x16e>
      _Error_Handler(__FILE__, __LINE__);
 80046a4:	f240 216a 	movw	r1, #618	; 0x26a
 80046a8:	4816      	ldr	r0, [pc, #88]	; (8004704 <HAL_UART_MspInit+0x1c4>)
 80046aa:	f7ff fdcb 	bl	8004244 <_Error_Handler>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80046ae:	4b1d      	ldr	r3, [pc, #116]	; (8004724 <HAL_UART_MspInit+0x1e4>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80046b0:	632c      	str	r4, [r5, #48]	; 0x30
 80046b2:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80046b4:	4c1c      	ldr	r4, [pc, #112]	; (8004728 <HAL_UART_MspInit+0x1e8>)
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80046b6:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80046b8:	6023      	str	r3, [r4, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046ba:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80046bc:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046be:	6063      	str	r3, [r4, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046c0:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80046c2:	60e2      	str	r2, [r4, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046c4:	6123      	str	r3, [r4, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046c6:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80046c8:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80046ca:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80046cc:	f7fc ffb2 	bl	8001634 <HAL_DMA_Init>
 80046d0:	b120      	cbz	r0, 80046dc <HAL_UART_MspInit+0x19c>
      _Error_Handler(__FILE__, __LINE__);
 80046d2:	f240 217a 	movw	r1, #634	; 0x27a
 80046d6:	480b      	ldr	r0, [pc, #44]	; (8004704 <HAL_UART_MspInit+0x1c4>)
 80046d8:	f7ff fdb4 	bl	8004244 <_Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80046dc:	2200      	movs	r2, #0
 80046de:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80046e0:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80046e2:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80046e4:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80046e6:	f7fc ff3f 	bl	8001568 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80046ea:	2027      	movs	r0, #39	; 0x27
 80046ec:	e783      	b.n	80045f6 <HAL_UART_MspInit+0xb6>
 80046ee:	bf00      	nop
 80046f0:	40013800 	.word	0x40013800
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40010800 	.word	0x40010800
 80046fc:	20000630 	.word	0x20000630
 8004700:	40020044 	.word	0x40020044
 8004704:	080069c4 	.word	0x080069c4
 8004708:	40020058 	.word	0x40020058
 800470c:	20001504 	.word	0x20001504
 8004710:	40004400 	.word	0x40004400
 8004714:	40004800 	.word	0x40004800
 8004718:	40010c00 	.word	0x40010c00
 800471c:	2000059c 	.word	0x2000059c
 8004720:	4002001c 	.word	0x4002001c
 8004724:	40020030 	.word	0x40020030
 8004728:	20000380 	.word	0x20000380

0800472c <NMI_Handler>:
 800472c:	4770      	bx	lr
	...

08004730 <HardFault_Handler>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004730:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004734:	4905      	ldr	r1, [pc, #20]	; (800474c <HardFault_Handler+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004736:	4b06      	ldr	r3, [pc, #24]	; (8004750 <HardFault_Handler+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004738:	68ca      	ldr	r2, [r1, #12]
 800473a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800473e:	4313      	orrs	r3, r2
 8004740:	60cb      	str	r3, [r1, #12]
 8004742:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8004746:	bf00      	nop
 8004748:	e7fd      	b.n	8004746 <HardFault_Handler+0x16>
 800474a:	bf00      	nop
 800474c:	e000ed00 	.word	0xe000ed00
 8004750:	05fa0004 	.word	0x05fa0004

08004754 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004754:	e7fe      	b.n	8004754 <MemManage_Handler>

08004756 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004756:	e7fe      	b.n	8004756 <BusFault_Handler>

08004758 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004758:	e7fe      	b.n	8004758 <UsageFault_Handler>

0800475a <SVC_Handler>:
 800475a:	4770      	bx	lr

0800475c <DebugMon_Handler>:
 800475c:	4770      	bx	lr

0800475e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800475e:	4770      	bx	lr

08004760 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004760:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004762:	f7fc fc7b 	bl	800105c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004766:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800476a:	f7fc bf5f 	b.w	800162c <HAL_SYSTICK_IRQHandler>
	...

08004770 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004770:	4801      	ldr	r0, [pc, #4]	; (8004778 <DMA1_Channel2_IRQHandler+0x8>)
 8004772:	f7fd b819 	b.w	80017a8 <HAL_DMA_IRQHandler>
 8004776:	bf00      	nop
 8004778:	2000059c 	.word	0x2000059c

0800477c <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800477c:	4801      	ldr	r0, [pc, #4]	; (8004784 <DMA1_Channel3_IRQHandler+0x8>)
 800477e:	f7fd b813 	b.w	80017a8 <HAL_DMA_IRQHandler>
 8004782:	bf00      	nop
 8004784:	20000380 	.word	0x20000380

08004788 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004788:	4801      	ldr	r0, [pc, #4]	; (8004790 <DMA1_Channel4_IRQHandler+0x8>)
 800478a:	f7fd b80d 	b.w	80017a8 <HAL_DMA_IRQHandler>
 800478e:	bf00      	nop
 8004790:	20000630 	.word	0x20000630

08004794 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004794:	4801      	ldr	r0, [pc, #4]	; (800479c <DMA1_Channel5_IRQHandler+0x8>)
 8004796:	f7fd b807 	b.w	80017a8 <HAL_DMA_IRQHandler>
 800479a:	bf00      	nop
 800479c:	20001504 	.word	0x20001504

080047a0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80047a0:	4801      	ldr	r0, [pc, #4]	; (80047a8 <TIM2_IRQHandler+0x8>)
 80047a2:	f7fd beba 	b.w	800251a <HAL_TIM_IRQHandler>
 80047a6:	bf00      	nop
 80047a8:	2000176c 	.word	0x2000176c

080047ac <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80047ac:	4801      	ldr	r0, [pc, #4]	; (80047b4 <SPI1_IRQHandler+0x8>)
 80047ae:	f7fd bd05 	b.w	80021bc <HAL_SPI_IRQHandler>
 80047b2:	bf00      	nop
 80047b4:	20001714 	.word	0x20001714

080047b8 <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80047b8:	4801      	ldr	r0, [pc, #4]	; (80047c0 <SPI2_IRQHandler+0x8>)
 80047ba:	f7fd bcff 	b.w	80021bc <HAL_SPI_IRQHandler>
 80047be:	bf00      	nop
 80047c0:	200002c4 	.word	0x200002c4

080047c4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80047c4:	4801      	ldr	r0, [pc, #4]	; (80047cc <USART1_IRQHandler+0x8>)
 80047c6:	f7fe bb81 	b.w	8002ecc <HAL_UART_IRQHandler>
 80047ca:	bf00      	nop
 80047cc:	2000154c 	.word	0x2000154c

080047d0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80047d0:	4801      	ldr	r0, [pc, #4]	; (80047d8 <USART3_IRQHandler+0x8>)
 80047d2:	f7fe bb7b 	b.w	8002ecc <HAL_UART_IRQHandler>
 80047d6:	bf00      	nop
 80047d8:	200003c4 	.word	0x200003c4

080047dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80047dc:	4b0f      	ldr	r3, [pc, #60]	; (800481c <SystemInit+0x40>)
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	f042 0201 	orr.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80047e6:	6859      	ldr	r1, [r3, #4]
 80047e8:	4a0d      	ldr	r2, [pc, #52]	; (8004820 <SystemInit+0x44>)
 80047ea:	400a      	ands	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80047f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80047f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004800:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004808:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800480a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800480e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004810:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004814:	4b03      	ldr	r3, [pc, #12]	; (8004824 <SystemInit+0x48>)
 8004816:	609a      	str	r2, [r3, #8]
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40021000 	.word	0x40021000
 8004820:	f8ff0000 	.word	0xf8ff0000
 8004824:	e000ed00 	.word	0xe000ed00

08004828 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004828:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800482a:	e003      	b.n	8004834 <LoopCopyDataInit>

0800482c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800482c:	4b0b      	ldr	r3, [pc, #44]	; (800485c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800482e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004830:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004832:	3104      	adds	r1, #4

08004834 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004834:	480a      	ldr	r0, [pc, #40]	; (8004860 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004836:	4b0b      	ldr	r3, [pc, #44]	; (8004864 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004838:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800483a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800483c:	d3f6      	bcc.n	800482c <CopyDataInit>
  ldr r2, =_sbss
 800483e:	4a0a      	ldr	r2, [pc, #40]	; (8004868 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004840:	e002      	b.n	8004848 <LoopFillZerobss>

08004842 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004842:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004844:	f842 3b04 	str.w	r3, [r2], #4

08004848 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004848:	4b08      	ldr	r3, [pc, #32]	; (800486c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800484a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800484c:	d3f9      	bcc.n	8004842 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800484e:	f7ff ffc5 	bl	80047dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004852:	f000 f815 	bl	8004880 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004856:	f7ff fb29 	bl	8003eac <main>
  bx lr
 800485a:	4770      	bx	lr
  ldr r3, =_sidata
 800485c:	08006c90 	.word	0x08006c90
  ldr r0, =_sdata
 8004860:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004864:	20000224 	.word	0x20000224
  ldr r2, =_sbss
 8004868:	20000224 	.word	0x20000224
  ldr r3, = _ebss
 800486c:	20001a80 	.word	0x20001a80

08004870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004870:	e7fe      	b.n	8004870 <ADC1_2_IRQHandler>

08004872 <atof>:
 8004872:	2100      	movs	r1, #0
 8004874:	f000 bf84 	b.w	8005780 <strtod>

08004878 <atoi>:
 8004878:	220a      	movs	r2, #10
 800487a:	2100      	movs	r1, #0
 800487c:	f001 b812 	b.w	80058a4 <strtol>

08004880 <__libc_init_array>:
 8004880:	b570      	push	{r4, r5, r6, lr}
 8004882:	2500      	movs	r5, #0
 8004884:	4e0c      	ldr	r6, [pc, #48]	; (80048b8 <__libc_init_array+0x38>)
 8004886:	4c0d      	ldr	r4, [pc, #52]	; (80048bc <__libc_init_array+0x3c>)
 8004888:	1ba4      	subs	r4, r4, r6
 800488a:	10a4      	asrs	r4, r4, #2
 800488c:	42a5      	cmp	r5, r4
 800488e:	d109      	bne.n	80048a4 <__libc_init_array+0x24>
 8004890:	f002 f80a 	bl	80068a8 <_init>
 8004894:	2500      	movs	r5, #0
 8004896:	4e0a      	ldr	r6, [pc, #40]	; (80048c0 <__libc_init_array+0x40>)
 8004898:	4c0a      	ldr	r4, [pc, #40]	; (80048c4 <__libc_init_array+0x44>)
 800489a:	1ba4      	subs	r4, r4, r6
 800489c:	10a4      	asrs	r4, r4, #2
 800489e:	42a5      	cmp	r5, r4
 80048a0:	d105      	bne.n	80048ae <__libc_init_array+0x2e>
 80048a2:	bd70      	pop	{r4, r5, r6, pc}
 80048a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048a8:	4798      	blx	r3
 80048aa:	3501      	adds	r5, #1
 80048ac:	e7ee      	b.n	800488c <__libc_init_array+0xc>
 80048ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048b2:	4798      	blx	r3
 80048b4:	3501      	adds	r5, #1
 80048b6:	e7f2      	b.n	800489e <__libc_init_array+0x1e>
 80048b8:	08006c88 	.word	0x08006c88
 80048bc:	08006c88 	.word	0x08006c88
 80048c0:	08006c88 	.word	0x08006c88
 80048c4:	08006c8c 	.word	0x08006c8c

080048c8 <__itoa>:
 80048c8:	1e93      	subs	r3, r2, #2
 80048ca:	2b22      	cmp	r3, #34	; 0x22
 80048cc:	b510      	push	{r4, lr}
 80048ce:	460c      	mov	r4, r1
 80048d0:	d904      	bls.n	80048dc <__itoa+0x14>
 80048d2:	2300      	movs	r3, #0
 80048d4:	461c      	mov	r4, r3
 80048d6:	700b      	strb	r3, [r1, #0]
 80048d8:	4620      	mov	r0, r4
 80048da:	bd10      	pop	{r4, pc}
 80048dc:	2a0a      	cmp	r2, #10
 80048de:	d109      	bne.n	80048f4 <__itoa+0x2c>
 80048e0:	2800      	cmp	r0, #0
 80048e2:	da07      	bge.n	80048f4 <__itoa+0x2c>
 80048e4:	232d      	movs	r3, #45	; 0x2d
 80048e6:	700b      	strb	r3, [r1, #0]
 80048e8:	2101      	movs	r1, #1
 80048ea:	4240      	negs	r0, r0
 80048ec:	4421      	add	r1, r4
 80048ee:	f000 ffef 	bl	80058d0 <__utoa>
 80048f2:	e7f1      	b.n	80048d8 <__itoa+0x10>
 80048f4:	2100      	movs	r1, #0
 80048f6:	e7f9      	b.n	80048ec <__itoa+0x24>

080048f8 <itoa>:
 80048f8:	f7ff bfe6 	b.w	80048c8 <__itoa>

080048fc <malloc>:
 80048fc:	4b02      	ldr	r3, [pc, #8]	; (8004908 <malloc+0xc>)
 80048fe:	4601      	mov	r1, r0
 8004900:	6818      	ldr	r0, [r3, #0]
 8004902:	f000 b85f 	b.w	80049c4 <_malloc_r>
 8004906:	bf00      	nop
 8004908:	20000054 	.word	0x20000054

0800490c <free>:
 800490c:	4b02      	ldr	r3, [pc, #8]	; (8004918 <free+0xc>)
 800490e:	4601      	mov	r1, r0
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	f000 b80b 	b.w	800492c <_free_r>
 8004916:	bf00      	nop
 8004918:	20000054 	.word	0x20000054

0800491c <memset>:
 800491c:	4603      	mov	r3, r0
 800491e:	4402      	add	r2, r0
 8004920:	4293      	cmp	r3, r2
 8004922:	d100      	bne.n	8004926 <memset+0xa>
 8004924:	4770      	bx	lr
 8004926:	f803 1b01 	strb.w	r1, [r3], #1
 800492a:	e7f9      	b.n	8004920 <memset+0x4>

0800492c <_free_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4605      	mov	r5, r0
 8004930:	2900      	cmp	r1, #0
 8004932:	d043      	beq.n	80049bc <_free_r+0x90>
 8004934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004938:	1f0c      	subs	r4, r1, #4
 800493a:	2b00      	cmp	r3, #0
 800493c:	bfb8      	it	lt
 800493e:	18e4      	addlt	r4, r4, r3
 8004940:	f001 fb46 	bl	8005fd0 <__malloc_lock>
 8004944:	4a1e      	ldr	r2, [pc, #120]	; (80049c0 <_free_r+0x94>)
 8004946:	6813      	ldr	r3, [r2, #0]
 8004948:	4610      	mov	r0, r2
 800494a:	b933      	cbnz	r3, 800495a <_free_r+0x2e>
 800494c:	6063      	str	r3, [r4, #4]
 800494e:	6014      	str	r4, [r2, #0]
 8004950:	4628      	mov	r0, r5
 8004952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004956:	f001 bb3c 	b.w	8005fd2 <__malloc_unlock>
 800495a:	42a3      	cmp	r3, r4
 800495c:	d90b      	bls.n	8004976 <_free_r+0x4a>
 800495e:	6821      	ldr	r1, [r4, #0]
 8004960:	1862      	adds	r2, r4, r1
 8004962:	4293      	cmp	r3, r2
 8004964:	bf01      	itttt	eq
 8004966:	681a      	ldreq	r2, [r3, #0]
 8004968:	685b      	ldreq	r3, [r3, #4]
 800496a:	1852      	addeq	r2, r2, r1
 800496c:	6022      	streq	r2, [r4, #0]
 800496e:	6063      	str	r3, [r4, #4]
 8004970:	6004      	str	r4, [r0, #0]
 8004972:	e7ed      	b.n	8004950 <_free_r+0x24>
 8004974:	4613      	mov	r3, r2
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	b10a      	cbz	r2, 800497e <_free_r+0x52>
 800497a:	42a2      	cmp	r2, r4
 800497c:	d9fa      	bls.n	8004974 <_free_r+0x48>
 800497e:	6819      	ldr	r1, [r3, #0]
 8004980:	1858      	adds	r0, r3, r1
 8004982:	42a0      	cmp	r0, r4
 8004984:	d10b      	bne.n	800499e <_free_r+0x72>
 8004986:	6820      	ldr	r0, [r4, #0]
 8004988:	4401      	add	r1, r0
 800498a:	1858      	adds	r0, r3, r1
 800498c:	4282      	cmp	r2, r0
 800498e:	6019      	str	r1, [r3, #0]
 8004990:	d1de      	bne.n	8004950 <_free_r+0x24>
 8004992:	6810      	ldr	r0, [r2, #0]
 8004994:	6852      	ldr	r2, [r2, #4]
 8004996:	4401      	add	r1, r0
 8004998:	6019      	str	r1, [r3, #0]
 800499a:	605a      	str	r2, [r3, #4]
 800499c:	e7d8      	b.n	8004950 <_free_r+0x24>
 800499e:	d902      	bls.n	80049a6 <_free_r+0x7a>
 80049a0:	230c      	movs	r3, #12
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	e7d4      	b.n	8004950 <_free_r+0x24>
 80049a6:	6820      	ldr	r0, [r4, #0]
 80049a8:	1821      	adds	r1, r4, r0
 80049aa:	428a      	cmp	r2, r1
 80049ac:	bf01      	itttt	eq
 80049ae:	6811      	ldreq	r1, [r2, #0]
 80049b0:	6852      	ldreq	r2, [r2, #4]
 80049b2:	1809      	addeq	r1, r1, r0
 80049b4:	6021      	streq	r1, [r4, #0]
 80049b6:	6062      	str	r2, [r4, #4]
 80049b8:	605c      	str	r4, [r3, #4]
 80049ba:	e7c9      	b.n	8004950 <_free_r+0x24>
 80049bc:	bd38      	pop	{r3, r4, r5, pc}
 80049be:	bf00      	nop
 80049c0:	20000250 	.word	0x20000250

080049c4 <_malloc_r>:
 80049c4:	b570      	push	{r4, r5, r6, lr}
 80049c6:	1ccd      	adds	r5, r1, #3
 80049c8:	f025 0503 	bic.w	r5, r5, #3
 80049cc:	3508      	adds	r5, #8
 80049ce:	2d0c      	cmp	r5, #12
 80049d0:	bf38      	it	cc
 80049d2:	250c      	movcc	r5, #12
 80049d4:	2d00      	cmp	r5, #0
 80049d6:	4606      	mov	r6, r0
 80049d8:	db01      	blt.n	80049de <_malloc_r+0x1a>
 80049da:	42a9      	cmp	r1, r5
 80049dc:	d903      	bls.n	80049e6 <_malloc_r+0x22>
 80049de:	230c      	movs	r3, #12
 80049e0:	6033      	str	r3, [r6, #0]
 80049e2:	2000      	movs	r0, #0
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
 80049e6:	f001 faf3 	bl	8005fd0 <__malloc_lock>
 80049ea:	4a23      	ldr	r2, [pc, #140]	; (8004a78 <_malloc_r+0xb4>)
 80049ec:	6814      	ldr	r4, [r2, #0]
 80049ee:	4621      	mov	r1, r4
 80049f0:	b991      	cbnz	r1, 8004a18 <_malloc_r+0x54>
 80049f2:	4c22      	ldr	r4, [pc, #136]	; (8004a7c <_malloc_r+0xb8>)
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	b91b      	cbnz	r3, 8004a00 <_malloc_r+0x3c>
 80049f8:	4630      	mov	r0, r6
 80049fa:	f000 f841 	bl	8004a80 <_sbrk_r>
 80049fe:	6020      	str	r0, [r4, #0]
 8004a00:	4629      	mov	r1, r5
 8004a02:	4630      	mov	r0, r6
 8004a04:	f000 f83c 	bl	8004a80 <_sbrk_r>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d126      	bne.n	8004a5a <_malloc_r+0x96>
 8004a0c:	230c      	movs	r3, #12
 8004a0e:	4630      	mov	r0, r6
 8004a10:	6033      	str	r3, [r6, #0]
 8004a12:	f001 fade 	bl	8005fd2 <__malloc_unlock>
 8004a16:	e7e4      	b.n	80049e2 <_malloc_r+0x1e>
 8004a18:	680b      	ldr	r3, [r1, #0]
 8004a1a:	1b5b      	subs	r3, r3, r5
 8004a1c:	d41a      	bmi.n	8004a54 <_malloc_r+0x90>
 8004a1e:	2b0b      	cmp	r3, #11
 8004a20:	d90f      	bls.n	8004a42 <_malloc_r+0x7e>
 8004a22:	600b      	str	r3, [r1, #0]
 8004a24:	18cc      	adds	r4, r1, r3
 8004a26:	50cd      	str	r5, [r1, r3]
 8004a28:	4630      	mov	r0, r6
 8004a2a:	f001 fad2 	bl	8005fd2 <__malloc_unlock>
 8004a2e:	f104 000b 	add.w	r0, r4, #11
 8004a32:	1d23      	adds	r3, r4, #4
 8004a34:	f020 0007 	bic.w	r0, r0, #7
 8004a38:	1ac3      	subs	r3, r0, r3
 8004a3a:	d01b      	beq.n	8004a74 <_malloc_r+0xb0>
 8004a3c:	425a      	negs	r2, r3
 8004a3e:	50e2      	str	r2, [r4, r3]
 8004a40:	bd70      	pop	{r4, r5, r6, pc}
 8004a42:	428c      	cmp	r4, r1
 8004a44:	bf0b      	itete	eq
 8004a46:	6863      	ldreq	r3, [r4, #4]
 8004a48:	684b      	ldrne	r3, [r1, #4]
 8004a4a:	6013      	streq	r3, [r2, #0]
 8004a4c:	6063      	strne	r3, [r4, #4]
 8004a4e:	bf18      	it	ne
 8004a50:	460c      	movne	r4, r1
 8004a52:	e7e9      	b.n	8004a28 <_malloc_r+0x64>
 8004a54:	460c      	mov	r4, r1
 8004a56:	6849      	ldr	r1, [r1, #4]
 8004a58:	e7ca      	b.n	80049f0 <_malloc_r+0x2c>
 8004a5a:	1cc4      	adds	r4, r0, #3
 8004a5c:	f024 0403 	bic.w	r4, r4, #3
 8004a60:	42a0      	cmp	r0, r4
 8004a62:	d005      	beq.n	8004a70 <_malloc_r+0xac>
 8004a64:	1a21      	subs	r1, r4, r0
 8004a66:	4630      	mov	r0, r6
 8004a68:	f000 f80a 	bl	8004a80 <_sbrk_r>
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	d0cd      	beq.n	8004a0c <_malloc_r+0x48>
 8004a70:	6025      	str	r5, [r4, #0]
 8004a72:	e7d9      	b.n	8004a28 <_malloc_r+0x64>
 8004a74:	bd70      	pop	{r4, r5, r6, pc}
 8004a76:	bf00      	nop
 8004a78:	20000250 	.word	0x20000250
 8004a7c:	20000254 	.word	0x20000254

08004a80 <_sbrk_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	2300      	movs	r3, #0
 8004a84:	4c05      	ldr	r4, [pc, #20]	; (8004a9c <_sbrk_r+0x1c>)
 8004a86:	4605      	mov	r5, r0
 8004a88:	4608      	mov	r0, r1
 8004a8a:	6023      	str	r3, [r4, #0]
 8004a8c:	f001 fefe 	bl	800688c <_sbrk>
 8004a90:	1c43      	adds	r3, r0, #1
 8004a92:	d102      	bne.n	8004a9a <_sbrk_r+0x1a>
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	b103      	cbz	r3, 8004a9a <_sbrk_r+0x1a>
 8004a98:	602b      	str	r3, [r5, #0]
 8004a9a:	bd38      	pop	{r3, r4, r5, pc}
 8004a9c:	20001a7c 	.word	0x20001a7c

08004aa0 <strcat>:
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	b510      	push	{r4, lr}
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	781c      	ldrb	r4, [r3, #0]
 8004aa8:	3201      	adds	r2, #1
 8004aaa:	2c00      	cmp	r4, #0
 8004aac:	d1fa      	bne.n	8004aa4 <strcat+0x4>
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ab4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ab8:	2a00      	cmp	r2, #0
 8004aba:	d1f9      	bne.n	8004ab0 <strcat+0x10>
 8004abc:	bd10      	pop	{r4, pc}

08004abe <strchr>:
 8004abe:	b2c9      	uxtb	r1, r1
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ac6:	b11a      	cbz	r2, 8004ad0 <strchr+0x12>
 8004ac8:	4291      	cmp	r1, r2
 8004aca:	d1f9      	bne.n	8004ac0 <strchr+0x2>
 8004acc:	4618      	mov	r0, r3
 8004ace:	4770      	bx	lr
 8004ad0:	2900      	cmp	r1, #0
 8004ad2:	bf0c      	ite	eq
 8004ad4:	4618      	moveq	r0, r3
 8004ad6:	2000      	movne	r0, #0
 8004ad8:	4770      	bx	lr

08004ada <strcpy>:
 8004ada:	4603      	mov	r3, r0
 8004adc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ae0:	f803 2b01 	strb.w	r2, [r3], #1
 8004ae4:	2a00      	cmp	r2, #0
 8004ae6:	d1f9      	bne.n	8004adc <strcpy+0x2>
 8004ae8:	4770      	bx	lr

08004aea <strncpy>:
 8004aea:	b570      	push	{r4, r5, r6, lr}
 8004aec:	4604      	mov	r4, r0
 8004aee:	b902      	cbnz	r2, 8004af2 <strncpy+0x8>
 8004af0:	bd70      	pop	{r4, r5, r6, pc}
 8004af2:	4623      	mov	r3, r4
 8004af4:	f811 5b01 	ldrb.w	r5, [r1], #1
 8004af8:	1e56      	subs	r6, r2, #1
 8004afa:	f803 5b01 	strb.w	r5, [r3], #1
 8004afe:	b91d      	cbnz	r5, 8004b08 <strncpy+0x1e>
 8004b00:	4414      	add	r4, r2
 8004b02:	42a3      	cmp	r3, r4
 8004b04:	d103      	bne.n	8004b0e <strncpy+0x24>
 8004b06:	bd70      	pop	{r4, r5, r6, pc}
 8004b08:	461c      	mov	r4, r3
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	e7ef      	b.n	8004aee <strncpy+0x4>
 8004b0e:	f803 5b01 	strb.w	r5, [r3], #1
 8004b12:	e7f6      	b.n	8004b02 <strncpy+0x18>

08004b14 <strstr>:
 8004b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b16:	7803      	ldrb	r3, [r0, #0]
 8004b18:	b133      	cbz	r3, 8004b28 <strstr+0x14>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	1c5e      	adds	r6, r3, #1
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	b933      	cbnz	r3, 8004b32 <strstr+0x1e>
 8004b24:	4618      	mov	r0, r3
 8004b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b28:	780b      	ldrb	r3, [r1, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	bf18      	it	ne
 8004b2e:	2000      	movne	r0, #0
 8004b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b32:	1e4d      	subs	r5, r1, #1
 8004b34:	1e44      	subs	r4, r0, #1
 8004b36:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004b3a:	2a00      	cmp	r2, #0
 8004b3c:	d0f3      	beq.n	8004b26 <strstr+0x12>
 8004b3e:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8004b42:	4633      	mov	r3, r6
 8004b44:	4297      	cmp	r7, r2
 8004b46:	d0f6      	beq.n	8004b36 <strstr+0x22>
 8004b48:	e7e8      	b.n	8004b1c <strstr+0x8>

08004b4a <sulp>:
 8004b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b4e:	460f      	mov	r7, r1
 8004b50:	4690      	mov	r8, r2
 8004b52:	f001 fcff 	bl	8006554 <__ulp>
 8004b56:	4604      	mov	r4, r0
 8004b58:	460d      	mov	r5, r1
 8004b5a:	f1b8 0f00 	cmp.w	r8, #0
 8004b5e:	d011      	beq.n	8004b84 <sulp+0x3a>
 8004b60:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004b64:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	dd0b      	ble.n	8004b84 <sulp+0x3a>
 8004b6c:	2400      	movs	r4, #0
 8004b6e:	051b      	lsls	r3, r3, #20
 8004b70:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004b74:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004b78:	4622      	mov	r2, r4
 8004b7a:	462b      	mov	r3, r5
 8004b7c:	f7fb fca8 	bl	80004d0 <__aeabi_dmul>
 8004b80:	4604      	mov	r4, r0
 8004b82:	460d      	mov	r5, r1
 8004b84:	4620      	mov	r0, r4
 8004b86:	4629      	mov	r1, r5
 8004b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b8c:	0000      	movs	r0, r0
	...

08004b90 <_strtod_l>:
 8004b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b94:	4699      	mov	r9, r3
 8004b96:	2300      	movs	r3, #0
 8004b98:	b09f      	sub	sp, #124	; 0x7c
 8004b9a:	4680      	mov	r8, r0
 8004b9c:	4648      	mov	r0, r9
 8004b9e:	460c      	mov	r4, r1
 8004ba0:	9215      	str	r2, [sp, #84]	; 0x54
 8004ba2:	931a      	str	r3, [sp, #104]	; 0x68
 8004ba4:	f001 f9f5 	bl	8005f92 <__localeconv_l>
 8004ba8:	4607      	mov	r7, r0
 8004baa:	6800      	ldr	r0, [r0, #0]
 8004bac:	f7fb fad0 	bl	8000150 <strlen>
 8004bb0:	f04f 0a00 	mov.w	sl, #0
 8004bb4:	4605      	mov	r5, r0
 8004bb6:	f04f 0b00 	mov.w	fp, #0
 8004bba:	9419      	str	r4, [sp, #100]	; 0x64
 8004bbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004bbe:	781a      	ldrb	r2, [r3, #0]
 8004bc0:	2a0d      	cmp	r2, #13
 8004bc2:	d833      	bhi.n	8004c2c <_strtod_l+0x9c>
 8004bc4:	2a09      	cmp	r2, #9
 8004bc6:	d237      	bcs.n	8004c38 <_strtod_l+0xa8>
 8004bc8:	2a00      	cmp	r2, #0
 8004bca:	d03f      	beq.n	8004c4c <_strtod_l+0xbc>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	9309      	str	r3, [sp, #36]	; 0x24
 8004bd0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004bd2:	7833      	ldrb	r3, [r6, #0]
 8004bd4:	2b30      	cmp	r3, #48	; 0x30
 8004bd6:	f040 8101 	bne.w	8004ddc <_strtod_l+0x24c>
 8004bda:	7873      	ldrb	r3, [r6, #1]
 8004bdc:	2b58      	cmp	r3, #88	; 0x58
 8004bde:	d001      	beq.n	8004be4 <_strtod_l+0x54>
 8004be0:	2b78      	cmp	r3, #120	; 0x78
 8004be2:	d16b      	bne.n	8004cbc <_strtod_l+0x12c>
 8004be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be6:	f8cd 9008 	str.w	r9, [sp, #8]
 8004bea:	9301      	str	r3, [sp, #4]
 8004bec:	ab1a      	add	r3, sp, #104	; 0x68
 8004bee:	9300      	str	r3, [sp, #0]
 8004bf0:	4aaa      	ldr	r2, [pc, #680]	; (8004e9c <_strtod_l+0x30c>)
 8004bf2:	ab1b      	add	r3, sp, #108	; 0x6c
 8004bf4:	a919      	add	r1, sp, #100	; 0x64
 8004bf6:	4640      	mov	r0, r8
 8004bf8:	f000 fef4 	bl	80059e4 <__gethex>
 8004bfc:	f010 0407 	ands.w	r4, r0, #7
 8004c00:	4605      	mov	r5, r0
 8004c02:	d005      	beq.n	8004c10 <_strtod_l+0x80>
 8004c04:	2c06      	cmp	r4, #6
 8004c06:	d12b      	bne.n	8004c60 <_strtod_l+0xd0>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	3601      	adds	r6, #1
 8004c0c:	9619      	str	r6, [sp, #100]	; 0x64
 8004c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8004c10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	f040 859d 	bne.w	8005752 <_strtod_l+0xbc2>
 8004c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c1a:	b1e3      	cbz	r3, 8004c56 <_strtod_l+0xc6>
 8004c1c:	4652      	mov	r2, sl
 8004c1e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004c22:	4610      	mov	r0, r2
 8004c24:	4619      	mov	r1, r3
 8004c26:	b01f      	add	sp, #124	; 0x7c
 8004c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c2c:	2a2b      	cmp	r2, #43	; 0x2b
 8004c2e:	d006      	beq.n	8004c3e <_strtod_l+0xae>
 8004c30:	2a2d      	cmp	r2, #45	; 0x2d
 8004c32:	d013      	beq.n	8004c5c <_strtod_l+0xcc>
 8004c34:	2a20      	cmp	r2, #32
 8004c36:	d1c9      	bne.n	8004bcc <_strtod_l+0x3c>
 8004c38:	3301      	adds	r3, #1
 8004c3a:	9319      	str	r3, [sp, #100]	; 0x64
 8004c3c:	e7be      	b.n	8004bbc <_strtod_l+0x2c>
 8004c3e:	2200      	movs	r2, #0
 8004c40:	9209      	str	r2, [sp, #36]	; 0x24
 8004c42:	1c5a      	adds	r2, r3, #1
 8004c44:	9219      	str	r2, [sp, #100]	; 0x64
 8004c46:	785b      	ldrb	r3, [r3, #1]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1c1      	bne.n	8004bd0 <_strtod_l+0x40>
 8004c4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c4e:	9419      	str	r4, [sp, #100]	; 0x64
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f040 857c 	bne.w	800574e <_strtod_l+0xbbe>
 8004c56:	4652      	mov	r2, sl
 8004c58:	465b      	mov	r3, fp
 8004c5a:	e7e2      	b.n	8004c22 <_strtod_l+0x92>
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	e7ef      	b.n	8004c40 <_strtod_l+0xb0>
 8004c60:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004c62:	b13a      	cbz	r2, 8004c74 <_strtod_l+0xe4>
 8004c64:	2135      	movs	r1, #53	; 0x35
 8004c66:	a81c      	add	r0, sp, #112	; 0x70
 8004c68:	f001 fd61 	bl	800672e <__copybits>
 8004c6c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004c6e:	4640      	mov	r0, r8
 8004c70:	f001 f9e4 	bl	800603c <_Bfree>
 8004c74:	3c01      	subs	r4, #1
 8004c76:	2c04      	cmp	r4, #4
 8004c78:	d808      	bhi.n	8004c8c <_strtod_l+0xfc>
 8004c7a:	e8df f004 	tbb	[pc, r4]
 8004c7e:	030c      	.short	0x030c
 8004c80:	1a17      	.short	0x1a17
 8004c82:	0c          	.byte	0x0c
 8004c83:	00          	.byte	0x00
 8004c84:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004c88:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8004c8c:	0729      	lsls	r1, r5, #28
 8004c8e:	d5bf      	bpl.n	8004c10 <_strtod_l+0x80>
 8004c90:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004c94:	e7bc      	b.n	8004c10 <_strtod_l+0x80>
 8004c96:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004c98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004c9a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004c9e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004ca2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004ca6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004caa:	e7ef      	b.n	8004c8c <_strtod_l+0xfc>
 8004cac:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8004ea8 <_strtod_l+0x318>
 8004cb0:	e7ec      	b.n	8004c8c <_strtod_l+0xfc>
 8004cb2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004cb6:	f04f 3aff 	mov.w	sl, #4294967295
 8004cba:	e7e7      	b.n	8004c8c <_strtod_l+0xfc>
 8004cbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cbe:	1c5a      	adds	r2, r3, #1
 8004cc0:	9219      	str	r2, [sp, #100]	; 0x64
 8004cc2:	785b      	ldrb	r3, [r3, #1]
 8004cc4:	2b30      	cmp	r3, #48	; 0x30
 8004cc6:	d0f9      	beq.n	8004cbc <_strtod_l+0x12c>
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0a1      	beq.n	8004c10 <_strtod_l+0x80>
 8004ccc:	2301      	movs	r3, #1
 8004cce:	9308      	str	r3, [sp, #32]
 8004cd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004cd2:	220a      	movs	r2, #10
 8004cd4:	930a      	str	r3, [sp, #40]	; 0x28
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	9305      	str	r3, [sp, #20]
 8004cda:	9306      	str	r3, [sp, #24]
 8004cdc:	9304      	str	r3, [sp, #16]
 8004cde:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004ce0:	7806      	ldrb	r6, [r0, #0]
 8004ce2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004ce6:	b2d9      	uxtb	r1, r3
 8004ce8:	2909      	cmp	r1, #9
 8004cea:	d979      	bls.n	8004de0 <_strtod_l+0x250>
 8004cec:	462a      	mov	r2, r5
 8004cee:	6839      	ldr	r1, [r7, #0]
 8004cf0:	f001 fd66 	bl	80067c0 <strncmp>
 8004cf4:	2800      	cmp	r0, #0
 8004cf6:	f000 8085 	beq.w	8004e04 <_strtod_l+0x274>
 8004cfa:	2000      	movs	r0, #0
 8004cfc:	4633      	mov	r3, r6
 8004cfe:	4602      	mov	r2, r0
 8004d00:	4601      	mov	r1, r0
 8004d02:	9d04      	ldr	r5, [sp, #16]
 8004d04:	2b65      	cmp	r3, #101	; 0x65
 8004d06:	d002      	beq.n	8004d0e <_strtod_l+0x17e>
 8004d08:	2b45      	cmp	r3, #69	; 0x45
 8004d0a:	f040 80ef 	bne.w	8004eec <_strtod_l+0x35c>
 8004d0e:	b925      	cbnz	r5, 8004d1a <_strtod_l+0x18a>
 8004d10:	b910      	cbnz	r0, 8004d18 <_strtod_l+0x188>
 8004d12:	9b08      	ldr	r3, [sp, #32]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d099      	beq.n	8004c4c <_strtod_l+0xbc>
 8004d18:	2500      	movs	r5, #0
 8004d1a:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8004d1c:	1c63      	adds	r3, r4, #1
 8004d1e:	9319      	str	r3, [sp, #100]	; 0x64
 8004d20:	7863      	ldrb	r3, [r4, #1]
 8004d22:	2b2b      	cmp	r3, #43	; 0x2b
 8004d24:	f000 80cf 	beq.w	8004ec6 <_strtod_l+0x336>
 8004d28:	2b2d      	cmp	r3, #45	; 0x2d
 8004d2a:	f000 80d2 	beq.w	8004ed2 <_strtod_l+0x342>
 8004d2e:	2600      	movs	r6, #0
 8004d30:	9607      	str	r6, [sp, #28]
 8004d32:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004d36:	2e09      	cmp	r6, #9
 8004d38:	f200 80d7 	bhi.w	8004eea <_strtod_l+0x35a>
 8004d3c:	2b30      	cmp	r3, #48	; 0x30
 8004d3e:	f000 80ca 	beq.w	8004ed6 <_strtod_l+0x346>
 8004d42:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8004d46:	2e08      	cmp	r6, #8
 8004d48:	f200 80d0 	bhi.w	8004eec <_strtod_l+0x35c>
 8004d4c:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004d50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d52:	f04f 0c0a 	mov.w	ip, #10
 8004d56:	461f      	mov	r7, r3
 8004d58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d5a:	1c5e      	adds	r6, r3, #1
 8004d5c:	9619      	str	r6, [sp, #100]	; 0x64
 8004d5e:	785b      	ldrb	r3, [r3, #1]
 8004d60:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 8004d64:	f1b9 0f09 	cmp.w	r9, #9
 8004d68:	f240 80ba 	bls.w	8004ee0 <_strtod_l+0x350>
 8004d6c:	1bf6      	subs	r6, r6, r7
 8004d6e:	2e08      	cmp	r6, #8
 8004d70:	f644 691f 	movw	r9, #19999	; 0x4e1f
 8004d74:	dc02      	bgt.n	8004d7c <_strtod_l+0x1ec>
 8004d76:	45f1      	cmp	r9, lr
 8004d78:	bfa8      	it	ge
 8004d7a:	46f1      	movge	r9, lr
 8004d7c:	9e07      	ldr	r6, [sp, #28]
 8004d7e:	b10e      	cbz	r6, 8004d84 <_strtod_l+0x1f4>
 8004d80:	f1c9 0900 	rsb	r9, r9, #0
 8004d84:	2d00      	cmp	r5, #0
 8004d86:	f040 80d7 	bne.w	8004f38 <_strtod_l+0x3a8>
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	f47f af40 	bne.w	8004c10 <_strtod_l+0x80>
 8004d90:	9a08      	ldr	r2, [sp, #32]
 8004d92:	2a00      	cmp	r2, #0
 8004d94:	f47f af3c 	bne.w	8004c10 <_strtod_l+0x80>
 8004d98:	2900      	cmp	r1, #0
 8004d9a:	f47f af57 	bne.w	8004c4c <_strtod_l+0xbc>
 8004d9e:	2b4e      	cmp	r3, #78	; 0x4e
 8004da0:	f000 80ad 	beq.w	8004efe <_strtod_l+0x36e>
 8004da4:	f300 80a5 	bgt.w	8004ef2 <_strtod_l+0x362>
 8004da8:	2b49      	cmp	r3, #73	; 0x49
 8004daa:	f47f af4f 	bne.w	8004c4c <_strtod_l+0xbc>
 8004dae:	493c      	ldr	r1, [pc, #240]	; (8004ea0 <_strtod_l+0x310>)
 8004db0:	a819      	add	r0, sp, #100	; 0x64
 8004db2:	f001 f848 	bl	8005e46 <__match>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	f43f af48 	beq.w	8004c4c <_strtod_l+0xbc>
 8004dbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dbe:	4939      	ldr	r1, [pc, #228]	; (8004ea4 <_strtod_l+0x314>)
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	a819      	add	r0, sp, #100	; 0x64
 8004dc4:	9319      	str	r3, [sp, #100]	; 0x64
 8004dc6:	f001 f83e 	bl	8005e46 <__match>
 8004dca:	b910      	cbnz	r0, 8004dd2 <_strtod_l+0x242>
 8004dcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dce:	3301      	adds	r3, #1
 8004dd0:	9319      	str	r3, [sp, #100]	; 0x64
 8004dd2:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8004ea8 <_strtod_l+0x318>
 8004dd6:	f04f 0a00 	mov.w	sl, #0
 8004dda:	e719      	b.n	8004c10 <_strtod_l+0x80>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	e776      	b.n	8004cce <_strtod_l+0x13e>
 8004de0:	9904      	ldr	r1, [sp, #16]
 8004de2:	3001      	adds	r0, #1
 8004de4:	2908      	cmp	r1, #8
 8004de6:	bfd5      	itete	le
 8004de8:	9906      	ldrle	r1, [sp, #24]
 8004dea:	9905      	ldrgt	r1, [sp, #20]
 8004dec:	fb02 3301 	mlale	r3, r2, r1, r3
 8004df0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004df4:	bfd4      	ite	le
 8004df6:	9306      	strle	r3, [sp, #24]
 8004df8:	9305      	strgt	r3, [sp, #20]
 8004dfa:	9b04      	ldr	r3, [sp, #16]
 8004dfc:	9019      	str	r0, [sp, #100]	; 0x64
 8004dfe:	3301      	adds	r3, #1
 8004e00:	9304      	str	r3, [sp, #16]
 8004e02:	e76c      	b.n	8004cde <_strtod_l+0x14e>
 8004e04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e06:	195a      	adds	r2, r3, r5
 8004e08:	9219      	str	r2, [sp, #100]	; 0x64
 8004e0a:	9a04      	ldr	r2, [sp, #16]
 8004e0c:	5d5b      	ldrb	r3, [r3, r5]
 8004e0e:	2a00      	cmp	r2, #0
 8004e10:	d154      	bne.n	8004ebc <_strtod_l+0x32c>
 8004e12:	4610      	mov	r0, r2
 8004e14:	2b30      	cmp	r3, #48	; 0x30
 8004e16:	d02a      	beq.n	8004e6e <_strtod_l+0x2de>
 8004e18:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004e1c:	2a08      	cmp	r2, #8
 8004e1e:	f200 849d 	bhi.w	800575c <_strtod_l+0xbcc>
 8004e22:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e24:	920a      	str	r2, [sp, #40]	; 0x28
 8004e26:	4602      	mov	r2, r0
 8004e28:	2000      	movs	r0, #0
 8004e2a:	4605      	mov	r5, r0
 8004e2c:	3b30      	subs	r3, #48	; 0x30
 8004e2e:	f100 0101 	add.w	r1, r0, #1
 8004e32:	d011      	beq.n	8004e58 <_strtod_l+0x2c8>
 8004e34:	440a      	add	r2, r1
 8004e36:	260a      	movs	r6, #10
 8004e38:	4629      	mov	r1, r5
 8004e3a:	eb00 0c05 	add.w	ip, r0, r5
 8004e3e:	4561      	cmp	r1, ip
 8004e40:	d11b      	bne.n	8004e7a <_strtod_l+0x2ea>
 8004e42:	4428      	add	r0, r5
 8004e44:	2808      	cmp	r0, #8
 8004e46:	f100 0501 	add.w	r5, r0, #1
 8004e4a:	dc2f      	bgt.n	8004eac <_strtod_l+0x31c>
 8004e4c:	210a      	movs	r1, #10
 8004e4e:	9806      	ldr	r0, [sp, #24]
 8004e50:	fb01 3300 	mla	r3, r1, r0, r3
 8004e54:	9306      	str	r3, [sp, #24]
 8004e56:	2100      	movs	r1, #0
 8004e58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e5a:	1c58      	adds	r0, r3, #1
 8004e5c:	9019      	str	r0, [sp, #100]	; 0x64
 8004e5e:	4608      	mov	r0, r1
 8004e60:	785b      	ldrb	r3, [r3, #1]
 8004e62:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004e66:	2909      	cmp	r1, #9
 8004e68:	d9e0      	bls.n	8004e2c <_strtod_l+0x29c>
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	e74a      	b.n	8004d04 <_strtod_l+0x174>
 8004e6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004e70:	3001      	adds	r0, #1
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	9219      	str	r2, [sp, #100]	; 0x64
 8004e76:	785b      	ldrb	r3, [r3, #1]
 8004e78:	e7cc      	b.n	8004e14 <_strtod_l+0x284>
 8004e7a:	3101      	adds	r1, #1
 8004e7c:	f101 3eff 	add.w	lr, r1, #4294967295
 8004e80:	f1be 0f08 	cmp.w	lr, #8
 8004e84:	dc03      	bgt.n	8004e8e <_strtod_l+0x2fe>
 8004e86:	9f06      	ldr	r7, [sp, #24]
 8004e88:	4377      	muls	r7, r6
 8004e8a:	9706      	str	r7, [sp, #24]
 8004e8c:	e7d7      	b.n	8004e3e <_strtod_l+0x2ae>
 8004e8e:	2910      	cmp	r1, #16
 8004e90:	bfde      	ittt	le
 8004e92:	9f05      	ldrle	r7, [sp, #20]
 8004e94:	4377      	mulle	r7, r6
 8004e96:	9705      	strle	r7, [sp, #20]
 8004e98:	e7d1      	b.n	8004e3e <_strtod_l+0x2ae>
 8004e9a:	bf00      	nop
 8004e9c:	08006a04 	.word	0x08006a04
 8004ea0:	080069f7 	.word	0x080069f7
 8004ea4:	080069fa 	.word	0x080069fa
 8004ea8:	7ff00000 	.word	0x7ff00000
 8004eac:	2d10      	cmp	r5, #16
 8004eae:	bfdf      	itttt	le
 8004eb0:	210a      	movle	r1, #10
 8004eb2:	9805      	ldrle	r0, [sp, #20]
 8004eb4:	fb01 3300 	mlale	r3, r1, r0, r3
 8004eb8:	9305      	strle	r3, [sp, #20]
 8004eba:	e7cc      	b.n	8004e56 <_strtod_l+0x2c6>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	9d04      	ldr	r5, [sp, #16]
 8004ec0:	e7cf      	b.n	8004e62 <_strtod_l+0x2d2>
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	e724      	b.n	8004d10 <_strtod_l+0x180>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	9307      	str	r3, [sp, #28]
 8004eca:	1ca3      	adds	r3, r4, #2
 8004ecc:	9319      	str	r3, [sp, #100]	; 0x64
 8004ece:	78a3      	ldrb	r3, [r4, #2]
 8004ed0:	e72f      	b.n	8004d32 <_strtod_l+0x1a2>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e7f8      	b.n	8004ec8 <_strtod_l+0x338>
 8004ed6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ed8:	1c5e      	adds	r6, r3, #1
 8004eda:	9619      	str	r6, [sp, #100]	; 0x64
 8004edc:	785b      	ldrb	r3, [r3, #1]
 8004ede:	e72d      	b.n	8004d3c <_strtod_l+0x1ac>
 8004ee0:	fb0c 3e0e 	mla	lr, ip, lr, r3
 8004ee4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004ee8:	e736      	b.n	8004d58 <_strtod_l+0x1c8>
 8004eea:	9419      	str	r4, [sp, #100]	; 0x64
 8004eec:	f04f 0900 	mov.w	r9, #0
 8004ef0:	e748      	b.n	8004d84 <_strtod_l+0x1f4>
 8004ef2:	2b69      	cmp	r3, #105	; 0x69
 8004ef4:	f43f af5b 	beq.w	8004dae <_strtod_l+0x21e>
 8004ef8:	2b6e      	cmp	r3, #110	; 0x6e
 8004efa:	f47f aea7 	bne.w	8004c4c <_strtod_l+0xbc>
 8004efe:	498c      	ldr	r1, [pc, #560]	; (8005130 <_strtod_l+0x5a0>)
 8004f00:	a819      	add	r0, sp, #100	; 0x64
 8004f02:	f000 ffa0 	bl	8005e46 <__match>
 8004f06:	2800      	cmp	r0, #0
 8004f08:	f43f aea0 	beq.w	8004c4c <_strtod_l+0xbc>
 8004f0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	2b28      	cmp	r3, #40	; 0x28
 8004f12:	d10e      	bne.n	8004f32 <_strtod_l+0x3a2>
 8004f14:	aa1c      	add	r2, sp, #112	; 0x70
 8004f16:	4987      	ldr	r1, [pc, #540]	; (8005134 <_strtod_l+0x5a4>)
 8004f18:	a819      	add	r0, sp, #100	; 0x64
 8004f1a:	f000 ffa7 	bl	8005e6c <__hexnan>
 8004f1e:	2805      	cmp	r0, #5
 8004f20:	d107      	bne.n	8004f32 <_strtod_l+0x3a2>
 8004f22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f24:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8004f28:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004f2c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004f30:	e66e      	b.n	8004c10 <_strtod_l+0x80>
 8004f32:	f8df b210 	ldr.w	fp, [pc, #528]	; 8005144 <_strtod_l+0x5b4>
 8004f36:	e74e      	b.n	8004dd6 <_strtod_l+0x246>
 8004f38:	9b04      	ldr	r3, [sp, #16]
 8004f3a:	462c      	mov	r4, r5
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	bf08      	it	eq
 8004f40:	462b      	moveq	r3, r5
 8004f42:	2d10      	cmp	r5, #16
 8004f44:	bfa8      	it	ge
 8004f46:	2410      	movge	r4, #16
 8004f48:	9806      	ldr	r0, [sp, #24]
 8004f4a:	eba9 0902 	sub.w	r9, r9, r2
 8004f4e:	9304      	str	r3, [sp, #16]
 8004f50:	f7fb fa48 	bl	80003e4 <__aeabi_ui2d>
 8004f54:	2c09      	cmp	r4, #9
 8004f56:	4682      	mov	sl, r0
 8004f58:	468b      	mov	fp, r1
 8004f5a:	dd13      	ble.n	8004f84 <_strtod_l+0x3f4>
 8004f5c:	4b76      	ldr	r3, [pc, #472]	; (8005138 <_strtod_l+0x5a8>)
 8004f5e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f62:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004f66:	f7fb fab3 	bl	80004d0 <__aeabi_dmul>
 8004f6a:	4606      	mov	r6, r0
 8004f6c:	9805      	ldr	r0, [sp, #20]
 8004f6e:	460f      	mov	r7, r1
 8004f70:	f7fb fa38 	bl	80003e4 <__aeabi_ui2d>
 8004f74:	4602      	mov	r2, r0
 8004f76:	460b      	mov	r3, r1
 8004f78:	4630      	mov	r0, r6
 8004f7a:	4639      	mov	r1, r7
 8004f7c:	f7fb f8f6 	bl	800016c <__adddf3>
 8004f80:	4682      	mov	sl, r0
 8004f82:	468b      	mov	fp, r1
 8004f84:	2d0f      	cmp	r5, #15
 8004f86:	dc36      	bgt.n	8004ff6 <_strtod_l+0x466>
 8004f88:	f1b9 0f00 	cmp.w	r9, #0
 8004f8c:	f43f ae40 	beq.w	8004c10 <_strtod_l+0x80>
 8004f90:	dd24      	ble.n	8004fdc <_strtod_l+0x44c>
 8004f92:	f1b9 0f16 	cmp.w	r9, #22
 8004f96:	dc0b      	bgt.n	8004fb0 <_strtod_l+0x420>
 8004f98:	4652      	mov	r2, sl
 8004f9a:	465b      	mov	r3, fp
 8004f9c:	4d66      	ldr	r5, [pc, #408]	; (8005138 <_strtod_l+0x5a8>)
 8004f9e:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 8004fa2:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004fa6:	f7fb fa93 	bl	80004d0 <__aeabi_dmul>
 8004faa:	4682      	mov	sl, r0
 8004fac:	468b      	mov	fp, r1
 8004fae:	e62f      	b.n	8004c10 <_strtod_l+0x80>
 8004fb0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004fb4:	4599      	cmp	r9, r3
 8004fb6:	dc1e      	bgt.n	8004ff6 <_strtod_l+0x466>
 8004fb8:	4c5f      	ldr	r4, [pc, #380]	; (8005138 <_strtod_l+0x5a8>)
 8004fba:	f1c5 050f 	rsb	r5, r5, #15
 8004fbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004fc2:	eba9 0505 	sub.w	r5, r9, r5
 8004fc6:	4652      	mov	r2, sl
 8004fc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fcc:	465b      	mov	r3, fp
 8004fce:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004fd2:	f7fb fa7d 	bl	80004d0 <__aeabi_dmul>
 8004fd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004fda:	e7e4      	b.n	8004fa6 <_strtod_l+0x416>
 8004fdc:	f119 0f16 	cmn.w	r9, #22
 8004fe0:	db09      	blt.n	8004ff6 <_strtod_l+0x466>
 8004fe2:	4d55      	ldr	r5, [pc, #340]	; (8005138 <_strtod_l+0x5a8>)
 8004fe4:	4650      	mov	r0, sl
 8004fe6:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 8004fea:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004fee:	4659      	mov	r1, fp
 8004ff0:	f7fb fb98 	bl	8000724 <__aeabi_ddiv>
 8004ff4:	e7d9      	b.n	8004faa <_strtod_l+0x41a>
 8004ff6:	1b2c      	subs	r4, r5, r4
 8004ff8:	444c      	add	r4, r9
 8004ffa:	2c00      	cmp	r4, #0
 8004ffc:	dd73      	ble.n	80050e6 <_strtod_l+0x556>
 8004ffe:	f014 030f 	ands.w	r3, r4, #15
 8005002:	d00a      	beq.n	800501a <_strtod_l+0x48a>
 8005004:	494c      	ldr	r1, [pc, #304]	; (8005138 <_strtod_l+0x5a8>)
 8005006:	4652      	mov	r2, sl
 8005008:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800500c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005010:	465b      	mov	r3, fp
 8005012:	f7fb fa5d 	bl	80004d0 <__aeabi_dmul>
 8005016:	4682      	mov	sl, r0
 8005018:	468b      	mov	fp, r1
 800501a:	f034 040f 	bics.w	r4, r4, #15
 800501e:	d054      	beq.n	80050ca <_strtod_l+0x53a>
 8005020:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8005024:	dd27      	ble.n	8005076 <_strtod_l+0x4e6>
 8005026:	f04f 0900 	mov.w	r9, #0
 800502a:	f8cd 9010 	str.w	r9, [sp, #16]
 800502e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005032:	f8cd 9018 	str.w	r9, [sp, #24]
 8005036:	2322      	movs	r3, #34	; 0x22
 8005038:	f04f 0a00 	mov.w	sl, #0
 800503c:	f8df b108 	ldr.w	fp, [pc, #264]	; 8005148 <_strtod_l+0x5b8>
 8005040:	f8c8 3000 	str.w	r3, [r8]
 8005044:	9b07      	ldr	r3, [sp, #28]
 8005046:	2b00      	cmp	r3, #0
 8005048:	f43f ade2 	beq.w	8004c10 <_strtod_l+0x80>
 800504c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800504e:	4640      	mov	r0, r8
 8005050:	f000 fff4 	bl	800603c <_Bfree>
 8005054:	9906      	ldr	r1, [sp, #24]
 8005056:	4640      	mov	r0, r8
 8005058:	f000 fff0 	bl	800603c <_Bfree>
 800505c:	9904      	ldr	r1, [sp, #16]
 800505e:	4640      	mov	r0, r8
 8005060:	f000 ffec 	bl	800603c <_Bfree>
 8005064:	9907      	ldr	r1, [sp, #28]
 8005066:	4640      	mov	r0, r8
 8005068:	f000 ffe8 	bl	800603c <_Bfree>
 800506c:	4649      	mov	r1, r9
 800506e:	4640      	mov	r0, r8
 8005070:	f000 ffe4 	bl	800603c <_Bfree>
 8005074:	e5cc      	b.n	8004c10 <_strtod_l+0x80>
 8005076:	2300      	movs	r3, #0
 8005078:	4650      	mov	r0, sl
 800507a:	4659      	mov	r1, fp
 800507c:	461f      	mov	r7, r3
 800507e:	4e2f      	ldr	r6, [pc, #188]	; (800513c <_strtod_l+0x5ac>)
 8005080:	1124      	asrs	r4, r4, #4
 8005082:	2c01      	cmp	r4, #1
 8005084:	dc24      	bgt.n	80050d0 <_strtod_l+0x540>
 8005086:	b10b      	cbz	r3, 800508c <_strtod_l+0x4fc>
 8005088:	4682      	mov	sl, r0
 800508a:	468b      	mov	fp, r1
 800508c:	4b2b      	ldr	r3, [pc, #172]	; (800513c <_strtod_l+0x5ac>)
 800508e:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005092:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005096:	4652      	mov	r2, sl
 8005098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800509c:	465b      	mov	r3, fp
 800509e:	f7fb fa17 	bl	80004d0 <__aeabi_dmul>
 80050a2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80050a6:	468b      	mov	fp, r1
 80050a8:	460a      	mov	r2, r1
 80050aa:	0d1b      	lsrs	r3, r3, #20
 80050ac:	4924      	ldr	r1, [pc, #144]	; (8005140 <_strtod_l+0x5b0>)
 80050ae:	051b      	lsls	r3, r3, #20
 80050b0:	428b      	cmp	r3, r1
 80050b2:	4682      	mov	sl, r0
 80050b4:	d8b7      	bhi.n	8005026 <_strtod_l+0x496>
 80050b6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80050ba:	428b      	cmp	r3, r1
 80050bc:	bf86      	itte	hi
 80050be:	f04f 3aff 	movhi.w	sl, #4294967295
 80050c2:	f8df b088 	ldrhi.w	fp, [pc, #136]	; 800514c <_strtod_l+0x5bc>
 80050c6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80050ca:	2300      	movs	r3, #0
 80050cc:	9305      	str	r3, [sp, #20]
 80050ce:	e070      	b.n	80051b2 <_strtod_l+0x622>
 80050d0:	07e2      	lsls	r2, r4, #31
 80050d2:	d504      	bpl.n	80050de <_strtod_l+0x54e>
 80050d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80050d8:	f7fb f9fa 	bl	80004d0 <__aeabi_dmul>
 80050dc:	2301      	movs	r3, #1
 80050de:	3701      	adds	r7, #1
 80050e0:	1064      	asrs	r4, r4, #1
 80050e2:	3608      	adds	r6, #8
 80050e4:	e7cd      	b.n	8005082 <_strtod_l+0x4f2>
 80050e6:	d0f0      	beq.n	80050ca <_strtod_l+0x53a>
 80050e8:	4264      	negs	r4, r4
 80050ea:	f014 020f 	ands.w	r2, r4, #15
 80050ee:	d00a      	beq.n	8005106 <_strtod_l+0x576>
 80050f0:	4b11      	ldr	r3, [pc, #68]	; (8005138 <_strtod_l+0x5a8>)
 80050f2:	4650      	mov	r0, sl
 80050f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050f8:	4659      	mov	r1, fp
 80050fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fe:	f7fb fb11 	bl	8000724 <__aeabi_ddiv>
 8005102:	4682      	mov	sl, r0
 8005104:	468b      	mov	fp, r1
 8005106:	1124      	asrs	r4, r4, #4
 8005108:	d0df      	beq.n	80050ca <_strtod_l+0x53a>
 800510a:	2c1f      	cmp	r4, #31
 800510c:	dd20      	ble.n	8005150 <_strtod_l+0x5c0>
 800510e:	f04f 0900 	mov.w	r9, #0
 8005112:	f8cd 9010 	str.w	r9, [sp, #16]
 8005116:	f8cd 901c 	str.w	r9, [sp, #28]
 800511a:	f8cd 9018 	str.w	r9, [sp, #24]
 800511e:	2322      	movs	r3, #34	; 0x22
 8005120:	f04f 0a00 	mov.w	sl, #0
 8005124:	f04f 0b00 	mov.w	fp, #0
 8005128:	f8c8 3000 	str.w	r3, [r8]
 800512c:	e78a      	b.n	8005044 <_strtod_l+0x4b4>
 800512e:	bf00      	nop
 8005130:	08006a00 	.word	0x08006a00
 8005134:	08006a18 	.word	0x08006a18
 8005138:	08006ab0 	.word	0x08006ab0
 800513c:	08006a88 	.word	0x08006a88
 8005140:	7ca00000 	.word	0x7ca00000
 8005144:	fff80000 	.word	0xfff80000
 8005148:	7ff00000 	.word	0x7ff00000
 800514c:	7fefffff 	.word	0x7fefffff
 8005150:	f014 0310 	ands.w	r3, r4, #16
 8005154:	bf18      	it	ne
 8005156:	236a      	movne	r3, #106	; 0x6a
 8005158:	4650      	mov	r0, sl
 800515a:	9305      	str	r3, [sp, #20]
 800515c:	4659      	mov	r1, fp
 800515e:	2300      	movs	r3, #0
 8005160:	4e9f      	ldr	r6, [pc, #636]	; (80053e0 <_strtod_l+0x850>)
 8005162:	2c00      	cmp	r4, #0
 8005164:	f300 8109 	bgt.w	800537a <_strtod_l+0x7ea>
 8005168:	b10b      	cbz	r3, 800516e <_strtod_l+0x5de>
 800516a:	4682      	mov	sl, r0
 800516c:	468b      	mov	fp, r1
 800516e:	9b05      	ldr	r3, [sp, #20]
 8005170:	b1bb      	cbz	r3, 80051a2 <_strtod_l+0x612>
 8005172:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005176:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800517a:	2b00      	cmp	r3, #0
 800517c:	4659      	mov	r1, fp
 800517e:	dd10      	ble.n	80051a2 <_strtod_l+0x612>
 8005180:	2b1f      	cmp	r3, #31
 8005182:	f340 8104 	ble.w	800538e <_strtod_l+0x7fe>
 8005186:	2b34      	cmp	r3, #52	; 0x34
 8005188:	bfd8      	it	le
 800518a:	f04f 32ff 	movle.w	r2, #4294967295
 800518e:	f04f 0a00 	mov.w	sl, #0
 8005192:	bfcf      	iteee	gt
 8005194:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005198:	3b20      	suble	r3, #32
 800519a:	fa02 f303 	lslle.w	r3, r2, r3
 800519e:	ea03 0b01 	andle.w	fp, r3, r1
 80051a2:	2200      	movs	r2, #0
 80051a4:	2300      	movs	r3, #0
 80051a6:	4650      	mov	r0, sl
 80051a8:	4659      	mov	r1, fp
 80051aa:	f7fb fbf9 	bl	80009a0 <__aeabi_dcmpeq>
 80051ae:	2800      	cmp	r0, #0
 80051b0:	d1ad      	bne.n	800510e <_strtod_l+0x57e>
 80051b2:	9b06      	ldr	r3, [sp, #24]
 80051b4:	9a04      	ldr	r2, [sp, #16]
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80051ba:	462b      	mov	r3, r5
 80051bc:	4640      	mov	r0, r8
 80051be:	f000 ff8f 	bl	80060e0 <__s2b>
 80051c2:	9007      	str	r0, [sp, #28]
 80051c4:	2800      	cmp	r0, #0
 80051c6:	f43f af2e 	beq.w	8005026 <_strtod_l+0x496>
 80051ca:	f1b9 0f00 	cmp.w	r9, #0
 80051ce:	f1c9 0300 	rsb	r3, r9, #0
 80051d2:	bfa8      	it	ge
 80051d4:	2300      	movge	r3, #0
 80051d6:	930e      	str	r3, [sp, #56]	; 0x38
 80051d8:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 80051dc:	f04f 0900 	mov.w	r9, #0
 80051e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80051e2:	f8cd 9010 	str.w	r9, [sp, #16]
 80051e6:	9b07      	ldr	r3, [sp, #28]
 80051e8:	4640      	mov	r0, r8
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	f000 fef2 	bl	8005fd4 <_Balloc>
 80051f0:	9006      	str	r0, [sp, #24]
 80051f2:	2800      	cmp	r0, #0
 80051f4:	f43f af1f 	beq.w	8005036 <_strtod_l+0x4a6>
 80051f8:	9b07      	ldr	r3, [sp, #28]
 80051fa:	300c      	adds	r0, #12
 80051fc:	691a      	ldr	r2, [r3, #16]
 80051fe:	f103 010c 	add.w	r1, r3, #12
 8005202:	3202      	adds	r2, #2
 8005204:	0092      	lsls	r2, r2, #2
 8005206:	f000 fed8 	bl	8005fba <memcpy>
 800520a:	ab1c      	add	r3, sp, #112	; 0x70
 800520c:	9301      	str	r3, [sp, #4]
 800520e:	ab1b      	add	r3, sp, #108	; 0x6c
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	4652      	mov	r2, sl
 8005214:	465b      	mov	r3, fp
 8005216:	4640      	mov	r0, r8
 8005218:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800521c:	f001 fa10 	bl	8006640 <__d2b>
 8005220:	901a      	str	r0, [sp, #104]	; 0x68
 8005222:	2800      	cmp	r0, #0
 8005224:	f43f af07 	beq.w	8005036 <_strtod_l+0x4a6>
 8005228:	2101      	movs	r1, #1
 800522a:	4640      	mov	r0, r8
 800522c:	f000 ffe4 	bl	80061f8 <__i2b>
 8005230:	9004      	str	r0, [sp, #16]
 8005232:	4603      	mov	r3, r0
 8005234:	2800      	cmp	r0, #0
 8005236:	f43f aefe 	beq.w	8005036 <_strtod_l+0x4a6>
 800523a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800523c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800523e:	2d00      	cmp	r5, #0
 8005240:	bfab      	itete	ge
 8005242:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005244:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8005246:	195e      	addge	r6, r3, r5
 8005248:	1b5c      	sublt	r4, r3, r5
 800524a:	9b05      	ldr	r3, [sp, #20]
 800524c:	bfa8      	it	ge
 800524e:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 8005250:	eba5 0503 	sub.w	r5, r5, r3
 8005254:	4415      	add	r5, r2
 8005256:	4b63      	ldr	r3, [pc, #396]	; (80053e4 <_strtod_l+0x854>)
 8005258:	f105 35ff 	add.w	r5, r5, #4294967295
 800525c:	bfb8      	it	lt
 800525e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005260:	429d      	cmp	r5, r3
 8005262:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005266:	f280 80a4 	bge.w	80053b2 <_strtod_l+0x822>
 800526a:	1b5b      	subs	r3, r3, r5
 800526c:	2b1f      	cmp	r3, #31
 800526e:	eba2 0203 	sub.w	r2, r2, r3
 8005272:	f04f 0701 	mov.w	r7, #1
 8005276:	f300 8091 	bgt.w	800539c <_strtod_l+0x80c>
 800527a:	2500      	movs	r5, #0
 800527c:	fa07 f303 	lsl.w	r3, r7, r3
 8005280:	9314      	str	r3, [sp, #80]	; 0x50
 8005282:	18b7      	adds	r7, r6, r2
 8005284:	9b05      	ldr	r3, [sp, #20]
 8005286:	42be      	cmp	r6, r7
 8005288:	4414      	add	r4, r2
 800528a:	441c      	add	r4, r3
 800528c:	4633      	mov	r3, r6
 800528e:	bfa8      	it	ge
 8005290:	463b      	movge	r3, r7
 8005292:	42a3      	cmp	r3, r4
 8005294:	bfa8      	it	ge
 8005296:	4623      	movge	r3, r4
 8005298:	2b00      	cmp	r3, #0
 800529a:	bfc2      	ittt	gt
 800529c:	1aff      	subgt	r7, r7, r3
 800529e:	1ae4      	subgt	r4, r4, r3
 80052a0:	1af6      	subgt	r6, r6, r3
 80052a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052a4:	b1bb      	cbz	r3, 80052d6 <_strtod_l+0x746>
 80052a6:	461a      	mov	r2, r3
 80052a8:	9904      	ldr	r1, [sp, #16]
 80052aa:	4640      	mov	r0, r8
 80052ac:	f001 f83a 	bl	8006324 <__pow5mult>
 80052b0:	9004      	str	r0, [sp, #16]
 80052b2:	2800      	cmp	r0, #0
 80052b4:	f43f aebf 	beq.w	8005036 <_strtod_l+0x4a6>
 80052b8:	4601      	mov	r1, r0
 80052ba:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80052bc:	4640      	mov	r0, r8
 80052be:	f000 ffa4 	bl	800620a <__multiply>
 80052c2:	9008      	str	r0, [sp, #32]
 80052c4:	2800      	cmp	r0, #0
 80052c6:	f43f aeb6 	beq.w	8005036 <_strtod_l+0x4a6>
 80052ca:	991a      	ldr	r1, [sp, #104]	; 0x68
 80052cc:	4640      	mov	r0, r8
 80052ce:	f000 feb5 	bl	800603c <_Bfree>
 80052d2:	9b08      	ldr	r3, [sp, #32]
 80052d4:	931a      	str	r3, [sp, #104]	; 0x68
 80052d6:	2f00      	cmp	r7, #0
 80052d8:	dc6f      	bgt.n	80053ba <_strtod_l+0x82a>
 80052da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d175      	bne.n	80053cc <_strtod_l+0x83c>
 80052e0:	2c00      	cmp	r4, #0
 80052e2:	dd08      	ble.n	80052f6 <_strtod_l+0x766>
 80052e4:	4622      	mov	r2, r4
 80052e6:	9906      	ldr	r1, [sp, #24]
 80052e8:	4640      	mov	r0, r8
 80052ea:	f001 f869 	bl	80063c0 <__lshift>
 80052ee:	9006      	str	r0, [sp, #24]
 80052f0:	2800      	cmp	r0, #0
 80052f2:	f43f aea0 	beq.w	8005036 <_strtod_l+0x4a6>
 80052f6:	2e00      	cmp	r6, #0
 80052f8:	dd08      	ble.n	800530c <_strtod_l+0x77c>
 80052fa:	4632      	mov	r2, r6
 80052fc:	9904      	ldr	r1, [sp, #16]
 80052fe:	4640      	mov	r0, r8
 8005300:	f001 f85e 	bl	80063c0 <__lshift>
 8005304:	9004      	str	r0, [sp, #16]
 8005306:	2800      	cmp	r0, #0
 8005308:	f43f ae95 	beq.w	8005036 <_strtod_l+0x4a6>
 800530c:	9a06      	ldr	r2, [sp, #24]
 800530e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005310:	4640      	mov	r0, r8
 8005312:	f001 f8c0 	bl	8006496 <__mdiff>
 8005316:	4681      	mov	r9, r0
 8005318:	2800      	cmp	r0, #0
 800531a:	f43f ae8c 	beq.w	8005036 <_strtod_l+0x4a6>
 800531e:	2400      	movs	r4, #0
 8005320:	68c3      	ldr	r3, [r0, #12]
 8005322:	9904      	ldr	r1, [sp, #16]
 8005324:	60c4      	str	r4, [r0, #12]
 8005326:	9308      	str	r3, [sp, #32]
 8005328:	f001 f89b 	bl	8006462 <__mcmp>
 800532c:	42a0      	cmp	r0, r4
 800532e:	da5b      	bge.n	80053e8 <_strtod_l+0x858>
 8005330:	9b08      	ldr	r3, [sp, #32]
 8005332:	b9f3      	cbnz	r3, 8005372 <_strtod_l+0x7e2>
 8005334:	f1ba 0f00 	cmp.w	sl, #0
 8005338:	d11b      	bne.n	8005372 <_strtod_l+0x7e2>
 800533a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800533e:	b9c3      	cbnz	r3, 8005372 <_strtod_l+0x7e2>
 8005340:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005344:	0d1b      	lsrs	r3, r3, #20
 8005346:	051b      	lsls	r3, r3, #20
 8005348:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800534c:	d911      	bls.n	8005372 <_strtod_l+0x7e2>
 800534e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8005352:	b91b      	cbnz	r3, 800535c <_strtod_l+0x7cc>
 8005354:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005358:	2b01      	cmp	r3, #1
 800535a:	dd0a      	ble.n	8005372 <_strtod_l+0x7e2>
 800535c:	4649      	mov	r1, r9
 800535e:	2201      	movs	r2, #1
 8005360:	4640      	mov	r0, r8
 8005362:	f001 f82d 	bl	80063c0 <__lshift>
 8005366:	9904      	ldr	r1, [sp, #16]
 8005368:	4681      	mov	r9, r0
 800536a:	f001 f87a 	bl	8006462 <__mcmp>
 800536e:	2800      	cmp	r0, #0
 8005370:	dc6b      	bgt.n	800544a <_strtod_l+0x8ba>
 8005372:	9b05      	ldr	r3, [sp, #20]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d175      	bne.n	8005464 <_strtod_l+0x8d4>
 8005378:	e668      	b.n	800504c <_strtod_l+0x4bc>
 800537a:	07e2      	lsls	r2, r4, #31
 800537c:	d504      	bpl.n	8005388 <_strtod_l+0x7f8>
 800537e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005382:	f7fb f8a5 	bl	80004d0 <__aeabi_dmul>
 8005386:	2301      	movs	r3, #1
 8005388:	1064      	asrs	r4, r4, #1
 800538a:	3608      	adds	r6, #8
 800538c:	e6e9      	b.n	8005162 <_strtod_l+0x5d2>
 800538e:	f04f 32ff 	mov.w	r2, #4294967295
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	ea03 0a0a 	and.w	sl, r3, sl
 800539a:	e702      	b.n	80051a2 <_strtod_l+0x612>
 800539c:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80053a0:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80053a4:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80053a8:	35e2      	adds	r5, #226	; 0xe2
 80053aa:	fa07 f505 	lsl.w	r5, r7, r5
 80053ae:	9714      	str	r7, [sp, #80]	; 0x50
 80053b0:	e767      	b.n	8005282 <_strtod_l+0x6f2>
 80053b2:	2301      	movs	r3, #1
 80053b4:	2500      	movs	r5, #0
 80053b6:	9314      	str	r3, [sp, #80]	; 0x50
 80053b8:	e763      	b.n	8005282 <_strtod_l+0x6f2>
 80053ba:	463a      	mov	r2, r7
 80053bc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80053be:	4640      	mov	r0, r8
 80053c0:	f000 fffe 	bl	80063c0 <__lshift>
 80053c4:	901a      	str	r0, [sp, #104]	; 0x68
 80053c6:	2800      	cmp	r0, #0
 80053c8:	d187      	bne.n	80052da <_strtod_l+0x74a>
 80053ca:	e634      	b.n	8005036 <_strtod_l+0x4a6>
 80053cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80053ce:	9906      	ldr	r1, [sp, #24]
 80053d0:	4640      	mov	r0, r8
 80053d2:	f000 ffa7 	bl	8006324 <__pow5mult>
 80053d6:	9006      	str	r0, [sp, #24]
 80053d8:	2800      	cmp	r0, #0
 80053da:	d181      	bne.n	80052e0 <_strtod_l+0x750>
 80053dc:	e62b      	b.n	8005036 <_strtod_l+0x4a6>
 80053de:	bf00      	nop
 80053e0:	08006a30 	.word	0x08006a30
 80053e4:	fffffc02 	.word	0xfffffc02
 80053e8:	f040 8086 	bne.w	80054f8 <_strtod_l+0x968>
 80053ec:	9a08      	ldr	r2, [sp, #32]
 80053ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80053f2:	b332      	cbz	r2, 8005442 <_strtod_l+0x8b2>
 80053f4:	4aac      	ldr	r2, [pc, #688]	; (80056a8 <_strtod_l+0xb18>)
 80053f6:	4659      	mov	r1, fp
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d152      	bne.n	80054a2 <_strtod_l+0x912>
 80053fc:	9b05      	ldr	r3, [sp, #20]
 80053fe:	4650      	mov	r0, sl
 8005400:	b1d3      	cbz	r3, 8005438 <_strtod_l+0x8a8>
 8005402:	4aaa      	ldr	r2, [pc, #680]	; (80056ac <_strtod_l+0xb1c>)
 8005404:	f04f 34ff 	mov.w	r4, #4294967295
 8005408:	400a      	ands	r2, r1
 800540a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800540e:	d816      	bhi.n	800543e <_strtod_l+0x8ae>
 8005410:	0d12      	lsrs	r2, r2, #20
 8005412:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005416:	fa04 f303 	lsl.w	r3, r4, r3
 800541a:	4283      	cmp	r3, r0
 800541c:	d141      	bne.n	80054a2 <_strtod_l+0x912>
 800541e:	4aa4      	ldr	r2, [pc, #656]	; (80056b0 <_strtod_l+0xb20>)
 8005420:	4291      	cmp	r1, r2
 8005422:	d102      	bne.n	800542a <_strtod_l+0x89a>
 8005424:	3301      	adds	r3, #1
 8005426:	f43f ae06 	beq.w	8005036 <_strtod_l+0x4a6>
 800542a:	4ba0      	ldr	r3, [pc, #640]	; (80056ac <_strtod_l+0xb1c>)
 800542c:	f04f 0a00 	mov.w	sl, #0
 8005430:	400b      	ands	r3, r1
 8005432:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005436:	e79c      	b.n	8005372 <_strtod_l+0x7e2>
 8005438:	f04f 33ff 	mov.w	r3, #4294967295
 800543c:	e7ed      	b.n	800541a <_strtod_l+0x88a>
 800543e:	4623      	mov	r3, r4
 8005440:	e7eb      	b.n	800541a <_strtod_l+0x88a>
 8005442:	bb73      	cbnz	r3, 80054a2 <_strtod_l+0x912>
 8005444:	f1ba 0f00 	cmp.w	sl, #0
 8005448:	d12b      	bne.n	80054a2 <_strtod_l+0x912>
 800544a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800544e:	9a05      	ldr	r2, [sp, #20]
 8005450:	0d1b      	lsrs	r3, r3, #20
 8005452:	051b      	lsls	r3, r3, #20
 8005454:	b1e2      	cbz	r2, 8005490 <_strtod_l+0x900>
 8005456:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800545a:	dc19      	bgt.n	8005490 <_strtod_l+0x900>
 800545c:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8005460:	f77f ae5d 	ble.w	800511e <_strtod_l+0x58e>
 8005464:	4b93      	ldr	r3, [pc, #588]	; (80056b4 <_strtod_l+0xb24>)
 8005466:	4650      	mov	r0, sl
 8005468:	930d      	str	r3, [sp, #52]	; 0x34
 800546a:	2300      	movs	r3, #0
 800546c:	930c      	str	r3, [sp, #48]	; 0x30
 800546e:	4659      	mov	r1, fp
 8005470:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005474:	f7fb f82c 	bl	80004d0 <__aeabi_dmul>
 8005478:	4682      	mov	sl, r0
 800547a:	468b      	mov	fp, r1
 800547c:	2900      	cmp	r1, #0
 800547e:	f47f ade5 	bne.w	800504c <_strtod_l+0x4bc>
 8005482:	2800      	cmp	r0, #0
 8005484:	f47f ade2 	bne.w	800504c <_strtod_l+0x4bc>
 8005488:	2322      	movs	r3, #34	; 0x22
 800548a:	f8c8 3000 	str.w	r3, [r8]
 800548e:	e5dd      	b.n	800504c <_strtod_l+0x4bc>
 8005490:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005494:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005498:	f04f 3aff 	mov.w	sl, #4294967295
 800549c:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80054a0:	e767      	b.n	8005372 <_strtod_l+0x7e2>
 80054a2:	b19d      	cbz	r5, 80054cc <_strtod_l+0x93c>
 80054a4:	ea15 0f0b 	tst.w	r5, fp
 80054a8:	f43f af63 	beq.w	8005372 <_strtod_l+0x7e2>
 80054ac:	9b08      	ldr	r3, [sp, #32]
 80054ae:	9a05      	ldr	r2, [sp, #20]
 80054b0:	4650      	mov	r0, sl
 80054b2:	4659      	mov	r1, fp
 80054b4:	b173      	cbz	r3, 80054d4 <_strtod_l+0x944>
 80054b6:	f7ff fb48 	bl	8004b4a <sulp>
 80054ba:	4602      	mov	r2, r0
 80054bc:	460b      	mov	r3, r1
 80054be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054c2:	f7fa fe53 	bl	800016c <__adddf3>
 80054c6:	4682      	mov	sl, r0
 80054c8:	468b      	mov	fp, r1
 80054ca:	e752      	b.n	8005372 <_strtod_l+0x7e2>
 80054cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80054ce:	ea13 0f0a 	tst.w	r3, sl
 80054d2:	e7e9      	b.n	80054a8 <_strtod_l+0x918>
 80054d4:	f7ff fb39 	bl	8004b4a <sulp>
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054e0:	f7fa fe42 	bl	8000168 <__aeabi_dsub>
 80054e4:	2200      	movs	r2, #0
 80054e6:	2300      	movs	r3, #0
 80054e8:	4682      	mov	sl, r0
 80054ea:	468b      	mov	fp, r1
 80054ec:	f7fb fa58 	bl	80009a0 <__aeabi_dcmpeq>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	f47f ae14 	bne.w	800511e <_strtod_l+0x58e>
 80054f6:	e73c      	b.n	8005372 <_strtod_l+0x7e2>
 80054f8:	9904      	ldr	r1, [sp, #16]
 80054fa:	4648      	mov	r0, r9
 80054fc:	f001 f8ef 	bl	80066de <__ratio>
 8005500:	2200      	movs	r2, #0
 8005502:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005506:	4606      	mov	r6, r0
 8005508:	460f      	mov	r7, r1
 800550a:	f7fb fa5d 	bl	80009c8 <__aeabi_dcmple>
 800550e:	2800      	cmp	r0, #0
 8005510:	d070      	beq.n	80055f4 <_strtod_l+0xa64>
 8005512:	9b08      	ldr	r3, [sp, #32]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d043      	beq.n	80055a0 <_strtod_l+0xa10>
 8005518:	2600      	movs	r6, #0
 800551a:	4f67      	ldr	r7, [pc, #412]	; (80056b8 <_strtod_l+0xb28>)
 800551c:	4d66      	ldr	r5, [pc, #408]	; (80056b8 <_strtod_l+0xb28>)
 800551e:	4b63      	ldr	r3, [pc, #396]	; (80056ac <_strtod_l+0xb1c>)
 8005520:	ea0b 0303 	and.w	r3, fp, r3
 8005524:	9314      	str	r3, [sp, #80]	; 0x50
 8005526:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005528:	4b64      	ldr	r3, [pc, #400]	; (80056bc <_strtod_l+0xb2c>)
 800552a:	429a      	cmp	r2, r3
 800552c:	f040 80ce 	bne.w	80056cc <_strtod_l+0xb3c>
 8005530:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005534:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005538:	4650      	mov	r0, sl
 800553a:	4659      	mov	r1, fp
 800553c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005540:	f001 f808 	bl	8006554 <__ulp>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4630      	mov	r0, r6
 800554a:	4639      	mov	r1, r7
 800554c:	f7fa ffc0 	bl	80004d0 <__aeabi_dmul>
 8005550:	4652      	mov	r2, sl
 8005552:	465b      	mov	r3, fp
 8005554:	f7fa fe0a 	bl	800016c <__adddf3>
 8005558:	4a54      	ldr	r2, [pc, #336]	; (80056ac <_strtod_l+0xb1c>)
 800555a:	4b59      	ldr	r3, [pc, #356]	; (80056c0 <_strtod_l+0xb30>)
 800555c:	400a      	ands	r2, r1
 800555e:	429a      	cmp	r2, r3
 8005560:	4682      	mov	sl, r0
 8005562:	d95d      	bls.n	8005620 <_strtod_l+0xa90>
 8005564:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005566:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800556a:	429a      	cmp	r2, r3
 800556c:	d103      	bne.n	8005576 <_strtod_l+0x9e6>
 800556e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005570:	3301      	adds	r3, #1
 8005572:	f43f ad60 	beq.w	8005036 <_strtod_l+0x4a6>
 8005576:	f04f 3aff 	mov.w	sl, #4294967295
 800557a:	f8df b134 	ldr.w	fp, [pc, #308]	; 80056b0 <_strtod_l+0xb20>
 800557e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005580:	4640      	mov	r0, r8
 8005582:	f000 fd5b 	bl	800603c <_Bfree>
 8005586:	9906      	ldr	r1, [sp, #24]
 8005588:	4640      	mov	r0, r8
 800558a:	f000 fd57 	bl	800603c <_Bfree>
 800558e:	9904      	ldr	r1, [sp, #16]
 8005590:	4640      	mov	r0, r8
 8005592:	f000 fd53 	bl	800603c <_Bfree>
 8005596:	4649      	mov	r1, r9
 8005598:	4640      	mov	r0, r8
 800559a:	f000 fd4f 	bl	800603c <_Bfree>
 800559e:	e622      	b.n	80051e6 <_strtod_l+0x656>
 80055a0:	f1ba 0f00 	cmp.w	sl, #0
 80055a4:	d118      	bne.n	80055d8 <_strtod_l+0xa48>
 80055a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055aa:	b9e3      	cbnz	r3, 80055e6 <_strtod_l+0xa56>
 80055ac:	2200      	movs	r2, #0
 80055ae:	4b42      	ldr	r3, [pc, #264]	; (80056b8 <_strtod_l+0xb28>)
 80055b0:	4630      	mov	r0, r6
 80055b2:	4639      	mov	r1, r7
 80055b4:	f7fb f9fe 	bl	80009b4 <__aeabi_dcmplt>
 80055b8:	b9c8      	cbnz	r0, 80055ee <_strtod_l+0xa5e>
 80055ba:	2200      	movs	r2, #0
 80055bc:	4b41      	ldr	r3, [pc, #260]	; (80056c4 <_strtod_l+0xb34>)
 80055be:	4630      	mov	r0, r6
 80055c0:	4639      	mov	r1, r7
 80055c2:	f7fa ff85 	bl	80004d0 <__aeabi_dmul>
 80055c6:	4604      	mov	r4, r0
 80055c8:	460d      	mov	r5, r1
 80055ca:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80055ce:	9416      	str	r4, [sp, #88]	; 0x58
 80055d0:	9317      	str	r3, [sp, #92]	; 0x5c
 80055d2:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80055d6:	e7a2      	b.n	800551e <_strtod_l+0x98e>
 80055d8:	f1ba 0f01 	cmp.w	sl, #1
 80055dc:	d103      	bne.n	80055e6 <_strtod_l+0xa56>
 80055de:	f1bb 0f00 	cmp.w	fp, #0
 80055e2:	f43f ad9c 	beq.w	800511e <_strtod_l+0x58e>
 80055e6:	2600      	movs	r6, #0
 80055e8:	4f37      	ldr	r7, [pc, #220]	; (80056c8 <_strtod_l+0xb38>)
 80055ea:	2400      	movs	r4, #0
 80055ec:	e796      	b.n	800551c <_strtod_l+0x98c>
 80055ee:	9c08      	ldr	r4, [sp, #32]
 80055f0:	4d34      	ldr	r5, [pc, #208]	; (80056c4 <_strtod_l+0xb34>)
 80055f2:	e7ea      	b.n	80055ca <_strtod_l+0xa3a>
 80055f4:	4b33      	ldr	r3, [pc, #204]	; (80056c4 <_strtod_l+0xb34>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	4630      	mov	r0, r6
 80055fa:	4639      	mov	r1, r7
 80055fc:	f7fa ff68 	bl	80004d0 <__aeabi_dmul>
 8005600:	9b08      	ldr	r3, [sp, #32]
 8005602:	4604      	mov	r4, r0
 8005604:	460d      	mov	r5, r1
 8005606:	b933      	cbnz	r3, 8005616 <_strtod_l+0xa86>
 8005608:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800560c:	9010      	str	r0, [sp, #64]	; 0x40
 800560e:	9311      	str	r3, [sp, #68]	; 0x44
 8005610:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005614:	e783      	b.n	800551e <_strtod_l+0x98e>
 8005616:	4602      	mov	r2, r0
 8005618:	460b      	mov	r3, r1
 800561a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800561e:	e7f7      	b.n	8005610 <_strtod_l+0xa80>
 8005620:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8005624:	9b05      	ldr	r3, [sp, #20]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1a9      	bne.n	800557e <_strtod_l+0x9ee>
 800562a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800562e:	0d1b      	lsrs	r3, r3, #20
 8005630:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005632:	051b      	lsls	r3, r3, #20
 8005634:	429a      	cmp	r2, r3
 8005636:	465e      	mov	r6, fp
 8005638:	d1a1      	bne.n	800557e <_strtod_l+0x9ee>
 800563a:	4629      	mov	r1, r5
 800563c:	4620      	mov	r0, r4
 800563e:	f7fb f9e1 	bl	8000a04 <__aeabi_d2iz>
 8005642:	f7fa fedf 	bl	8000404 <__aeabi_i2d>
 8005646:	460b      	mov	r3, r1
 8005648:	4602      	mov	r2, r0
 800564a:	4629      	mov	r1, r5
 800564c:	4620      	mov	r0, r4
 800564e:	f7fa fd8b 	bl	8000168 <__aeabi_dsub>
 8005652:	9b08      	ldr	r3, [sp, #32]
 8005654:	4604      	mov	r4, r0
 8005656:	460d      	mov	r5, r1
 8005658:	b933      	cbnz	r3, 8005668 <_strtod_l+0xad8>
 800565a:	f1ba 0f00 	cmp.w	sl, #0
 800565e:	d103      	bne.n	8005668 <_strtod_l+0xad8>
 8005660:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005664:	2e00      	cmp	r6, #0
 8005666:	d06c      	beq.n	8005742 <_strtod_l+0xbb2>
 8005668:	a30b      	add	r3, pc, #44	; (adr r3, 8005698 <_strtod_l+0xb08>)
 800566a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566e:	4620      	mov	r0, r4
 8005670:	4629      	mov	r1, r5
 8005672:	f7fb f99f 	bl	80009b4 <__aeabi_dcmplt>
 8005676:	2800      	cmp	r0, #0
 8005678:	f47f ace8 	bne.w	800504c <_strtod_l+0x4bc>
 800567c:	a308      	add	r3, pc, #32	; (adr r3, 80056a0 <_strtod_l+0xb10>)
 800567e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005682:	4620      	mov	r0, r4
 8005684:	4629      	mov	r1, r5
 8005686:	f7fb f9b3 	bl	80009f0 <__aeabi_dcmpgt>
 800568a:	2800      	cmp	r0, #0
 800568c:	f43f af77 	beq.w	800557e <_strtod_l+0x9ee>
 8005690:	e4dc      	b.n	800504c <_strtod_l+0x4bc>
 8005692:	bf00      	nop
 8005694:	f3af 8000 	nop.w
 8005698:	94a03595 	.word	0x94a03595
 800569c:	3fdfffff 	.word	0x3fdfffff
 80056a0:	35afe535 	.word	0x35afe535
 80056a4:	3fe00000 	.word	0x3fe00000
 80056a8:	000fffff 	.word	0x000fffff
 80056ac:	7ff00000 	.word	0x7ff00000
 80056b0:	7fefffff 	.word	0x7fefffff
 80056b4:	39500000 	.word	0x39500000
 80056b8:	3ff00000 	.word	0x3ff00000
 80056bc:	7fe00000 	.word	0x7fe00000
 80056c0:	7c9fffff 	.word	0x7c9fffff
 80056c4:	3fe00000 	.word	0x3fe00000
 80056c8:	bff00000 	.word	0xbff00000
 80056cc:	9b05      	ldr	r3, [sp, #20]
 80056ce:	b313      	cbz	r3, 8005716 <_strtod_l+0xb86>
 80056d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80056d2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80056d6:	d81e      	bhi.n	8005716 <_strtod_l+0xb86>
 80056d8:	a325      	add	r3, pc, #148	; (adr r3, 8005770 <_strtod_l+0xbe0>)
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	4620      	mov	r0, r4
 80056e0:	4629      	mov	r1, r5
 80056e2:	f7fb f971 	bl	80009c8 <__aeabi_dcmple>
 80056e6:	b190      	cbz	r0, 800570e <_strtod_l+0xb7e>
 80056e8:	4629      	mov	r1, r5
 80056ea:	4620      	mov	r0, r4
 80056ec:	f7fb f9b2 	bl	8000a54 <__aeabi_d2uiz>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	bf08      	it	eq
 80056f4:	2001      	moveq	r0, #1
 80056f6:	f7fa fe75 	bl	80003e4 <__aeabi_ui2d>
 80056fa:	9b08      	ldr	r3, [sp, #32]
 80056fc:	4604      	mov	r4, r0
 80056fe:	460d      	mov	r5, r1
 8005700:	b9d3      	cbnz	r3, 8005738 <_strtod_l+0xba8>
 8005702:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005706:	9012      	str	r0, [sp, #72]	; 0x48
 8005708:	9313      	str	r3, [sp, #76]	; 0x4c
 800570a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800570e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005710:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005714:	1a9f      	subs	r7, r3, r2
 8005716:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800571a:	f000 ff1b 	bl	8006554 <__ulp>
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4630      	mov	r0, r6
 8005724:	4639      	mov	r1, r7
 8005726:	f7fa fed3 	bl	80004d0 <__aeabi_dmul>
 800572a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800572e:	f7fa fd1d 	bl	800016c <__adddf3>
 8005732:	4682      	mov	sl, r0
 8005734:	468b      	mov	fp, r1
 8005736:	e775      	b.n	8005624 <_strtod_l+0xa94>
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005740:	e7e3      	b.n	800570a <_strtod_l+0xb7a>
 8005742:	a30d      	add	r3, pc, #52	; (adr r3, 8005778 <_strtod_l+0xbe8>)
 8005744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005748:	f7fb f934 	bl	80009b4 <__aeabi_dcmplt>
 800574c:	e79d      	b.n	800568a <_strtod_l+0xafa>
 800574e:	2300      	movs	r3, #0
 8005750:	9309      	str	r3, [sp, #36]	; 0x24
 8005752:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005754:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	f7ff ba5e 	b.w	8004c18 <_strtod_l+0x88>
 800575c:	2b65      	cmp	r3, #101	; 0x65
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	f43f abae 	beq.w	8004ec2 <_strtod_l+0x332>
 8005766:	4615      	mov	r5, r2
 8005768:	2101      	movs	r1, #1
 800576a:	f7ff bacd 	b.w	8004d08 <_strtod_l+0x178>
 800576e:	bf00      	nop
 8005770:	ffc00000 	.word	0xffc00000
 8005774:	41dfffff 	.word	0x41dfffff
 8005778:	94a03595 	.word	0x94a03595
 800577c:	3fcfffff 	.word	0x3fcfffff

08005780 <strtod>:
 8005780:	4b06      	ldr	r3, [pc, #24]	; (800579c <strtod+0x1c>)
 8005782:	b410      	push	{r4}
 8005784:	681c      	ldr	r4, [r3, #0]
 8005786:	4a06      	ldr	r2, [pc, #24]	; (80057a0 <strtod+0x20>)
 8005788:	6a23      	ldr	r3, [r4, #32]
 800578a:	2b00      	cmp	r3, #0
 800578c:	bf08      	it	eq
 800578e:	4613      	moveq	r3, r2
 8005790:	460a      	mov	r2, r1
 8005792:	4601      	mov	r1, r0
 8005794:	4620      	mov	r0, r4
 8005796:	bc10      	pop	{r4}
 8005798:	f7ff b9fa 	b.w	8004b90 <_strtod_l>
 800579c:	20000054 	.word	0x20000054
 80057a0:	200000b8 	.word	0x200000b8

080057a4 <_strtol_l.isra.0>:
 80057a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a8:	4680      	mov	r8, r0
 80057aa:	4689      	mov	r9, r1
 80057ac:	4692      	mov	sl, r2
 80057ae:	461f      	mov	r7, r3
 80057b0:	468b      	mov	fp, r1
 80057b2:	465d      	mov	r5, fp
 80057b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80057b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80057ba:	f000 fbe7 	bl	8005f8c <__locale_ctype_ptr_l>
 80057be:	4420      	add	r0, r4
 80057c0:	7846      	ldrb	r6, [r0, #1]
 80057c2:	f016 0608 	ands.w	r6, r6, #8
 80057c6:	d10b      	bne.n	80057e0 <_strtol_l.isra.0+0x3c>
 80057c8:	2c2d      	cmp	r4, #45	; 0x2d
 80057ca:	d10b      	bne.n	80057e4 <_strtol_l.isra.0+0x40>
 80057cc:	2601      	movs	r6, #1
 80057ce:	782c      	ldrb	r4, [r5, #0]
 80057d0:	f10b 0502 	add.w	r5, fp, #2
 80057d4:	b167      	cbz	r7, 80057f0 <_strtol_l.isra.0+0x4c>
 80057d6:	2f10      	cmp	r7, #16
 80057d8:	d114      	bne.n	8005804 <_strtol_l.isra.0+0x60>
 80057da:	2c30      	cmp	r4, #48	; 0x30
 80057dc:	d00a      	beq.n	80057f4 <_strtol_l.isra.0+0x50>
 80057de:	e011      	b.n	8005804 <_strtol_l.isra.0+0x60>
 80057e0:	46ab      	mov	fp, r5
 80057e2:	e7e6      	b.n	80057b2 <_strtol_l.isra.0+0xe>
 80057e4:	2c2b      	cmp	r4, #43	; 0x2b
 80057e6:	bf04      	itt	eq
 80057e8:	782c      	ldrbeq	r4, [r5, #0]
 80057ea:	f10b 0502 	addeq.w	r5, fp, #2
 80057ee:	e7f1      	b.n	80057d4 <_strtol_l.isra.0+0x30>
 80057f0:	2c30      	cmp	r4, #48	; 0x30
 80057f2:	d127      	bne.n	8005844 <_strtol_l.isra.0+0xa0>
 80057f4:	782b      	ldrb	r3, [r5, #0]
 80057f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80057fa:	2b58      	cmp	r3, #88	; 0x58
 80057fc:	d14b      	bne.n	8005896 <_strtol_l.isra.0+0xf2>
 80057fe:	2710      	movs	r7, #16
 8005800:	786c      	ldrb	r4, [r5, #1]
 8005802:	3502      	adds	r5, #2
 8005804:	2e00      	cmp	r6, #0
 8005806:	bf0c      	ite	eq
 8005808:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800580c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005810:	2200      	movs	r2, #0
 8005812:	fbb1 fef7 	udiv	lr, r1, r7
 8005816:	4610      	mov	r0, r2
 8005818:	fb07 1c1e 	mls	ip, r7, lr, r1
 800581c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005820:	2b09      	cmp	r3, #9
 8005822:	d811      	bhi.n	8005848 <_strtol_l.isra.0+0xa4>
 8005824:	461c      	mov	r4, r3
 8005826:	42a7      	cmp	r7, r4
 8005828:	dd1d      	ble.n	8005866 <_strtol_l.isra.0+0xc2>
 800582a:	1c53      	adds	r3, r2, #1
 800582c:	d007      	beq.n	800583e <_strtol_l.isra.0+0x9a>
 800582e:	4586      	cmp	lr, r0
 8005830:	d316      	bcc.n	8005860 <_strtol_l.isra.0+0xbc>
 8005832:	d101      	bne.n	8005838 <_strtol_l.isra.0+0x94>
 8005834:	45a4      	cmp	ip, r4
 8005836:	db13      	blt.n	8005860 <_strtol_l.isra.0+0xbc>
 8005838:	2201      	movs	r2, #1
 800583a:	fb00 4007 	mla	r0, r0, r7, r4
 800583e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005842:	e7eb      	b.n	800581c <_strtol_l.isra.0+0x78>
 8005844:	270a      	movs	r7, #10
 8005846:	e7dd      	b.n	8005804 <_strtol_l.isra.0+0x60>
 8005848:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800584c:	2b19      	cmp	r3, #25
 800584e:	d801      	bhi.n	8005854 <_strtol_l.isra.0+0xb0>
 8005850:	3c37      	subs	r4, #55	; 0x37
 8005852:	e7e8      	b.n	8005826 <_strtol_l.isra.0+0x82>
 8005854:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005858:	2b19      	cmp	r3, #25
 800585a:	d804      	bhi.n	8005866 <_strtol_l.isra.0+0xc2>
 800585c:	3c57      	subs	r4, #87	; 0x57
 800585e:	e7e2      	b.n	8005826 <_strtol_l.isra.0+0x82>
 8005860:	f04f 32ff 	mov.w	r2, #4294967295
 8005864:	e7eb      	b.n	800583e <_strtol_l.isra.0+0x9a>
 8005866:	1c53      	adds	r3, r2, #1
 8005868:	d108      	bne.n	800587c <_strtol_l.isra.0+0xd8>
 800586a:	2322      	movs	r3, #34	; 0x22
 800586c:	4608      	mov	r0, r1
 800586e:	f8c8 3000 	str.w	r3, [r8]
 8005872:	f1ba 0f00 	cmp.w	sl, #0
 8005876:	d107      	bne.n	8005888 <_strtol_l.isra.0+0xe4>
 8005878:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587c:	b106      	cbz	r6, 8005880 <_strtol_l.isra.0+0xdc>
 800587e:	4240      	negs	r0, r0
 8005880:	f1ba 0f00 	cmp.w	sl, #0
 8005884:	d00c      	beq.n	80058a0 <_strtol_l.isra.0+0xfc>
 8005886:	b122      	cbz	r2, 8005892 <_strtol_l.isra.0+0xee>
 8005888:	3d01      	subs	r5, #1
 800588a:	f8ca 5000 	str.w	r5, [sl]
 800588e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005892:	464d      	mov	r5, r9
 8005894:	e7f9      	b.n	800588a <_strtol_l.isra.0+0xe6>
 8005896:	2430      	movs	r4, #48	; 0x30
 8005898:	2f00      	cmp	r7, #0
 800589a:	d1b3      	bne.n	8005804 <_strtol_l.isra.0+0x60>
 800589c:	2708      	movs	r7, #8
 800589e:	e7b1      	b.n	8005804 <_strtol_l.isra.0+0x60>
 80058a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080058a4 <strtol>:
 80058a4:	4b08      	ldr	r3, [pc, #32]	; (80058c8 <strtol+0x24>)
 80058a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80058a8:	681c      	ldr	r4, [r3, #0]
 80058aa:	4d08      	ldr	r5, [pc, #32]	; (80058cc <strtol+0x28>)
 80058ac:	6a23      	ldr	r3, [r4, #32]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	bf08      	it	eq
 80058b2:	462b      	moveq	r3, r5
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	4613      	mov	r3, r2
 80058b8:	460a      	mov	r2, r1
 80058ba:	4601      	mov	r1, r0
 80058bc:	4620      	mov	r0, r4
 80058be:	f7ff ff71 	bl	80057a4 <_strtol_l.isra.0>
 80058c2:	b003      	add	sp, #12
 80058c4:	bd30      	pop	{r4, r5, pc}
 80058c6:	bf00      	nop
 80058c8:	20000054 	.word	0x20000054
 80058cc:	200000b8 	.word	0x200000b8

080058d0 <__utoa>:
 80058d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058d2:	b08b      	sub	sp, #44	; 0x2c
 80058d4:	4603      	mov	r3, r0
 80058d6:	460f      	mov	r7, r1
 80058d8:	466d      	mov	r5, sp
 80058da:	4c1c      	ldr	r4, [pc, #112]	; (800594c <__utoa+0x7c>)
 80058dc:	f104 0e20 	add.w	lr, r4, #32
 80058e0:	462e      	mov	r6, r5
 80058e2:	6820      	ldr	r0, [r4, #0]
 80058e4:	6861      	ldr	r1, [r4, #4]
 80058e6:	3408      	adds	r4, #8
 80058e8:	c603      	stmia	r6!, {r0, r1}
 80058ea:	4574      	cmp	r4, lr
 80058ec:	4635      	mov	r5, r6
 80058ee:	d1f7      	bne.n	80058e0 <__utoa+0x10>
 80058f0:	7921      	ldrb	r1, [r4, #4]
 80058f2:	6820      	ldr	r0, [r4, #0]
 80058f4:	7131      	strb	r1, [r6, #4]
 80058f6:	1e91      	subs	r1, r2, #2
 80058f8:	2922      	cmp	r1, #34	; 0x22
 80058fa:	6030      	str	r0, [r6, #0]
 80058fc:	f04f 0100 	mov.w	r1, #0
 8005900:	d904      	bls.n	800590c <__utoa+0x3c>
 8005902:	7039      	strb	r1, [r7, #0]
 8005904:	460f      	mov	r7, r1
 8005906:	4638      	mov	r0, r7
 8005908:	b00b      	add	sp, #44	; 0x2c
 800590a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800590c:	1e78      	subs	r0, r7, #1
 800590e:	4606      	mov	r6, r0
 8005910:	fbb3 f5f2 	udiv	r5, r3, r2
 8005914:	fb02 3315 	mls	r3, r2, r5, r3
 8005918:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800591c:	4473      	add	r3, lr
 800591e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005922:	1c4c      	adds	r4, r1, #1
 8005924:	f806 3f01 	strb.w	r3, [r6, #1]!
 8005928:	462b      	mov	r3, r5
 800592a:	b965      	cbnz	r5, 8005946 <__utoa+0x76>
 800592c:	553d      	strb	r5, [r7, r4]
 800592e:	187a      	adds	r2, r7, r1
 8005930:	1acc      	subs	r4, r1, r3
 8005932:	42a3      	cmp	r3, r4
 8005934:	dae7      	bge.n	8005906 <__utoa+0x36>
 8005936:	7844      	ldrb	r4, [r0, #1]
 8005938:	7815      	ldrb	r5, [r2, #0]
 800593a:	3301      	adds	r3, #1
 800593c:	f800 5f01 	strb.w	r5, [r0, #1]!
 8005940:	f802 4901 	strb.w	r4, [r2], #-1
 8005944:	e7f4      	b.n	8005930 <__utoa+0x60>
 8005946:	4621      	mov	r1, r4
 8005948:	e7e2      	b.n	8005910 <__utoa+0x40>
 800594a:	bf00      	nop
 800594c:	08006a58 	.word	0x08006a58

08005950 <rshift>:
 8005950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005952:	6906      	ldr	r6, [r0, #16]
 8005954:	114b      	asrs	r3, r1, #5
 8005956:	42b3      	cmp	r3, r6
 8005958:	f100 0514 	add.w	r5, r0, #20
 800595c:	da2b      	bge.n	80059b6 <rshift+0x66>
 800595e:	f011 011f 	ands.w	r1, r1, #31
 8005962:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8005966:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800596a:	d108      	bne.n	800597e <rshift+0x2e>
 800596c:	4629      	mov	r1, r5
 800596e:	42b2      	cmp	r2, r6
 8005970:	460b      	mov	r3, r1
 8005972:	d210      	bcs.n	8005996 <rshift+0x46>
 8005974:	f852 3b04 	ldr.w	r3, [r2], #4
 8005978:	f841 3b04 	str.w	r3, [r1], #4
 800597c:	e7f7      	b.n	800596e <rshift+0x1e>
 800597e:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8005982:	462b      	mov	r3, r5
 8005984:	f1c1 0e20 	rsb	lr, r1, #32
 8005988:	3204      	adds	r2, #4
 800598a:	40cc      	lsrs	r4, r1
 800598c:	42b2      	cmp	r2, r6
 800598e:	d308      	bcc.n	80059a2 <rshift+0x52>
 8005990:	601c      	str	r4, [r3, #0]
 8005992:	b104      	cbz	r4, 8005996 <rshift+0x46>
 8005994:	3304      	adds	r3, #4
 8005996:	1b5b      	subs	r3, r3, r5
 8005998:	109b      	asrs	r3, r3, #2
 800599a:	6103      	str	r3, [r0, #16]
 800599c:	b903      	cbnz	r3, 80059a0 <rshift+0x50>
 800599e:	6143      	str	r3, [r0, #20]
 80059a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059a2:	6817      	ldr	r7, [r2, #0]
 80059a4:	fa07 f70e 	lsl.w	r7, r7, lr
 80059a8:	433c      	orrs	r4, r7
 80059aa:	f843 4b04 	str.w	r4, [r3], #4
 80059ae:	f852 4b04 	ldr.w	r4, [r2], #4
 80059b2:	40cc      	lsrs	r4, r1
 80059b4:	e7ea      	b.n	800598c <rshift+0x3c>
 80059b6:	462b      	mov	r3, r5
 80059b8:	e7ed      	b.n	8005996 <rshift+0x46>

080059ba <__hexdig_fun>:
 80059ba:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80059be:	2b09      	cmp	r3, #9
 80059c0:	d802      	bhi.n	80059c8 <__hexdig_fun+0xe>
 80059c2:	3820      	subs	r0, #32
 80059c4:	b2c0      	uxtb	r0, r0
 80059c6:	4770      	bx	lr
 80059c8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80059cc:	2b05      	cmp	r3, #5
 80059ce:	d801      	bhi.n	80059d4 <__hexdig_fun+0x1a>
 80059d0:	3847      	subs	r0, #71	; 0x47
 80059d2:	e7f7      	b.n	80059c4 <__hexdig_fun+0xa>
 80059d4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80059d8:	2b05      	cmp	r3, #5
 80059da:	d801      	bhi.n	80059e0 <__hexdig_fun+0x26>
 80059dc:	3827      	subs	r0, #39	; 0x27
 80059de:	e7f1      	b.n	80059c4 <__hexdig_fun+0xa>
 80059e0:	2000      	movs	r0, #0
 80059e2:	4770      	bx	lr

080059e4 <__gethex>:
 80059e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059e8:	b08b      	sub	sp, #44	; 0x2c
 80059ea:	9002      	str	r0, [sp, #8]
 80059ec:	9816      	ldr	r0, [sp, #88]	; 0x58
 80059ee:	468a      	mov	sl, r1
 80059f0:	4690      	mov	r8, r2
 80059f2:	9306      	str	r3, [sp, #24]
 80059f4:	f000 facd 	bl	8005f92 <__localeconv_l>
 80059f8:	6803      	ldr	r3, [r0, #0]
 80059fa:	f04f 0b00 	mov.w	fp, #0
 80059fe:	4618      	mov	r0, r3
 8005a00:	9303      	str	r3, [sp, #12]
 8005a02:	f7fa fba5 	bl	8000150 <strlen>
 8005a06:	9b03      	ldr	r3, [sp, #12]
 8005a08:	9001      	str	r0, [sp, #4]
 8005a0a:	4403      	add	r3, r0
 8005a0c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005a10:	9307      	str	r3, [sp, #28]
 8005a12:	f8da 3000 	ldr.w	r3, [sl]
 8005a16:	3302      	adds	r3, #2
 8005a18:	461f      	mov	r7, r3
 8005a1a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005a1e:	2830      	cmp	r0, #48	; 0x30
 8005a20:	d06c      	beq.n	8005afc <__gethex+0x118>
 8005a22:	f7ff ffca 	bl	80059ba <__hexdig_fun>
 8005a26:	4604      	mov	r4, r0
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	d16a      	bne.n	8005b02 <__gethex+0x11e>
 8005a2c:	9a01      	ldr	r2, [sp, #4]
 8005a2e:	9903      	ldr	r1, [sp, #12]
 8005a30:	4638      	mov	r0, r7
 8005a32:	f000 fec5 	bl	80067c0 <strncmp>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	d166      	bne.n	8005b08 <__gethex+0x124>
 8005a3a:	9b01      	ldr	r3, [sp, #4]
 8005a3c:	5cf8      	ldrb	r0, [r7, r3]
 8005a3e:	18fe      	adds	r6, r7, r3
 8005a40:	f7ff ffbb 	bl	80059ba <__hexdig_fun>
 8005a44:	2800      	cmp	r0, #0
 8005a46:	d062      	beq.n	8005b0e <__gethex+0x12a>
 8005a48:	4633      	mov	r3, r6
 8005a4a:	7818      	ldrb	r0, [r3, #0]
 8005a4c:	461f      	mov	r7, r3
 8005a4e:	2830      	cmp	r0, #48	; 0x30
 8005a50:	f103 0301 	add.w	r3, r3, #1
 8005a54:	d0f9      	beq.n	8005a4a <__gethex+0x66>
 8005a56:	f7ff ffb0 	bl	80059ba <__hexdig_fun>
 8005a5a:	fab0 f580 	clz	r5, r0
 8005a5e:	4634      	mov	r4, r6
 8005a60:	f04f 0b01 	mov.w	fp, #1
 8005a64:	096d      	lsrs	r5, r5, #5
 8005a66:	463a      	mov	r2, r7
 8005a68:	4616      	mov	r6, r2
 8005a6a:	7830      	ldrb	r0, [r6, #0]
 8005a6c:	3201      	adds	r2, #1
 8005a6e:	f7ff ffa4 	bl	80059ba <__hexdig_fun>
 8005a72:	2800      	cmp	r0, #0
 8005a74:	d1f8      	bne.n	8005a68 <__gethex+0x84>
 8005a76:	9a01      	ldr	r2, [sp, #4]
 8005a78:	9903      	ldr	r1, [sp, #12]
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	f000 fea0 	bl	80067c0 <strncmp>
 8005a80:	b950      	cbnz	r0, 8005a98 <__gethex+0xb4>
 8005a82:	b954      	cbnz	r4, 8005a9a <__gethex+0xb6>
 8005a84:	9b01      	ldr	r3, [sp, #4]
 8005a86:	18f4      	adds	r4, r6, r3
 8005a88:	4622      	mov	r2, r4
 8005a8a:	4616      	mov	r6, r2
 8005a8c:	7830      	ldrb	r0, [r6, #0]
 8005a8e:	3201      	adds	r2, #1
 8005a90:	f7ff ff93 	bl	80059ba <__hexdig_fun>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d1f8      	bne.n	8005a8a <__gethex+0xa6>
 8005a98:	b10c      	cbz	r4, 8005a9e <__gethex+0xba>
 8005a9a:	1ba4      	subs	r4, r4, r6
 8005a9c:	00a4      	lsls	r4, r4, #2
 8005a9e:	7833      	ldrb	r3, [r6, #0]
 8005aa0:	2b50      	cmp	r3, #80	; 0x50
 8005aa2:	d001      	beq.n	8005aa8 <__gethex+0xc4>
 8005aa4:	2b70      	cmp	r3, #112	; 0x70
 8005aa6:	d140      	bne.n	8005b2a <__gethex+0x146>
 8005aa8:	7873      	ldrb	r3, [r6, #1]
 8005aaa:	2b2b      	cmp	r3, #43	; 0x2b
 8005aac:	d035      	beq.n	8005b1a <__gethex+0x136>
 8005aae:	2b2d      	cmp	r3, #45	; 0x2d
 8005ab0:	d02f      	beq.n	8005b12 <__gethex+0x12e>
 8005ab2:	f04f 0900 	mov.w	r9, #0
 8005ab6:	1c71      	adds	r1, r6, #1
 8005ab8:	7808      	ldrb	r0, [r1, #0]
 8005aba:	f7ff ff7e 	bl	80059ba <__hexdig_fun>
 8005abe:	1e43      	subs	r3, r0, #1
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	2b18      	cmp	r3, #24
 8005ac4:	d831      	bhi.n	8005b2a <__gethex+0x146>
 8005ac6:	f1a0 0210 	sub.w	r2, r0, #16
 8005aca:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005ace:	f7ff ff74 	bl	80059ba <__hexdig_fun>
 8005ad2:	1e43      	subs	r3, r0, #1
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	2b18      	cmp	r3, #24
 8005ad8:	d922      	bls.n	8005b20 <__gethex+0x13c>
 8005ada:	f1b9 0f00 	cmp.w	r9, #0
 8005ade:	d000      	beq.n	8005ae2 <__gethex+0xfe>
 8005ae0:	4252      	negs	r2, r2
 8005ae2:	4414      	add	r4, r2
 8005ae4:	f8ca 1000 	str.w	r1, [sl]
 8005ae8:	b30d      	cbz	r5, 8005b2e <__gethex+0x14a>
 8005aea:	f1bb 0f00 	cmp.w	fp, #0
 8005aee:	bf14      	ite	ne
 8005af0:	2700      	movne	r7, #0
 8005af2:	2706      	moveq	r7, #6
 8005af4:	4638      	mov	r0, r7
 8005af6:	b00b      	add	sp, #44	; 0x2c
 8005af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005afc:	f10b 0b01 	add.w	fp, fp, #1
 8005b00:	e78a      	b.n	8005a18 <__gethex+0x34>
 8005b02:	2500      	movs	r5, #0
 8005b04:	462c      	mov	r4, r5
 8005b06:	e7ae      	b.n	8005a66 <__gethex+0x82>
 8005b08:	463e      	mov	r6, r7
 8005b0a:	2501      	movs	r5, #1
 8005b0c:	e7c7      	b.n	8005a9e <__gethex+0xba>
 8005b0e:	4604      	mov	r4, r0
 8005b10:	e7fb      	b.n	8005b0a <__gethex+0x126>
 8005b12:	f04f 0901 	mov.w	r9, #1
 8005b16:	1cb1      	adds	r1, r6, #2
 8005b18:	e7ce      	b.n	8005ab8 <__gethex+0xd4>
 8005b1a:	f04f 0900 	mov.w	r9, #0
 8005b1e:	e7fa      	b.n	8005b16 <__gethex+0x132>
 8005b20:	230a      	movs	r3, #10
 8005b22:	fb03 0202 	mla	r2, r3, r2, r0
 8005b26:	3a10      	subs	r2, #16
 8005b28:	e7cf      	b.n	8005aca <__gethex+0xe6>
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	e7da      	b.n	8005ae4 <__gethex+0x100>
 8005b2e:	4629      	mov	r1, r5
 8005b30:	1bf3      	subs	r3, r6, r7
 8005b32:	3b01      	subs	r3, #1
 8005b34:	2b07      	cmp	r3, #7
 8005b36:	dc49      	bgt.n	8005bcc <__gethex+0x1e8>
 8005b38:	9802      	ldr	r0, [sp, #8]
 8005b3a:	f000 fa4b 	bl	8005fd4 <_Balloc>
 8005b3e:	f04f 0b00 	mov.w	fp, #0
 8005b42:	4605      	mov	r5, r0
 8005b44:	46da      	mov	sl, fp
 8005b46:	9b01      	ldr	r3, [sp, #4]
 8005b48:	f100 0914 	add.w	r9, r0, #20
 8005b4c:	f1c3 0301 	rsb	r3, r3, #1
 8005b50:	f8cd 9010 	str.w	r9, [sp, #16]
 8005b54:	9308      	str	r3, [sp, #32]
 8005b56:	42b7      	cmp	r7, r6
 8005b58:	d33b      	bcc.n	8005bd2 <__gethex+0x1ee>
 8005b5a:	9804      	ldr	r0, [sp, #16]
 8005b5c:	f840 ab04 	str.w	sl, [r0], #4
 8005b60:	eba0 0009 	sub.w	r0, r0, r9
 8005b64:	1080      	asrs	r0, r0, #2
 8005b66:	6128      	str	r0, [r5, #16]
 8005b68:	0147      	lsls	r7, r0, #5
 8005b6a:	4650      	mov	r0, sl
 8005b6c:	f000 faf6 	bl	800615c <__hi0bits>
 8005b70:	f8d8 6000 	ldr.w	r6, [r8]
 8005b74:	1a3f      	subs	r7, r7, r0
 8005b76:	42b7      	cmp	r7, r6
 8005b78:	dd64      	ble.n	8005c44 <__gethex+0x260>
 8005b7a:	1bbf      	subs	r7, r7, r6
 8005b7c:	4639      	mov	r1, r7
 8005b7e:	4628      	mov	r0, r5
 8005b80:	f000 fdef 	bl	8006762 <__any_on>
 8005b84:	4682      	mov	sl, r0
 8005b86:	b178      	cbz	r0, 8005ba8 <__gethex+0x1c4>
 8005b88:	f04f 0a01 	mov.w	sl, #1
 8005b8c:	1e7b      	subs	r3, r7, #1
 8005b8e:	1159      	asrs	r1, r3, #5
 8005b90:	f003 021f 	and.w	r2, r3, #31
 8005b94:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005b98:	fa0a f202 	lsl.w	r2, sl, r2
 8005b9c:	420a      	tst	r2, r1
 8005b9e:	d003      	beq.n	8005ba8 <__gethex+0x1c4>
 8005ba0:	4553      	cmp	r3, sl
 8005ba2:	dc46      	bgt.n	8005c32 <__gethex+0x24e>
 8005ba4:	f04f 0a02 	mov.w	sl, #2
 8005ba8:	4639      	mov	r1, r7
 8005baa:	4628      	mov	r0, r5
 8005bac:	f7ff fed0 	bl	8005950 <rshift>
 8005bb0:	443c      	add	r4, r7
 8005bb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005bb6:	429c      	cmp	r4, r3
 8005bb8:	dd52      	ble.n	8005c60 <__gethex+0x27c>
 8005bba:	4629      	mov	r1, r5
 8005bbc:	9802      	ldr	r0, [sp, #8]
 8005bbe:	f000 fa3d 	bl	800603c <_Bfree>
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005bc6:	27a3      	movs	r7, #163	; 0xa3
 8005bc8:	6013      	str	r3, [r2, #0]
 8005bca:	e793      	b.n	8005af4 <__gethex+0x110>
 8005bcc:	3101      	adds	r1, #1
 8005bce:	105b      	asrs	r3, r3, #1
 8005bd0:	e7b0      	b.n	8005b34 <__gethex+0x150>
 8005bd2:	1e73      	subs	r3, r6, #1
 8005bd4:	9305      	str	r3, [sp, #20]
 8005bd6:	9a07      	ldr	r2, [sp, #28]
 8005bd8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d018      	beq.n	8005c12 <__gethex+0x22e>
 8005be0:	f1bb 0f20 	cmp.w	fp, #32
 8005be4:	d107      	bne.n	8005bf6 <__gethex+0x212>
 8005be6:	9b04      	ldr	r3, [sp, #16]
 8005be8:	f8c3 a000 	str.w	sl, [r3]
 8005bec:	f04f 0a00 	mov.w	sl, #0
 8005bf0:	46d3      	mov	fp, sl
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	9304      	str	r3, [sp, #16]
 8005bf6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005bfa:	f7ff fede 	bl	80059ba <__hexdig_fun>
 8005bfe:	f000 000f 	and.w	r0, r0, #15
 8005c02:	fa00 f00b 	lsl.w	r0, r0, fp
 8005c06:	ea4a 0a00 	orr.w	sl, sl, r0
 8005c0a:	f10b 0b04 	add.w	fp, fp, #4
 8005c0e:	9b05      	ldr	r3, [sp, #20]
 8005c10:	e00d      	b.n	8005c2e <__gethex+0x24a>
 8005c12:	9b05      	ldr	r3, [sp, #20]
 8005c14:	9a08      	ldr	r2, [sp, #32]
 8005c16:	4413      	add	r3, r2
 8005c18:	429f      	cmp	r7, r3
 8005c1a:	d8e1      	bhi.n	8005be0 <__gethex+0x1fc>
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	9a01      	ldr	r2, [sp, #4]
 8005c20:	9903      	ldr	r1, [sp, #12]
 8005c22:	9309      	str	r3, [sp, #36]	; 0x24
 8005c24:	f000 fdcc 	bl	80067c0 <strncmp>
 8005c28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	d1d8      	bne.n	8005be0 <__gethex+0x1fc>
 8005c2e:	461e      	mov	r6, r3
 8005c30:	e791      	b.n	8005b56 <__gethex+0x172>
 8005c32:	1eb9      	subs	r1, r7, #2
 8005c34:	4628      	mov	r0, r5
 8005c36:	f000 fd94 	bl	8006762 <__any_on>
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	d0b2      	beq.n	8005ba4 <__gethex+0x1c0>
 8005c3e:	f04f 0a03 	mov.w	sl, #3
 8005c42:	e7b1      	b.n	8005ba8 <__gethex+0x1c4>
 8005c44:	da09      	bge.n	8005c5a <__gethex+0x276>
 8005c46:	1bf7      	subs	r7, r6, r7
 8005c48:	4629      	mov	r1, r5
 8005c4a:	463a      	mov	r2, r7
 8005c4c:	9802      	ldr	r0, [sp, #8]
 8005c4e:	f000 fbb7 	bl	80063c0 <__lshift>
 8005c52:	4605      	mov	r5, r0
 8005c54:	1be4      	subs	r4, r4, r7
 8005c56:	f100 0914 	add.w	r9, r0, #20
 8005c5a:	f04f 0a00 	mov.w	sl, #0
 8005c5e:	e7a8      	b.n	8005bb2 <__gethex+0x1ce>
 8005c60:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005c64:	4284      	cmp	r4, r0
 8005c66:	da6b      	bge.n	8005d40 <__gethex+0x35c>
 8005c68:	1b04      	subs	r4, r0, r4
 8005c6a:	42a6      	cmp	r6, r4
 8005c6c:	dc2e      	bgt.n	8005ccc <__gethex+0x2e8>
 8005c6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d022      	beq.n	8005cbc <__gethex+0x2d8>
 8005c76:	2b03      	cmp	r3, #3
 8005c78:	d024      	beq.n	8005cc4 <__gethex+0x2e0>
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d115      	bne.n	8005caa <__gethex+0x2c6>
 8005c7e:	42a6      	cmp	r6, r4
 8005c80:	d113      	bne.n	8005caa <__gethex+0x2c6>
 8005c82:	2e01      	cmp	r6, #1
 8005c84:	dc0b      	bgt.n	8005c9e <__gethex+0x2ba>
 8005c86:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005c8a:	9a06      	ldr	r2, [sp, #24]
 8005c8c:	2762      	movs	r7, #98	; 0x62
 8005c8e:	6013      	str	r3, [r2, #0]
 8005c90:	2301      	movs	r3, #1
 8005c92:	612b      	str	r3, [r5, #16]
 8005c94:	f8c9 3000 	str.w	r3, [r9]
 8005c98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c9a:	601d      	str	r5, [r3, #0]
 8005c9c:	e72a      	b.n	8005af4 <__gethex+0x110>
 8005c9e:	1e71      	subs	r1, r6, #1
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f000 fd5e 	bl	8006762 <__any_on>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	d1ed      	bne.n	8005c86 <__gethex+0x2a2>
 8005caa:	4629      	mov	r1, r5
 8005cac:	9802      	ldr	r0, [sp, #8]
 8005cae:	f000 f9c5 	bl	800603c <_Bfree>
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005cb6:	2750      	movs	r7, #80	; 0x50
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	e71b      	b.n	8005af4 <__gethex+0x110>
 8005cbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0e1      	beq.n	8005c86 <__gethex+0x2a2>
 8005cc2:	e7f2      	b.n	8005caa <__gethex+0x2c6>
 8005cc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1dd      	bne.n	8005c86 <__gethex+0x2a2>
 8005cca:	e7ee      	b.n	8005caa <__gethex+0x2c6>
 8005ccc:	1e67      	subs	r7, r4, #1
 8005cce:	f1ba 0f00 	cmp.w	sl, #0
 8005cd2:	d132      	bne.n	8005d3a <__gethex+0x356>
 8005cd4:	b127      	cbz	r7, 8005ce0 <__gethex+0x2fc>
 8005cd6:	4639      	mov	r1, r7
 8005cd8:	4628      	mov	r0, r5
 8005cda:	f000 fd42 	bl	8006762 <__any_on>
 8005cde:	4682      	mov	sl, r0
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	117a      	asrs	r2, r7, #5
 8005ce4:	f007 071f 	and.w	r7, r7, #31
 8005ce8:	fa03 f707 	lsl.w	r7, r3, r7
 8005cec:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8005cf0:	4621      	mov	r1, r4
 8005cf2:	421f      	tst	r7, r3
 8005cf4:	f04f 0702 	mov.w	r7, #2
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	bf18      	it	ne
 8005cfc:	f04a 0a02 	orrne.w	sl, sl, #2
 8005d00:	1b36      	subs	r6, r6, r4
 8005d02:	f7ff fe25 	bl	8005950 <rshift>
 8005d06:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8005d0a:	f1ba 0f00 	cmp.w	sl, #0
 8005d0e:	d045      	beq.n	8005d9c <__gethex+0x3b8>
 8005d10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d015      	beq.n	8005d44 <__gethex+0x360>
 8005d18:	2b03      	cmp	r3, #3
 8005d1a:	d017      	beq.n	8005d4c <__gethex+0x368>
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d109      	bne.n	8005d34 <__gethex+0x350>
 8005d20:	f01a 0f02 	tst.w	sl, #2
 8005d24:	d006      	beq.n	8005d34 <__gethex+0x350>
 8005d26:	f8d9 3000 	ldr.w	r3, [r9]
 8005d2a:	ea4a 0a03 	orr.w	sl, sl, r3
 8005d2e:	f01a 0f01 	tst.w	sl, #1
 8005d32:	d10e      	bne.n	8005d52 <__gethex+0x36e>
 8005d34:	f047 0710 	orr.w	r7, r7, #16
 8005d38:	e030      	b.n	8005d9c <__gethex+0x3b8>
 8005d3a:	f04f 0a01 	mov.w	sl, #1
 8005d3e:	e7cf      	b.n	8005ce0 <__gethex+0x2fc>
 8005d40:	2701      	movs	r7, #1
 8005d42:	e7e2      	b.n	8005d0a <__gethex+0x326>
 8005d44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d46:	f1c3 0301 	rsb	r3, r3, #1
 8005d4a:	9315      	str	r3, [sp, #84]	; 0x54
 8005d4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0f0      	beq.n	8005d34 <__gethex+0x350>
 8005d52:	2000      	movs	r0, #0
 8005d54:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8005d58:	f105 0314 	add.w	r3, r5, #20
 8005d5c:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8005d60:	eb03 010a 	add.w	r1, r3, sl
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005d6a:	d01c      	beq.n	8005da6 <__gethex+0x3c2>
 8005d6c:	3201      	adds	r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	2f02      	cmp	r7, #2
 8005d72:	f105 0314 	add.w	r3, r5, #20
 8005d76:	d138      	bne.n	8005dea <__gethex+0x406>
 8005d78:	f8d8 2000 	ldr.w	r2, [r8]
 8005d7c:	3a01      	subs	r2, #1
 8005d7e:	4296      	cmp	r6, r2
 8005d80:	d10a      	bne.n	8005d98 <__gethex+0x3b4>
 8005d82:	2201      	movs	r2, #1
 8005d84:	1171      	asrs	r1, r6, #5
 8005d86:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005d8a:	f006 061f 	and.w	r6, r6, #31
 8005d8e:	fa02 f606 	lsl.w	r6, r2, r6
 8005d92:	421e      	tst	r6, r3
 8005d94:	bf18      	it	ne
 8005d96:	4617      	movne	r7, r2
 8005d98:	f047 0720 	orr.w	r7, r7, #32
 8005d9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d9e:	601d      	str	r5, [r3, #0]
 8005da0:	9b06      	ldr	r3, [sp, #24]
 8005da2:	601c      	str	r4, [r3, #0]
 8005da4:	e6a6      	b.n	8005af4 <__gethex+0x110>
 8005da6:	f843 0b04 	str.w	r0, [r3], #4
 8005daa:	4299      	cmp	r1, r3
 8005dac:	d8da      	bhi.n	8005d64 <__gethex+0x380>
 8005dae:	68ab      	ldr	r3, [r5, #8]
 8005db0:	4599      	cmp	r9, r3
 8005db2:	db12      	blt.n	8005dda <__gethex+0x3f6>
 8005db4:	6869      	ldr	r1, [r5, #4]
 8005db6:	9802      	ldr	r0, [sp, #8]
 8005db8:	3101      	adds	r1, #1
 8005dba:	f000 f90b 	bl	8005fd4 <_Balloc>
 8005dbe:	4683      	mov	fp, r0
 8005dc0:	692a      	ldr	r2, [r5, #16]
 8005dc2:	f105 010c 	add.w	r1, r5, #12
 8005dc6:	3202      	adds	r2, #2
 8005dc8:	0092      	lsls	r2, r2, #2
 8005dca:	300c      	adds	r0, #12
 8005dcc:	f000 f8f5 	bl	8005fba <memcpy>
 8005dd0:	4629      	mov	r1, r5
 8005dd2:	9802      	ldr	r0, [sp, #8]
 8005dd4:	f000 f932 	bl	800603c <_Bfree>
 8005dd8:	465d      	mov	r5, fp
 8005dda:	692b      	ldr	r3, [r5, #16]
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	612a      	str	r2, [r5, #16]
 8005de0:	2201      	movs	r2, #1
 8005de2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005de6:	615a      	str	r2, [r3, #20]
 8005de8:	e7c2      	b.n	8005d70 <__gethex+0x38c>
 8005dea:	692a      	ldr	r2, [r5, #16]
 8005dec:	4591      	cmp	r9, r2
 8005dee:	da0b      	bge.n	8005e08 <__gethex+0x424>
 8005df0:	2101      	movs	r1, #1
 8005df2:	4628      	mov	r0, r5
 8005df4:	f7ff fdac 	bl	8005950 <rshift>
 8005df8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005dfc:	3401      	adds	r4, #1
 8005dfe:	429c      	cmp	r4, r3
 8005e00:	f73f aedb 	bgt.w	8005bba <__gethex+0x1d6>
 8005e04:	2701      	movs	r7, #1
 8005e06:	e7c7      	b.n	8005d98 <__gethex+0x3b4>
 8005e08:	f016 061f 	ands.w	r6, r6, #31
 8005e0c:	d0fa      	beq.n	8005e04 <__gethex+0x420>
 8005e0e:	449a      	add	sl, r3
 8005e10:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005e14:	f000 f9a2 	bl	800615c <__hi0bits>
 8005e18:	f1c6 0620 	rsb	r6, r6, #32
 8005e1c:	42b0      	cmp	r0, r6
 8005e1e:	dbe7      	blt.n	8005df0 <__gethex+0x40c>
 8005e20:	e7f0      	b.n	8005e04 <__gethex+0x420>

08005e22 <L_shift>:
 8005e22:	f1c2 0208 	rsb	r2, r2, #8
 8005e26:	0092      	lsls	r2, r2, #2
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	f1c2 0620 	rsb	r6, r2, #32
 8005e2e:	6843      	ldr	r3, [r0, #4]
 8005e30:	6804      	ldr	r4, [r0, #0]
 8005e32:	fa03 f506 	lsl.w	r5, r3, r6
 8005e36:	432c      	orrs	r4, r5
 8005e38:	40d3      	lsrs	r3, r2
 8005e3a:	6004      	str	r4, [r0, #0]
 8005e3c:	f840 3f04 	str.w	r3, [r0, #4]!
 8005e40:	4288      	cmp	r0, r1
 8005e42:	d3f4      	bcc.n	8005e2e <L_shift+0xc>
 8005e44:	bd70      	pop	{r4, r5, r6, pc}

08005e46 <__match>:
 8005e46:	b530      	push	{r4, r5, lr}
 8005e48:	6803      	ldr	r3, [r0, #0]
 8005e4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e4e:	3301      	adds	r3, #1
 8005e50:	b914      	cbnz	r4, 8005e58 <__match+0x12>
 8005e52:	6003      	str	r3, [r0, #0]
 8005e54:	2001      	movs	r0, #1
 8005e56:	bd30      	pop	{r4, r5, pc}
 8005e58:	781a      	ldrb	r2, [r3, #0]
 8005e5a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005e5e:	2d19      	cmp	r5, #25
 8005e60:	bf98      	it	ls
 8005e62:	3220      	addls	r2, #32
 8005e64:	42a2      	cmp	r2, r4
 8005e66:	d0f0      	beq.n	8005e4a <__match+0x4>
 8005e68:	2000      	movs	r0, #0
 8005e6a:	bd30      	pop	{r4, r5, pc}

08005e6c <__hexnan>:
 8005e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e70:	2500      	movs	r5, #0
 8005e72:	680b      	ldr	r3, [r1, #0]
 8005e74:	4682      	mov	sl, r0
 8005e76:	115f      	asrs	r7, r3, #5
 8005e78:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8005e7c:	f013 031f 	ands.w	r3, r3, #31
 8005e80:	bf18      	it	ne
 8005e82:	3704      	addne	r7, #4
 8005e84:	1f3e      	subs	r6, r7, #4
 8005e86:	4690      	mov	r8, r2
 8005e88:	46b1      	mov	r9, r6
 8005e8a:	4634      	mov	r4, r6
 8005e8c:	46ab      	mov	fp, r5
 8005e8e:	b087      	sub	sp, #28
 8005e90:	6801      	ldr	r1, [r0, #0]
 8005e92:	9302      	str	r3, [sp, #8]
 8005e94:	f847 5c04 	str.w	r5, [r7, #-4]
 8005e98:	9501      	str	r5, [sp, #4]
 8005e9a:	784a      	ldrb	r2, [r1, #1]
 8005e9c:	1c4b      	adds	r3, r1, #1
 8005e9e:	9303      	str	r3, [sp, #12]
 8005ea0:	b342      	cbz	r2, 8005ef4 <__hexnan+0x88>
 8005ea2:	4610      	mov	r0, r2
 8005ea4:	9105      	str	r1, [sp, #20]
 8005ea6:	9204      	str	r2, [sp, #16]
 8005ea8:	f7ff fd87 	bl	80059ba <__hexdig_fun>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	d143      	bne.n	8005f38 <__hexnan+0xcc>
 8005eb0:	9a04      	ldr	r2, [sp, #16]
 8005eb2:	9905      	ldr	r1, [sp, #20]
 8005eb4:	2a20      	cmp	r2, #32
 8005eb6:	d818      	bhi.n	8005eea <__hexnan+0x7e>
 8005eb8:	9b01      	ldr	r3, [sp, #4]
 8005eba:	459b      	cmp	fp, r3
 8005ebc:	dd13      	ble.n	8005ee6 <__hexnan+0x7a>
 8005ebe:	454c      	cmp	r4, r9
 8005ec0:	d206      	bcs.n	8005ed0 <__hexnan+0x64>
 8005ec2:	2d07      	cmp	r5, #7
 8005ec4:	dc04      	bgt.n	8005ed0 <__hexnan+0x64>
 8005ec6:	462a      	mov	r2, r5
 8005ec8:	4649      	mov	r1, r9
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f7ff ffa9 	bl	8005e22 <L_shift>
 8005ed0:	4544      	cmp	r4, r8
 8005ed2:	d944      	bls.n	8005f5e <__hexnan+0xf2>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f1a4 0904 	sub.w	r9, r4, #4
 8005eda:	f844 3c04 	str.w	r3, [r4, #-4]
 8005ede:	461d      	mov	r5, r3
 8005ee0:	464c      	mov	r4, r9
 8005ee2:	f8cd b004 	str.w	fp, [sp, #4]
 8005ee6:	9903      	ldr	r1, [sp, #12]
 8005ee8:	e7d7      	b.n	8005e9a <__hexnan+0x2e>
 8005eea:	2a29      	cmp	r2, #41	; 0x29
 8005eec:	d14a      	bne.n	8005f84 <__hexnan+0x118>
 8005eee:	3102      	adds	r1, #2
 8005ef0:	f8ca 1000 	str.w	r1, [sl]
 8005ef4:	f1bb 0f00 	cmp.w	fp, #0
 8005ef8:	d044      	beq.n	8005f84 <__hexnan+0x118>
 8005efa:	454c      	cmp	r4, r9
 8005efc:	d206      	bcs.n	8005f0c <__hexnan+0xa0>
 8005efe:	2d07      	cmp	r5, #7
 8005f00:	dc04      	bgt.n	8005f0c <__hexnan+0xa0>
 8005f02:	462a      	mov	r2, r5
 8005f04:	4649      	mov	r1, r9
 8005f06:	4620      	mov	r0, r4
 8005f08:	f7ff ff8b 	bl	8005e22 <L_shift>
 8005f0c:	4544      	cmp	r4, r8
 8005f0e:	d928      	bls.n	8005f62 <__hexnan+0xf6>
 8005f10:	4643      	mov	r3, r8
 8005f12:	f854 2b04 	ldr.w	r2, [r4], #4
 8005f16:	42a6      	cmp	r6, r4
 8005f18:	f843 2b04 	str.w	r2, [r3], #4
 8005f1c:	d2f9      	bcs.n	8005f12 <__hexnan+0xa6>
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f843 2b04 	str.w	r2, [r3], #4
 8005f24:	429e      	cmp	r6, r3
 8005f26:	d2fb      	bcs.n	8005f20 <__hexnan+0xb4>
 8005f28:	6833      	ldr	r3, [r6, #0]
 8005f2a:	b91b      	cbnz	r3, 8005f34 <__hexnan+0xc8>
 8005f2c:	4546      	cmp	r6, r8
 8005f2e:	d127      	bne.n	8005f80 <__hexnan+0x114>
 8005f30:	2301      	movs	r3, #1
 8005f32:	6033      	str	r3, [r6, #0]
 8005f34:	2005      	movs	r0, #5
 8005f36:	e026      	b.n	8005f86 <__hexnan+0x11a>
 8005f38:	3501      	adds	r5, #1
 8005f3a:	2d08      	cmp	r5, #8
 8005f3c:	f10b 0b01 	add.w	fp, fp, #1
 8005f40:	dd06      	ble.n	8005f50 <__hexnan+0xe4>
 8005f42:	4544      	cmp	r4, r8
 8005f44:	d9cf      	bls.n	8005ee6 <__hexnan+0x7a>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2501      	movs	r5, #1
 8005f4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8005f4e:	3c04      	subs	r4, #4
 8005f50:	6822      	ldr	r2, [r4, #0]
 8005f52:	f000 000f 	and.w	r0, r0, #15
 8005f56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8005f5a:	6020      	str	r0, [r4, #0]
 8005f5c:	e7c3      	b.n	8005ee6 <__hexnan+0x7a>
 8005f5e:	2508      	movs	r5, #8
 8005f60:	e7c1      	b.n	8005ee6 <__hexnan+0x7a>
 8005f62:	9b02      	ldr	r3, [sp, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d0df      	beq.n	8005f28 <__hexnan+0xbc>
 8005f68:	f04f 32ff 	mov.w	r2, #4294967295
 8005f6c:	f1c3 0320 	rsb	r3, r3, #32
 8005f70:	fa22 f303 	lsr.w	r3, r2, r3
 8005f74:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005f78:	401a      	ands	r2, r3
 8005f7a:	f847 2c04 	str.w	r2, [r7, #-4]
 8005f7e:	e7d3      	b.n	8005f28 <__hexnan+0xbc>
 8005f80:	3e04      	subs	r6, #4
 8005f82:	e7d1      	b.n	8005f28 <__hexnan+0xbc>
 8005f84:	2004      	movs	r0, #4
 8005f86:	b007      	add	sp, #28
 8005f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005f8c <__locale_ctype_ptr_l>:
 8005f8c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005f90:	4770      	bx	lr

08005f92 <__localeconv_l>:
 8005f92:	30f0      	adds	r0, #240	; 0xf0
 8005f94:	4770      	bx	lr

08005f96 <__ascii_mbtowc>:
 8005f96:	b082      	sub	sp, #8
 8005f98:	b901      	cbnz	r1, 8005f9c <__ascii_mbtowc+0x6>
 8005f9a:	a901      	add	r1, sp, #4
 8005f9c:	b142      	cbz	r2, 8005fb0 <__ascii_mbtowc+0x1a>
 8005f9e:	b14b      	cbz	r3, 8005fb4 <__ascii_mbtowc+0x1e>
 8005fa0:	7813      	ldrb	r3, [r2, #0]
 8005fa2:	600b      	str	r3, [r1, #0]
 8005fa4:	7812      	ldrb	r2, [r2, #0]
 8005fa6:	1c10      	adds	r0, r2, #0
 8005fa8:	bf18      	it	ne
 8005faa:	2001      	movne	r0, #1
 8005fac:	b002      	add	sp, #8
 8005fae:	4770      	bx	lr
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	e7fb      	b.n	8005fac <__ascii_mbtowc+0x16>
 8005fb4:	f06f 0001 	mvn.w	r0, #1
 8005fb8:	e7f8      	b.n	8005fac <__ascii_mbtowc+0x16>

08005fba <memcpy>:
 8005fba:	b510      	push	{r4, lr}
 8005fbc:	1e43      	subs	r3, r0, #1
 8005fbe:	440a      	add	r2, r1
 8005fc0:	4291      	cmp	r1, r2
 8005fc2:	d100      	bne.n	8005fc6 <memcpy+0xc>
 8005fc4:	bd10      	pop	{r4, pc}
 8005fc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fce:	e7f7      	b.n	8005fc0 <memcpy+0x6>

08005fd0 <__malloc_lock>:
 8005fd0:	4770      	bx	lr

08005fd2 <__malloc_unlock>:
 8005fd2:	4770      	bx	lr

08005fd4 <_Balloc>:
 8005fd4:	b570      	push	{r4, r5, r6, lr}
 8005fd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005fd8:	4604      	mov	r4, r0
 8005fda:	460e      	mov	r6, r1
 8005fdc:	b93d      	cbnz	r5, 8005fee <_Balloc+0x1a>
 8005fde:	2010      	movs	r0, #16
 8005fe0:	f7fe fc8c 	bl	80048fc <malloc>
 8005fe4:	6260      	str	r0, [r4, #36]	; 0x24
 8005fe6:	6045      	str	r5, [r0, #4]
 8005fe8:	6085      	str	r5, [r0, #8]
 8005fea:	6005      	str	r5, [r0, #0]
 8005fec:	60c5      	str	r5, [r0, #12]
 8005fee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005ff0:	68eb      	ldr	r3, [r5, #12]
 8005ff2:	b183      	cbz	r3, 8006016 <_Balloc+0x42>
 8005ff4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005ffc:	b9b8      	cbnz	r0, 800602e <_Balloc+0x5a>
 8005ffe:	2101      	movs	r1, #1
 8006000:	fa01 f506 	lsl.w	r5, r1, r6
 8006004:	1d6a      	adds	r2, r5, #5
 8006006:	0092      	lsls	r2, r2, #2
 8006008:	4620      	mov	r0, r4
 800600a:	f000 fbcb 	bl	80067a4 <_calloc_r>
 800600e:	b160      	cbz	r0, 800602a <_Balloc+0x56>
 8006010:	6046      	str	r6, [r0, #4]
 8006012:	6085      	str	r5, [r0, #8]
 8006014:	e00e      	b.n	8006034 <_Balloc+0x60>
 8006016:	2221      	movs	r2, #33	; 0x21
 8006018:	2104      	movs	r1, #4
 800601a:	4620      	mov	r0, r4
 800601c:	f000 fbc2 	bl	80067a4 <_calloc_r>
 8006020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006022:	60e8      	str	r0, [r5, #12]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e4      	bne.n	8005ff4 <_Balloc+0x20>
 800602a:	2000      	movs	r0, #0
 800602c:	bd70      	pop	{r4, r5, r6, pc}
 800602e:	6802      	ldr	r2, [r0, #0]
 8006030:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006034:	2300      	movs	r3, #0
 8006036:	6103      	str	r3, [r0, #16]
 8006038:	60c3      	str	r3, [r0, #12]
 800603a:	bd70      	pop	{r4, r5, r6, pc}

0800603c <_Bfree>:
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006040:	4606      	mov	r6, r0
 8006042:	460d      	mov	r5, r1
 8006044:	b93c      	cbnz	r4, 8006056 <_Bfree+0x1a>
 8006046:	2010      	movs	r0, #16
 8006048:	f7fe fc58 	bl	80048fc <malloc>
 800604c:	6270      	str	r0, [r6, #36]	; 0x24
 800604e:	6044      	str	r4, [r0, #4]
 8006050:	6084      	str	r4, [r0, #8]
 8006052:	6004      	str	r4, [r0, #0]
 8006054:	60c4      	str	r4, [r0, #12]
 8006056:	b13d      	cbz	r5, 8006068 <_Bfree+0x2c>
 8006058:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800605a:	686a      	ldr	r2, [r5, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006062:	6029      	str	r1, [r5, #0]
 8006064:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006068:	bd70      	pop	{r4, r5, r6, pc}

0800606a <__multadd>:
 800606a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800606e:	461f      	mov	r7, r3
 8006070:	4606      	mov	r6, r0
 8006072:	460c      	mov	r4, r1
 8006074:	2300      	movs	r3, #0
 8006076:	690d      	ldr	r5, [r1, #16]
 8006078:	f101 0e14 	add.w	lr, r1, #20
 800607c:	f8de 0000 	ldr.w	r0, [lr]
 8006080:	3301      	adds	r3, #1
 8006082:	b281      	uxth	r1, r0
 8006084:	fb02 7101 	mla	r1, r2, r1, r7
 8006088:	0c00      	lsrs	r0, r0, #16
 800608a:	0c0f      	lsrs	r7, r1, #16
 800608c:	fb02 7000 	mla	r0, r2, r0, r7
 8006090:	b289      	uxth	r1, r1
 8006092:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006096:	429d      	cmp	r5, r3
 8006098:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800609c:	f84e 1b04 	str.w	r1, [lr], #4
 80060a0:	dcec      	bgt.n	800607c <__multadd+0x12>
 80060a2:	b1d7      	cbz	r7, 80060da <__multadd+0x70>
 80060a4:	68a3      	ldr	r3, [r4, #8]
 80060a6:	429d      	cmp	r5, r3
 80060a8:	db12      	blt.n	80060d0 <__multadd+0x66>
 80060aa:	6861      	ldr	r1, [r4, #4]
 80060ac:	4630      	mov	r0, r6
 80060ae:	3101      	adds	r1, #1
 80060b0:	f7ff ff90 	bl	8005fd4 <_Balloc>
 80060b4:	4680      	mov	r8, r0
 80060b6:	6922      	ldr	r2, [r4, #16]
 80060b8:	f104 010c 	add.w	r1, r4, #12
 80060bc:	3202      	adds	r2, #2
 80060be:	0092      	lsls	r2, r2, #2
 80060c0:	300c      	adds	r0, #12
 80060c2:	f7ff ff7a 	bl	8005fba <memcpy>
 80060c6:	4621      	mov	r1, r4
 80060c8:	4630      	mov	r0, r6
 80060ca:	f7ff ffb7 	bl	800603c <_Bfree>
 80060ce:	4644      	mov	r4, r8
 80060d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80060d4:	3501      	adds	r5, #1
 80060d6:	615f      	str	r7, [r3, #20]
 80060d8:	6125      	str	r5, [r4, #16]
 80060da:	4620      	mov	r0, r4
 80060dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080060e0 <__s2b>:
 80060e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e4:	4615      	mov	r5, r2
 80060e6:	2209      	movs	r2, #9
 80060e8:	461f      	mov	r7, r3
 80060ea:	3308      	adds	r3, #8
 80060ec:	460c      	mov	r4, r1
 80060ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80060f2:	4606      	mov	r6, r0
 80060f4:	2201      	movs	r2, #1
 80060f6:	2100      	movs	r1, #0
 80060f8:	429a      	cmp	r2, r3
 80060fa:	db20      	blt.n	800613e <__s2b+0x5e>
 80060fc:	4630      	mov	r0, r6
 80060fe:	f7ff ff69 	bl	8005fd4 <_Balloc>
 8006102:	9b08      	ldr	r3, [sp, #32]
 8006104:	2d09      	cmp	r5, #9
 8006106:	6143      	str	r3, [r0, #20]
 8006108:	f04f 0301 	mov.w	r3, #1
 800610c:	6103      	str	r3, [r0, #16]
 800610e:	dd19      	ble.n	8006144 <__s2b+0x64>
 8006110:	f104 0909 	add.w	r9, r4, #9
 8006114:	46c8      	mov	r8, r9
 8006116:	442c      	add	r4, r5
 8006118:	f818 3b01 	ldrb.w	r3, [r8], #1
 800611c:	4601      	mov	r1, r0
 800611e:	3b30      	subs	r3, #48	; 0x30
 8006120:	220a      	movs	r2, #10
 8006122:	4630      	mov	r0, r6
 8006124:	f7ff ffa1 	bl	800606a <__multadd>
 8006128:	45a0      	cmp	r8, r4
 800612a:	d1f5      	bne.n	8006118 <__s2b+0x38>
 800612c:	f1a5 0408 	sub.w	r4, r5, #8
 8006130:	444c      	add	r4, r9
 8006132:	1b2d      	subs	r5, r5, r4
 8006134:	1963      	adds	r3, r4, r5
 8006136:	42bb      	cmp	r3, r7
 8006138:	db07      	blt.n	800614a <__s2b+0x6a>
 800613a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800613e:	0052      	lsls	r2, r2, #1
 8006140:	3101      	adds	r1, #1
 8006142:	e7d9      	b.n	80060f8 <__s2b+0x18>
 8006144:	340a      	adds	r4, #10
 8006146:	2509      	movs	r5, #9
 8006148:	e7f3      	b.n	8006132 <__s2b+0x52>
 800614a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800614e:	4601      	mov	r1, r0
 8006150:	3b30      	subs	r3, #48	; 0x30
 8006152:	220a      	movs	r2, #10
 8006154:	4630      	mov	r0, r6
 8006156:	f7ff ff88 	bl	800606a <__multadd>
 800615a:	e7eb      	b.n	8006134 <__s2b+0x54>

0800615c <__hi0bits>:
 800615c:	0c02      	lsrs	r2, r0, #16
 800615e:	0412      	lsls	r2, r2, #16
 8006160:	4603      	mov	r3, r0
 8006162:	b9b2      	cbnz	r2, 8006192 <__hi0bits+0x36>
 8006164:	0403      	lsls	r3, r0, #16
 8006166:	2010      	movs	r0, #16
 8006168:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800616c:	bf04      	itt	eq
 800616e:	021b      	lsleq	r3, r3, #8
 8006170:	3008      	addeq	r0, #8
 8006172:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006176:	bf04      	itt	eq
 8006178:	011b      	lsleq	r3, r3, #4
 800617a:	3004      	addeq	r0, #4
 800617c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006180:	bf04      	itt	eq
 8006182:	009b      	lsleq	r3, r3, #2
 8006184:	3002      	addeq	r0, #2
 8006186:	2b00      	cmp	r3, #0
 8006188:	db06      	blt.n	8006198 <__hi0bits+0x3c>
 800618a:	005b      	lsls	r3, r3, #1
 800618c:	d503      	bpl.n	8006196 <__hi0bits+0x3a>
 800618e:	3001      	adds	r0, #1
 8006190:	4770      	bx	lr
 8006192:	2000      	movs	r0, #0
 8006194:	e7e8      	b.n	8006168 <__hi0bits+0xc>
 8006196:	2020      	movs	r0, #32
 8006198:	4770      	bx	lr

0800619a <__lo0bits>:
 800619a:	6803      	ldr	r3, [r0, #0]
 800619c:	4601      	mov	r1, r0
 800619e:	f013 0207 	ands.w	r2, r3, #7
 80061a2:	d00b      	beq.n	80061bc <__lo0bits+0x22>
 80061a4:	07da      	lsls	r2, r3, #31
 80061a6:	d423      	bmi.n	80061f0 <__lo0bits+0x56>
 80061a8:	0798      	lsls	r0, r3, #30
 80061aa:	bf49      	itett	mi
 80061ac:	085b      	lsrmi	r3, r3, #1
 80061ae:	089b      	lsrpl	r3, r3, #2
 80061b0:	2001      	movmi	r0, #1
 80061b2:	600b      	strmi	r3, [r1, #0]
 80061b4:	bf5c      	itt	pl
 80061b6:	600b      	strpl	r3, [r1, #0]
 80061b8:	2002      	movpl	r0, #2
 80061ba:	4770      	bx	lr
 80061bc:	b298      	uxth	r0, r3
 80061be:	b9a8      	cbnz	r0, 80061ec <__lo0bits+0x52>
 80061c0:	2010      	movs	r0, #16
 80061c2:	0c1b      	lsrs	r3, r3, #16
 80061c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80061c8:	bf04      	itt	eq
 80061ca:	0a1b      	lsreq	r3, r3, #8
 80061cc:	3008      	addeq	r0, #8
 80061ce:	071a      	lsls	r2, r3, #28
 80061d0:	bf04      	itt	eq
 80061d2:	091b      	lsreq	r3, r3, #4
 80061d4:	3004      	addeq	r0, #4
 80061d6:	079a      	lsls	r2, r3, #30
 80061d8:	bf04      	itt	eq
 80061da:	089b      	lsreq	r3, r3, #2
 80061dc:	3002      	addeq	r0, #2
 80061de:	07da      	lsls	r2, r3, #31
 80061e0:	d402      	bmi.n	80061e8 <__lo0bits+0x4e>
 80061e2:	085b      	lsrs	r3, r3, #1
 80061e4:	d006      	beq.n	80061f4 <__lo0bits+0x5a>
 80061e6:	3001      	adds	r0, #1
 80061e8:	600b      	str	r3, [r1, #0]
 80061ea:	4770      	bx	lr
 80061ec:	4610      	mov	r0, r2
 80061ee:	e7e9      	b.n	80061c4 <__lo0bits+0x2a>
 80061f0:	2000      	movs	r0, #0
 80061f2:	4770      	bx	lr
 80061f4:	2020      	movs	r0, #32
 80061f6:	4770      	bx	lr

080061f8 <__i2b>:
 80061f8:	b510      	push	{r4, lr}
 80061fa:	460c      	mov	r4, r1
 80061fc:	2101      	movs	r1, #1
 80061fe:	f7ff fee9 	bl	8005fd4 <_Balloc>
 8006202:	2201      	movs	r2, #1
 8006204:	6144      	str	r4, [r0, #20]
 8006206:	6102      	str	r2, [r0, #16]
 8006208:	bd10      	pop	{r4, pc}

0800620a <__multiply>:
 800620a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800620e:	4614      	mov	r4, r2
 8006210:	690a      	ldr	r2, [r1, #16]
 8006212:	6923      	ldr	r3, [r4, #16]
 8006214:	4689      	mov	r9, r1
 8006216:	429a      	cmp	r2, r3
 8006218:	bfbe      	ittt	lt
 800621a:	460b      	movlt	r3, r1
 800621c:	46a1      	movlt	r9, r4
 800621e:	461c      	movlt	r4, r3
 8006220:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006224:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006228:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800622c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006230:	eb07 060a 	add.w	r6, r7, sl
 8006234:	429e      	cmp	r6, r3
 8006236:	bfc8      	it	gt
 8006238:	3101      	addgt	r1, #1
 800623a:	f7ff fecb 	bl	8005fd4 <_Balloc>
 800623e:	f100 0514 	add.w	r5, r0, #20
 8006242:	462b      	mov	r3, r5
 8006244:	2200      	movs	r2, #0
 8006246:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800624a:	4543      	cmp	r3, r8
 800624c:	d316      	bcc.n	800627c <__multiply+0x72>
 800624e:	f104 0214 	add.w	r2, r4, #20
 8006252:	f109 0114 	add.w	r1, r9, #20
 8006256:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800625a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800625e:	9301      	str	r3, [sp, #4]
 8006260:	9c01      	ldr	r4, [sp, #4]
 8006262:	4613      	mov	r3, r2
 8006264:	4294      	cmp	r4, r2
 8006266:	d80c      	bhi.n	8006282 <__multiply+0x78>
 8006268:	2e00      	cmp	r6, #0
 800626a:	dd03      	ble.n	8006274 <__multiply+0x6a>
 800626c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006270:	2b00      	cmp	r3, #0
 8006272:	d054      	beq.n	800631e <__multiply+0x114>
 8006274:	6106      	str	r6, [r0, #16]
 8006276:	b003      	add	sp, #12
 8006278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627c:	f843 2b04 	str.w	r2, [r3], #4
 8006280:	e7e3      	b.n	800624a <__multiply+0x40>
 8006282:	f8b3 a000 	ldrh.w	sl, [r3]
 8006286:	3204      	adds	r2, #4
 8006288:	f1ba 0f00 	cmp.w	sl, #0
 800628c:	d020      	beq.n	80062d0 <__multiply+0xc6>
 800628e:	46ae      	mov	lr, r5
 8006290:	4689      	mov	r9, r1
 8006292:	f04f 0c00 	mov.w	ip, #0
 8006296:	f859 4b04 	ldr.w	r4, [r9], #4
 800629a:	f8be b000 	ldrh.w	fp, [lr]
 800629e:	b2a3      	uxth	r3, r4
 80062a0:	fb0a b303 	mla	r3, sl, r3, fp
 80062a4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80062a8:	f8de 4000 	ldr.w	r4, [lr]
 80062ac:	4463      	add	r3, ip
 80062ae:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80062b2:	fb0a c40b 	mla	r4, sl, fp, ip
 80062b6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80062c0:	454f      	cmp	r7, r9
 80062c2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80062c6:	f84e 3b04 	str.w	r3, [lr], #4
 80062ca:	d8e4      	bhi.n	8006296 <__multiply+0x8c>
 80062cc:	f8ce c000 	str.w	ip, [lr]
 80062d0:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80062d4:	f1b9 0f00 	cmp.w	r9, #0
 80062d8:	d01f      	beq.n	800631a <__multiply+0x110>
 80062da:	46ae      	mov	lr, r5
 80062dc:	468c      	mov	ip, r1
 80062de:	f04f 0a00 	mov.w	sl, #0
 80062e2:	682b      	ldr	r3, [r5, #0]
 80062e4:	f8bc 4000 	ldrh.w	r4, [ip]
 80062e8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	fb09 b404 	mla	r4, r9, r4, fp
 80062f2:	44a2      	add	sl, r4
 80062f4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80062f8:	f84e 3b04 	str.w	r3, [lr], #4
 80062fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006300:	f8be 4000 	ldrh.w	r4, [lr]
 8006304:	0c1b      	lsrs	r3, r3, #16
 8006306:	fb09 4303 	mla	r3, r9, r3, r4
 800630a:	4567      	cmp	r7, ip
 800630c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8006310:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006314:	d8e6      	bhi.n	80062e4 <__multiply+0xda>
 8006316:	f8ce 3000 	str.w	r3, [lr]
 800631a:	3504      	adds	r5, #4
 800631c:	e7a0      	b.n	8006260 <__multiply+0x56>
 800631e:	3e01      	subs	r6, #1
 8006320:	e7a2      	b.n	8006268 <__multiply+0x5e>
	...

08006324 <__pow5mult>:
 8006324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006328:	4615      	mov	r5, r2
 800632a:	f012 0203 	ands.w	r2, r2, #3
 800632e:	4606      	mov	r6, r0
 8006330:	460f      	mov	r7, r1
 8006332:	d007      	beq.n	8006344 <__pow5mult+0x20>
 8006334:	4c21      	ldr	r4, [pc, #132]	; (80063bc <__pow5mult+0x98>)
 8006336:	3a01      	subs	r2, #1
 8006338:	2300      	movs	r3, #0
 800633a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800633e:	f7ff fe94 	bl	800606a <__multadd>
 8006342:	4607      	mov	r7, r0
 8006344:	10ad      	asrs	r5, r5, #2
 8006346:	d035      	beq.n	80063b4 <__pow5mult+0x90>
 8006348:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800634a:	b93c      	cbnz	r4, 800635c <__pow5mult+0x38>
 800634c:	2010      	movs	r0, #16
 800634e:	f7fe fad5 	bl	80048fc <malloc>
 8006352:	6270      	str	r0, [r6, #36]	; 0x24
 8006354:	6044      	str	r4, [r0, #4]
 8006356:	6084      	str	r4, [r0, #8]
 8006358:	6004      	str	r4, [r0, #0]
 800635a:	60c4      	str	r4, [r0, #12]
 800635c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006360:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006364:	b94c      	cbnz	r4, 800637a <__pow5mult+0x56>
 8006366:	f240 2171 	movw	r1, #625	; 0x271
 800636a:	4630      	mov	r0, r6
 800636c:	f7ff ff44 	bl	80061f8 <__i2b>
 8006370:	2300      	movs	r3, #0
 8006372:	4604      	mov	r4, r0
 8006374:	f8c8 0008 	str.w	r0, [r8, #8]
 8006378:	6003      	str	r3, [r0, #0]
 800637a:	f04f 0800 	mov.w	r8, #0
 800637e:	07eb      	lsls	r3, r5, #31
 8006380:	d50a      	bpl.n	8006398 <__pow5mult+0x74>
 8006382:	4639      	mov	r1, r7
 8006384:	4622      	mov	r2, r4
 8006386:	4630      	mov	r0, r6
 8006388:	f7ff ff3f 	bl	800620a <__multiply>
 800638c:	4681      	mov	r9, r0
 800638e:	4639      	mov	r1, r7
 8006390:	4630      	mov	r0, r6
 8006392:	f7ff fe53 	bl	800603c <_Bfree>
 8006396:	464f      	mov	r7, r9
 8006398:	106d      	asrs	r5, r5, #1
 800639a:	d00b      	beq.n	80063b4 <__pow5mult+0x90>
 800639c:	6820      	ldr	r0, [r4, #0]
 800639e:	b938      	cbnz	r0, 80063b0 <__pow5mult+0x8c>
 80063a0:	4622      	mov	r2, r4
 80063a2:	4621      	mov	r1, r4
 80063a4:	4630      	mov	r0, r6
 80063a6:	f7ff ff30 	bl	800620a <__multiply>
 80063aa:	6020      	str	r0, [r4, #0]
 80063ac:	f8c0 8000 	str.w	r8, [r0]
 80063b0:	4604      	mov	r4, r0
 80063b2:	e7e4      	b.n	800637e <__pow5mult+0x5a>
 80063b4:	4638      	mov	r0, r7
 80063b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ba:	bf00      	nop
 80063bc:	08006b78 	.word	0x08006b78

080063c0 <__lshift>:
 80063c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063c4:	460c      	mov	r4, r1
 80063c6:	4607      	mov	r7, r0
 80063c8:	4616      	mov	r6, r2
 80063ca:	6923      	ldr	r3, [r4, #16]
 80063cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80063d0:	eb0a 0903 	add.w	r9, sl, r3
 80063d4:	6849      	ldr	r1, [r1, #4]
 80063d6:	68a3      	ldr	r3, [r4, #8]
 80063d8:	f109 0501 	add.w	r5, r9, #1
 80063dc:	42ab      	cmp	r3, r5
 80063de:	db31      	blt.n	8006444 <__lshift+0x84>
 80063e0:	4638      	mov	r0, r7
 80063e2:	f7ff fdf7 	bl	8005fd4 <_Balloc>
 80063e6:	2200      	movs	r2, #0
 80063e8:	4680      	mov	r8, r0
 80063ea:	4611      	mov	r1, r2
 80063ec:	f100 0314 	add.w	r3, r0, #20
 80063f0:	4552      	cmp	r2, sl
 80063f2:	db2a      	blt.n	800644a <__lshift+0x8a>
 80063f4:	6920      	ldr	r0, [r4, #16]
 80063f6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063fa:	f104 0114 	add.w	r1, r4, #20
 80063fe:	f016 021f 	ands.w	r2, r6, #31
 8006402:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006406:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800640a:	d022      	beq.n	8006452 <__lshift+0x92>
 800640c:	2000      	movs	r0, #0
 800640e:	f1c2 0c20 	rsb	ip, r2, #32
 8006412:	680e      	ldr	r6, [r1, #0]
 8006414:	4096      	lsls	r6, r2
 8006416:	4330      	orrs	r0, r6
 8006418:	f843 0b04 	str.w	r0, [r3], #4
 800641c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006420:	458e      	cmp	lr, r1
 8006422:	fa20 f00c 	lsr.w	r0, r0, ip
 8006426:	d8f4      	bhi.n	8006412 <__lshift+0x52>
 8006428:	6018      	str	r0, [r3, #0]
 800642a:	b108      	cbz	r0, 8006430 <__lshift+0x70>
 800642c:	f109 0502 	add.w	r5, r9, #2
 8006430:	3d01      	subs	r5, #1
 8006432:	4638      	mov	r0, r7
 8006434:	f8c8 5010 	str.w	r5, [r8, #16]
 8006438:	4621      	mov	r1, r4
 800643a:	f7ff fdff 	bl	800603c <_Bfree>
 800643e:	4640      	mov	r0, r8
 8006440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006444:	3101      	adds	r1, #1
 8006446:	005b      	lsls	r3, r3, #1
 8006448:	e7c8      	b.n	80063dc <__lshift+0x1c>
 800644a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800644e:	3201      	adds	r2, #1
 8006450:	e7ce      	b.n	80063f0 <__lshift+0x30>
 8006452:	3b04      	subs	r3, #4
 8006454:	f851 2b04 	ldr.w	r2, [r1], #4
 8006458:	458e      	cmp	lr, r1
 800645a:	f843 2f04 	str.w	r2, [r3, #4]!
 800645e:	d8f9      	bhi.n	8006454 <__lshift+0x94>
 8006460:	e7e6      	b.n	8006430 <__lshift+0x70>

08006462 <__mcmp>:
 8006462:	6903      	ldr	r3, [r0, #16]
 8006464:	690a      	ldr	r2, [r1, #16]
 8006466:	b530      	push	{r4, r5, lr}
 8006468:	1a9b      	subs	r3, r3, r2
 800646a:	d10c      	bne.n	8006486 <__mcmp+0x24>
 800646c:	0092      	lsls	r2, r2, #2
 800646e:	3014      	adds	r0, #20
 8006470:	3114      	adds	r1, #20
 8006472:	1884      	adds	r4, r0, r2
 8006474:	4411      	add	r1, r2
 8006476:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800647a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800647e:	4295      	cmp	r5, r2
 8006480:	d003      	beq.n	800648a <__mcmp+0x28>
 8006482:	d305      	bcc.n	8006490 <__mcmp+0x2e>
 8006484:	2301      	movs	r3, #1
 8006486:	4618      	mov	r0, r3
 8006488:	bd30      	pop	{r4, r5, pc}
 800648a:	42a0      	cmp	r0, r4
 800648c:	d3f3      	bcc.n	8006476 <__mcmp+0x14>
 800648e:	e7fa      	b.n	8006486 <__mcmp+0x24>
 8006490:	f04f 33ff 	mov.w	r3, #4294967295
 8006494:	e7f7      	b.n	8006486 <__mcmp+0x24>

08006496 <__mdiff>:
 8006496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800649a:	460d      	mov	r5, r1
 800649c:	4607      	mov	r7, r0
 800649e:	4611      	mov	r1, r2
 80064a0:	4628      	mov	r0, r5
 80064a2:	4614      	mov	r4, r2
 80064a4:	f7ff ffdd 	bl	8006462 <__mcmp>
 80064a8:	1e06      	subs	r6, r0, #0
 80064aa:	d108      	bne.n	80064be <__mdiff+0x28>
 80064ac:	4631      	mov	r1, r6
 80064ae:	4638      	mov	r0, r7
 80064b0:	f7ff fd90 	bl	8005fd4 <_Balloc>
 80064b4:	2301      	movs	r3, #1
 80064b6:	6146      	str	r6, [r0, #20]
 80064b8:	6103      	str	r3, [r0, #16]
 80064ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064be:	bfa4      	itt	ge
 80064c0:	4623      	movge	r3, r4
 80064c2:	462c      	movge	r4, r5
 80064c4:	4638      	mov	r0, r7
 80064c6:	6861      	ldr	r1, [r4, #4]
 80064c8:	bfa6      	itte	ge
 80064ca:	461d      	movge	r5, r3
 80064cc:	2600      	movge	r6, #0
 80064ce:	2601      	movlt	r6, #1
 80064d0:	f7ff fd80 	bl	8005fd4 <_Balloc>
 80064d4:	f04f 0c00 	mov.w	ip, #0
 80064d8:	60c6      	str	r6, [r0, #12]
 80064da:	692b      	ldr	r3, [r5, #16]
 80064dc:	6926      	ldr	r6, [r4, #16]
 80064de:	f104 0214 	add.w	r2, r4, #20
 80064e2:	f105 0914 	add.w	r9, r5, #20
 80064e6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80064ea:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80064ee:	f100 0114 	add.w	r1, r0, #20
 80064f2:	f852 ab04 	ldr.w	sl, [r2], #4
 80064f6:	f859 5b04 	ldr.w	r5, [r9], #4
 80064fa:	fa1f f38a 	uxth.w	r3, sl
 80064fe:	4463      	add	r3, ip
 8006500:	b2ac      	uxth	r4, r5
 8006502:	1b1b      	subs	r3, r3, r4
 8006504:	0c2c      	lsrs	r4, r5, #16
 8006506:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800650a:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800650e:	b29b      	uxth	r3, r3
 8006510:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006514:	45c8      	cmp	r8, r9
 8006516:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800651a:	4696      	mov	lr, r2
 800651c:	f841 4b04 	str.w	r4, [r1], #4
 8006520:	d8e7      	bhi.n	80064f2 <__mdiff+0x5c>
 8006522:	45be      	cmp	lr, r7
 8006524:	d305      	bcc.n	8006532 <__mdiff+0x9c>
 8006526:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800652a:	b18b      	cbz	r3, 8006550 <__mdiff+0xba>
 800652c:	6106      	str	r6, [r0, #16]
 800652e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006532:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006536:	b2a2      	uxth	r2, r4
 8006538:	4462      	add	r2, ip
 800653a:	1413      	asrs	r3, r2, #16
 800653c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006540:	b292      	uxth	r2, r2
 8006542:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006546:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800654a:	f841 2b04 	str.w	r2, [r1], #4
 800654e:	e7e8      	b.n	8006522 <__mdiff+0x8c>
 8006550:	3e01      	subs	r6, #1
 8006552:	e7e8      	b.n	8006526 <__mdiff+0x90>

08006554 <__ulp>:
 8006554:	4b10      	ldr	r3, [pc, #64]	; (8006598 <__ulp+0x44>)
 8006556:	400b      	ands	r3, r1
 8006558:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800655c:	2b00      	cmp	r3, #0
 800655e:	dd02      	ble.n	8006566 <__ulp+0x12>
 8006560:	2000      	movs	r0, #0
 8006562:	4619      	mov	r1, r3
 8006564:	4770      	bx	lr
 8006566:	425b      	negs	r3, r3
 8006568:	151b      	asrs	r3, r3, #20
 800656a:	2b13      	cmp	r3, #19
 800656c:	f04f 0000 	mov.w	r0, #0
 8006570:	f04f 0100 	mov.w	r1, #0
 8006574:	dc04      	bgt.n	8006580 <__ulp+0x2c>
 8006576:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800657a:	fa42 f103 	asr.w	r1, r2, r3
 800657e:	4770      	bx	lr
 8006580:	2201      	movs	r2, #1
 8006582:	3b14      	subs	r3, #20
 8006584:	2b1e      	cmp	r3, #30
 8006586:	bfce      	itee	gt
 8006588:	4613      	movgt	r3, r2
 800658a:	f1c3 031f 	rsble	r3, r3, #31
 800658e:	fa02 f303 	lslle.w	r3, r2, r3
 8006592:	4618      	mov	r0, r3
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	7ff00000 	.word	0x7ff00000

0800659c <__b2d>:
 800659c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065a0:	6907      	ldr	r7, [r0, #16]
 80065a2:	f100 0914 	add.w	r9, r0, #20
 80065a6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80065aa:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80065ae:	f1a7 0804 	sub.w	r8, r7, #4
 80065b2:	4630      	mov	r0, r6
 80065b4:	f7ff fdd2 	bl	800615c <__hi0bits>
 80065b8:	f1c0 0320 	rsb	r3, r0, #32
 80065bc:	280a      	cmp	r0, #10
 80065be:	600b      	str	r3, [r1, #0]
 80065c0:	491e      	ldr	r1, [pc, #120]	; (800663c <__b2d+0xa0>)
 80065c2:	dc17      	bgt.n	80065f4 <__b2d+0x58>
 80065c4:	45c1      	cmp	r9, r8
 80065c6:	bf28      	it	cs
 80065c8:	2200      	movcs	r2, #0
 80065ca:	f1c0 0e0b 	rsb	lr, r0, #11
 80065ce:	fa26 f30e 	lsr.w	r3, r6, lr
 80065d2:	bf38      	it	cc
 80065d4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80065d8:	ea43 0501 	orr.w	r5, r3, r1
 80065dc:	f100 0315 	add.w	r3, r0, #21
 80065e0:	fa06 f303 	lsl.w	r3, r6, r3
 80065e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80065e8:	ea43 0402 	orr.w	r4, r3, r2
 80065ec:	4620      	mov	r0, r4
 80065ee:	4629      	mov	r1, r5
 80065f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065f4:	45c1      	cmp	r9, r8
 80065f6:	bf3a      	itte	cc
 80065f8:	f1a7 0808 	subcc.w	r8, r7, #8
 80065fc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006600:	2200      	movcs	r2, #0
 8006602:	f1b0 030b 	subs.w	r3, r0, #11
 8006606:	d015      	beq.n	8006634 <__b2d+0x98>
 8006608:	409e      	lsls	r6, r3
 800660a:	f1c3 0720 	rsb	r7, r3, #32
 800660e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8006612:	fa22 f107 	lsr.w	r1, r2, r7
 8006616:	45c8      	cmp	r8, r9
 8006618:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800661c:	ea46 0501 	orr.w	r5, r6, r1
 8006620:	bf94      	ite	ls
 8006622:	2100      	movls	r1, #0
 8006624:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006628:	fa02 f003 	lsl.w	r0, r2, r3
 800662c:	40f9      	lsrs	r1, r7
 800662e:	ea40 0401 	orr.w	r4, r0, r1
 8006632:	e7db      	b.n	80065ec <__b2d+0x50>
 8006634:	ea46 0501 	orr.w	r5, r6, r1
 8006638:	4614      	mov	r4, r2
 800663a:	e7d7      	b.n	80065ec <__b2d+0x50>
 800663c:	3ff00000 	.word	0x3ff00000

08006640 <__d2b>:
 8006640:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006644:	461c      	mov	r4, r3
 8006646:	2101      	movs	r1, #1
 8006648:	4690      	mov	r8, r2
 800664a:	9e08      	ldr	r6, [sp, #32]
 800664c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800664e:	f7ff fcc1 	bl	8005fd4 <_Balloc>
 8006652:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006656:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800665a:	4607      	mov	r7, r0
 800665c:	bb34      	cbnz	r4, 80066ac <__d2b+0x6c>
 800665e:	9201      	str	r2, [sp, #4]
 8006660:	f1b8 0f00 	cmp.w	r8, #0
 8006664:	d027      	beq.n	80066b6 <__d2b+0x76>
 8006666:	a802      	add	r0, sp, #8
 8006668:	f840 8d08 	str.w	r8, [r0, #-8]!
 800666c:	f7ff fd95 	bl	800619a <__lo0bits>
 8006670:	9900      	ldr	r1, [sp, #0]
 8006672:	b1f0      	cbz	r0, 80066b2 <__d2b+0x72>
 8006674:	9a01      	ldr	r2, [sp, #4]
 8006676:	f1c0 0320 	rsb	r3, r0, #32
 800667a:	fa02 f303 	lsl.w	r3, r2, r3
 800667e:	430b      	orrs	r3, r1
 8006680:	40c2      	lsrs	r2, r0
 8006682:	617b      	str	r3, [r7, #20]
 8006684:	9201      	str	r2, [sp, #4]
 8006686:	9b01      	ldr	r3, [sp, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	bf14      	ite	ne
 800668c:	2102      	movne	r1, #2
 800668e:	2101      	moveq	r1, #1
 8006690:	61bb      	str	r3, [r7, #24]
 8006692:	6139      	str	r1, [r7, #16]
 8006694:	b1c4      	cbz	r4, 80066c8 <__d2b+0x88>
 8006696:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800669a:	4404      	add	r4, r0
 800669c:	6034      	str	r4, [r6, #0]
 800669e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80066a2:	6028      	str	r0, [r5, #0]
 80066a4:	4638      	mov	r0, r7
 80066a6:	b002      	add	sp, #8
 80066a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ac:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80066b0:	e7d5      	b.n	800665e <__d2b+0x1e>
 80066b2:	6179      	str	r1, [r7, #20]
 80066b4:	e7e7      	b.n	8006686 <__d2b+0x46>
 80066b6:	a801      	add	r0, sp, #4
 80066b8:	f7ff fd6f 	bl	800619a <__lo0bits>
 80066bc:	2101      	movs	r1, #1
 80066be:	9b01      	ldr	r3, [sp, #4]
 80066c0:	6139      	str	r1, [r7, #16]
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	3020      	adds	r0, #32
 80066c6:	e7e5      	b.n	8006694 <__d2b+0x54>
 80066c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80066cc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80066d0:	6030      	str	r0, [r6, #0]
 80066d2:	6918      	ldr	r0, [r3, #16]
 80066d4:	f7ff fd42 	bl	800615c <__hi0bits>
 80066d8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80066dc:	e7e1      	b.n	80066a2 <__d2b+0x62>

080066de <__ratio>:
 80066de:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80066e2:	4688      	mov	r8, r1
 80066e4:	4669      	mov	r1, sp
 80066e6:	4681      	mov	r9, r0
 80066e8:	f7ff ff58 	bl	800659c <__b2d>
 80066ec:	460d      	mov	r5, r1
 80066ee:	4604      	mov	r4, r0
 80066f0:	a901      	add	r1, sp, #4
 80066f2:	4640      	mov	r0, r8
 80066f4:	f7ff ff52 	bl	800659c <__b2d>
 80066f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80066fc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006700:	9e00      	ldr	r6, [sp, #0]
 8006702:	1a9a      	subs	r2, r3, r2
 8006704:	9b01      	ldr	r3, [sp, #4]
 8006706:	1af3      	subs	r3, r6, r3
 8006708:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800670c:	2b00      	cmp	r3, #0
 800670e:	bfd6      	itet	le
 8006710:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006714:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8006718:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 800671c:	4602      	mov	r2, r0
 800671e:	460b      	mov	r3, r1
 8006720:	4620      	mov	r0, r4
 8006722:	4629      	mov	r1, r5
 8006724:	f7f9 fffe 	bl	8000724 <__aeabi_ddiv>
 8006728:	b002      	add	sp, #8
 800672a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0800672e <__copybits>:
 800672e:	3901      	subs	r1, #1
 8006730:	b510      	push	{r4, lr}
 8006732:	1149      	asrs	r1, r1, #5
 8006734:	6914      	ldr	r4, [r2, #16]
 8006736:	3101      	adds	r1, #1
 8006738:	f102 0314 	add.w	r3, r2, #20
 800673c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006740:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006744:	42a3      	cmp	r3, r4
 8006746:	4602      	mov	r2, r0
 8006748:	d303      	bcc.n	8006752 <__copybits+0x24>
 800674a:	2300      	movs	r3, #0
 800674c:	428a      	cmp	r2, r1
 800674e:	d305      	bcc.n	800675c <__copybits+0x2e>
 8006750:	bd10      	pop	{r4, pc}
 8006752:	f853 2b04 	ldr.w	r2, [r3], #4
 8006756:	f840 2b04 	str.w	r2, [r0], #4
 800675a:	e7f3      	b.n	8006744 <__copybits+0x16>
 800675c:	f842 3b04 	str.w	r3, [r2], #4
 8006760:	e7f4      	b.n	800674c <__copybits+0x1e>

08006762 <__any_on>:
 8006762:	f100 0214 	add.w	r2, r0, #20
 8006766:	6900      	ldr	r0, [r0, #16]
 8006768:	114b      	asrs	r3, r1, #5
 800676a:	4298      	cmp	r0, r3
 800676c:	b510      	push	{r4, lr}
 800676e:	db11      	blt.n	8006794 <__any_on+0x32>
 8006770:	dd0a      	ble.n	8006788 <__any_on+0x26>
 8006772:	f011 011f 	ands.w	r1, r1, #31
 8006776:	d007      	beq.n	8006788 <__any_on+0x26>
 8006778:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800677c:	fa24 f001 	lsr.w	r0, r4, r1
 8006780:	fa00 f101 	lsl.w	r1, r0, r1
 8006784:	428c      	cmp	r4, r1
 8006786:	d10b      	bne.n	80067a0 <__any_on+0x3e>
 8006788:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800678c:	4293      	cmp	r3, r2
 800678e:	d803      	bhi.n	8006798 <__any_on+0x36>
 8006790:	2000      	movs	r0, #0
 8006792:	bd10      	pop	{r4, pc}
 8006794:	4603      	mov	r3, r0
 8006796:	e7f7      	b.n	8006788 <__any_on+0x26>
 8006798:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800679c:	2900      	cmp	r1, #0
 800679e:	d0f5      	beq.n	800678c <__any_on+0x2a>
 80067a0:	2001      	movs	r0, #1
 80067a2:	bd10      	pop	{r4, pc}

080067a4 <_calloc_r>:
 80067a4:	b538      	push	{r3, r4, r5, lr}
 80067a6:	fb02 f401 	mul.w	r4, r2, r1
 80067aa:	4621      	mov	r1, r4
 80067ac:	f7fe f90a 	bl	80049c4 <_malloc_r>
 80067b0:	4605      	mov	r5, r0
 80067b2:	b118      	cbz	r0, 80067bc <_calloc_r+0x18>
 80067b4:	4622      	mov	r2, r4
 80067b6:	2100      	movs	r1, #0
 80067b8:	f7fe f8b0 	bl	800491c <memset>
 80067bc:	4628      	mov	r0, r5
 80067be:	bd38      	pop	{r3, r4, r5, pc}

080067c0 <strncmp>:
 80067c0:	b510      	push	{r4, lr}
 80067c2:	b16a      	cbz	r2, 80067e0 <strncmp+0x20>
 80067c4:	3901      	subs	r1, #1
 80067c6:	1884      	adds	r4, r0, r2
 80067c8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80067cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d103      	bne.n	80067dc <strncmp+0x1c>
 80067d4:	42a0      	cmp	r0, r4
 80067d6:	d001      	beq.n	80067dc <strncmp+0x1c>
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1f5      	bne.n	80067c8 <strncmp+0x8>
 80067dc:	1a98      	subs	r0, r3, r2
 80067de:	bd10      	pop	{r4, pc}
 80067e0:	4610      	mov	r0, r2
 80067e2:	bd10      	pop	{r4, pc}

080067e4 <__ascii_wctomb>:
 80067e4:	b149      	cbz	r1, 80067fa <__ascii_wctomb+0x16>
 80067e6:	2aff      	cmp	r2, #255	; 0xff
 80067e8:	bf8b      	itete	hi
 80067ea:	238a      	movhi	r3, #138	; 0x8a
 80067ec:	700a      	strbls	r2, [r1, #0]
 80067ee:	6003      	strhi	r3, [r0, #0]
 80067f0:	2001      	movls	r0, #1
 80067f2:	bf88      	it	hi
 80067f4:	f04f 30ff 	movhi.w	r0, #4294967295
 80067f8:	4770      	bx	lr
 80067fa:	4608      	mov	r0, r1
 80067fc:	4770      	bx	lr
	...

08006800 <round>:
 8006800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006802:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8006806:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 800680a:	2c13      	cmp	r4, #19
 800680c:	4606      	mov	r6, r0
 800680e:	460d      	mov	r5, r1
 8006810:	460b      	mov	r3, r1
 8006812:	468e      	mov	lr, r1
 8006814:	dc17      	bgt.n	8006846 <round+0x46>
 8006816:	2c00      	cmp	r4, #0
 8006818:	da09      	bge.n	800682e <round+0x2e>
 800681a:	3401      	adds	r4, #1
 800681c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8006820:	d103      	bne.n	800682a <round+0x2a>
 8006822:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006826:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800682a:	2200      	movs	r2, #0
 800682c:	e029      	b.n	8006882 <round+0x82>
 800682e:	4916      	ldr	r1, [pc, #88]	; (8006888 <round+0x88>)
 8006830:	4121      	asrs	r1, r4
 8006832:	420d      	tst	r5, r1
 8006834:	d100      	bne.n	8006838 <round+0x38>
 8006836:	b188      	cbz	r0, 800685c <round+0x5c>
 8006838:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800683c:	4123      	asrs	r3, r4
 800683e:	4473      	add	r3, lr
 8006840:	ea23 0301 	bic.w	r3, r3, r1
 8006844:	e7f1      	b.n	800682a <round+0x2a>
 8006846:	2c33      	cmp	r4, #51	; 0x33
 8006848:	dd0b      	ble.n	8006862 <round+0x62>
 800684a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800684e:	d105      	bne.n	800685c <round+0x5c>
 8006850:	4602      	mov	r2, r0
 8006852:	460b      	mov	r3, r1
 8006854:	f7f9 fc8a 	bl	800016c <__adddf3>
 8006858:	4606      	mov	r6, r0
 800685a:	460d      	mov	r5, r1
 800685c:	4630      	mov	r0, r6
 800685e:	4629      	mov	r1, r5
 8006860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006862:	f04f 30ff 	mov.w	r0, #4294967295
 8006866:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800686a:	40f8      	lsrs	r0, r7
 800686c:	4206      	tst	r6, r0
 800686e:	d0f5      	beq.n	800685c <round+0x5c>
 8006870:	2101      	movs	r1, #1
 8006872:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8006876:	40a1      	lsls	r1, r4
 8006878:	198a      	adds	r2, r1, r6
 800687a:	bf28      	it	cs
 800687c:	3301      	addcs	r3, #1
 800687e:	ea22 0200 	bic.w	r2, r2, r0
 8006882:	4619      	mov	r1, r3
 8006884:	4610      	mov	r0, r2
 8006886:	e7e7      	b.n	8006858 <round+0x58>
 8006888:	000fffff 	.word	0x000fffff

0800688c <_sbrk>:
 800688c:	4b04      	ldr	r3, [pc, #16]	; (80068a0 <_sbrk+0x14>)
 800688e:	4602      	mov	r2, r0
 8006890:	6819      	ldr	r1, [r3, #0]
 8006892:	b909      	cbnz	r1, 8006898 <_sbrk+0xc>
 8006894:	4903      	ldr	r1, [pc, #12]	; (80068a4 <_sbrk+0x18>)
 8006896:	6019      	str	r1, [r3, #0]
 8006898:	6818      	ldr	r0, [r3, #0]
 800689a:	4402      	add	r2, r0
 800689c:	601a      	str	r2, [r3, #0]
 800689e:	4770      	bx	lr
 80068a0:	20000258 	.word	0x20000258
 80068a4:	20001a80 	.word	0x20001a80

080068a8 <_init>:
 80068a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068aa:	bf00      	nop
 80068ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ae:	bc08      	pop	{r3}
 80068b0:	469e      	mov	lr, r3
 80068b2:	4770      	bx	lr

080068b4 <_fini>:
 80068b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b6:	bf00      	nop
 80068b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ba:	bc08      	pop	{r3}
 80068bc:	469e      	mov	lr, r3
 80068be:	4770      	bx	lr
