Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jul 20 01:35:59 2025
| Host         : 99b7c0ba68ac running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       8           
SYNTH-16   Warning           Address collision                                                 16          
TIMING-20  Warning           Non-clocked latch                                                 53          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (307)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/programcounter/prog_ctr_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/programcounter/prog_ctr_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/programcounter/prog_ctr_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/programcounter/prog_ctr_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/programcounter/prog_ctr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: processor/stage_IFID/IFID_reg_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processor/stage_IFID/IFID_reg_reg[33]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (307)
--------------------------------
 There are 307 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.743        0.000                      0                 1162        0.021        0.000                      0                 1162        3.750        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
clk_pin                 {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.743        0.000                      0                 1162        0.263        0.000                      0                 1162        3.750        0.000                       0                   309  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.760        0.000                      0                 1162        0.263        0.000                      0                 1162        3.750        0.000                       0                   309  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.743        0.000                      0                 1162        0.021        0.000                      0                 1162  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.743        0.000                      0                 1162        0.021        0.000                      0                 1162  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 3.421ns (46.090%)  route 4.001ns (53.910%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.745     6.532    processor/data_mem/data_rd_addr0[7]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.574     9.083    
                         clock uncertainty           -0.242     8.841    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.275    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.421ns (46.787%)  route 3.891ns (53.213%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.634     6.421    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.484     8.508    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                         clock pessimism              0.561     9.069    
                         clock uncertainty           -0.242     8.827    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.261    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 3.421ns (47.788%)  route 3.738ns (52.212%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.893     6.278    processor/data_mem/data_rd_addr0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 3.421ns (47.819%)  route 3.733ns (52.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.440     3.921    processor/stage_EX/dmem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  processor/stage_EX/memory_file_reg_0_0_i_11/O
                         net (fo=16, routed)          2.227     6.273    processor/data_mem/data_rd_addr0[5]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.242     8.747    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.181    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 3.421ns (48.031%)  route 3.701ns (51.969%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.857     6.242    processor/data_mem/data_rd_addr0[0]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.242     8.747    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.181    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 3.421ns (48.106%)  route 3.690ns (51.894%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.603    -0.890    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.982 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=6, routed)           1.483     3.955    processor/stage_EX/dmem_dout[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.079 r  processor/stage_EX/memory_file_reg_0_0_i_6/O
                         net (fo=16, routed)          2.142     6.221    processor/data_mem/data_rd_addr0[10]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 3.421ns (48.103%)  route 3.691ns (51.897%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.600    -0.893    processor/data_mem/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.979 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.044    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.469 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=6, routed)           1.392     3.861    processor/stage_EX/dmem_dout[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.985 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          2.233     6.218    processor/data_mem/data_rd_addr0[1]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 3.421ns (48.694%)  route 3.604ns (51.306%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=7, routed)           1.389     3.860    processor/stage_EX/dmem_dout[4]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.984 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          2.150     6.134    processor/data_mem/data_rd_addr0[4]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.926ns (51.877%)  route 3.642ns (48.123%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           1.102     5.756    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_in[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.355     6.111 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.442     6.553    processor/stage_IFID/operation_result_reg[7]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.677 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000     6.677    processor/stage_EX/operation_result_reg[15]_2[5]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440     8.464    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.483     8.947    
                         clock uncertainty           -0.242     8.705    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.031     8.736    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.421ns (48.252%)  route 3.669ns (51.748%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.412     6.199    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.561     9.068    
                         clock uncertainty           -0.242     8.826    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.260    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT2 (Prop_lut2_I0_O)        0.043    -0.211 r  UART/baud_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART/baud_count[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131    -0.475    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.209 r  UART/baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    UART/baud_count[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.486    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  UART/baud_count_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.318    UART/baud_count_reg[9]
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.102    -0.216 r  UART/baud_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    UART/baud_count[9]_i_2_n_0
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.107    -0.499    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.572%)  route 0.204ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X44Y30         FDRE                                         r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/Q
                         net (fo=4, routed)           0.204    -0.276    processor/stage_EX/destination_reg_addr_reg[3]_1[0]
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.017    -0.578    processor/stage_EX/EX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 UART/transmitter/div2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.378%)  route 0.224ns (54.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.555    -0.609    UART/transmitter/clk_out1
    SLICE_X37Y30         FDRE                                         r  UART/transmitter/div2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  UART/transmitter/div2_flop/Q
                         net (fo=4, routed)           0.224    -0.244    UART/transmitter/next_lut/I2
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.199    UART/transmitter/buffer_read_value
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.253    -0.596    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.504    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/programcounter/prog_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.065%)  route 0.185ns (42.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.553    -0.611    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=21, routed)          0.185    -0.278    processor/programcounter/prog_ctr_reg[2]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.098    -0.180 r  processor/programcounter/prog_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    processor/programcounter/p_0_in[3]
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.821    -0.850    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121    -0.490    processor/programcounter/prog_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.462%)  route 0.412ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.560    -0.604    processor/stage_EX/clk_out1
    SLICE_X50Y32         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  processor/stage_EX/data_wr_addr_reg[7]/Q
                         net (fo=16, routed)          0.412    -0.028    processor/data_mem/ADDRARDADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.872    -0.799    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.525    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.342    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X36Y33         FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.235    -0.230    UART/transmitter/div23_lut/I4
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/div_value[3]
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.254    -0.595    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.503    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.384%)  route 0.252ns (54.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.252    -0.190    UART/baud_count_reg[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.145 r  UART/baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    UART/baud_count[5]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121    -0.470    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.394%)  route 0.233ns (55.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  processor/stage_IFID/IFID_reg_reg[13]/Q
                         net (fo=10, routed)          0.233    -0.234    processor/stage_IFID/IFID_reg_reg[5]_0[17]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  processor/stage_IFID/EX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    processor/stage_EX/EX_reg_reg[2]_0[0]
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.516    processor/stage_EX/EX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y8      processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4      processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6      processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4      processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6      processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8      processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10     processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10     processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y9      processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5      processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 3.421ns (46.090%)  route 4.001ns (53.910%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.745     6.532    processor/data_mem/data_rd_addr0[7]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.574     9.083    
                         clock uncertainty           -0.226     8.857    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.291    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.421ns (46.787%)  route 3.891ns (53.213%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.634     6.421    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.484     8.508    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                         clock pessimism              0.561     9.069    
                         clock uncertainty           -0.226     8.843    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.277    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 3.421ns (47.788%)  route 3.738ns (52.212%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.893     6.278    processor/data_mem/data_rd_addr0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.226     8.766    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.200    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 3.421ns (47.819%)  route 3.733ns (52.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.440     3.921    processor/stage_EX/dmem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  processor/stage_EX/memory_file_reg_0_0_i_11/O
                         net (fo=16, routed)          2.227     6.273    processor/data_mem/data_rd_addr0[5]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.226     8.764    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.198    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 3.421ns (48.031%)  route 3.701ns (51.969%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.857     6.242    processor/data_mem/data_rd_addr0[0]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.226     8.764    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.198    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 3.421ns (48.106%)  route 3.690ns (51.894%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.603    -0.890    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.982 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=6, routed)           1.483     3.955    processor/stage_EX/dmem_dout[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.079 r  processor/stage_EX/memory_file_reg_0_0_i_6/O
                         net (fo=16, routed)          2.142     6.221    processor/data_mem/data_rd_addr0[10]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.226     8.766    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.200    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 3.421ns (48.103%)  route 3.691ns (51.897%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.600    -0.893    processor/data_mem/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.979 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.044    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.469 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=6, routed)           1.392     3.861    processor/stage_EX/dmem_dout[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.985 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          2.233     6.218    processor/data_mem/data_rd_addr0[1]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.226     8.766    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.200    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 3.421ns (48.694%)  route 3.604ns (51.306%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=7, routed)           1.389     3.860    processor/stage_EX/dmem_dout[4]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.984 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          2.150     6.134    processor/data_mem/data_rd_addr0[4]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.226     8.766    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.200    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.926ns (51.877%)  route 3.642ns (48.123%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           1.102     5.756    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_in[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.355     6.111 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.442     6.553    processor/stage_IFID/operation_result_reg[7]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.677 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000     6.677    processor/stage_EX/operation_result_reg[15]_2[5]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440     8.464    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.483     8.947    
                         clock uncertainty           -0.226     8.721    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.031     8.752    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.421ns (48.252%)  route 3.669ns (51.748%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.412     6.199    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.561     9.068    
                         clock uncertainty           -0.226     8.842    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.276    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT2 (Prop_lut2_I0_O)        0.043    -0.211 r  UART/baud_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART/baud_count[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131    -0.475    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.209 r  UART/baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    UART/baud_count[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.486    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  UART/baud_count_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.318    UART/baud_count_reg[9]
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.102    -0.216 r  UART/baud_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    UART/baud_count[9]_i_2_n_0
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.107    -0.499    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.572%)  route 0.204ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X44Y30         FDRE                                         r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/Q
                         net (fo=4, routed)           0.204    -0.276    processor/stage_EX/destination_reg_addr_reg[3]_1[0]
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.017    -0.578    processor/stage_EX/EX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 UART/transmitter/div2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.378%)  route 0.224ns (54.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.555    -0.609    UART/transmitter/clk_out1
    SLICE_X37Y30         FDRE                                         r  UART/transmitter/div2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  UART/transmitter/div2_flop/Q
                         net (fo=4, routed)           0.224    -0.244    UART/transmitter/next_lut/I2
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.199    UART/transmitter/buffer_read_value
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.253    -0.596    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.504    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/programcounter/prog_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.065%)  route 0.185ns (42.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.553    -0.611    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=21, routed)          0.185    -0.278    processor/programcounter/prog_ctr_reg[2]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.098    -0.180 r  processor/programcounter/prog_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    processor/programcounter/p_0_in[3]
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.821    -0.850    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121    -0.490    processor/programcounter/prog_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.462%)  route 0.412ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.560    -0.604    processor/stage_EX/clk_out1
    SLICE_X50Y32         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  processor/stage_EX/data_wr_addr_reg[7]/Q
                         net (fo=16, routed)          0.412    -0.028    processor/data_mem/ADDRARDADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.872    -0.799    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.525    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.342    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X36Y33         FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.235    -0.230    UART/transmitter/div23_lut/I4
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/div_value[3]
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.254    -0.595    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.503    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.384%)  route 0.252ns (54.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.252    -0.190    UART/baud_count_reg[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.145 r  UART/baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    UART/baud_count[5]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.254    -0.591    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121    -0.470    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.394%)  route 0.233ns (55.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  processor/stage_IFID/IFID_reg_reg[13]/Q
                         net (fo=10, routed)          0.233    -0.234    processor/stage_IFID/IFID_reg_reg[5]_0[17]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  processor/stage_IFID/EX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    processor/stage_EX/EX_reg_reg[2]_0[0]
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.516    processor/stage_EX/EX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y8      processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4      processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6      processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4      processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6      processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8      processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10     processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10     processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y9      processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5      processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28     processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 3.421ns (46.090%)  route 4.001ns (53.910%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.745     6.532    processor/data_mem/data_rd_addr0[7]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.574     9.083    
                         clock uncertainty           -0.242     8.841    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.275    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.421ns (46.787%)  route 3.891ns (53.213%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.634     6.421    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.484     8.508    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                         clock pessimism              0.561     9.069    
                         clock uncertainty           -0.242     8.827    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.261    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 3.421ns (47.788%)  route 3.738ns (52.212%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.893     6.278    processor/data_mem/data_rd_addr0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 3.421ns (47.819%)  route 3.733ns (52.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.440     3.921    processor/stage_EX/dmem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  processor/stage_EX/memory_file_reg_0_0_i_11/O
                         net (fo=16, routed)          2.227     6.273    processor/data_mem/data_rd_addr0[5]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.242     8.747    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.181    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 3.421ns (48.031%)  route 3.701ns (51.969%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.857     6.242    processor/data_mem/data_rd_addr0[0]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.242     8.747    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.181    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 3.421ns (48.106%)  route 3.690ns (51.894%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.603    -0.890    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.982 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=6, routed)           1.483     3.955    processor/stage_EX/dmem_dout[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.079 r  processor/stage_EX/memory_file_reg_0_0_i_6/O
                         net (fo=16, routed)          2.142     6.221    processor/data_mem/data_rd_addr0[10]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 3.421ns (48.103%)  route 3.691ns (51.897%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.600    -0.893    processor/data_mem/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.979 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.044    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.469 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=6, routed)           1.392     3.861    processor/stage_EX/dmem_dout[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.985 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          2.233     6.218    processor/data_mem/data_rd_addr0[1]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 3.421ns (48.694%)  route 3.604ns (51.306%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=7, routed)           1.389     3.860    processor/stage_EX/dmem_dout[4]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.984 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          2.150     6.134    processor/data_mem/data_rd_addr0[4]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.926ns (51.877%)  route 3.642ns (48.123%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           1.102     5.756    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_in[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.355     6.111 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.442     6.553    processor/stage_IFID/operation_result_reg[7]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.677 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000     6.677    processor/stage_EX/operation_result_reg[15]_2[5]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440     8.464    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.483     8.947    
                         clock uncertainty           -0.242     8.705    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.031     8.736    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.421ns (48.252%)  route 3.669ns (51.748%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.412     6.199    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.561     9.068    
                         clock uncertainty           -0.242     8.826    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.260    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT2 (Prop_lut2_I0_O)        0.043    -0.211 r  UART/baud_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART/baud_count[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131    -0.232    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.209 r  UART/baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    UART/baud_count[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.243    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  UART/baud_count_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.318    UART/baud_count_reg[9]
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.102    -0.216 r  UART/baud_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    UART/baud_count[9]_i_2_n_0
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.107    -0.256    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.572%)  route 0.204ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X44Y30         FDRE                                         r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/Q
                         net (fo=4, routed)           0.204    -0.276    processor/stage_EX/destination_reg_addr_reg[3]_1[0]
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.017    -0.335    processor/stage_EX/EX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UART/transmitter/div2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.378%)  route 0.224ns (54.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.555    -0.609    UART/transmitter/clk_out1
    SLICE_X37Y30         FDRE                                         r  UART/transmitter/div2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  UART/transmitter/div2_flop/Q
                         net (fo=4, routed)           0.224    -0.244    UART/transmitter/next_lut/I2
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.199    UART/transmitter/buffer_read_value
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.261    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/programcounter/prog_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.065%)  route 0.185ns (42.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.553    -0.611    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=21, routed)          0.185    -0.278    processor/programcounter/prog_ctr_reg[2]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.098    -0.180 r  processor/programcounter/prog_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    processor/programcounter/p_0_in[3]
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.821    -0.850    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
                         clock pessimism              0.239    -0.611    
                         clock uncertainty            0.242    -0.368    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121    -0.247    processor/programcounter/prog_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.462%)  route 0.412ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.560    -0.604    processor/stage_EX/clk_out1
    SLICE_X50Y32         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  processor/stage_EX/data_wr_addr_reg[7]/Q
                         net (fo=16, routed)          0.412    -0.028    processor/data_mem/ADDRARDADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.872    -0.799    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.525    
                         clock uncertainty            0.242    -0.283    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.100    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X36Y33         FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.235    -0.230    UART/transmitter/div23_lut/I4
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/div_value[3]
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.260    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.384%)  route 0.252ns (54.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.252    -0.190    UART/baud_count_reg[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.145 r  UART/baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    UART/baud_count[5]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.242    -0.348    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121    -0.227    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.394%)  route 0.233ns (55.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  processor/stage_IFID/IFID_reg_reg[13]/Q
                         net (fo=10, routed)          0.233    -0.234    processor/stage_IFID/IFID_reg_reg[5]_0[17]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  processor/stage_IFID/EX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    processor/stage_EX/EX_reg_reg[2]_0[0]
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/C
                         clock pessimism              0.240    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.273    processor/stage_EX/EX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 3.421ns (46.090%)  route 4.001ns (53.910%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.745     6.532    processor/data_mem/data_rd_addr0[7]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.574     9.083    
                         clock uncertainty           -0.242     8.840    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.274    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.421ns (46.787%)  route 3.891ns (53.213%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.634     6.421    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.484     8.508    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                         clock pessimism              0.561     9.069    
                         clock uncertainty           -0.242     8.826    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.260    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 3.421ns (47.788%)  route 3.738ns (52.212%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.893     6.278    processor/data_mem/data_rd_addr0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 3.421ns (47.819%)  route 3.733ns (52.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.440     3.921    processor/stage_EX/dmem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  processor/stage_EX/memory_file_reg_0_0_i_11/O
                         net (fo=16, routed)          2.227     6.273    processor/data_mem/data_rd_addr0[5]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.242     8.747    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.181    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 3.421ns (48.031%)  route 3.701ns (51.969%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.779     4.261    processor/stage_EX/dmem_dout[0]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.385 r  processor/stage_EX/memory_file_reg_0_0_i_16/O
                         net (fo=16, routed)          1.857     6.242    processor/data_mem/data_rd_addr0[0]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.483     8.990    
                         clock uncertainty           -0.242     8.747    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566     8.181    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 3.421ns (48.106%)  route 3.690ns (51.894%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.603    -0.890    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.982 r  processor/data_mem/memory_file_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_2_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_2/DOBDO[0]
                         net (fo=6, routed)           1.483     3.955    processor/stage_EX/dmem_dout[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.079 r  processor/stage_EX/memory_file_reg_0_0_i_6/O
                         net (fo=16, routed)          2.142     6.221    processor/data_mem/data_rd_addr0[10]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 3.421ns (48.103%)  route 3.691ns (51.897%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.600    -0.893    processor/data_mem/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.979 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.044    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.469 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=6, routed)           1.392     3.861    processor/stage_EX/dmem_dout[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.985 r  processor/stage_EX/memory_file_reg_0_0_i_15/O
                         net (fo=16, routed)          2.233     6.218    processor/data_mem/data_rd_addr0[1]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 3.421ns (48.694%)  route 3.604ns (51.306%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_4_n_1
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_4/DOBDO[0]
                         net (fo=7, routed)           1.389     3.860    processor/stage_EX/dmem_dout[4]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.984 r  processor/stage_EX/memory_file_reg_0_0_i_12/O
                         net (fo=16, routed)          2.150     6.134    processor/data_mem/data_rd_addr0[4]
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.485     8.509    processor/data_mem/clk_out1
    RAMB36_X2Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_7/CLKBWRCLK
                         clock pessimism              0.483     8.992    
                         clock uncertainty           -0.242     8.749    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.183    processor/data_mem/memory_file_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.926ns (51.877%)  route 3.642ns (48.123%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           1.102     5.756    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_in[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.355     6.111 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.442     6.553    processor/stage_IFID/operation_result_reg[7]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.677 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000     6.677    processor/stage_EX/operation_result_reg[15]_2[5]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440     8.464    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.483     8.947    
                         clock uncertainty           -0.242     8.704    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.031     8.735    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.421ns (48.252%)  route 3.669ns (51.748%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.191     4.663    processor/stage_EX/dmem_dout[7]
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.787 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          1.412     6.199    processor/data_mem/data_rd_addr0[7]
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.483     8.507    processor/data_mem/clk_out1
    RAMB36_X1Y11         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKBWRCLK
                         clock pessimism              0.561     9.068    
                         clock uncertainty           -0.242     8.825    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     8.259    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  2.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT2 (Prop_lut2_I0_O)        0.043    -0.211 r  UART/baud_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    UART/baud_count[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[1]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.131    -0.232    UART/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.187    -0.254    UART/baud_count_reg[0]
    SLICE_X34Y34         LUT1 (Prop_lut1_I0_O)        0.045    -0.209 r  UART/baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    UART/baud_count[0]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.120    -0.243    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  UART/baud_count_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.318    UART/baud_count_reg[9]
    SLICE_X35Y36         LUT5 (Prop_lut5_I0_O)        0.102    -0.216 r  UART/baud_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    UART/baud_count[9]_i_2_n_0
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART/baud_count_reg[9]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.107    -0.256    UART/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.572%)  route 0.204ns (61.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X44Y30         FDRE                                         r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  processor/stage_IFID/op2_addr_out_IFID_reg[3]/Q
                         net (fo=4, routed)           0.204    -0.276    processor/stage_EX/destination_reg_addr_reg[3]_1[0]
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X47Y29         FDRE                                         r  processor/stage_EX/EX_reg_reg[7]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.017    -0.335    processor/stage_EX/EX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 UART/transmitter/div2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/read_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.378%)  route 0.224ns (54.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.555    -0.609    UART/transmitter/clk_out1
    SLICE_X37Y30         FDRE                                         r  UART/transmitter/div2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  UART/transmitter/div2_flop/Q
                         net (fo=4, routed)           0.224    -0.244    UART/transmitter/next_lut/I2
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  UART/transmitter/next_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.199    UART/transmitter/buffer_read_value
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/read_flop/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.261    UART/transmitter/read_flop
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 processor/programcounter/prog_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/programcounter/prog_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.246ns (57.065%)  route 0.185ns (42.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.553    -0.611    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  processor/programcounter/prog_ctr_reg[2]/Q
                         net (fo=21, routed)          0.185    -0.278    processor/programcounter/prog_ctr_reg[2]
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.098    -0.180 r  processor/programcounter/prog_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    processor/programcounter/p_0_in[3]
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.821    -0.850    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[3]/C
                         clock pessimism              0.239    -0.611    
                         clock uncertainty            0.242    -0.368    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121    -0.247    processor/programcounter/prog_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.462%)  route 0.412ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.560    -0.604    processor/stage_EX/clk_out1
    SLICE_X50Y32         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  processor/stage_EX/data_wr_addr_reg[7]/Q
                         net (fo=16, routed)          0.412    -0.028    processor/data_mem/ADDRARDADDR[7]
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.872    -0.799    processor/data_mem/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.525    
                         clock uncertainty            0.242    -0.283    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.100    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART/en_16_x_baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/transmitter/div3_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X36Y33         FDRE                                         r  UART/en_16_x_baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UART/en_16_x_baud_reg/Q
                         net (fo=6, routed)           0.235    -0.230    UART/transmitter/div23_lut/I4
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  UART/transmitter/div23_lut/LUT6/O
                         net (fo=1, routed)           0.000    -0.185    UART/transmitter/div_value[3]
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    UART/transmitter/clk_out1
    SLICE_X36Y30         FDRE                                         r  UART/transmitter/div3_flop/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.260    UART/transmitter/div3_flop
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UART/baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.384%)  route 0.252ns (54.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.558    -0.606    UART/clk_out1
    SLICE_X34Y34         FDRE                                         r  UART/baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  UART/baud_count_reg[0]/Q
                         net (fo=8, routed)           0.252    -0.190    UART/baud_count_reg[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.145 r  UART/baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    UART/baud_count[5]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    UART/clk_out1
    SLICE_X34Y35         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.242    -0.348    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121    -0.227    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/EX_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.394%)  route 0.233ns (55.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.556    -0.608    processor/stage_IFID/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  processor/stage_IFID/IFID_reg_reg[13]/Q
                         net (fo=10, routed)          0.233    -0.234    processor/stage_IFID/IFID_reg_reg[5]_0[17]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045    -0.189 r  processor/stage_IFID/EX_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    processor/stage_EX/EX_reg_reg[2]_0[0]
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X39Y31         FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/C
                         clock pessimism              0.240    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.092    -0.273    processor/stage_EX/EX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.084    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 1.615ns (18.753%)  route 6.997ns (81.246%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.638     7.101    processor/programcounter/reset_IBUF
    SLICE_X45Y30         LUT2 (Prop_lut2_I1_O)        0.152     7.253 r  processor/programcounter/nxt_prog_ctr_reg[1]_i_1/O
                         net (fo=27, routed)          1.359     8.612    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[1]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 1.587ns (19.058%)  route 6.740ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.756     7.219    processor/programcounter/reset_IBUF
    SLICE_X43Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.343 r  processor/programcounter/nxt_prog_ctr_reg[3]_i_1/O
                         net (fo=3, routed)           0.984     8.327    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[3]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 1.587ns (20.173%)  route 6.280ns (79.827%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.939     7.402    processor/programcounter/reset_IBUF
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.526 r  processor/programcounter/nxt_prog_ctr_reg[0]_i_1/O
                         net (fo=27, routed)          0.341     7.867    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[0]
    SLICE_X45Y28         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 1.587ns (20.438%)  route 6.178ns (79.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.807     7.270    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  processor/programcounter/g0_b4__0/O
                         net (fo=28, routed)          0.371     7.765    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[4]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 1.587ns (20.463%)  route 6.168ns (79.537%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.656     7.119    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          0.513     7.755    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[2]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.562ns (36.230%)  route 0.989ns (63.770%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/Q
                         net (fo=6, routed)           0.989     1.551    processor/stage_EX/ALU/shift_inst/Q[0]
    SLICE_X37Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.562ns (39.404%)  route 0.864ns (60.596%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/Q
                         net (fo=5, routed)           0.864     1.426    processor/stage_EX/ALU/shift_inst/Q[4]
    SLICE_X37Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.409ns  (logic 0.562ns (39.887%)  route 0.847ns (60.113%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
    SLICE_X40Y33         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/Q
                         net (fo=5, routed)           0.847     1.409    processor/stage_EX/ALU/shift_inst/Q[7]
    SLICE_X36Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.225ns  (logic 0.562ns (45.896%)  route 0.663ns (54.104%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
    SLICE_X41Y32         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/Q
                         net (fo=5, routed)           0.663     1.225    processor/stage_EX/ALU/shift_inst/Q[5]
    SLICE_X38Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.165ns  (logic 0.562ns (48.224%)  route 0.603ns (51.776%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/Q
                         net (fo=5, routed)           0.603     1.165    processor/stage_EX/ALU/shift_inst/Q[2]
    SLICE_X38Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.163ns (55.202%)  route 0.132ns (44.798%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[6]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[6]/Q
                         net (fo=5, routed)           0.132     0.295    processor/stage_EX/ALU/shift_inst/Q[6]
    SLICE_X37Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.163ns (53.866%)  route 0.140ns (46.134%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[1]/G
    SLICE_X41Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[1]/Q
                         net (fo=5, routed)           0.140     0.303    processor/stage_EX/ALU/shift_inst/Q[1]
    SLICE_X38Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.163ns (46.802%)  route 0.185ns (53.198%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X41Y31         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.185     0.348    processor/stage_EX/ALU/shift_inst/Q[3]
    SLICE_X38Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.163ns (43.538%)  route 0.211ns (56.462%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[2]/Q
                         net (fo=5, routed)           0.211     0.374    processor/stage_EX/ALU/shift_inst/Q[2]
    SLICE_X38Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.163ns (38.398%)  route 0.262ns (61.602%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/G
    SLICE_X41Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[5]/Q
                         net (fo=5, routed)           0.262     0.425    processor/stage_EX/ALU/shift_inst/Q[5]
    SLICE_X38Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.163ns (34.735%)  route 0.306ns (65.265%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[4]/Q
                         net (fo=5, routed)           0.306     0.469    processor/stage_EX/ALU/shift_inst/Q[4]
    SLICE_X37Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.163ns (33.818%)  route 0.319ns (66.182%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/G
    SLICE_X40Y33         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[7]/Q
                         net (fo=5, routed)           0.319     0.482    processor/stage_EX/ALU/shift_inst/Q[7]
    SLICE_X36Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.163ns (30.398%)  route 0.373ns (69.602%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/G
    SLICE_X39Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[0]/Q
                         net (fo=6, routed)           0.373     0.536    processor/stage_EX/ALU/shift_inst/Q[0]
    SLICE_X37Y32         FDRE                                         r  processor/stage_EX/ALU/shift_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 0.276ns (9.493%)  route 2.631ns (90.507%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=90, routed)          2.444     2.675    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.720 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          0.188     2.907    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[2]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 0.276ns (9.410%)  route 2.657ns (90.590%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=90, routed)          2.506     2.737    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.782 r  processor/programcounter/g0_b4__0/O
                         net (fo=28, routed)          0.151     2.933    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[4]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 3.830ns (48.194%)  route 4.117ns (51.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           1.400     6.055    processor/stage_IFID/op2_din_EX[7]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.383     6.438 r  processor/stage_IFID/op2_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.619     7.056    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[7]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 3.773ns (48.531%)  route 4.001ns (51.469%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.435     3.916    processor/stage_EX/ALU/comp_inst/dmem_dout[5]
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.150     4.066 r  processor/stage_EX/ALU/comp_inst/op2_reg[5]_i_1__0/O
                         net (fo=5, routed)           1.550     5.616    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_1[5]
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.942 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]_i_1/O
                         net (fo=1, routed)           0.951     6.893    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]_i_1_n_0
    SLICE_X48Y35         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 3.802ns (49.657%)  route 3.855ns (50.343%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           0.768     5.422    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_1[7]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.355     5.777 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_i_1/O
                         net (fo=1, routed)           0.989     6.766    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_i_1_n_0
    SLICE_X48Y35         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 3.545ns (47.030%)  route 3.993ns (52.970%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           1.884     4.355    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.479 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_i_1__0/O
                         net (fo=6, routed)           0.996     5.475    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_in[7]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.599 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_i_1/O
                         net (fo=1, routed)           1.048     6.647    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_i_1_n_0
    SLICE_X49Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.545ns (47.632%)  route 3.898ns (52.368%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.789     4.271    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/dmem_dout[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.395 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]_i_1__0/O
                         net (fo=6, routed)           1.034     5.429    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_in[0]
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.553 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]_i_1/O
                         net (fo=1, routed)           1.009     6.562    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]_i_1_n_0
    SLICE_X51Y34         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 3.748ns (50.325%)  route 3.700ns (49.675%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.601    -0.892    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.980 r  processor/data_mem/memory_file_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_6_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_6/DOBDO[0]
                         net (fo=7, routed)           1.489     3.960    processor/stage_EX/ALU/comp_inst/dmem_dout[6]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.119     4.079 r  processor/stage_EX/ALU/comp_inst/op2_reg[6]_i_1__0/O
                         net (fo=5, routed)           1.114     5.192    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_1[6]
    SLICE_X47Y34         LUT6 (Prop_lut6_I5_O)        0.332     5.524 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]_i_1/O
                         net (fo=1, routed)           1.032     6.556    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]_i_1_n_0
    SLICE_X48Y35         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 3.545ns (47.865%)  route 3.861ns (52.135%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.601    -0.892    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.980 r  processor/data_mem/memory_file_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_6_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_6/DOBDO[0]
                         net (fo=7, routed)           1.684     4.155    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/dmem_dout[6]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.279 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]_i_1__0/O
                         net (fo=6, routed)           1.087     5.365    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_in[6]
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]_i_1/O
                         net (fo=1, routed)           1.025     6.515    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]_i_1_n_0
    SLICE_X49Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 3.799ns (51.794%)  route 3.536ns (48.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.600    -0.893    processor/data_mem/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.979 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.044    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.469 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=6, routed)           1.400     3.869    processor/stage_EX/ALU/comp_inst/dmem_dout[1]
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.146     4.015 r  processor/stage_EX/ALU/comp_inst/op2_reg[1]_i_1__0/O
                         net (fo=5, routed)           1.580     5.595    processor/stage_IFID/op2_din_EX[1]
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.356     5.951 r  processor/stage_IFID/op2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.490     6.441    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[1]
    SLICE_X38Y31         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 3.545ns (49.228%)  route 3.656ns (50.772%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.654     4.136    processor/stage_EX/ALU/comp_inst/dmem_dout[0]
    SLICE_X53Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.260 r  processor/stage_EX/ALU/comp_inst/op2_reg[0]_i_1__0/O
                         net (fo=5, routed)           1.314     5.574    processor/stage_IFID/op2_din_EX[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.124     5.698 r  processor/stage_IFID/op2_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.623     6.321    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[0]
    SLICE_X38Y31         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.799ns (52.801%)  route 3.396ns (47.199%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.435     3.916    processor/stage_EX/ALU/comp_inst/dmem_dout[5]
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.150     4.066 r  processor/stage_EX/ALU/comp_inst/op2_reg[5]_i_1__0/O
                         net (fo=5, routed)           1.324     5.390    processor/stage_IFID/op2_din_EX[5]
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.352     5.742 r  processor/stage_IFID/op2_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.572     6.314    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[5]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.467ns (43.322%)  route 0.611ns (56.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    -1.532    processor/stage_IFID/clk_out1
    SLICE_X53Y32         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  processor/stage_IFID/op2_dout_IFID_reg[10]/Q
                         net (fo=1, routed)           0.335    -0.829    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_0[2]
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.100    -0.729 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.454    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]_i_1_n_0
    SLICE_X53Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.240ns  (logic 0.518ns (41.776%)  route 0.722ns (58.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.439    -1.537    processor/stage_IFID/clk_out1
    SLICE_X42Y32         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.119 r  processor/stage_IFID/IFID_reg_reg[10]/Q
                         net (fo=26, routed)          0.558    -0.561    processor/stage_IFID/IFID_reg_reg[5]_0[19]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.100    -0.461 r  processor/stage_IFID/op2_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.164    -0.297    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[4]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.518ns (41.924%)  route 0.718ns (58.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    -1.531    processor/stage_EX/clk_out1
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.113 r  processor/stage_EX/operation_result_reg[9]/Q
                         net (fo=6, routed)           0.390    -0.723    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/Q[9]
    SLICE_X52Y33         LUT6 (Prop_lut6_I3_O)        0.100    -0.623 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]_i_1/O
                         net (fo=1, routed)           0.328    -0.295    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]_i_1_n_0
    SLICE_X53Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op1_dout_IFID_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.269ns  (logic 0.467ns (36.810%)  route 0.802ns (63.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    -1.532    processor/stage_IFID/clk_out1
    SLICE_X53Y32         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  processor/stage_IFID/op1_dout_IFID_reg[11]/Q
                         net (fo=2, routed)           0.367    -0.797    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_1[11]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.100    -0.697 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]_i_1/O
                         net (fo=1, routed)           0.434    -0.263    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]_i_1_n_0
    SLICE_X51Y34         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.303ns  (logic 0.576ns (44.207%)  route 0.727ns (55.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.436    -1.540    processor/programcounter/clk_out1
    SLICE_X41Y30         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.337    -1.203 f  processor/programcounter/prog_ctr_reg[1]/Q
                         net (fo=22, routed)          0.408    -0.795    processor/programcounter/prog_ctr_reg[1]_1[1]
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.239    -0.556 r  processor/programcounter/g0_b4__0/O
                         net (fo=28, routed)          0.319    -0.237    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[4]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.518ns (39.298%)  route 0.800ns (60.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    -1.531    processor/stage_EX/clk_out1
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.113 r  processor/stage_EX/operation_result_reg[10]/Q
                         net (fo=5, routed)           0.276    -0.836    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/Q[10]
    SLICE_X52Y33         LUT6 (Prop_lut6_I3_O)        0.100    -0.736 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]_i_1/O
                         net (fo=1, routed)           0.524    -0.212    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]_i_1_n_0
    SLICE_X52Y34         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.360ns  (logic 0.467ns (34.341%)  route 0.893ns (65.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.442    -1.534    processor/stage_IFID/clk_out1
    SLICE_X51Y31         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  processor/stage_IFID/op2_dout_IFID_reg[8]/Q
                         net (fo=1, routed)           0.344    -0.822    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_0[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.100    -0.722 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]_i_1/O
                         net (fo=1, routed)           0.549    -0.174    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]_i_1_n_0
    SLICE_X53Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.518ns (37.999%)  route 0.845ns (62.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.439    -1.537    processor/stage_IFID/clk_out1
    SLICE_X42Y32         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.119 r  processor/stage_IFID/IFID_reg_reg[10]/Q
                         net (fo=26, routed)          0.569    -0.550    processor/stage_IFID/IFID_reg_reg[5]_0[19]
    SLICE_X40Y32         LUT3 (Prop_lut3_I2_O)        0.100    -0.450 r  processor/stage_IFID/op2_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.276    -0.173    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[6]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.380ns  (logic 0.518ns (37.532%)  route 0.862ns (62.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.435    -1.541    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.123 r  processor/programcounter/prog_ctr_reg[4]/Q
                         net (fo=19, routed)          0.427    -0.695    processor/programcounter/prog_ctr_reg[4]
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.100    -0.595 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          0.435    -0.160    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[2]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.474ns  (logic 0.488ns (33.105%)  route 0.986ns (66.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.435    -1.541    processor/stage_IFID/clk_out1
    SLICE_X40Y28         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.174 f  processor/stage_IFID/IFID_reg_reg[15]/Q
                         net (fo=26, routed)          0.694    -0.480    processor/stage_IFID/IFID_reg_reg[5]_0[16]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.121    -0.359 r  processor/stage_IFID/op2_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.292    -0.066    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[3]
    SLICE_X38Y31         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 3.830ns (48.194%)  route 4.117ns (51.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           1.400     6.055    processor/stage_IFID/op2_din_EX[7]
    SLICE_X40Y32         LUT3 (Prop_lut3_I1_O)        0.383     6.438 r  processor/stage_IFID/op2_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.619     7.056    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[7]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 3.773ns (48.531%)  route 4.001ns (51.469%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.435     3.916    processor/stage_EX/ALU/comp_inst/dmem_dout[5]
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.150     4.066 r  processor/stage_EX/ALU/comp_inst/op2_reg[5]_i_1__0/O
                         net (fo=5, routed)           1.550     5.616    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_1[5]
    SLICE_X48Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.942 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]_i_1/O
                         net (fo=1, routed)           0.951     6.893    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]_i_1_n_0
    SLICE_X48Y35         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 3.802ns (49.657%)  route 3.855ns (50.343%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           2.033     4.504    processor/stage_EX/ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y33         LUT5 (Prop_lut5_I2_O)        0.150     4.654 r  processor/stage_EX/ALU/comp_inst/op2_reg[7]_i_1__0/O
                         net (fo=5, routed)           0.768     5.422    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_1[7]
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.355     5.777 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_i_1/O
                         net (fo=1, routed)           0.989     6.766    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_i_1_n_0
    SLICE_X48Y35         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 3.545ns (47.030%)  route 3.993ns (52.970%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.602    -0.891    processor/data_mem/clk_out1
    RAMB36_X2Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.981 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.047    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.472 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=6, routed)           1.884     4.355    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/dmem_dout[7]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.479 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_i_1__0/O
                         net (fo=6, routed)           0.996     5.475    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_in[7]
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.599 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_i_1/O
                         net (fo=1, routed)           1.048     6.647    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_i_1_n_0
    SLICE_X49Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.545ns (47.632%)  route 3.898ns (52.368%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.789     4.271    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/dmem_dout[0]
    SLICE_X51Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.395 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]_i_1__0/O
                         net (fo=6, routed)           1.034     5.429    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_in[0]
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.553 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]_i_1/O
                         net (fo=1, routed)           1.009     6.562    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]_i_1_n_0
    SLICE_X51Y34         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 3.748ns (50.325%)  route 3.700ns (49.675%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.601    -0.892    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.980 r  processor/data_mem/memory_file_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_6_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_6/DOBDO[0]
                         net (fo=7, routed)           1.489     3.960    processor/stage_EX/ALU/comp_inst/dmem_dout[6]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.119     4.079 r  processor/stage_EX/ALU/comp_inst/op2_reg[6]_i_1__0/O
                         net (fo=5, routed)           1.114     5.192    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_1[6]
    SLICE_X47Y34         LUT6 (Prop_lut6_I5_O)        0.332     5.524 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]_i_1/O
                         net (fo=1, routed)           1.032     6.556    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]_i_1_n_0
    SLICE_X48Y35         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 3.545ns (47.865%)  route 3.861ns (52.135%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.601    -0.892    processor/data_mem/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.980 r  processor/data_mem/memory_file_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.046    processor/data_mem/memory_file_reg_0_6_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.471 r  processor/data_mem/memory_file_reg_1_6/DOBDO[0]
                         net (fo=7, routed)           1.684     4.155    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/dmem_dout[6]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.279 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]_i_1__0/O
                         net (fo=6, routed)           1.087     5.365    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_in[6]
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.489 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]_i_1/O
                         net (fo=1, routed)           1.025     6.515    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]_i_1_n_0
    SLICE_X49Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 3.799ns (51.794%)  route 3.536ns (48.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.600    -0.893    processor/data_mem/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.979 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.044    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.469 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=6, routed)           1.400     3.869    processor/stage_EX/ALU/comp_inst/dmem_dout[1]
    SLICE_X52Y30         LUT5 (Prop_lut5_I2_O)        0.146     4.015 r  processor/stage_EX/ALU/comp_inst/op2_reg[1]_i_1__0/O
                         net (fo=5, routed)           1.580     5.595    processor/stage_IFID/op2_din_EX[1]
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.356     5.951 r  processor/stage_IFID/op2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.490     6.441    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[1]
    SLICE_X38Y31         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 3.545ns (49.228%)  route 3.656ns (50.772%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.613    -0.880    processor/data_mem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.992 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.057    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.482 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=7, routed)           1.654     4.136    processor/stage_EX/ALU/comp_inst/dmem_dout[0]
    SLICE_X53Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.260 r  processor/stage_EX/ALU/comp_inst/op2_reg[0]_i_1__0/O
                         net (fo=5, routed)           1.314     5.574    processor/stage_IFID/op2_din_EX[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.124     5.698 r  processor/stage_IFID/op2_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.623     6.321    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[0]
    SLICE_X38Y31         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.799ns (52.801%)  route 3.396ns (47.199%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.612    -0.881    processor/data_mem/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.991 r  processor/data_mem/memory_file_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.056    processor/data_mem/memory_file_reg_0_5_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.481 r  processor/data_mem/memory_file_reg_1_5/DOBDO[0]
                         net (fo=6, routed)           1.435     3.916    processor/stage_EX/ALU/comp_inst/dmem_dout[5]
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.150     4.066 r  processor/stage_EX/ALU/comp_inst/op2_reg[5]_i_1__0/O
                         net (fo=5, routed)           1.324     5.390    processor/stage_IFID/op2_din_EX[5]
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.352     5.742 r  processor/stage_IFID/op2_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.572     6.314    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[5]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.467ns (43.322%)  route 0.611ns (56.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    -1.532    processor/stage_IFID/clk_out1
    SLICE_X53Y32         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  processor/stage_IFID/op2_dout_IFID_reg[10]/Q
                         net (fo=1, routed)           0.335    -0.829    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_0[2]
    SLICE_X53Y33         LUT6 (Prop_lut6_I0_O)        0.100    -0.729 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.454    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]_i_1_n_0
    SLICE_X53Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.240ns  (logic 0.518ns (41.776%)  route 0.722ns (58.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.439    -1.537    processor/stage_IFID/clk_out1
    SLICE_X42Y32         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.119 r  processor/stage_IFID/IFID_reg_reg[10]/Q
                         net (fo=26, routed)          0.558    -0.561    processor/stage_IFID/IFID_reg_reg[5]_0[19]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.100    -0.461 r  processor/stage_IFID/op2_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.164    -0.297    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[4]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.236ns  (logic 0.518ns (41.924%)  route 0.718ns (58.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    -1.531    processor/stage_EX/clk_out1
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.113 r  processor/stage_EX/operation_result_reg[9]/Q
                         net (fo=6, routed)           0.390    -0.723    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/Q[9]
    SLICE_X52Y33         LUT6 (Prop_lut6_I3_O)        0.100    -0.623 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]_i_1/O
                         net (fo=1, routed)           0.328    -0.295    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]_i_1_n_0
    SLICE_X53Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op1_dout_IFID_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.269ns  (logic 0.467ns (36.810%)  route 0.802ns (63.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.444    -1.532    processor/stage_IFID/clk_out1
    SLICE_X53Y32         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.165 r  processor/stage_IFID/op1_dout_IFID_reg[11]/Q
                         net (fo=2, routed)           0.367    -0.797    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]_1[11]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.100    -0.697 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]_i_1/O
                         net (fo=1, routed)           0.434    -0.263    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]_i_1_n_0
    SLICE_X51Y34         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.303ns  (logic 0.576ns (44.207%)  route 0.727ns (55.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.436    -1.540    processor/programcounter/clk_out1
    SLICE_X41Y30         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.337    -1.203 f  processor/programcounter/prog_ctr_reg[1]/Q
                         net (fo=22, routed)          0.408    -0.795    processor/programcounter/prog_ctr_reg[1]_1[1]
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.239    -0.556 r  processor/programcounter/g0_b4__0/O
                         net (fo=28, routed)          0.319    -0.237    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[4]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.518ns (39.298%)  route 0.800ns (60.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.445    -1.531    processor/stage_EX/clk_out1
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.113 r  processor/stage_EX/operation_result_reg[10]/Q
                         net (fo=5, routed)           0.276    -0.836    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/Q[10]
    SLICE_X52Y33         LUT6 (Prop_lut6_I3_O)        0.100    -0.736 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]_i_1/O
                         net (fo=1, routed)           0.524    -0.212    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]_i_1_n_0
    SLICE_X52Y34         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/op2_dout_IFID_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.360ns  (logic 0.467ns (34.341%)  route 0.893ns (65.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.442    -1.534    processor/stage_IFID/clk_out1
    SLICE_X51Y31         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  processor/stage_IFID/op2_dout_IFID_reg[8]/Q
                         net (fo=1, routed)           0.344    -0.822    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]_0[0]
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.100    -0.722 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]_i_1/O
                         net (fo=1, routed)           0.549    -0.174    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]_i_1_n_0
    SLICE_X53Y33         LDCE                                         r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.363ns  (logic 0.518ns (37.999%)  route 0.845ns (62.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.439    -1.537    processor/stage_IFID/clk_out1
    SLICE_X42Y32         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.119 r  processor/stage_IFID/IFID_reg_reg[10]/Q
                         net (fo=26, routed)          0.569    -0.550    processor/stage_IFID/IFID_reg_reg[5]_0[19]
    SLICE_X40Y32         LUT3 (Prop_lut3_I2_O)        0.100    -0.450 r  processor/stage_IFID/op2_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.276    -0.173    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[6]
    SLICE_X40Y32         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/programcounter/prog_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.380ns  (logic 0.518ns (37.532%)  route 0.862ns (62.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.435    -1.541    processor/programcounter/clk_out1
    SLICE_X42Y28         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.123 r  processor/programcounter/prog_ctr_reg[4]/Q
                         net (fo=19, routed)          0.427    -0.695    processor/programcounter/prog_ctr_reg[4]
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.100    -0.595 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          0.435    -0.160    processor/stage_IFID/pred_nxt_prog_ctr_reg[4]_1[2]
    SLICE_X45Y29         LDCE                                         r  processor/stage_IFID/nxt_prog_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_IFID/IFID_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stage_EX/ALU/comp_inst/op2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.474ns  (logic 0.488ns (33.105%)  route 0.986ns (66.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.435    -1.541    processor/stage_IFID/clk_out1
    SLICE_X40Y28         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.174 f  processor/stage_IFID/IFID_reg_reg[15]/Q
                         net (fo=26, routed)          0.694    -0.480    processor/stage_IFID/IFID_reg_reg[5]_0[16]
    SLICE_X41Y31         LUT3 (Prop_lut3_I0_O)        0.121    -0.359 r  processor/stage_IFID/op2_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.292    -0.066    processor/stage_EX/ALU/comp_inst/operation_result[7]_i_11[3]
    SLICE_X38Y31         LDCE                                         r  processor/stage_EX/ALU/comp_inst/op2_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.157ns  (logic 5.735ns (37.836%)  route 9.422ns (62.164%))
  Logic Levels:           19  (CARRY4=7 LDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.625    12.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.367    12.518 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_8/O
                         net (fo=5, routed)           0.475    12.994    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]_2
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.118    13.112 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_9/O
                         net (fo=7, routed)           0.874    13.986    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.354    14.340 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[0]_i_4/O
                         net (fo=1, routed)           0.485    14.825    processor/stage_IFID/operation_result_reg[0]
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.332    15.157 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    15.157    processor/stage_EX/operation_result_reg[15]_2[0]
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.437    -1.539    processor/stage_EX/clk_out1
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.083ns  (logic 6.236ns (41.344%)  route 8.847ns (58.656%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=4 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.663 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           0.302    13.965    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][1]
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.303    14.268 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[5]_i_3/O
                         net (fo=1, routed)           0.697    14.965    processor/stage_IFID/operation_result_reg[5]
    SLICE_X47Y31         LUT5 (Prop_lut5_I4_O)        0.118    15.083 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    15.083    processor/stage_EX/operation_result_reg[15]_2[4]
    SLICE_X47Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.438    -1.538    processor/stage_EX/clk_out1
    SLICE_X47Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.072ns  (logic 6.126ns (40.645%)  route 8.946ns (59.355%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.551 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[0]
                         net (fo=1, routed)           0.652    14.203    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][0]
    SLICE_X45Y34         LUT4 (Prop_lut4_I3_O)        0.299    14.502 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_4/O
                         net (fo=1, routed)           0.446    14.948    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_4_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    15.072    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_5
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.438    -1.538    processor/stage_EX/clk_out1
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.006ns  (logic 5.937ns (39.564%)  route 9.069ns (60.436%))
  Logic Levels:           19  (CARRY4=8 LDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.359 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           0.618    13.977    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.302    14.279 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_5/O
                         net (fo=1, routed)           0.263    14.542    processor/stage_IFID/operation_result_reg[2]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124    14.666 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.340    15.006    processor/stage_EX/operation_result_reg[15]_2[2]
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.437    -1.539    processor/stage_EX/clk_out1
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.832ns  (logic 6.224ns (41.964%)  route 8.608ns (58.036%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.642 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.318    13.960    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.306    14.266 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.442    14.708    processor/stage_IFID/operation_result_reg[7]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.832 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    14.832    processor/stage_EX/operation_result_reg[15]_2[5]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.736ns  (logic 6.146ns (41.707%)  route 8.590ns (58.293%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.299    13.866    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][2]
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.302    14.168 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_4/O
                         net (fo=1, routed)           0.444    14.612    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.736 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    14.736    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_4
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.722ns  (logic 5.499ns (37.352%)  route 9.223ns (62.648%))
  Logic Levels:           19  (CARRY4=7 LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.625    12.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.367    12.518 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_8/O
                         net (fo=5, routed)           0.475    12.994    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]_2
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.118    13.112 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_9/O
                         net (fo=7, routed)           0.672    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.326    14.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[3]_i_5/O
                         net (fo=1, routed)           0.489    14.598    processor/stage_IFID/operation_result_reg[3]
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    14.722 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    14.722    processor/stage_EX/operation_result_reg[15]_2[3]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.356ns  (logic 5.499ns (38.304%)  route 8.857ns (61.696%))
  Logic Levels:           19  (CARRY4=7 LDCE=1 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.625    12.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.367    12.518 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_8/O
                         net (fo=5, routed)           0.475    12.994    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]_2
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.118    13.112 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_9/O
                         net (fo=7, routed)           0.371    13.483    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.326    13.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4/O
                         net (fo=1, routed)           0.423    14.232    processor/stage_IFID/operation_result_reg[1]
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.356 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    14.356    processor/stage_EX/operation_result_reg[15]_2[1]
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.438    -1.538    processor/stage_EX/clk_out1
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.825ns  (logic 2.063ns (19.058%)  route 8.762ns (80.942%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.656     7.119    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          2.313     9.556    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     9.704 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.793    10.497    processor/programcounter/p_1_in0_out[0]
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.328    10.825 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000    10.825    processor/stage_IFID/op1_dout_IFID_reg[15]_1[0]
    SLICE_X51Y28         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_IFID/clk_out1
    SLICE_X51Y28         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.794ns  (logic 2.063ns (19.113%)  route 8.731ns (80.887%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.656     7.119    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          2.252     9.495    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRA2
    SLICE_X52Y32         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     9.643 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.823    10.466    processor/programcounter/rd_data11[6]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.328    10.794 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000    10.794    processor/stage_IFID/op1_dout_IFID_reg[15]_1[6]
    SLICE_X49Y32         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.443    -1.533    processor/stage_IFID/clk_out1
    SLICE_X49Y32         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.601%)  route 0.112ns (41.399%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[3]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    processor/stage_IFID/nxt_prog_ctr[3]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.869%)  route 0.115ns (42.131%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[0]/G
    SLICE_X45Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[0]/Q
                         net (fo=1, routed)           0.115     0.273    processor/stage_IFID/nxt_prog_ctr[0]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.586%)  route 0.116ns (42.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[2]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[2]/Q
                         net (fo=1, routed)           0.116     0.274    processor/stage_IFID/nxt_prog_ctr[2]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.586%)  route 0.116ns (42.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[4]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    processor/stage_IFID/nxt_prog_ctr[4]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[4]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.158ns (49.047%)  route 0.164ns (50.953%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[1]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[1]/Q
                         net (fo=1, routed)           0.164     0.322    processor/stage_IFID/nxt_prog_ctr[1]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[1]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/branch_conds_EX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.192ns (38.531%)  route 0.306ns (61.469%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/carry_out_reg/C
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/carry_out_reg/Q
                         net (fo=1, routed)           0.131     0.272    processor/stage_IFID/shift_cout
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.051     0.323 r  processor/stage_IFID/branch_conds_EX[3]_i_1/O
                         net (fo=1, routed)           0.176     0.498    processor/stage_EX/branch_conds_EX_reg[3]_0[0]
    SLICE_X39Y30         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_EX/clk_out1
    SLICE_X39Y30         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/branch_conds_EX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.400ns (57.794%)  route 0.292ns (42.206%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op2_reg[2]/G
    SLICE_X38Y31         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  processor/stage_EX/ALU/comp_inst/op2_reg[2]/Q
                         net (fo=3, routed)           0.115     0.296    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.341 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_10/O
                         net (fo=1, routed)           0.000     0.341    processor/stage_EX/ALU/comp_inst/S[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.407 f  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_4/O[2]
                         net (fo=3, routed)           0.177     0.584    processor/stage_EX/ALU/comp_inst/adder_result[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.108     0.692 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.692    processor/stage_EX/COMP_eq_flag
    SLICE_X36Y31         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X36Y31         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/result_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.276ns (38.232%)  route 0.446ns (61.768%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/result_reg[1]/C
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/result_reg[1]/Q
                         net (fo=1, routed)           0.206     0.347    processor/stage_IFID/operation_result[7]_i_3_0[0]
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.392 f  processor/stage_IFID/operation_result[1]_i_6/O
                         net (fo=1, routed)           0.182     0.574    processor/stage_IFID/operation_result[1]_i_6_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.619 r  processor/stage_IFID/operation_result[1]_i_3/O
                         net (fo=1, routed)           0.058     0.677    processor/stage_IFID/operation_result[1]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.722 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.722    processor/stage_EX/operation_result_reg[15]_2[1]
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    processor/stage_EX/clk_out1
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.298ns (35.847%)  route 0.533ns (64.153%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X41Y31         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.172     0.335    processor/stage_IFID/operation_result[7]_i_7_0[3]
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  processor/stage_IFID/operation_result[3]_i_6/O
                         net (fo=1, routed)           0.122     0.501    processor/stage_IFID/operation_result[3]_i_6_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.546 f  processor/stage_IFID/operation_result[3]_i_3/O
                         net (fo=1, routed)           0.240     0.786    processor/stage_IFID/operation_result[3]_i_3_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I2_O)        0.045     0.831 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000     0.831    processor/stage_EX/operation_result_reg[15]_2[3]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.420ns (46.972%)  route 0.474ns (53.028%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/G
    SLICE_X53Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/Q
                         net (fo=15, routed)          0.191     0.349    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2[0]
    SLICE_X51Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     0.394    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result[8]_i_2_0[1]
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.459 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/O[1]
                         net (fo=1, routed)           0.141     0.599    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/add_inst/result[1]
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.107     0.706 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/add_inst/operation_result[9]_i_2/O
                         net (fo=1, routed)           0.143     0.849    processor/stage_IFID/operation_result_reg[9]
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  processor/stage_IFID/operation_result[9]_i_1/O
                         net (fo=1, routed)           0.000     0.894    processor/stage_EX/operation_result_reg[15]_2[7]
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.830    -0.841    processor/stage_EX/clk_out1
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.157ns  (logic 5.735ns (37.836%)  route 9.422ns (62.164%))
  Logic Levels:           19  (CARRY4=7 LDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.625    12.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.367    12.518 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_8/O
                         net (fo=5, routed)           0.475    12.994    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]_2
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.118    13.112 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_9/O
                         net (fo=7, routed)           0.874    13.986    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.354    14.340 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[0]_i_4/O
                         net (fo=1, routed)           0.485    14.825    processor/stage_IFID/operation_result_reg[0]
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.332    15.157 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    15.157    processor/stage_EX/operation_result_reg[15]_2[0]
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.437    -1.539    processor/stage_EX/clk_out1
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.083ns  (logic 6.236ns (41.344%)  route 8.847ns (58.656%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=4 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.663 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           0.302    13.965    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][1]
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.303    14.268 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[5]_i_3/O
                         net (fo=1, routed)           0.697    14.965    processor/stage_IFID/operation_result_reg[5]
    SLICE_X47Y31         LUT5 (Prop_lut5_I4_O)        0.118    15.083 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    15.083    processor/stage_EX/operation_result_reg[15]_2[4]
    SLICE_X47Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.438    -1.538    processor/stage_EX/clk_out1
    SLICE_X47Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.072ns  (logic 6.126ns (40.645%)  route 8.946ns (59.355%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.551 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[0]
                         net (fo=1, routed)           0.652    14.203    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][0]
    SLICE_X45Y34         LUT4 (Prop_lut4_I3_O)        0.299    14.502 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_4/O
                         net (fo=1, routed)           0.446    14.948    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_4_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    15.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    15.072    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_5
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.438    -1.538    processor/stage_EX/clk_out1
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.006ns  (logic 5.937ns (39.564%)  route 9.069ns (60.436%))
  Logic Levels:           19  (CARRY4=8 LDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.359 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           0.618    13.977    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X43Y31         LUT6 (Prop_lut6_I2_O)        0.302    14.279 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_5/O
                         net (fo=1, routed)           0.263    14.542    processor/stage_IFID/operation_result_reg[2]
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.124    14.666 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.340    15.006    processor/stage_EX/operation_result_reg[15]_2[2]
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.437    -1.539    processor/stage_EX/clk_out1
    SLICE_X43Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.832ns  (logic 6.224ns (41.964%)  route 8.608ns (58.036%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.642 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.318    13.960    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.306    14.266 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[7]_i_4/O
                         net (fo=1, routed)           0.442    14.708    processor/stage_IFID/operation_result_reg[7]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.832 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    14.832    processor/stage_EX/operation_result_reg[15]_2[5]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.736ns  (logic 6.146ns (41.707%)  route 8.590ns (58.293%))
  Logic Levels:           20  (CARRY4=9 LDCE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.886    12.412    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X44Y33         LUT4 (Prop_lut4_I3_O)        0.367    12.779 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.779    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_6_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.329 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.299    13.866    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[7][2]
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.302    14.168 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_4/O
                         net (fo=1, routed)           0.444    14.612    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_4_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.736 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    14.736    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU_n_4
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.722ns  (logic 5.499ns (37.352%)  route 9.223ns (62.648%))
  Logic Levels:           19  (CARRY4=7 LDCE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.625    12.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.367    12.518 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_8/O
                         net (fo=5, routed)           0.475    12.994    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]_2
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.118    13.112 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_9/O
                         net (fo=7, routed)           0.672    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.326    14.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[3]_i_5/O
                         net (fo=1, routed)           0.489    14.598    processor/stage_IFID/operation_result_reg[3]
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    14.722 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    14.722    processor/stage_EX/operation_result_reg[15]_2[3]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.356ns  (logic 5.499ns (38.304%)  route 8.857ns (61.696%))
  Logic Levels:           19  (CARRY4=7 LDCE=1 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G
    SLICE_X41Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/Q
                         net (fo=21, routed)          1.530     2.089    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2[4]
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.150     2.239 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11/O
                         net (fo=1, routed)           0.977     3.216    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_11_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.326     3.542 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.542    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_4_0[1]
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.122 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, routed)           1.005     5.127    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__1_i_8_0[2]
    SLICE_X38Y37         LUT4 (Prop_lut4_I3_O)        0.330     5.457 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10/O
                         net (fo=2, routed)           0.995     6.451    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.376     6.827 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.649     7.477    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_10_0[3]
    SLICE_X40Y37         LUT5 (Prop_lut5_I0_O)        0.332     7.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/result0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_9_1[3]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.210    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.324    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.546 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=3, routed)           1.228     9.773    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.299    10.072 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_2/O
                         net (fo=2, routed)           0.579    10.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/IFID_reg_reg[32][1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124    10.775 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/step_one__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.775    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.155 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.155    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.272 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[1]_i_7[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.526 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry_i_8/CO[0]
                         net (fo=9, routed)           0.625    12.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4_0[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.367    12.518 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_8/O
                         net (fo=5, routed)           0.475    12.994    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result_reg[4]_2
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.118    13.112 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[6]_i_9/O
                         net (fo=7, routed)           0.371    13.483    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.326    13.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_4/O
                         net (fo=1, routed)           0.423    14.232    processor/stage_IFID/operation_result_reg[1]
    SLICE_X44Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.356 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    14.356    processor/stage_EX/operation_result_reg[15]_2[1]
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.438    -1.538    processor/stage_EX/clk_out1
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.825ns  (logic 2.063ns (19.058%)  route 8.762ns (80.942%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.656     7.119    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          2.313     9.556    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA2
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     9.704 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.793    10.497    processor/programcounter/p_1_in0_out[0]
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.328    10.825 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000    10.825    processor/stage_IFID/op1_dout_IFID_reg[15]_1[0]
    SLICE_X51Y28         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.440    -1.536    processor/stage_IFID/clk_out1
    SLICE_X51Y28         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.794ns  (logic 2.063ns (19.113%)  route 8.731ns (80.887%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=90, routed)          5.656     7.119    processor/programcounter/reset_IBUF
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  processor/programcounter/g0_b2__0/O
                         net (fo=28, routed)          2.252     9.495    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRA2
    SLICE_X52Y32         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     9.643 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.823    10.466    processor/programcounter/rd_data11[6]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.328    10.794 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000    10.794    processor/stage_IFID/op1_dout_IFID_reg[15]_1[6]
    SLICE_X49Y32         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         1.443    -1.533    processor/stage_IFID/clk_out1
    SLICE_X49Y32         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.601%)  route 0.112ns (41.399%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[3]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    processor/stage_IFID/nxt_prog_ctr[3]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.869%)  route 0.115ns (42.131%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[0]/G
    SLICE_X45Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[0]/Q
                         net (fo=1, routed)           0.115     0.273    processor/stage_IFID/nxt_prog_ctr[0]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[0]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.586%)  route 0.116ns (42.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[2]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[2]/Q
                         net (fo=1, routed)           0.116     0.274    processor/stage_IFID/nxt_prog_ctr[2]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.586%)  route 0.116ns (42.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[4]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    processor/stage_IFID/nxt_prog_ctr[4]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[4]/C

Slack:                    inf
  Source:                 processor/stage_IFID/nxt_prog_ctr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_IFID/pred_nxt_prog_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.158ns (49.047%)  route 0.164ns (50.953%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         LDCE                         0.000     0.000 r  processor/stage_IFID/nxt_prog_ctr_reg[1]/G
    SLICE_X45Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_IFID/nxt_prog_ctr_reg[1]/Q
                         net (fo=1, routed)           0.164     0.322    processor/stage_IFID/nxt_prog_ctr[1]
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_IFID/clk_out1
    SLICE_X43Y29         FDRE                                         r  processor/stage_IFID/pred_nxt_prog_ctr_reg[1]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/branch_conds_EX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.192ns (38.531%)  route 0.306ns (61.469%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/carry_out_reg/C
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/carry_out_reg/Q
                         net (fo=1, routed)           0.131     0.272    processor/stage_IFID/shift_cout
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.051     0.323 r  processor/stage_IFID/branch_conds_EX[3]_i_1/O
                         net (fo=1, routed)           0.176     0.498    processor/stage_EX/branch_conds_EX_reg[3]_0[0]
    SLICE_X39Y30         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.822    -0.849    processor/stage_EX/clk_out1
    SLICE_X39Y30         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/branch_conds_EX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.400ns (57.794%)  route 0.292ns (42.206%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op2_reg[2]/G
    SLICE_X38Y31         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  processor/stage_EX/ALU/comp_inst/op2_reg[2]/Q
                         net (fo=3, routed)           0.115     0.296    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.341 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_10/O
                         net (fo=1, routed)           0.000     0.341    processor/stage_EX/ALU/comp_inst/S[2]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.407 f  processor/stage_EX/ALU/comp_inst/branch_conds_EX_reg[2]_i_4/O[2]
                         net (fo=3, routed)           0.177     0.584    processor/stage_EX/ALU/comp_inst/adder_result[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.108     0.692 r  processor/stage_EX/ALU/comp_inst/branch_conds_EX[2]_i_1/O
                         net (fo=1, routed)           0.000     0.692    processor/stage_EX/COMP_eq_flag
    SLICE_X36Y31         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.823    -0.848    processor/stage_EX/clk_out1
    SLICE_X36Y31         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[2]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/shift_inst/result_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.276ns (38.232%)  route 0.446ns (61.768%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE                         0.000     0.000 r  processor/stage_EX/ALU/shift_inst/result_reg[1]/C
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  processor/stage_EX/ALU/shift_inst/result_reg[1]/Q
                         net (fo=1, routed)           0.206     0.347    processor/stage_IFID/operation_result[7]_i_3_0[0]
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.392 f  processor/stage_IFID/operation_result[1]_i_6/O
                         net (fo=1, routed)           0.182     0.574    processor/stage_IFID/operation_result[1]_i_6_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.619 r  processor/stage_IFID/operation_result[1]_i_3/O
                         net (fo=1, routed)           0.058     0.677    processor/stage_IFID/operation_result[1]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.722 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.722    processor/stage_EX/operation_result_reg[15]_2[1]
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.825    -0.846    processor/stage_EX/clk_out1
    SLICE_X44Y31         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.298ns (35.847%)  route 0.533ns (64.153%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         LDCE                         0.000     0.000 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/G
    SLICE_X41Y31         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  processor/stage_EX/ALU/comp_inst/op1_reg[3]/Q
                         net (fo=5, routed)           0.172     0.335    processor/stage_IFID/operation_result[7]_i_7_0[3]
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  processor/stage_IFID/operation_result[3]_i_6/O
                         net (fo=1, routed)           0.122     0.501    processor/stage_IFID/operation_result[3]_i_6_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.546 f  processor/stage_IFID/operation_result[3]_i_3/O
                         net (fo=1, routed)           0.240     0.786    processor/stage_IFID/operation_result[3]_i_3_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I2_O)        0.045     0.831 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000     0.831    processor/stage_EX/operation_result_reg[15]_2[3]
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.826    -0.845    processor/stage_EX/clk_out1
    SLICE_X44Y32         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C

Slack:                    inf
  Source:                 processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/stage_EX/operation_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.420ns (46.972%)  route 0.474ns (53.028%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         LDCE                         0.000     0.000 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/G
    SLICE_X53Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/Q
                         net (fo=15, routed)          0.191     0.349    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2[0]
    SLICE_X51Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/result0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     0.394    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result[8]_i_2_0[1]
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.459 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/O[1]
                         net (fo=1, routed)           0.141     0.599    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/add_inst/result[1]
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.107     0.706 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/add_inst/operation_result[9]_i_2/O
                         net (fo=1, routed)           0.143     0.849    processor/stage_IFID/operation_result_reg[9]
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.894 r  processor/stage_IFID/operation_result[9]_i_1/O
                         net (fo=1, routed)           0.000     0.894    processor/stage_EX/operation_result_reg[15]_2[7]
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=307, routed)         0.830    -0.841    processor/stage_EX/clk_out1
    SLICE_X50Y33         FDRE                                         r  processor/stage_EX/operation_result_reg[9]/C





