{
  "module_name": "fsl_micfil.h",
  "hash_id": "e3ca782b92bb788e3203e17c1397413cad0d907c380811a977c30eb7feac9368",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_micfil.h",
  "human_readable_source": " \n \n\n#ifndef _FSL_MICFIL_H\n#define _FSL_MICFIL_H\n\n \n#define REG_MICFIL_CTRL1\t\t0x00\n#define REG_MICFIL_CTRL2\t\t0x04\n#define REG_MICFIL_STAT\t\t\t0x08\n#define REG_MICFIL_FIFO_CTRL\t\t0x10\n#define REG_MICFIL_FIFO_STAT\t\t0x14\n#define REG_MICFIL_DATACH0\t\t0x24\n#define REG_MICFIL_DATACH1\t\t0x28\n#define REG_MICFIL_DATACH2\t\t0x2C\n#define REG_MICFIL_DATACH3\t\t0x30\n#define REG_MICFIL_DATACH4\t\t0x34\n#define REG_MICFIL_DATACH5\t\t0x38\n#define REG_MICFIL_DATACH6\t\t0x3C\n#define REG_MICFIL_DATACH7\t\t0x40\n#define REG_MICFIL_DC_CTRL\t\t0x64\n#define REG_MICFIL_OUT_CTRL\t\t0x74\n#define REG_MICFIL_OUT_STAT\t\t0x7C\n#define REG_MICFIL_FSYNC_CTRL\t\t0x80\n#define REG_MICFIL_VERID\t\t0x84\n#define REG_MICFIL_PARAM\t\t0x88\n#define REG_MICFIL_VAD0_CTRL1\t\t0x90\n#define REG_MICFIL_VAD0_CTRL2\t\t0x94\n#define REG_MICFIL_VAD0_STAT\t\t0x98\n#define REG_MICFIL_VAD0_SCONFIG\t\t0x9C\n#define REG_MICFIL_VAD0_NCONFIG\t\t0xA0\n#define REG_MICFIL_VAD0_NDATA\t\t0xA4\n#define REG_MICFIL_VAD0_ZCD\t\t0xA8\n\n \n#define MICFIL_CTRL1_MDIS\t\tBIT(31)\n#define MICFIL_CTRL1_DOZEN\t\tBIT(30)\n#define MICFIL_CTRL1_PDMIEN\t\tBIT(29)\n#define MICFIL_CTRL1_DBG\t\tBIT(28)\n#define MICFIL_CTRL1_SRES\t\tBIT(27)\n#define MICFIL_CTRL1_DBGE\t\tBIT(26)\n#define MICFIL_CTRL1_DECFILS\t\tBIT(20)\n#define MICFIL_CTRL1_FSYNCEN\t\tBIT(16)\n\n#define MICFIL_CTRL1_DISEL_DISABLE\t0\n#define MICFIL_CTRL1_DISEL_DMA\t\t1\n#define MICFIL_CTRL1_DISEL_IRQ\t\t2\n#define MICFIL_CTRL1_DISEL\t\tGENMASK(25, 24)\n#define MICFIL_CTRL1_ERREN\t\tBIT(23)\n#define MICFIL_CTRL1_CHEN(ch)\t\tBIT(ch)\n\n \n#define MICFIL_CTRL2_QSEL_SHIFT\t\t25\n#define MICFIL_CTRL2_QSEL\t\tGENMASK(27, 25)\n#define MICFIL_QSEL_MEDIUM_QUALITY\t0\n#define MICFIL_QSEL_HIGH_QUALITY\t1\n#define MICFIL_QSEL_LOW_QUALITY\t\t7\n#define MICFIL_QSEL_VLOW0_QUALITY\t6\n#define MICFIL_QSEL_VLOW1_QUALITY\t5\n#define MICFIL_QSEL_VLOW2_QUALITY\t4\n\n#define MICFIL_CTRL2_CICOSR\t\tGENMASK(19, 16)\n#define MICFIL_CTRL2_CLKDIV\t\tGENMASK(7, 0)\n\n \n#define MICFIL_STAT_BSY_FIL\t\tBIT(31)\n#define MICFIL_STAT_FIR_RDY\t\tBIT(30)\n#define MICFIL_STAT_LOWFREQF\t\tBIT(29)\n#define MICFIL_STAT_CHXF(ch)\t\tBIT(ch)\n\n \n#define MICFIL_FIFO_CTRL_FIFOWMK\tGENMASK(2, 0)\n\n \n#define MICFIL_FIFO_STAT_FIFOX_OVER(ch)\tBIT(ch)\n#define MICFIL_FIFO_STAT_FIFOX_UNDER(ch)\tBIT((ch) + 8)\n\n \n#define MICFIL_DC_CTRL_CONFIG          GENMASK(15, 0)\n#define MICFIL_DC_CHX_SHIFT(ch)        ((ch) << 1)\n#define MICFIL_DC_CHX(ch)              GENMASK((((ch) << 1) + 1), ((ch) << 1))\n#define MICFIL_DC_CUTOFF_21HZ          0\n#define MICFIL_DC_CUTOFF_83HZ          1\n#define MICFIL_DC_CUTOFF_152Hz         2\n#define MICFIL_DC_BYPASS               3\n\n \n#define MICFIL_VERID_MAJOR_SHIFT        24\n#define MICFIL_VERID_MAJOR_MASK         GENMASK(31, 24)\n#define MICFIL_VERID_MINOR_SHIFT        16\n#define MICFIL_VERID_MINOR_MASK         GENMASK(23, 16)\n#define MICFIL_VERID_FEATURE_SHIFT      0\n#define MICFIL_VERID_FEATURE_MASK       GENMASK(15, 0)\n\n \n#define MICFIL_PARAM_NUM_HWVAD_SHIFT    24\n#define MICFIL_PARAM_NUM_HWVAD_MASK     GENMASK(27, 24)\n#define MICFIL_PARAM_HWVAD_ZCD          BIT(19)\n#define MICFIL_PARAM_HWVAD_ENERGY_MODE  BIT(17)\n#define MICFIL_PARAM_HWVAD              BIT(16)\n#define MICFIL_PARAM_DC_OUT_BYPASS      BIT(11)\n#define MICFIL_PARAM_DC_IN_BYPASS       BIT(10)\n#define MICFIL_PARAM_LOW_POWER          BIT(9)\n#define MICFIL_PARAM_FIL_OUT_WIDTH      BIT(8)\n#define MICFIL_PARAM_FIFO_PTRWID_SHIFT  4\n#define MICFIL_PARAM_FIFO_PTRWID_MASK   GENMASK(7, 4)\n#define MICFIL_PARAM_NPAIR_SHIFT        0\n#define MICFIL_PARAM_NPAIR_MASK         GENMASK(3, 0)\n\n \n#define MICFIL_VAD0_CTRL1_CHSEL\t\tGENMASK(26, 24)\n#define MICFIL_VAD0_CTRL1_CICOSR\tGENMASK(19, 16)\n#define MICFIL_VAD0_CTRL1_INITT\t\tGENMASK(12, 8)\n#define MICFIL_VAD0_CTRL1_ST10\t\tBIT(4)\n#define MICFIL_VAD0_CTRL1_ERIE\t\tBIT(3)\n#define MICFIL_VAD0_CTRL1_IE\t\tBIT(2)\n#define MICFIL_VAD0_CTRL1_RST\t\tBIT(1)\n#define MICFIL_VAD0_CTRL1_EN\t\tBIT(0)\n\n \n#define MICFIL_VAD0_CTRL2_FRENDIS\tBIT(31)\n#define MICFIL_VAD0_CTRL2_PREFEN\tBIT(30)\n#define MICFIL_VAD0_CTRL2_FOUTDIS\tBIT(28)\n#define MICFIL_VAD0_CTRL2_FRAMET\tGENMASK(21, 16)\n#define MICFIL_VAD0_CTRL2_INPGAIN\tGENMASK(11, 8)\n#define MICFIL_VAD0_CTRL2_HPF\t\tGENMASK(1, 0)\n\n \n#define MICFIL_VAD0_SCONFIG_SFILEN\t\tBIT(31)\n#define MICFIL_VAD0_SCONFIG_SMAXEN\t\tBIT(30)\n#define MICFIL_VAD0_SCONFIG_SGAIN\t\tGENMASK(3, 0)\n\n \n#define MICFIL_VAD0_NCONFIG_NFILAUT\t\tBIT(31)\n#define MICFIL_VAD0_NCONFIG_NMINEN\t\tBIT(30)\n#define MICFIL_VAD0_NCONFIG_NDECEN\t\tBIT(29)\n#define MICFIL_VAD0_NCONFIG_NOREN\t\tBIT(28)\n#define MICFIL_VAD0_NCONFIG_NFILADJ\t\tGENMASK(12, 8)\n#define MICFIL_VAD0_NCONFIG_NGAIN\t\tGENMASK(3, 0)\n\n \n#define MICFIL_VAD0_ZCD_ZCDTH\t\tGENMASK(25, 16)\n#define MICFIL_VAD0_ZCD_ZCDADJ\t\tGENMASK(11, 8)\n#define MICFIL_VAD0_ZCD_ZCDAND\t\tBIT(4)\n#define MICFIL_VAD0_ZCD_ZCDAUT\t\tBIT(2)\n#define MICFIL_VAD0_ZCD_ZCDEN\t\tBIT(0)\n\n \n#define MICFIL_VAD0_STAT_INITF\t\tBIT(31)\n#define MICFIL_VAD0_STAT_INSATF\t\tBIT(16)\n#define MICFIL_VAD0_STAT_EF\t\tBIT(15)\n#define MICFIL_VAD0_STAT_IF\t\tBIT(0)\n\n \n#define MICFIL_OUTGAIN_CHX_SHIFT(v)\t(4 * (v))\n\n \n#define MICFIL_OUTPUT_CHANNELS\t\t8\n#define MICFIL_FIFO_NUM\t\t\t8\n\n#define FIFO_PTRWID\t\t\t3\n#define FIFO_LEN\t\t\tBIT(FIFO_PTRWID)\n\n#define MICFIL_IRQ_LINES\t\t4\n#define MICFIL_MAX_RETRY\t\t25\n#define MICFIL_SLEEP_MIN\t\t90000  \n#define MICFIL_SLEEP_MAX\t\t100000  \n#define MICFIL_DMA_MAXBURST_RX\t\t6\n\n \n#define MICFIL_HWVAD_ENVELOPE_MODE\t0\n#define MICFIL_HWVAD_ENERGY_MODE\t1\n\n \nstruct fsl_micfil_verid {\n\tu32 version;\n\tu32 feature;\n};\n\n \nstruct fsl_micfil_param {\n\tu32 hwvad_num;\n\tbool hwvad_zcd;\n\tbool hwvad_energy_mode;\n\tbool hwvad;\n\tbool dc_out_bypass;\n\tbool dc_in_bypass;\n\tbool low_power;\n\tbool fil_out_width;\n\tu32 fifo_ptrwid;\n\tu32 npair;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}