<stg><name>svm_classifier</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="14">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="5">
<condition id="15">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:8  %in_V_read = call i256 @_ssdm_op_Read.s_axilite.i256P(i256* %in_V)

]]></node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %s_in_0_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 3, i32 15)

]]></node>
<StgValue><ssdm name="s_in_0_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %s_in_1_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 19, i32 31)

]]></node>
<StgValue><ssdm name="s_in_1_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %s_in_2_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 35, i32 47)

]]></node>
<StgValue><ssdm name="s_in_2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %s_in_3_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 51, i32 63)

]]></node>
<StgValue><ssdm name="s_in_3_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %s_in_4_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 67, i32 79)

]]></node>
<StgValue><ssdm name="s_in_4_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %s_in_5_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 83, i32 95)

]]></node>
<StgValue><ssdm name="s_in_5_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %s_in_6_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 99, i32 111)

]]></node>
<StgValue><ssdm name="s_in_6_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %s_in_7_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 115, i32 127)

]]></node>
<StgValue><ssdm name="s_in_7_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %s_in_8_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 131, i32 143)

]]></node>
<StgValue><ssdm name="s_in_8_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %s_in_9_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 147, i32 159)

]]></node>
<StgValue><ssdm name="s_in_9_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %s_in_10_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 163, i32 175)

]]></node>
<StgValue><ssdm name="s_in_10_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %s_in_11_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 179, i32 191)

]]></node>
<StgValue><ssdm name="s_in_11_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %s_in_12_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 195, i32 207)

]]></node>
<StgValue><ssdm name="s_in_12_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %s_in_13_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 211, i32 223)

]]></node>
<StgValue><ssdm name="s_in_13_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %s_in_14_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 227, i32 239)

]]></node>
<StgValue><ssdm name="s_in_14_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="13" op_0_bw="13" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %s_in_15_V = call i13 @_ssdm_op_PartSelect.i13.i256.i32.i32(i256 %in_V_read, i32 243, i32 255)

]]></node>
<StgValue><ssdm name="s_in_15_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="240" op_18_bw="240" op_19_bw="240" op_20_bw="240" op_21_bw="240" op_22_bw="240" op_23_bw="240" op_24_bw="240" op_25_bw="240" op_26_bw="240" op_27_bw="240" op_28_bw="240" op_29_bw="240" op_30_bw="240" op_31_bw="240" op_32_bw="240" op_33_bw="240" op_34_bw="240" op_35_bw="13" op_36_bw="13" op_37_bw="13" op_38_bw="13" op_39_bw="13" op_40_bw="13" op_41_bw="13" op_42_bw="13" op_43_bw="13" op_44_bw="13" op_45_bw="13" op_46_bw="13" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="13" op_51_bw="13" op_52_bw="13">
<![CDATA[
:25  %lp_res_V = call fastcc i18 @svm_classifier_svm_classifier_process(i13 %s_in_0_V, i13 %s_in_1_V, i13 %s_in_2_V, i13 %s_in_3_V, i13 %s_in_4_V, i13 %s_in_5_V, i13 %s_in_6_V, i13 %s_in_7_V, i13 %s_in_8_V, i13 %s_in_9_V, i13 %s_in_10_V, i13 %s_in_11_V, i13 %s_in_12_V, i13 %s_in_13_V, i13 %s_in_14_V, i13 %s_in_15_V, [30 x i240]* @SVs_l_V_0, [30 x i240]* @SVs_l_V_1, [30 x i240]* @SVs_l_V_2, [29 x i240]* @SVs_l_V_3, [29 x i240]* @SVs_l_V_4, [29 x i240]* @SVs_l_V_5, [29 x i240]* @SVs_l_V_6, [29 x i240]* @SVs_l_V_7, [29 x i240]* @SVs_l_V_8, [29 x i240]* @SVs_l_V_9, [29 x i240]* @SVs_l_V_10, [29 x i240]* @SVs_l_V_11, [29 x i240]* @SVs_l_V_12, [29 x i240]* @SVs_l_V_13, [29 x i240]* @SVs_l_V_14, [29 x i240]* @SVs_l_V_15, [29 x i240]* @SVs_l_V_16, [29 x i240]* @SVs_l_V_17, [30 x i13]* @alpha_l_V_0, [30 x i13]* @alpha_l_V_1, [30 x i13]* @alpha_l_V_2, [29 x i13]* @alpha_l_V_3, [29 x i13]* @alpha_l_V_4, [29 x i13]* @alpha_l_V_5, [29 x i13]* @alpha_l_V_6, [29 x i13]* @alpha_l_V_7, [29 x i13]* @alpha_l_V_8, [29 x i13]* @alpha_l_V_9, [29 x i13]* @alpha_l_V_10, [29 x i13]* @alpha_l_V_11, [29 x i13]* @alpha_l_V_12, [29 x i13]* @alpha_l_V_13, [29 x i13]* @alpha_l_V_14, [29 x i13]* @alpha_l_V_15, [29 x i13]* @alpha_l_V_16, [29 x i13]* @alpha_l_V_17)

]]></node>
<StgValue><ssdm name="lp_res_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="240" op_18_bw="240" op_19_bw="240" op_20_bw="240" op_21_bw="240" op_22_bw="240" op_23_bw="240" op_24_bw="240" op_25_bw="240" op_26_bw="240" op_27_bw="240" op_28_bw="240" op_29_bw="240" op_30_bw="240" op_31_bw="240" op_32_bw="240" op_33_bw="240" op_34_bw="240" op_35_bw="13" op_36_bw="13" op_37_bw="13" op_38_bw="13" op_39_bw="13" op_40_bw="13" op_41_bw="13" op_42_bw="13" op_43_bw="13" op_44_bw="13" op_45_bw="13" op_46_bw="13" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="13" op_51_bw="13" op_52_bw="13">
<![CDATA[
:25  %lp_res_V = call fastcc i18 @svm_classifier_svm_classifier_process(i13 %s_in_0_V, i13 %s_in_1_V, i13 %s_in_2_V, i13 %s_in_3_V, i13 %s_in_4_V, i13 %s_in_5_V, i13 %s_in_6_V, i13 %s_in_7_V, i13 %s_in_8_V, i13 %s_in_9_V, i13 %s_in_10_V, i13 %s_in_11_V, i13 %s_in_12_V, i13 %s_in_13_V, i13 %s_in_14_V, i13 %s_in_15_V, [30 x i240]* @SVs_l_V_0, [30 x i240]* @SVs_l_V_1, [30 x i240]* @SVs_l_V_2, [29 x i240]* @SVs_l_V_3, [29 x i240]* @SVs_l_V_4, [29 x i240]* @SVs_l_V_5, [29 x i240]* @SVs_l_V_6, [29 x i240]* @SVs_l_V_7, [29 x i240]* @SVs_l_V_8, [29 x i240]* @SVs_l_V_9, [29 x i240]* @SVs_l_V_10, [29 x i240]* @SVs_l_V_11, [29 x i240]* @SVs_l_V_12, [29 x i240]* @SVs_l_V_13, [29 x i240]* @SVs_l_V_14, [29 x i240]* @SVs_l_V_15, [29 x i240]* @SVs_l_V_16, [29 x i240]* @SVs_l_V_17, [30 x i13]* @alpha_l_V_0, [30 x i13]* @alpha_l_V_1, [30 x i13]* @alpha_l_V_2, [29 x i13]* @alpha_l_V_3, [29 x i13]* @alpha_l_V_4, [29 x i13]* @alpha_l_V_5, [29 x i13]* @alpha_l_V_6, [29 x i13]* @alpha_l_V_7, [29 x i13]* @alpha_l_V_8, [29 x i13]* @alpha_l_V_9, [29 x i13]* @alpha_l_V_10, [29 x i13]* @alpha_l_V_11, [29 x i13]* @alpha_l_V_12, [29 x i13]* @alpha_l_V_13, [29 x i13]* @alpha_l_V_14, [29 x i13]* @alpha_l_V_15, [29 x i13]* @alpha_l_V_16, [29 x i13]* @alpha_l_V_17)

]]></node>
<StgValue><ssdm name="lp_res_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %in_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lp_count), !map !88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %hp_count), !map !94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @svm_classifier_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %lp_count, [10 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str916, [1 x i8]* @p_str916, [1 x i8]* @p_str916, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str916) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str916, [1 x i8]* @p_str916, [1 x i8]* @p_str916, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str916) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i256* %in_V, [10 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str916, [1 x i8]* @p_str916, [1 x i8]* @p_str916, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str916) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="19" op_0_bw="18">
<![CDATA[
:26  %tmp_15 = sext i18 %lp_res_V to i19

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:27  %r_V = add i19 %tmp_15, 59224

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:28  %tmp_16 = icmp sgt i19 %r_V, -256

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:29  %tmp_17 = icmp slt i19 %r_V, 33280

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %or_cond = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:31  br i1 %or_cond, label %1, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge:0  %out_1 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V, i32 18)

]]></node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %lp_count, i32 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %hp_count, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="240" op_18_bw="240" op_19_bw="240" op_20_bw="240" op_21_bw="240" op_22_bw="240" op_23_bw="240" op_24_bw="240" op_25_bw="240" op_26_bw="240" op_27_bw="240" op_28_bw="240" op_29_bw="240" op_30_bw="240" op_31_bw="240" op_32_bw="240" op_33_bw="240" op_34_bw="240" op_35_bw="13" op_36_bw="13" op_37_bw="13" op_38_bw="13" op_39_bw="13" op_40_bw="13" op_41_bw="13" op_42_bw="13" op_43_bw="13" op_44_bw="13" op_45_bw="13" op_46_bw="13" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="13" op_51_bw="13" op_52_bw="13">
<![CDATA[
:0  %hp_res_V = call fastcc i18 @svm_classifier_svm_classifier_process(i13 %s_in_0_V, i13 %s_in_1_V, i13 %s_in_2_V, i13 %s_in_3_V, i13 %s_in_4_V, i13 %s_in_5_V, i13 %s_in_6_V, i13 %s_in_7_V, i13 %s_in_8_V, i13 %s_in_9_V, i13 %s_in_10_V, i13 %s_in_11_V, i13 %s_in_12_V, i13 %s_in_13_V, i13 %s_in_14_V, i13 %s_in_15_V, [30 x i240]* @SVs_h_V_0, [30 x i240]* @SVs_h_V_1, [30 x i240]* @SVs_h_V_2, [29 x i240]* @SVs_h_V_3, [29 x i240]* @SVs_h_V_4, [29 x i240]* @SVs_h_V_5, [29 x i240]* @SVs_h_V_6, [29 x i240]* @SVs_h_V_7, [29 x i240]* @SVs_h_V_8, [29 x i240]* @SVs_h_V_9, [29 x i240]* @SVs_h_V_10, [29 x i240]* @SVs_h_V_11, [29 x i240]* @SVs_h_V_12, [29 x i240]* @SVs_h_V_13, [29 x i240]* @SVs_h_V_14, [29 x i240]* @SVs_h_V_15, [29 x i240]* @SVs_h_V_16, [29 x i240]* @SVs_h_V_17, [30 x i13]* @alpha_h_V_0, [30 x i13]* @alpha_h_V_1, [30 x i13]* @alpha_h_V_2, [29 x i13]* @alpha_h_V_3, [29 x i13]* @alpha_h_V_4, [29 x i13]* @alpha_h_V_5, [29 x i13]* @alpha_h_V_6, [29 x i13]* @alpha_h_V_7, [29 x i13]* @alpha_h_V_8, [29 x i13]* @alpha_h_V_9, [29 x i13]* @alpha_h_V_10, [29 x i13]* @alpha_h_V_11, [29 x i13]* @alpha_h_V_12, [29 x i13]* @alpha_h_V_13, [29 x i13]* @alpha_h_V_14, [29 x i13]* @alpha_h_V_15, [29 x i13]* @alpha_h_V_16, [29 x i13]* @alpha_h_V_17)

]]></node>
<StgValue><ssdm name="hp_res_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="240" op_18_bw="240" op_19_bw="240" op_20_bw="240" op_21_bw="240" op_22_bw="240" op_23_bw="240" op_24_bw="240" op_25_bw="240" op_26_bw="240" op_27_bw="240" op_28_bw="240" op_29_bw="240" op_30_bw="240" op_31_bw="240" op_32_bw="240" op_33_bw="240" op_34_bw="240" op_35_bw="13" op_36_bw="13" op_37_bw="13" op_38_bw="13" op_39_bw="13" op_40_bw="13" op_41_bw="13" op_42_bw="13" op_43_bw="13" op_44_bw="13" op_45_bw="13" op_46_bw="13" op_47_bw="13" op_48_bw="13" op_49_bw="13" op_50_bw="13" op_51_bw="13" op_52_bw="13">
<![CDATA[
:0  %hp_res_V = call fastcc i18 @svm_classifier_svm_classifier_process(i13 %s_in_0_V, i13 %s_in_1_V, i13 %s_in_2_V, i13 %s_in_3_V, i13 %s_in_4_V, i13 %s_in_5_V, i13 %s_in_6_V, i13 %s_in_7_V, i13 %s_in_8_V, i13 %s_in_9_V, i13 %s_in_10_V, i13 %s_in_11_V, i13 %s_in_12_V, i13 %s_in_13_V, i13 %s_in_14_V, i13 %s_in_15_V, [30 x i240]* @SVs_h_V_0, [30 x i240]* @SVs_h_V_1, [30 x i240]* @SVs_h_V_2, [29 x i240]* @SVs_h_V_3, [29 x i240]* @SVs_h_V_4, [29 x i240]* @SVs_h_V_5, [29 x i240]* @SVs_h_V_6, [29 x i240]* @SVs_h_V_7, [29 x i240]* @SVs_h_V_8, [29 x i240]* @SVs_h_V_9, [29 x i240]* @SVs_h_V_10, [29 x i240]* @SVs_h_V_11, [29 x i240]* @SVs_h_V_12, [29 x i240]* @SVs_h_V_13, [29 x i240]* @SVs_h_V_14, [29 x i240]* @SVs_h_V_15, [29 x i240]* @SVs_h_V_16, [29 x i240]* @SVs_h_V_17, [30 x i13]* @alpha_h_V_0, [30 x i13]* @alpha_h_V_1, [30 x i13]* @alpha_h_V_2, [29 x i13]* @alpha_h_V_3, [29 x i13]* @alpha_h_V_4, [29 x i13]* @alpha_h_V_5, [29 x i13]* @alpha_h_V_6, [29 x i13]* @alpha_h_V_7, [29 x i13]* @alpha_h_V_8, [29 x i13]* @alpha_h_V_9, [29 x i13]* @alpha_h_V_10, [29 x i13]* @alpha_h_V_11, [29 x i13]* @alpha_h_V_12, [29 x i13]* @alpha_h_V_13, [29 x i13]* @alpha_h_V_14, [29 x i13]* @alpha_h_V_15, [29 x i13]* @alpha_h_V_16, [29 x i13]* @alpha_h_V_17)

]]></node>
<StgValue><ssdm name="hp_res_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="19" op_0_bw="18">
<![CDATA[
:1  %tmp_18 = sext i18 %hp_res_V to i19

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %p_Val2_2 = add i19 %tmp_18, %tmp_15

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="20" op_0_bw="19">
<![CDATA[
:3  %tmp_19 = sext i19 %p_Val2_2 to i20

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %r_V_1 = add i20 %tmp_19, 59224

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:5  %out = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %r_V_1, i32 19)

]]></node>
<StgValue><ssdm name="out"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_auto.i32P(i32* %hp_count, i32 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.s_axilite.i32P(i32* %lp_count, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %out2 = phi i1 [ %out_1, %._crit_edge ], [ %out, %1 ]

]]></node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="1">
<![CDATA[
:1  ret i1 %out2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
