library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 11
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5027_o : std_logic;
  signal n5028_o : std_logic;
  signal n5029_o : std_logic;
  signal n5030_o : std_logic;
  signal n5031_o : std_logic;
  signal n5032_o : std_logic;
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic;
  signal n5036_o : std_logic_vector (2 downto 0);
begin
  o <= n5036_o;
  -- vhdl_source/peres.vhdl:13:17
  n5027_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5028_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5029_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5030_o <= n5028_o xor n5029_o;
  -- vhdl_source/peres.vhdl:15:17
  n5031_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5032_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5033_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5034_o <= n5032_o and n5033_o;
  -- vhdl_source/peres.vhdl:15:21
  n5035_o <= n5031_o xor n5034_o;
  n5036_o <= n5027_o & n5030_o & n5035_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4145 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4153 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4156_o : std_logic;
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4161 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4169 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4172_o : std_logic;
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4177 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4180_o : std_logic;
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4185 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4193 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4201 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4209 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4217 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4225 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4233 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4241 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic;
  signal n4248_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4249 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4257 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4265 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4277 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4285 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4288_o : std_logic;
  signal n4289_o : std_logic;
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4293 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic;
  signal n4299_o : std_logic;
  signal n4300_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4301 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4309 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4317 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4325 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4333 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4341 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4344_o : std_logic;
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4349 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4357 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4365 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4373 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4381 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4389 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic_vector (1 downto 0);
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic;
  signal n4398_o : std_logic_vector (1 downto 0);
  signal n4399_o : std_logic;
  signal n4400_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4401 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4404_o : std_logic;
  signal n4405_o : std_logic;
  signal n4406_o : std_logic;
  signal n4407_o : std_logic;
  signal n4408_o : std_logic;
  signal n4409_o : std_logic_vector (1 downto 0);
  signal n4410_o : std_logic;
  signal n4411_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4412 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4415_o : std_logic;
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic_vector (1 downto 0);
  signal n4421_o : std_logic;
  signal n4422_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4423 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic;
  signal n4430_o : std_logic;
  signal n4431_o : std_logic_vector (1 downto 0);
  signal n4432_o : std_logic;
  signal n4433_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4434 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4437_o : std_logic;
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic_vector (1 downto 0);
  signal n4443_o : std_logic;
  signal n4444_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4445 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic;
  signal n4453_o : std_logic_vector (1 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4456 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4459_o : std_logic;
  signal n4460_o : std_logic;
  signal n4461_o : std_logic;
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic_vector (1 downto 0);
  signal n4465_o : std_logic;
  signal n4466_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4467 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic_vector (1 downto 0);
  signal n4476_o : std_logic;
  signal n4477_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4478 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4481_o : std_logic;
  signal n4482_o : std_logic;
  signal n4483_o : std_logic;
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic_vector (1 downto 0);
  signal n4487_o : std_logic;
  signal n4488_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4489 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic_vector (1 downto 0);
  signal n4498_o : std_logic;
  signal n4499_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4500 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic;
  signal n4507_o : std_logic;
  signal n4508_o : std_logic_vector (1 downto 0);
  signal n4509_o : std_logic;
  signal n4510_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4511 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic;
  signal n4519_o : std_logic_vector (1 downto 0);
  signal n4520_o : std_logic;
  signal n4521_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4522 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4525_o : std_logic;
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic_vector (1 downto 0);
  signal n4531_o : std_logic;
  signal n4532_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4533 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic_vector (1 downto 0);
  signal n4542_o : std_logic;
  signal n4543_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4544 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic;
  signal n4551_o : std_logic;
  signal n4552_o : std_logic_vector (1 downto 0);
  signal n4553_o : std_logic;
  signal n4554_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4555 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4558_o : std_logic;
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic_vector (1 downto 0);
  signal n4564_o : std_logic;
  signal n4565_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4566 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic;
  signal n4575_o : std_logic;
  signal n4576_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4577 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic;
  signal n4584_o : std_logic_vector (1 downto 0);
  signal n4585_o : std_logic;
  signal n4586_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4587 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4590_o : std_logic;
  signal n4591_o : std_logic;
  signal n4592_o : std_logic;
  signal n4593_o : std_logic;
  signal n4594_o : std_logic;
  signal n4595_o : std_logic_vector (1 downto 0);
  signal n4596_o : std_logic;
  signal n4597_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4598 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4601_o : std_logic;
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic_vector (1 downto 0);
  signal n4607_o : std_logic;
  signal n4608_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4609 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic;
  signal n4617_o : std_logic_vector (1 downto 0);
  signal n4618_o : std_logic;
  signal n4619_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4620 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4623_o : std_logic;
  signal n4624_o : std_logic;
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic_vector (1 downto 0);
  signal n4629_o : std_logic;
  signal n4630_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4631 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4634_o : std_logic;
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic_vector (1 downto 0);
  signal n4640_o : std_logic;
  signal n4641_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4642 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4645_o : std_logic;
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic_vector (1 downto 0);
  signal n4651_o : std_logic;
  signal n4652_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4653 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4656_o : std_logic;
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic_vector (1 downto 0);
  signal n4662_o : std_logic;
  signal n4663_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4664 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4667_o : std_logic;
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic;
  signal n4671_o : std_logic;
  signal n4672_o : std_logic_vector (1 downto 0);
  signal n4673_o : std_logic;
  signal n4674_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4675 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4678_o : std_logic;
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic_vector (1 downto 0);
  signal n4684_o : std_logic;
  signal n4685_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4686 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic_vector (1 downto 0);
  signal n4695_o : std_logic;
  signal n4696_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4697 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4700_o : std_logic;
  signal n4701_o : std_logic;
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic_vector (1 downto 0);
  signal n4706_o : std_logic;
  signal n4707_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4708 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic_vector (1 downto 0);
  signal n4717_o : std_logic;
  signal n4718_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4719 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4722_o : std_logic;
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic;
  signal n4726_o : std_logic;
  signal n4727_o : std_logic_vector (1 downto 0);
  signal n4728_o : std_logic;
  signal n4729_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4730 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4733_o : std_logic;
  signal n4734_o : std_logic;
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic_vector (1 downto 0);
  signal n4739_o : std_logic;
  signal n4740_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4741 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4744_o : std_logic;
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic_vector (1 downto 0);
  signal n4750_o : std_logic;
  signal n4751_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4752 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4755_o : std_logic;
  signal n4756_o : std_logic;
  signal n4757_o : std_logic;
  signal n4758_o : std_logic;
  signal n4759_o : std_logic_vector (1 downto 0);
  signal n4760_o : std_logic;
  signal n4761_o : std_logic;
  signal n4762_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4763 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4766_o : std_logic;
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4771 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4774_o : std_logic;
  signal n4775_o : std_logic;
  signal n4776_o : std_logic;
  signal n4777_o : std_logic;
  signal n4778_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4779 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4782_o : std_logic;
  signal n4783_o : std_logic;
  signal n4784_o : std_logic;
  signal n4785_o : std_logic;
  signal n4786_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4787 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4790_o : std_logic;
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic;
  signal n4794_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4795 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4798_o : std_logic;
  signal n4799_o : std_logic;
  signal n4800_o : std_logic;
  signal n4801_o : std_logic;
  signal n4802_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4803 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4806_o : std_logic;
  signal n4807_o : std_logic;
  signal n4808_o : std_logic;
  signal n4809_o : std_logic;
  signal n4810_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4811 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4814_o : std_logic;
  signal n4815_o : std_logic;
  signal n4816_o : std_logic;
  signal n4817_o : std_logic;
  signal n4818_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4819 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4822_o : std_logic;
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4827 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4830_o : std_logic;
  signal n4831_o : std_logic;
  signal n4832_o : std_logic;
  signal n4833_o : std_logic;
  signal n4834_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4835 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4838_o : std_logic;
  signal n4839_o : std_logic;
  signal n4840_o : std_logic;
  signal n4841_o : std_logic;
  signal n4842_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4843 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic;
  signal n4849_o : std_logic;
  signal n4850_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4851 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4854_o : std_logic;
  signal n4855_o : std_logic;
  signal n4856_o : std_logic;
  signal n4857_o : std_logic;
  signal n4858_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4859 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4862_o : std_logic;
  signal n4863_o : std_logic;
  signal n4864_o : std_logic;
  signal n4865_o : std_logic;
  signal n4866_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4867 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic;
  signal n4873_o : std_logic;
  signal n4874_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4875 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic;
  signal n4881_o : std_logic;
  signal n4882_o : std_logic;
  signal n4883_o : std_logic;
  signal n4884_o : std_logic;
  signal n4885_o : std_logic;
  signal n4886_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4887 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic;
  signal n4893_o : std_logic;
  signal n4894_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4895 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic;
  signal n4901_o : std_logic;
  signal n4902_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4903 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4906_o : std_logic;
  signal n4907_o : std_logic;
  signal n4908_o : std_logic;
  signal n4909_o : std_logic;
  signal n4910_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4911 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4914_o : std_logic;
  signal n4915_o : std_logic;
  signal n4916_o : std_logic;
  signal n4917_o : std_logic;
  signal n4918_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4919 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic;
  signal n4925_o : std_logic;
  signal n4926_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4927 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4930_o : std_logic;
  signal n4931_o : std_logic;
  signal n4932_o : std_logic;
  signal n4933_o : std_logic;
  signal n4934_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4935 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4938_o : std_logic;
  signal n4939_o : std_logic;
  signal n4940_o : std_logic;
  signal n4941_o : std_logic;
  signal n4942_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4943 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4946_o : std_logic;
  signal n4947_o : std_logic;
  signal n4948_o : std_logic;
  signal n4949_o : std_logic;
  signal n4950_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4951 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4954_o : std_logic;
  signal n4955_o : std_logic;
  signal n4956_o : std_logic;
  signal n4957_o : std_logic;
  signal n4958_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4959 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4962_o : std_logic;
  signal n4963_o : std_logic;
  signal n4964_o : std_logic;
  signal n4965_o : std_logic;
  signal n4966_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4967 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4970_o : std_logic;
  signal n4971_o : std_logic;
  signal n4972_o : std_logic;
  signal n4973_o : std_logic;
  signal n4974_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4975 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4978_o : std_logic;
  signal n4979_o : std_logic;
  signal n4980_o : std_logic;
  signal n4981_o : std_logic;
  signal n4982_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4983 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4986_o : std_logic;
  signal n4987_o : std_logic;
  signal n4988_o : std_logic;
  signal n4989_o : std_logic;
  signal n4990_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4991 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4994_o : std_logic;
  signal n4995_o : std_logic;
  signal n4996_o : std_logic;
  signal n4997_o : std_logic;
  signal n4998_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4999 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5002_o : std_logic;
  signal n5003_o : std_logic;
  signal n5004_o : std_logic;
  signal n5005_o : std_logic;
  signal n5006_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5007 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic_vector (16 downto 0);
  signal n5013_o : std_logic_vector (16 downto 0);
  signal n5014_o : std_logic_vector (16 downto 0);
  signal n5015_o : std_logic_vector (16 downto 0);
  signal n5016_o : std_logic_vector (16 downto 0);
  signal n5017_o : std_logic_vector (16 downto 0);
  signal n5018_o : std_logic_vector (16 downto 0);
  signal n5019_o : std_logic_vector (16 downto 0);
  signal n5020_o : std_logic_vector (16 downto 0);
  signal n5021_o : std_logic_vector (16 downto 0);
  signal n5022_o : std_logic_vector (16 downto 0);
  signal n5023_o : std_logic_vector (16 downto 0);
  signal n5024_o : std_logic_vector (16 downto 0);
  signal n5025_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5012_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5013_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5014_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5015_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5016_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5017_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5018_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5019_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5020_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5021_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5022_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5023_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5024_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5025_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4142_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4143_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4144_o <= n4142_o & n4143_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4145 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4144_o,
    o => gen1_n1_cnot1_j_o);
  n4148_o <= gen1_n1_cnot1_j_n4145 (1);
  n4149_o <= gen1_n1_cnot1_j_n4145 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4150_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4151_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4152_o <= n4150_o & n4151_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4153 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4152_o,
    o => gen1_n2_cnot1_j_o);
  n4156_o <= gen1_n2_cnot1_j_n4153 (1);
  n4157_o <= gen1_n2_cnot1_j_n4153 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4158_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4159_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4160_o <= n4158_o & n4159_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4161 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4160_o,
    o => gen1_n3_cnot1_j_o);
  n4164_o <= gen1_n3_cnot1_j_n4161 (1);
  n4165_o <= gen1_n3_cnot1_j_n4161 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4166_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4167_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4168_o <= n4166_o & n4167_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4169 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4168_o,
    o => gen1_n4_cnot1_j_o);
  n4172_o <= gen1_n4_cnot1_j_n4169 (1);
  n4173_o <= gen1_n4_cnot1_j_n4169 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4174_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4175_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4176_o <= n4174_o & n4175_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4177 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4176_o,
    o => gen1_n5_cnot1_j_o);
  n4180_o <= gen1_n5_cnot1_j_n4177 (1);
  n4181_o <= gen1_n5_cnot1_j_n4177 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4182_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4183_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4184_o <= n4182_o & n4183_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4185 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4184_o,
    o => gen1_n6_cnot1_j_o);
  n4188_o <= gen1_n6_cnot1_j_n4185 (1);
  n4189_o <= gen1_n6_cnot1_j_n4185 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4190_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4191_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4192_o <= n4190_o & n4191_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4193 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4192_o,
    o => gen1_n7_cnot1_j_o);
  n4196_o <= gen1_n7_cnot1_j_n4193 (1);
  n4197_o <= gen1_n7_cnot1_j_n4193 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4198_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4199_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4200_o <= n4198_o & n4199_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4201 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4200_o,
    o => gen1_n8_cnot1_j_o);
  n4204_o <= gen1_n8_cnot1_j_n4201 (1);
  n4205_o <= gen1_n8_cnot1_j_n4201 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4206_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4207_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4208_o <= n4206_o & n4207_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4209 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4208_o,
    o => gen1_n9_cnot1_j_o);
  n4212_o <= gen1_n9_cnot1_j_n4209 (1);
  n4213_o <= gen1_n9_cnot1_j_n4209 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4214_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4215_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4216_o <= n4214_o & n4215_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4217 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4216_o,
    o => gen1_n10_cnot1_j_o);
  n4220_o <= gen1_n10_cnot1_j_n4217 (1);
  n4221_o <= gen1_n10_cnot1_j_n4217 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4222_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4223_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4224_o <= n4222_o & n4223_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4225 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4224_o,
    o => gen1_n11_cnot1_j_o);
  n4228_o <= gen1_n11_cnot1_j_n4225 (1);
  n4229_o <= gen1_n11_cnot1_j_n4225 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4230_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4231_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4232_o <= n4230_o & n4231_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4233 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4232_o,
    o => gen1_n12_cnot1_j_o);
  n4236_o <= gen1_n12_cnot1_j_n4233 (1);
  n4237_o <= gen1_n12_cnot1_j_n4233 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4238_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4239_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4240_o <= n4238_o & n4239_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4241 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4240_o,
    o => gen1_n13_cnot1_j_o);
  n4244_o <= gen1_n13_cnot1_j_n4241 (1);
  n4245_o <= gen1_n13_cnot1_j_n4241 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4246_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4247_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4248_o <= n4246_o & n4247_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4249 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4248_o,
    o => gen1_n14_cnot1_j_o);
  n4252_o <= gen1_n14_cnot1_j_n4249 (1);
  n4253_o <= gen1_n14_cnot1_j_n4249 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4254_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4255_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4256_o <= n4254_o & n4255_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4257 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4256_o,
    o => gen1_n15_cnot1_j_o);
  n4260_o <= gen1_n15_cnot1_j_n4257 (1);
  n4261_o <= gen1_n15_cnot1_j_n4257 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4262_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4263_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4264_o <= n4262_o & n4263_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4265 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4264_o,
    o => gen1_n16_cnot1_j_o);
  n4268_o <= gen1_n16_cnot1_j_n4265 (1);
  n4269_o <= gen1_n16_cnot1_j_n4265 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4270_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4271_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4272_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4273_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4274_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4275_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4276_o <= n4274_o & n4275_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4277 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4276_o,
    o => gen2_n16_cnot2_j_o);
  n4280_o <= gen2_n16_cnot2_j_n4277 (1);
  n4281_o <= gen2_n16_cnot2_j_n4277 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4282_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4283_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4284_o <= n4282_o & n4283_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4285 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4284_o,
    o => gen2_n15_cnot2_j_o);
  n4288_o <= gen2_n15_cnot2_j_n4285 (1);
  n4289_o <= gen2_n15_cnot2_j_n4285 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4290_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4291_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4292_o <= n4290_o & n4291_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4293 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4292_o,
    o => gen2_n14_cnot2_j_o);
  n4296_o <= gen2_n14_cnot2_j_n4293 (1);
  n4297_o <= gen2_n14_cnot2_j_n4293 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4298_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4299_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4300_o <= n4298_o & n4299_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4301 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4300_o,
    o => gen2_n13_cnot2_j_o);
  n4304_o <= gen2_n13_cnot2_j_n4301 (1);
  n4305_o <= gen2_n13_cnot2_j_n4301 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4306_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4307_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4308_o <= n4306_o & n4307_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4309 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4308_o,
    o => gen2_n12_cnot2_j_o);
  n4312_o <= gen2_n12_cnot2_j_n4309 (1);
  n4313_o <= gen2_n12_cnot2_j_n4309 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4314_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4315_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4316_o <= n4314_o & n4315_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4317 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4316_o,
    o => gen2_n11_cnot2_j_o);
  n4320_o <= gen2_n11_cnot2_j_n4317 (1);
  n4321_o <= gen2_n11_cnot2_j_n4317 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4322_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4323_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4324_o <= n4322_o & n4323_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4325 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4324_o,
    o => gen2_n10_cnot2_j_o);
  n4328_o <= gen2_n10_cnot2_j_n4325 (1);
  n4329_o <= gen2_n10_cnot2_j_n4325 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4330_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4331_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4332_o <= n4330_o & n4331_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4333 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4332_o,
    o => gen2_n9_cnot2_j_o);
  n4336_o <= gen2_n9_cnot2_j_n4333 (1);
  n4337_o <= gen2_n9_cnot2_j_n4333 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4338_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4339_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4340_o <= n4338_o & n4339_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4341 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4340_o,
    o => gen2_n8_cnot2_j_o);
  n4344_o <= gen2_n8_cnot2_j_n4341 (1);
  n4345_o <= gen2_n8_cnot2_j_n4341 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4346_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4347_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4348_o <= n4346_o & n4347_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4349 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4348_o,
    o => gen2_n7_cnot2_j_o);
  n4352_o <= gen2_n7_cnot2_j_n4349 (1);
  n4353_o <= gen2_n7_cnot2_j_n4349 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4354_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4355_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4356_o <= n4354_o & n4355_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4357 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4356_o,
    o => gen2_n6_cnot2_j_o);
  n4360_o <= gen2_n6_cnot2_j_n4357 (1);
  n4361_o <= gen2_n6_cnot2_j_n4357 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4362_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4363_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4364_o <= n4362_o & n4363_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4365 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4364_o,
    o => gen2_n5_cnot2_j_o);
  n4368_o <= gen2_n5_cnot2_j_n4365 (1);
  n4369_o <= gen2_n5_cnot2_j_n4365 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4370_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4371_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4372_o <= n4370_o & n4371_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4373 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4372_o,
    o => gen2_n4_cnot2_j_o);
  n4376_o <= gen2_n4_cnot2_j_n4373 (1);
  n4377_o <= gen2_n4_cnot2_j_n4373 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4378_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4379_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4380_o <= n4378_o & n4379_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4381 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4380_o,
    o => gen2_n3_cnot2_j_o);
  n4384_o <= gen2_n3_cnot2_j_n4381 (1);
  n4385_o <= gen2_n3_cnot2_j_n4381 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4386_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4387_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4388_o <= n4386_o & n4387_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4389 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4388_o,
    o => gen2_n2_cnot2_j_o);
  n4392_o <= gen2_n2_cnot2_j_n4389 (1);
  n4393_o <= gen2_n2_cnot2_j_n4389 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4394_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4395_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4396_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4397_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4398_o <= n4396_o & n4397_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4399_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4400_o <= n4398_o & n4399_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4401 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4400_o,
    o => gen3_n1_ccnot3_j_o);
  n4404_o <= gen3_n1_ccnot3_j_n4401 (2);
  n4405_o <= gen3_n1_ccnot3_j_n4401 (1);
  n4406_o <= gen3_n1_ccnot3_j_n4401 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4407_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4408_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4409_o <= n4407_o & n4408_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4410_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4411_o <= n4409_o & n4410_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4412 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4411_o,
    o => gen3_n2_ccnot3_j_o);
  n4415_o <= gen3_n2_ccnot3_j_n4412 (2);
  n4416_o <= gen3_n2_ccnot3_j_n4412 (1);
  n4417_o <= gen3_n2_ccnot3_j_n4412 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4418_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4419_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4420_o <= n4418_o & n4419_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4421_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4422_o <= n4420_o & n4421_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4423 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4422_o,
    o => gen3_n3_ccnot3_j_o);
  n4426_o <= gen3_n3_ccnot3_j_n4423 (2);
  n4427_o <= gen3_n3_ccnot3_j_n4423 (1);
  n4428_o <= gen3_n3_ccnot3_j_n4423 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4429_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4430_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4431_o <= n4429_o & n4430_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4432_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4433_o <= n4431_o & n4432_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4434 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4433_o,
    o => gen3_n4_ccnot3_j_o);
  n4437_o <= gen3_n4_ccnot3_j_n4434 (2);
  n4438_o <= gen3_n4_ccnot3_j_n4434 (1);
  n4439_o <= gen3_n4_ccnot3_j_n4434 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4440_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4441_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4442_o <= n4440_o & n4441_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4443_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4444_o <= n4442_o & n4443_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4445 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4444_o,
    o => gen3_n5_ccnot3_j_o);
  n4448_o <= gen3_n5_ccnot3_j_n4445 (2);
  n4449_o <= gen3_n5_ccnot3_j_n4445 (1);
  n4450_o <= gen3_n5_ccnot3_j_n4445 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4451_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4452_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4453_o <= n4451_o & n4452_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4454_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4455_o <= n4453_o & n4454_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4456 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4455_o,
    o => gen3_n6_ccnot3_j_o);
  n4459_o <= gen3_n6_ccnot3_j_n4456 (2);
  n4460_o <= gen3_n6_ccnot3_j_n4456 (1);
  n4461_o <= gen3_n6_ccnot3_j_n4456 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4462_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4463_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4464_o <= n4462_o & n4463_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4465_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4466_o <= n4464_o & n4465_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4467 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4466_o,
    o => gen3_n7_ccnot3_j_o);
  n4470_o <= gen3_n7_ccnot3_j_n4467 (2);
  n4471_o <= gen3_n7_ccnot3_j_n4467 (1);
  n4472_o <= gen3_n7_ccnot3_j_n4467 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4473_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4474_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4475_o <= n4473_o & n4474_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4476_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4477_o <= n4475_o & n4476_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4478 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4477_o,
    o => gen3_n8_ccnot3_j_o);
  n4481_o <= gen3_n8_ccnot3_j_n4478 (2);
  n4482_o <= gen3_n8_ccnot3_j_n4478 (1);
  n4483_o <= gen3_n8_ccnot3_j_n4478 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4484_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4485_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4486_o <= n4484_o & n4485_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4487_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4488_o <= n4486_o & n4487_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4489 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4488_o,
    o => gen3_n9_ccnot3_j_o);
  n4492_o <= gen3_n9_ccnot3_j_n4489 (2);
  n4493_o <= gen3_n9_ccnot3_j_n4489 (1);
  n4494_o <= gen3_n9_ccnot3_j_n4489 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4495_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4496_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4497_o <= n4495_o & n4496_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4498_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4499_o <= n4497_o & n4498_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4500 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4499_o,
    o => gen3_n10_ccnot3_j_o);
  n4503_o <= gen3_n10_ccnot3_j_n4500 (2);
  n4504_o <= gen3_n10_ccnot3_j_n4500 (1);
  n4505_o <= gen3_n10_ccnot3_j_n4500 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4506_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4507_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4508_o <= n4506_o & n4507_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4509_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4510_o <= n4508_o & n4509_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4511 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4510_o,
    o => gen3_n11_ccnot3_j_o);
  n4514_o <= gen3_n11_ccnot3_j_n4511 (2);
  n4515_o <= gen3_n11_ccnot3_j_n4511 (1);
  n4516_o <= gen3_n11_ccnot3_j_n4511 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4517_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4518_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4519_o <= n4517_o & n4518_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4520_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4521_o <= n4519_o & n4520_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4522 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4521_o,
    o => gen3_n12_ccnot3_j_o);
  n4525_o <= gen3_n12_ccnot3_j_n4522 (2);
  n4526_o <= gen3_n12_ccnot3_j_n4522 (1);
  n4527_o <= gen3_n12_ccnot3_j_n4522 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4528_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4529_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4530_o <= n4528_o & n4529_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4531_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4532_o <= n4530_o & n4531_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4533 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4532_o,
    o => gen3_n13_ccnot3_j_o);
  n4536_o <= gen3_n13_ccnot3_j_n4533 (2);
  n4537_o <= gen3_n13_ccnot3_j_n4533 (1);
  n4538_o <= gen3_n13_ccnot3_j_n4533 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4539_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4540_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4541_o <= n4539_o & n4540_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4542_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4543_o <= n4541_o & n4542_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4544 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4543_o,
    o => gen3_n14_ccnot3_j_o);
  n4547_o <= gen3_n14_ccnot3_j_n4544 (2);
  n4548_o <= gen3_n14_ccnot3_j_n4544 (1);
  n4549_o <= gen3_n14_ccnot3_j_n4544 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4550_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4551_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4552_o <= n4550_o & n4551_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4553_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4554_o <= n4552_o & n4553_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4555 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4554_o,
    o => gen3_n15_ccnot3_j_o);
  n4558_o <= gen3_n15_ccnot3_j_n4555 (2);
  n4559_o <= gen3_n15_ccnot3_j_n4555 (1);
  n4560_o <= gen3_n15_ccnot3_j_n4555 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4561_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4562_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4563_o <= n4561_o & n4562_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4564_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4565_o <= n4563_o & n4564_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4566 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4565_o,
    o => gen3_n16_ccnot3_j_o);
  n4569_o <= gen3_n16_ccnot3_j_n4566 (2);
  n4570_o <= gen3_n16_ccnot3_j_n4566 (1);
  n4571_o <= gen3_n16_ccnot3_j_n4566 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4572_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4573_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4574_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4575_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4576_o <= n4574_o & n4575_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4577 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4576_o,
    o => cnot_4_o);
  n4580_o <= cnot_4_n4577 (1);
  n4581_o <= cnot_4_n4577 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4582_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4583_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4584_o <= n4582_o & n4583_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4585_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4586_o <= n4584_o & n4585_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4587 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4586_o,
    o => gen4_n15_peres4_j_o);
  n4590_o <= gen4_n15_peres4_j_n4587 (2);
  n4591_o <= gen4_n15_peres4_j_n4587 (1);
  n4592_o <= gen4_n15_peres4_j_n4587 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4593_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4594_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4595_o <= n4593_o & n4594_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4596_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4597_o <= n4595_o & n4596_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4598 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4597_o,
    o => gen4_n14_peres4_j_o);
  n4601_o <= gen4_n14_peres4_j_n4598 (2);
  n4602_o <= gen4_n14_peres4_j_n4598 (1);
  n4603_o <= gen4_n14_peres4_j_n4598 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4604_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4605_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4606_o <= n4604_o & n4605_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4607_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4608_o <= n4606_o & n4607_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4609 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4608_o,
    o => gen4_n13_peres4_j_o);
  n4612_o <= gen4_n13_peres4_j_n4609 (2);
  n4613_o <= gen4_n13_peres4_j_n4609 (1);
  n4614_o <= gen4_n13_peres4_j_n4609 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4615_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4616_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4617_o <= n4615_o & n4616_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4618_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4619_o <= n4617_o & n4618_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4620 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4619_o,
    o => gen4_n12_peres4_j_o);
  n4623_o <= gen4_n12_peres4_j_n4620 (2);
  n4624_o <= gen4_n12_peres4_j_n4620 (1);
  n4625_o <= gen4_n12_peres4_j_n4620 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4626_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4627_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4628_o <= n4626_o & n4627_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4629_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4630_o <= n4628_o & n4629_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4631 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4630_o,
    o => gen4_n11_peres4_j_o);
  n4634_o <= gen4_n11_peres4_j_n4631 (2);
  n4635_o <= gen4_n11_peres4_j_n4631 (1);
  n4636_o <= gen4_n11_peres4_j_n4631 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4637_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4638_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4639_o <= n4637_o & n4638_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4640_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4641_o <= n4639_o & n4640_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4642 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4641_o,
    o => gen4_n10_peres4_j_o);
  n4645_o <= gen4_n10_peres4_j_n4642 (2);
  n4646_o <= gen4_n10_peres4_j_n4642 (1);
  n4647_o <= gen4_n10_peres4_j_n4642 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4648_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4649_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4650_o <= n4648_o & n4649_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4651_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4652_o <= n4650_o & n4651_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4653 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4652_o,
    o => gen4_n9_peres4_j_o);
  n4656_o <= gen4_n9_peres4_j_n4653 (2);
  n4657_o <= gen4_n9_peres4_j_n4653 (1);
  n4658_o <= gen4_n9_peres4_j_n4653 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4659_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4660_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4661_o <= n4659_o & n4660_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4662_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4663_o <= n4661_o & n4662_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4664 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4663_o,
    o => gen4_n8_peres4_j_o);
  n4667_o <= gen4_n8_peres4_j_n4664 (2);
  n4668_o <= gen4_n8_peres4_j_n4664 (1);
  n4669_o <= gen4_n8_peres4_j_n4664 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4670_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4671_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4672_o <= n4670_o & n4671_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4673_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4674_o <= n4672_o & n4673_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4675 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4674_o,
    o => gen4_n7_peres4_j_o);
  n4678_o <= gen4_n7_peres4_j_n4675 (2);
  n4679_o <= gen4_n7_peres4_j_n4675 (1);
  n4680_o <= gen4_n7_peres4_j_n4675 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4681_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4682_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4683_o <= n4681_o & n4682_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4684_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4685_o <= n4683_o & n4684_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4686 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4685_o,
    o => gen4_n6_peres4_j_o);
  n4689_o <= gen4_n6_peres4_j_n4686 (2);
  n4690_o <= gen4_n6_peres4_j_n4686 (1);
  n4691_o <= gen4_n6_peres4_j_n4686 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4692_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4693_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4694_o <= n4692_o & n4693_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4695_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4696_o <= n4694_o & n4695_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4697 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4696_o,
    o => gen4_n5_peres4_j_o);
  n4700_o <= gen4_n5_peres4_j_n4697 (2);
  n4701_o <= gen4_n5_peres4_j_n4697 (1);
  n4702_o <= gen4_n5_peres4_j_n4697 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4703_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4704_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4705_o <= n4703_o & n4704_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4706_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4707_o <= n4705_o & n4706_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4708 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4707_o,
    o => gen4_n4_peres4_j_o);
  n4711_o <= gen4_n4_peres4_j_n4708 (2);
  n4712_o <= gen4_n4_peres4_j_n4708 (1);
  n4713_o <= gen4_n4_peres4_j_n4708 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4714_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4715_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4716_o <= n4714_o & n4715_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4717_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4718_o <= n4716_o & n4717_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4719 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4718_o,
    o => gen4_n3_peres4_j_o);
  n4722_o <= gen4_n3_peres4_j_n4719 (2);
  n4723_o <= gen4_n3_peres4_j_n4719 (1);
  n4724_o <= gen4_n3_peres4_j_n4719 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4725_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4726_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4727_o <= n4725_o & n4726_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4728_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4729_o <= n4727_o & n4728_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4730 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4729_o,
    o => gen4_n2_peres4_j_o);
  n4733_o <= gen4_n2_peres4_j_n4730 (2);
  n4734_o <= gen4_n2_peres4_j_n4730 (1);
  n4735_o <= gen4_n2_peres4_j_n4730 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4736_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4737_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4738_o <= n4736_o & n4737_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4739_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4740_o <= n4738_o & n4739_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4741 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4740_o,
    o => gen4_n1_peres4_j_o);
  n4744_o <= gen4_n1_peres4_j_n4741 (2);
  n4745_o <= gen4_n1_peres4_j_n4741 (1);
  n4746_o <= gen4_n1_peres4_j_n4741 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4747_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4748_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4749_o <= n4747_o & n4748_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4750_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4751_o <= n4749_o & n4750_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4752 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4751_o,
    o => gen4_n0_peres4_j_o);
  n4755_o <= gen4_n0_peres4_j_n4752 (2);
  n4756_o <= gen4_n0_peres4_j_n4752 (1);
  n4757_o <= gen4_n0_peres4_j_n4752 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4758_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4759_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4760_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4761_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4762_o <= n4760_o & n4761_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4763 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4762_o,
    o => gen5_n1_cnot5_j_o);
  n4766_o <= gen5_n1_cnot5_j_n4763 (1);
  n4767_o <= gen5_n1_cnot5_j_n4763 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4768_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4769_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4770_o <= n4768_o & n4769_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4771 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4770_o,
    o => gen5_n2_cnot5_j_o);
  n4774_o <= gen5_n2_cnot5_j_n4771 (1);
  n4775_o <= gen5_n2_cnot5_j_n4771 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4776_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4777_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4778_o <= n4776_o & n4777_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4779 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4778_o,
    o => gen5_n3_cnot5_j_o);
  n4782_o <= gen5_n3_cnot5_j_n4779 (1);
  n4783_o <= gen5_n3_cnot5_j_n4779 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4784_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4785_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4786_o <= n4784_o & n4785_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4787 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4786_o,
    o => gen5_n4_cnot5_j_o);
  n4790_o <= gen5_n4_cnot5_j_n4787 (1);
  n4791_o <= gen5_n4_cnot5_j_n4787 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4792_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4793_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4794_o <= n4792_o & n4793_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4795 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4794_o,
    o => gen5_n5_cnot5_j_o);
  n4798_o <= gen5_n5_cnot5_j_n4795 (1);
  n4799_o <= gen5_n5_cnot5_j_n4795 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4800_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4801_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4802_o <= n4800_o & n4801_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4803 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4802_o,
    o => gen5_n6_cnot5_j_o);
  n4806_o <= gen5_n6_cnot5_j_n4803 (1);
  n4807_o <= gen5_n6_cnot5_j_n4803 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4808_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4809_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4810_o <= n4808_o & n4809_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4811 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4810_o,
    o => gen5_n7_cnot5_j_o);
  n4814_o <= gen5_n7_cnot5_j_n4811 (1);
  n4815_o <= gen5_n7_cnot5_j_n4811 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4816_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4817_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4818_o <= n4816_o & n4817_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4819 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4818_o,
    o => gen5_n8_cnot5_j_o);
  n4822_o <= gen5_n8_cnot5_j_n4819 (1);
  n4823_o <= gen5_n8_cnot5_j_n4819 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4824_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4825_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4826_o <= n4824_o & n4825_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4827 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4826_o,
    o => gen5_n9_cnot5_j_o);
  n4830_o <= gen5_n9_cnot5_j_n4827 (1);
  n4831_o <= gen5_n9_cnot5_j_n4827 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4832_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4833_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4834_o <= n4832_o & n4833_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4835 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4834_o,
    o => gen5_n10_cnot5_j_o);
  n4838_o <= gen5_n10_cnot5_j_n4835 (1);
  n4839_o <= gen5_n10_cnot5_j_n4835 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4840_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4841_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4842_o <= n4840_o & n4841_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4843 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4842_o,
    o => gen5_n11_cnot5_j_o);
  n4846_o <= gen5_n11_cnot5_j_n4843 (1);
  n4847_o <= gen5_n11_cnot5_j_n4843 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4848_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4849_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4850_o <= n4848_o & n4849_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4851 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4850_o,
    o => gen5_n12_cnot5_j_o);
  n4854_o <= gen5_n12_cnot5_j_n4851 (1);
  n4855_o <= gen5_n12_cnot5_j_n4851 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4856_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4857_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4858_o <= n4856_o & n4857_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4859 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4858_o,
    o => gen5_n13_cnot5_j_o);
  n4862_o <= gen5_n13_cnot5_j_n4859 (1);
  n4863_o <= gen5_n13_cnot5_j_n4859 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4864_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4865_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4866_o <= n4864_o & n4865_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4867 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4866_o,
    o => gen5_n14_cnot5_j_o);
  n4870_o <= gen5_n14_cnot5_j_n4867 (1);
  n4871_o <= gen5_n14_cnot5_j_n4867 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4872_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4873_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4874_o <= n4872_o & n4873_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4875 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4874_o,
    o => gen5_n15_cnot5_j_o);
  n4878_o <= gen5_n15_cnot5_j_n4875 (1);
  n4879_o <= gen5_n15_cnot5_j_n4875 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4880_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4881_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4882_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4883_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4884_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4885_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4886_o <= n4884_o & n4885_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4887 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4886_o,
    o => gen6_n1_cnot1_j_o);
  n4890_o <= gen6_n1_cnot1_j_n4887 (1);
  n4891_o <= gen6_n1_cnot1_j_n4887 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4892_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4893_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4894_o <= n4892_o & n4893_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4895 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4894_o,
    o => gen6_n2_cnot1_j_o);
  n4898_o <= gen6_n2_cnot1_j_n4895 (1);
  n4899_o <= gen6_n2_cnot1_j_n4895 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4900_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4901_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4902_o <= n4900_o & n4901_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4903 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4902_o,
    o => gen6_n3_cnot1_j_o);
  n4906_o <= gen6_n3_cnot1_j_n4903 (1);
  n4907_o <= gen6_n3_cnot1_j_n4903 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4908_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4909_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4910_o <= n4908_o & n4909_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4911 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4910_o,
    o => gen6_n4_cnot1_j_o);
  n4914_o <= gen6_n4_cnot1_j_n4911 (1);
  n4915_o <= gen6_n4_cnot1_j_n4911 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4916_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4917_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4918_o <= n4916_o & n4917_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4919 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4918_o,
    o => gen6_n5_cnot1_j_o);
  n4922_o <= gen6_n5_cnot1_j_n4919 (1);
  n4923_o <= gen6_n5_cnot1_j_n4919 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4924_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4925_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4926_o <= n4924_o & n4925_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4927 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4926_o,
    o => gen6_n6_cnot1_j_o);
  n4930_o <= gen6_n6_cnot1_j_n4927 (1);
  n4931_o <= gen6_n6_cnot1_j_n4927 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4932_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4933_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4934_o <= n4932_o & n4933_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4935 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4934_o,
    o => gen6_n7_cnot1_j_o);
  n4938_o <= gen6_n7_cnot1_j_n4935 (1);
  n4939_o <= gen6_n7_cnot1_j_n4935 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4940_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4941_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4942_o <= n4940_o & n4941_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4943 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4942_o,
    o => gen6_n8_cnot1_j_o);
  n4946_o <= gen6_n8_cnot1_j_n4943 (1);
  n4947_o <= gen6_n8_cnot1_j_n4943 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4948_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4949_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4950_o <= n4948_o & n4949_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4951 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4950_o,
    o => gen6_n9_cnot1_j_o);
  n4954_o <= gen6_n9_cnot1_j_n4951 (1);
  n4955_o <= gen6_n9_cnot1_j_n4951 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4956_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4957_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4958_o <= n4956_o & n4957_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4959 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4958_o,
    o => gen6_n10_cnot1_j_o);
  n4962_o <= gen6_n10_cnot1_j_n4959 (1);
  n4963_o <= gen6_n10_cnot1_j_n4959 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4964_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4965_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4966_o <= n4964_o & n4965_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4967 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4966_o,
    o => gen6_n11_cnot1_j_o);
  n4970_o <= gen6_n11_cnot1_j_n4967 (1);
  n4971_o <= gen6_n11_cnot1_j_n4967 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4972_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4973_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4974_o <= n4972_o & n4973_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4975 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4974_o,
    o => gen6_n12_cnot1_j_o);
  n4978_o <= gen6_n12_cnot1_j_n4975 (1);
  n4979_o <= gen6_n12_cnot1_j_n4975 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4980_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4981_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4982_o <= n4980_o & n4981_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4983 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4982_o,
    o => gen6_n13_cnot1_j_o);
  n4986_o <= gen6_n13_cnot1_j_n4983 (1);
  n4987_o <= gen6_n13_cnot1_j_n4983 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4988_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4989_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4990_o <= n4988_o & n4989_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4991 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4990_o,
    o => gen6_n14_cnot1_j_o);
  n4994_o <= gen6_n14_cnot1_j_n4991 (1);
  n4995_o <= gen6_n14_cnot1_j_n4991 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4996_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4997_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4998_o <= n4996_o & n4997_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4999 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4998_o,
    o => gen6_n15_cnot1_j_o);
  n5002_o <= gen6_n15_cnot1_j_n4999 (1);
  n5003_o <= gen6_n15_cnot1_j_n4999 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5004_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5005_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5006_o <= n5004_o & n5005_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5007 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5006_o,
    o => gen6_n16_cnot1_j_o);
  n5010_o <= gen6_n16_cnot1_j_n5007 (1);
  n5011_o <= gen6_n16_cnot1_j_n5007 (0);
  n5012_o <= n4268_o & n4260_o & n4252_o & n4244_o & n4236_o & n4228_o & n4220_o & n4212_o & n4204_o & n4196_o & n4188_o & n4180_o & n4172_o & n4164_o & n4156_o & n4148_o & n4270_o;
  n5013_o <= n4269_o & n4261_o & n4253_o & n4245_o & n4237_o & n4229_o & n4221_o & n4213_o & n4205_o & n4197_o & n4189_o & n4181_o & n4173_o & n4165_o & n4157_o & n4149_o & n4271_o;
  n5014_o <= n4273_o & n4280_o & n4288_o & n4296_o & n4304_o & n4312_o & n4320_o & n4328_o & n4336_o & n4344_o & n4352_o & n4360_o & n4368_o & n4376_o & n4384_o & n4392_o & n4272_o;
  n5015_o <= n4281_o & n4289_o & n4297_o & n4305_o & n4313_o & n4321_o & n4329_o & n4337_o & n4345_o & n4353_o & n4361_o & n4369_o & n4377_o & n4385_o & n4393_o & n4394_o;
  n5016_o <= n4571_o & n4560_o & n4549_o & n4538_o & n4527_o & n4516_o & n4505_o & n4494_o & n4483_o & n4472_o & n4461_o & n4450_o & n4439_o & n4428_o & n4417_o & n4406_o & n4395_o;
  n5017_o <= n4572_o & n4570_o & n4559_o & n4548_o & n4537_o & n4526_o & n4515_o & n4504_o & n4493_o & n4482_o & n4471_o & n4460_o & n4449_o & n4438_o & n4427_o & n4416_o & n4405_o;
  n5018_o <= n4573_o & n4569_o & n4558_o & n4547_o & n4536_o & n4525_o & n4514_o & n4503_o & n4492_o & n4481_o & n4470_o & n4459_o & n4448_o & n4437_o & n4426_o & n4415_o & n4404_o;
  n5019_o <= n4580_o & n4590_o & n4601_o & n4612_o & n4623_o & n4634_o & n4645_o & n4656_o & n4667_o & n4678_o & n4689_o & n4700_o & n4711_o & n4722_o & n4733_o & n4744_o & n4755_o;
  n5020_o <= n4592_o & n4603_o & n4614_o & n4625_o & n4636_o & n4647_o & n4658_o & n4669_o & n4680_o & n4691_o & n4702_o & n4713_o & n4724_o & n4735_o & n4746_o & n4757_o & n4758_o;
  n5021_o <= n4581_o & n4591_o & n4602_o & n4613_o & n4624_o & n4635_o & n4646_o & n4657_o & n4668_o & n4679_o & n4690_o & n4701_o & n4712_o & n4723_o & n4734_o & n4745_o & n4756_o;
  n5022_o <= n4879_o & n4871_o & n4863_o & n4855_o & n4847_o & n4839_o & n4831_o & n4823_o & n4815_o & n4807_o & n4799_o & n4791_o & n4783_o & n4775_o & n4767_o & n4759_o;
  n5023_o <= n4881_o & n4878_o & n4870_o & n4862_o & n4854_o & n4846_o & n4838_o & n4830_o & n4822_o & n4814_o & n4806_o & n4798_o & n4790_o & n4782_o & n4774_o & n4766_o & n4880_o;
  n5024_o <= n5010_o & n5002_o & n4994_o & n4986_o & n4978_o & n4970_o & n4962_o & n4954_o & n4946_o & n4938_o & n4930_o & n4922_o & n4914_o & n4906_o & n4898_o & n4890_o & n4882_o;
  n5025_o <= n5011_o & n5003_o & n4995_o & n4987_o & n4979_o & n4971_o & n4963_o & n4955_o & n4947_o & n4939_o & n4931_o & n4923_o & n4915_o & n4907_o & n4899_o & n4891_o & n4883_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4133_o : std_logic_vector (1 downto 0);
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic_vector (2 downto 0);
begin
  o <= n4139_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4133_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4134_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4135_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4136_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4137_o <= n4135_o and n4136_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4138_o <= n4134_o xor n4137_o;
  n4139_o <= n4133_o & n4138_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_10 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_10;

architecture rtl of angle_lookup_15_10 is
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic;
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic_vector (14 downto 0);
begin
  o <= n4131_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4114_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4115_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4116_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4117_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4118_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4119_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4120_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4121_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4122_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4123_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4124_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4125_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4126_o <= not n4125_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4127_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4128_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4129_o <= not n4128_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4130_o <= i (0);
  n4131_o <= n4114_o & n4115_o & n4116_o & n4117_o & n4118_o & n4119_o & n4120_o & n4121_o & n4122_o & n4123_o & n4124_o & n4126_o & n4127_o & n4129_o & n4130_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4033 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4041 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4049 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4057 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4065 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4073 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4081 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4084_o : std_logic;
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4089 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4092_o : std_logic;
  signal n4093_o : std_logic;
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4097 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4100_o : std_logic;
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4105 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic_vector (9 downto 0);
  signal n4112_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4110_o;
  o <= n4111_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4112_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4030_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4031_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4032_o <= n4030_o & n4031_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4033 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4032_o,
    o => gen1_n0_cnot0_o);
  n4036_o <= gen1_n0_cnot0_n4033 (1);
  n4037_o <= gen1_n0_cnot0_n4033 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4038_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4039_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4040_o <= n4038_o & n4039_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4041 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4040_o,
    o => gen1_n1_cnot0_o);
  n4044_o <= gen1_n1_cnot0_n4041 (1);
  n4045_o <= gen1_n1_cnot0_n4041 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4046_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4047_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4048_o <= n4046_o & n4047_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4049 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4048_o,
    o => gen1_n2_cnot0_o);
  n4052_o <= gen1_n2_cnot0_n4049 (1);
  n4053_o <= gen1_n2_cnot0_n4049 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4054_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4055_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4056_o <= n4054_o & n4055_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4057 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4056_o,
    o => gen1_n3_cnot0_o);
  n4060_o <= gen1_n3_cnot0_n4057 (1);
  n4061_o <= gen1_n3_cnot0_n4057 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4062_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4063_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4064_o <= n4062_o & n4063_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4065 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4064_o,
    o => gen1_n4_cnot0_o);
  n4068_o <= gen1_n4_cnot0_n4065 (1);
  n4069_o <= gen1_n4_cnot0_n4065 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4070_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4071_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4072_o <= n4070_o & n4071_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4073 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4072_o,
    o => gen1_n5_cnot0_o);
  n4076_o <= gen1_n5_cnot0_n4073 (1);
  n4077_o <= gen1_n5_cnot0_n4073 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4078_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4079_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4080_o <= n4078_o & n4079_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4081 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4080_o,
    o => gen1_n6_cnot0_o);
  n4084_o <= gen1_n6_cnot0_n4081 (1);
  n4085_o <= gen1_n6_cnot0_n4081 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4086_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4087_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4088_o <= n4086_o & n4087_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4089 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4088_o,
    o => gen1_n7_cnot0_o);
  n4092_o <= gen1_n7_cnot0_n4089 (1);
  n4093_o <= gen1_n7_cnot0_n4089 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4094_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4095_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4096_o <= n4094_o & n4095_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4097 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4096_o,
    o => gen1_n8_cnot0_o);
  n4100_o <= gen1_n8_cnot0_n4097 (1);
  n4101_o <= gen1_n8_cnot0_n4097 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4102_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4103_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4104_o <= n4102_o & n4103_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4105 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4104_o,
    o => gen1_n9_cnot0_o);
  n4108_o <= gen1_n9_cnot0_n4105 (1);
  n4109_o <= gen1_n9_cnot0_n4105 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4110_o <= ctrl_prop (10);
  n4111_o <= n4109_o & n4101_o & n4093_o & n4085_o & n4077_o & n4069_o & n4061_o & n4053_o & n4045_o & n4037_o;
  n4112_o <= n4108_o & n4100_o & n4092_o & n4084_o & n4076_o & n4068_o & n4060_o & n4052_o & n4044_o & n4036_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_9 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_9;

architecture rtl of angle_lookup_15_9 is
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic_vector (14 downto 0);
begin
  o <= n4027_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4010_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4011_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4012_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4013_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4014_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4015_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4016_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4017_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4018_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4019_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4020_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4021_o <= not n4020_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4022_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4023_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4024_o <= not n4023_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4025_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4026_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n4027_o <= n4010_o & n4011_o & n4012_o & n4013_o & n4014_o & n4015_o & n4016_o & n4017_o & n4018_o & n4019_o & n4021_o & n4022_o & n4024_o & n4025_o & n4026_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3937 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3945 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3953 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3961 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3969 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3977 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3985 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3993 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4001 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic_vector (8 downto 0);
  signal n4008_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4006_o;
  o <= n4007_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4008_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3934_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3935_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3936_o <= n3934_o & n3935_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3937 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3936_o,
    o => gen1_n0_cnot0_o);
  n3940_o <= gen1_n0_cnot0_n3937 (1);
  n3941_o <= gen1_n0_cnot0_n3937 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3942_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3943_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3944_o <= n3942_o & n3943_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3945 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3944_o,
    o => gen1_n1_cnot0_o);
  n3948_o <= gen1_n1_cnot0_n3945 (1);
  n3949_o <= gen1_n1_cnot0_n3945 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3950_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3951_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3952_o <= n3950_o & n3951_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3953 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3952_o,
    o => gen1_n2_cnot0_o);
  n3956_o <= gen1_n2_cnot0_n3953 (1);
  n3957_o <= gen1_n2_cnot0_n3953 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3958_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3959_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3960_o <= n3958_o & n3959_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3961 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3960_o,
    o => gen1_n3_cnot0_o);
  n3964_o <= gen1_n3_cnot0_n3961 (1);
  n3965_o <= gen1_n3_cnot0_n3961 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3966_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3967_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3968_o <= n3966_o & n3967_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3969 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3968_o,
    o => gen1_n4_cnot0_o);
  n3972_o <= gen1_n4_cnot0_n3969 (1);
  n3973_o <= gen1_n4_cnot0_n3969 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3974_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3975_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3976_o <= n3974_o & n3975_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3977 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3976_o,
    o => gen1_n5_cnot0_o);
  n3980_o <= gen1_n5_cnot0_n3977 (1);
  n3981_o <= gen1_n5_cnot0_n3977 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3982_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3983_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3984_o <= n3982_o & n3983_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3985 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3984_o,
    o => gen1_n6_cnot0_o);
  n3988_o <= gen1_n6_cnot0_n3985 (1);
  n3989_o <= gen1_n6_cnot0_n3985 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3990_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3991_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3992_o <= n3990_o & n3991_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3993 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3992_o,
    o => gen1_n7_cnot0_o);
  n3996_o <= gen1_n7_cnot0_n3993 (1);
  n3997_o <= gen1_n7_cnot0_n3993 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3998_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3999_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4000_o <= n3998_o & n3999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4001 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4000_o,
    o => gen1_n8_cnot0_o);
  n4004_o <= gen1_n8_cnot0_n4001 (1);
  n4005_o <= gen1_n8_cnot0_n4001 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4006_o <= ctrl_prop (9);
  n4007_o <= n4005_o & n3997_o & n3989_o & n3981_o & n3973_o & n3965_o & n3957_o & n3949_o & n3941_o;
  n4008_o <= n4004_o & n3996_o & n3988_o & n3980_o & n3972_o & n3964_o & n3956_o & n3948_o & n3940_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_8 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_8;

architecture rtl of angle_lookup_15_8 is
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic_vector (14 downto 0);
begin
  o <= n3931_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3914_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3915_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3916_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3917_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3918_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3919_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3920_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3921_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3922_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3923_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3924_o <= not n3923_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3925_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3926_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3927_o <= not n3926_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3928_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3929_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3930_o <= i (0);
  n3931_o <= n3914_o & n3915_o & n3916_o & n3917_o & n3918_o & n3919_o & n3920_o & n3921_o & n3922_o & n3924_o & n3925_o & n3927_o & n3928_o & n3929_o & n3930_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3849 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3857 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3865 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3873 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3881 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3889 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3897 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3905 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic_vector (7 downto 0);
  signal n3912_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3910_o;
  o <= n3911_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3912_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3846_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3847_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3848_o <= n3846_o & n3847_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3849 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3848_o,
    o => gen1_n0_cnot0_o);
  n3852_o <= gen1_n0_cnot0_n3849 (1);
  n3853_o <= gen1_n0_cnot0_n3849 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3854_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3855_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3856_o <= n3854_o & n3855_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3857 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3856_o,
    o => gen1_n1_cnot0_o);
  n3860_o <= gen1_n1_cnot0_n3857 (1);
  n3861_o <= gen1_n1_cnot0_n3857 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3862_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3863_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3864_o <= n3862_o & n3863_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3865 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3864_o,
    o => gen1_n2_cnot0_o);
  n3868_o <= gen1_n2_cnot0_n3865 (1);
  n3869_o <= gen1_n2_cnot0_n3865 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3870_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3871_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3872_o <= n3870_o & n3871_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3873 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3872_o,
    o => gen1_n3_cnot0_o);
  n3876_o <= gen1_n3_cnot0_n3873 (1);
  n3877_o <= gen1_n3_cnot0_n3873 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3878_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3879_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3880_o <= n3878_o & n3879_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3881 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3880_o,
    o => gen1_n4_cnot0_o);
  n3884_o <= gen1_n4_cnot0_n3881 (1);
  n3885_o <= gen1_n4_cnot0_n3881 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3886_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3887_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3888_o <= n3886_o & n3887_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3889 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3888_o,
    o => gen1_n5_cnot0_o);
  n3892_o <= gen1_n5_cnot0_n3889 (1);
  n3893_o <= gen1_n5_cnot0_n3889 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3894_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3895_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3896_o <= n3894_o & n3895_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3897 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3896_o,
    o => gen1_n6_cnot0_o);
  n3900_o <= gen1_n6_cnot0_n3897 (1);
  n3901_o <= gen1_n6_cnot0_n3897 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3902_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3903_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3904_o <= n3902_o & n3903_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3905 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3904_o,
    o => gen1_n7_cnot0_o);
  n3908_o <= gen1_n7_cnot0_n3905 (1);
  n3909_o <= gen1_n7_cnot0_n3905 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3910_o <= ctrl_prop (8);
  n3911_o <= n3909_o & n3901_o & n3893_o & n3885_o & n3877_o & n3869_o & n3861_o & n3853_o;
  n3912_o <= n3908_o & n3900_o & n3892_o & n3884_o & n3876_o & n3868_o & n3860_o & n3852_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic_vector (14 downto 0);
begin
  o <= n3843_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3825_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3826_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3827_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3828_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3829_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3830_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3831_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3832_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3833_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3834_o <= not n3833_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3835_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3836_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3837_o <= not n3836_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3838_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3839_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3840_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3841_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3842_o <= not n3841_o;
  n3843_o <= n3825_o & n3826_o & n3827_o & n3828_o & n3829_o & n3830_o & n3831_o & n3832_o & n3834_o & n3835_o & n3837_o & n3838_o & n3839_o & n3840_o & n3842_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3768 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3776 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3784 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic;
  signal n3791_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3792 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic;
  signal n3798_o : std_logic;
  signal n3799_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3800 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3808 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3816 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic_vector (6 downto 0);
  signal n3823_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3821_o;
  o <= n3822_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3823_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3765_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3766_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3767_o <= n3765_o & n3766_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3768 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3767_o,
    o => gen1_n0_cnot0_o);
  n3771_o <= gen1_n0_cnot0_n3768 (1);
  n3772_o <= gen1_n0_cnot0_n3768 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3773_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3774_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3775_o <= n3773_o & n3774_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3776 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3775_o,
    o => gen1_n1_cnot0_o);
  n3779_o <= gen1_n1_cnot0_n3776 (1);
  n3780_o <= gen1_n1_cnot0_n3776 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3781_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3782_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3783_o <= n3781_o & n3782_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3784 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3783_o,
    o => gen1_n2_cnot0_o);
  n3787_o <= gen1_n2_cnot0_n3784 (1);
  n3788_o <= gen1_n2_cnot0_n3784 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3789_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3790_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3791_o <= n3789_o & n3790_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3792 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3791_o,
    o => gen1_n3_cnot0_o);
  n3795_o <= gen1_n3_cnot0_n3792 (1);
  n3796_o <= gen1_n3_cnot0_n3792 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3797_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3798_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3799_o <= n3797_o & n3798_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3800 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3799_o,
    o => gen1_n4_cnot0_o);
  n3803_o <= gen1_n4_cnot0_n3800 (1);
  n3804_o <= gen1_n4_cnot0_n3800 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3805_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3806_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3807_o <= n3805_o & n3806_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3808 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3807_o,
    o => gen1_n5_cnot0_o);
  n3811_o <= gen1_n5_cnot0_n3808 (1);
  n3812_o <= gen1_n5_cnot0_n3808 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3813_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3814_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3815_o <= n3813_o & n3814_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3816 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3815_o,
    o => gen1_n6_cnot0_o);
  n3819_o <= gen1_n6_cnot0_n3816 (1);
  n3820_o <= gen1_n6_cnot0_n3816 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3821_o <= ctrl_prop (7);
  n3822_o <= n3820_o & n3812_o & n3804_o & n3796_o & n3788_o & n3780_o & n3772_o;
  n3823_o <= n3819_o & n3811_o & n3803_o & n3795_o & n3787_o & n3779_o & n3771_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic_vector (14 downto 0);
begin
  o <= n3762_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3744_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3745_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3746_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3747_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3748_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3749_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3750_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3751_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3752_o <= not n3751_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3753_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3754_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3755_o <= not n3754_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3756_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3757_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3758_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3759_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3760_o <= not n3759_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3761_o <= i (0);
  n3762_o <= n3744_o & n3745_o & n3746_o & n3747_o & n3748_o & n3749_o & n3750_o & n3752_o & n3753_o & n3755_o & n3756_o & n3757_o & n3758_o & n3760_o & n3761_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3695 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3703 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3711 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3719 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3727 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3735 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic_vector (5 downto 0);
  signal n3742_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3740_o;
  o <= n3741_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3742_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3692_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3693_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3694_o <= n3692_o & n3693_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3695 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3694_o,
    o => gen1_n0_cnot0_o);
  n3698_o <= gen1_n0_cnot0_n3695 (1);
  n3699_o <= gen1_n0_cnot0_n3695 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3700_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3701_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3702_o <= n3700_o & n3701_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3703 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3702_o,
    o => gen1_n1_cnot0_o);
  n3706_o <= gen1_n1_cnot0_n3703 (1);
  n3707_o <= gen1_n1_cnot0_n3703 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3708_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3709_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3710_o <= n3708_o & n3709_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3711 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3710_o,
    o => gen1_n2_cnot0_o);
  n3714_o <= gen1_n2_cnot0_n3711 (1);
  n3715_o <= gen1_n2_cnot0_n3711 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3716_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3717_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3718_o <= n3716_o & n3717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3719 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3718_o,
    o => gen1_n3_cnot0_o);
  n3722_o <= gen1_n3_cnot0_n3719 (1);
  n3723_o <= gen1_n3_cnot0_n3719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3724_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3725_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3726_o <= n3724_o & n3725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3727 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3726_o,
    o => gen1_n4_cnot0_o);
  n3730_o <= gen1_n4_cnot0_n3727 (1);
  n3731_o <= gen1_n4_cnot0_n3727 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3732_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3733_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3734_o <= n3732_o & n3733_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3735 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3734_o,
    o => gen1_n5_cnot0_o);
  n3738_o <= gen1_n5_cnot0_n3735 (1);
  n3739_o <= gen1_n5_cnot0_n3735 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3740_o <= ctrl_prop (6);
  n3741_o <= n3739_o & n3731_o & n3723_o & n3715_o & n3707_o & n3699_o;
  n3742_o <= n3738_o & n3730_o & n3722_o & n3714_o & n3706_o & n3698_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic_vector (14 downto 0);
begin
  o <= n3689_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3670_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3671_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3672_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3673_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3674_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3675_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3676_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3677_o <= not n3676_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3678_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3679_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3680_o <= not n3679_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3681_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3682_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3683_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3684_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3685_o <= not n3684_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3686_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3687_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3688_o <= not n3687_o;
  n3689_o <= n3670_o & n3671_o & n3672_o & n3673_o & n3674_o & n3675_o & n3677_o & n3678_o & n3680_o & n3681_o & n3682_o & n3683_o & n3685_o & n3686_o & n3688_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3629 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3637 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3645 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3653 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3661 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (4 downto 0);
  signal n3668_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3666_o;
  o <= n3667_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3668_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3626_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3627_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3628_o <= n3626_o & n3627_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3629 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3628_o,
    o => gen1_n0_cnot0_o);
  n3632_o <= gen1_n0_cnot0_n3629 (1);
  n3633_o <= gen1_n0_cnot0_n3629 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3634_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3635_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3636_o <= n3634_o & n3635_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3637 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3636_o,
    o => gen1_n1_cnot0_o);
  n3640_o <= gen1_n1_cnot0_n3637 (1);
  n3641_o <= gen1_n1_cnot0_n3637 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3642_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3643_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3644_o <= n3642_o & n3643_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3645 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3644_o,
    o => gen1_n2_cnot0_o);
  n3648_o <= gen1_n2_cnot0_n3645 (1);
  n3649_o <= gen1_n2_cnot0_n3645 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3650_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3651_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3652_o <= n3650_o & n3651_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3653 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3652_o,
    o => gen1_n3_cnot0_o);
  n3656_o <= gen1_n3_cnot0_n3653 (1);
  n3657_o <= gen1_n3_cnot0_n3653 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3658_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3659_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3660_o <= n3658_o & n3659_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3661 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3660_o,
    o => gen1_n4_cnot0_o);
  n3664_o <= gen1_n4_cnot0_n3661 (1);
  n3665_o <= gen1_n4_cnot0_n3661 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3666_o <= ctrl_prop (5);
  n3667_o <= n3665_o & n3657_o & n3649_o & n3641_o & n3633_o;
  n3668_o <= n3664_o & n3656_o & n3648_o & n3640_o & n3632_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic_vector (14 downto 0);
begin
  o <= n3623_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3603_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3604_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3605_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3606_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3607_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3608_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3609_o <= not n3608_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3610_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3611_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3612_o <= not n3611_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3613_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3614_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3615_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3616_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3617_o <= not n3616_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3618_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3619_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3620_o <= not n3619_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3621_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3622_o <= not n3621_o;
  n3623_o <= n3603_o & n3604_o & n3605_o & n3606_o & n3607_o & n3609_o & n3610_o & n3612_o & n3613_o & n3614_o & n3615_o & n3617_o & n3618_o & n3620_o & n3622_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3570 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3578 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3586 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3594 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic_vector (3 downto 0);
  signal n3601_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3599_o;
  o <= n3600_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3601_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3567_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3568_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3569_o <= n3567_o & n3568_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3570 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3569_o,
    o => gen1_n0_cnot0_o);
  n3573_o <= gen1_n0_cnot0_n3570 (1);
  n3574_o <= gen1_n0_cnot0_n3570 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3575_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3576_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3577_o <= n3575_o & n3576_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3578 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3577_o,
    o => gen1_n1_cnot0_o);
  n3581_o <= gen1_n1_cnot0_n3578 (1);
  n3582_o <= gen1_n1_cnot0_n3578 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3583_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3584_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3585_o <= n3583_o & n3584_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3586 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3585_o,
    o => gen1_n2_cnot0_o);
  n3589_o <= gen1_n2_cnot0_n3586 (1);
  n3590_o <= gen1_n2_cnot0_n3586 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3591_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3592_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3593_o <= n3591_o & n3592_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3594 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3593_o,
    o => gen1_n3_cnot0_o);
  n3597_o <= gen1_n3_cnot0_n3594 (1);
  n3598_o <= gen1_n3_cnot0_n3594 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3599_o <= ctrl_prop (4);
  n3600_o <= n3598_o & n3590_o & n3582_o & n3574_o;
  n3601_o <= n3597_o & n3589_o & n3581_o & n3573_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic_vector (14 downto 0);
begin
  o <= n3564_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3545_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3546_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3547_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3548_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3549_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3550_o <= not n3549_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3551_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3552_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3553_o <= not n3552_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3554_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3555_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3556_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3557_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3558_o <= not n3557_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3559_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3560_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3561_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3562_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3563_o <= not n3562_o;
  n3564_o <= n3545_o & n3546_o & n3547_o & n3548_o & n3550_o & n3551_o & n3553_o & n3554_o & n3555_o & n3556_o & n3558_o & n3559_o & n3560_o & n3561_o & n3563_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3520 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3528 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3531_o : std_logic;
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3536 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic_vector (2 downto 0);
  signal n3543_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3541_o;
  o <= n3542_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3543_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3517_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3518_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3519_o <= n3517_o & n3518_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3520 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3519_o,
    o => gen1_n0_cnot0_o);
  n3523_o <= gen1_n0_cnot0_n3520 (1);
  n3524_o <= gen1_n0_cnot0_n3520 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3525_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3526_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3527_o <= n3525_o & n3526_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3528 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3527_o,
    o => gen1_n1_cnot0_o);
  n3531_o <= gen1_n1_cnot0_n3528 (1);
  n3532_o <= gen1_n1_cnot0_n3528 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3533_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3534_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3535_o <= n3533_o & n3534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3536 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3535_o,
    o => gen1_n2_cnot0_o);
  n3539_o <= gen1_n2_cnot0_n3536 (1);
  n3540_o <= gen1_n2_cnot0_n3536 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3541_o <= ctrl_prop (3);
  n3542_o <= n3540_o & n3532_o & n3524_o;
  n3543_o <= n3539_o & n3531_o & n3523_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic_vector (14 downto 0);
begin
  o <= n3514_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3490_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3491_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3492_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3493_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3494_o <= not n3493_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3495_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3496_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3497_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3498_o <= not n3497_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3499_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3500_o <= not n3499_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3501_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3502_o <= not n3501_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3503_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3504_o <= not n3503_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3505_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3506_o <= not n3505_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3507_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3508_o <= not n3507_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3509_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3510_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3511_o <= not n3510_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3512_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3513_o <= not n3512_o;
  n3514_o <= n3490_o & n3491_o & n3492_o & n3494_o & n3495_o & n3496_o & n3498_o & n3500_o & n3502_o & n3504_o & n3506_o & n3508_o & n3509_o & n3511_o & n3513_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3473 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3481 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic_vector (1 downto 0);
  signal n3488_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3486_o;
  o <= n3487_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3488_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3470_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3471_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3472_o <= n3470_o & n3471_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3473 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3472_o,
    o => gen1_n0_cnot0_o);
  n3476_o <= gen1_n0_cnot0_n3473 (1);
  n3477_o <= gen1_n0_cnot0_n3473 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3478_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3479_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3480_o <= n3478_o & n3479_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3481 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3480_o,
    o => gen1_n1_cnot0_o);
  n3484_o <= gen1_n1_cnot0_n3481 (1);
  n3485_o <= gen1_n1_cnot0_n3481 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3486_o <= ctrl_prop (2);
  n3487_o <= n3485_o & n3477_o;
  n3488_o <= n3484_o & n3476_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic_vector (14 downto 0);
begin
  o <= n3467_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3446_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3447_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3448_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3449_o <= not n3448_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3450_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3451_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3452_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3453_o <= not n3452_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3454_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3455_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3456_o <= not n3455_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3457_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3458_o <= not n3457_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3459_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3460_o <= not n3459_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3461_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3462_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3463_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3464_o <= not n3463_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3465_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3466_o <= i (0);
  n3467_o <= n3446_o & n3447_o & n3449_o & n3450_o & n3451_o & n3453_o & n3454_o & n3456_o & n3458_o & n3460_o & n3461_o & n3462_o & n3464_o & n3465_o & n3466_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3436_o : std_logic;
  signal n3437_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3438 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3443_o;
  o <= n3442_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3444_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3436_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3437_o <= n3436_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3438 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3437_o,
    o => gen1_n0_cnot0_o);
  n3441_o <= gen1_n0_cnot0_n3438 (1);
  n3442_o <= gen1_n0_cnot0_n3438 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3443_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3444_o <= n3441_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (14 downto 0);
begin
  o <= n3433_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3417_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3418_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3419_o <= not n3418_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3420_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3421_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3422_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3423_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3424_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3425_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3426_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3427_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3428_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3429_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3430_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3431_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3432_o <= i (0);
  n3433_o <= n3417_o & n3419_o & n3420_o & n3421_o & n3422_o & n3423_o & n3424_o & n3425_o & n3426_o & n3427_o & n3428_o & n3429_o & n3430_o & n3431_o & n3432_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3296 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3304 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3312 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3320 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3328 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3336 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3344 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3352 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3360 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3368 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3376 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3384 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3392 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3400 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3408 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic_vector (14 downto 0);
  signal n3415_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3413_o;
  o <= n3414_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3415_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3293_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3294_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3295_o <= n3293_o & n3294_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3296 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3295_o,
    o => gen1_n0_cnot0_o);
  n3299_o <= gen1_n0_cnot0_n3296 (1);
  n3300_o <= gen1_n0_cnot0_n3296 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3301_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3302_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3303_o <= n3301_o & n3302_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3304 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3303_o,
    o => gen1_n1_cnot0_o);
  n3307_o <= gen1_n1_cnot0_n3304 (1);
  n3308_o <= gen1_n1_cnot0_n3304 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3309_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3310_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3311_o <= n3309_o & n3310_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3312 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3311_o,
    o => gen1_n2_cnot0_o);
  n3315_o <= gen1_n2_cnot0_n3312 (1);
  n3316_o <= gen1_n2_cnot0_n3312 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3317_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3318_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3319_o <= n3317_o & n3318_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3320 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3319_o,
    o => gen1_n3_cnot0_o);
  n3323_o <= gen1_n3_cnot0_n3320 (1);
  n3324_o <= gen1_n3_cnot0_n3320 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3325_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3326_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3327_o <= n3325_o & n3326_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3328 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3327_o,
    o => gen1_n4_cnot0_o);
  n3331_o <= gen1_n4_cnot0_n3328 (1);
  n3332_o <= gen1_n4_cnot0_n3328 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3333_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3334_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3335_o <= n3333_o & n3334_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3336 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3335_o,
    o => gen1_n5_cnot0_o);
  n3339_o <= gen1_n5_cnot0_n3336 (1);
  n3340_o <= gen1_n5_cnot0_n3336 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3341_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3342_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3343_o <= n3341_o & n3342_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3344 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3343_o,
    o => gen1_n6_cnot0_o);
  n3347_o <= gen1_n6_cnot0_n3344 (1);
  n3348_o <= gen1_n6_cnot0_n3344 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3349_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3350_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3351_o <= n3349_o & n3350_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3352 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3351_o,
    o => gen1_n7_cnot0_o);
  n3355_o <= gen1_n7_cnot0_n3352 (1);
  n3356_o <= gen1_n7_cnot0_n3352 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3357_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3358_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3359_o <= n3357_o & n3358_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3360 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3359_o,
    o => gen1_n8_cnot0_o);
  n3363_o <= gen1_n8_cnot0_n3360 (1);
  n3364_o <= gen1_n8_cnot0_n3360 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3365_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3366_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3367_o <= n3365_o & n3366_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3368 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3367_o,
    o => gen1_n9_cnot0_o);
  n3371_o <= gen1_n9_cnot0_n3368 (1);
  n3372_o <= gen1_n9_cnot0_n3368 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3373_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3374_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3376 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3375_o,
    o => gen1_n10_cnot0_o);
  n3379_o <= gen1_n10_cnot0_n3376 (1);
  n3380_o <= gen1_n10_cnot0_n3376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3381_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3382_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3384 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3383_o,
    o => gen1_n11_cnot0_o);
  n3387_o <= gen1_n11_cnot0_n3384 (1);
  n3388_o <= gen1_n11_cnot0_n3384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3389_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3390_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3391_o <= n3389_o & n3390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3392 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3391_o,
    o => gen1_n12_cnot0_o);
  n3395_o <= gen1_n12_cnot0_n3392 (1);
  n3396_o <= gen1_n12_cnot0_n3392 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3397_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3398_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3399_o <= n3397_o & n3398_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3400 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3399_o,
    o => gen1_n13_cnot0_o);
  n3403_o <= gen1_n13_cnot0_n3400 (1);
  n3404_o <= gen1_n13_cnot0_n3400 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3405_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3406_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3408 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3407_o,
    o => gen1_n14_cnot0_o);
  n3411_o <= gen1_n14_cnot0_n3408 (1);
  n3412_o <= gen1_n14_cnot0_n3408 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3413_o <= ctrl_prop (15);
  n3414_o <= n3412_o & n3404_o & n3396_o & n3388_o & n3380_o & n3372_o & n3364_o & n3356_o & n3348_o & n3340_o & n3332_o & n3324_o & n3316_o & n3308_o & n3300_o;
  n3415_o <= n3411_o & n3403_o & n3395_o & n3387_o & n3379_o & n3371_o & n3363_o & n3355_o & n3347_o & n3339_o & n3331_o & n3323_o & n3315_o & n3307_o & n3299_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2518 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2526 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2534 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2542 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2550 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2558 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2566 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2574 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2582 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2590 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2598 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2606 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2614 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2622 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2634 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2642 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2650 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2658 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2666 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2674 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2682 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2690 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2698 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2706 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2714 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2722 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2730 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic_vector (1 downto 0);
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (1 downto 0);
  signal n2740_o : std_logic;
  signal n2741_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2742 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (1 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2753 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (1 downto 0);
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2764 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2775 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic_vector (1 downto 0);
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2786 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (1 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2797 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2808 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic_vector (1 downto 0);
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2819 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic_vector (1 downto 0);
  signal n2828_o : std_logic;
  signal n2829_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2830 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic_vector (1 downto 0);
  signal n2839_o : std_logic;
  signal n2840_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2841 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic_vector (1 downto 0);
  signal n2850_o : std_logic;
  signal n2851_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2852 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic_vector (1 downto 0);
  signal n2861_o : std_logic;
  signal n2862_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2863 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic_vector (1 downto 0);
  signal n2872_o : std_logic;
  signal n2873_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2874 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic_vector (1 downto 0);
  signal n2883_o : std_logic;
  signal n2884_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2885 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2896 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic_vector (1 downto 0);
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2906 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (1 downto 0);
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2917 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (1 downto 0);
  signal n2926_o : std_logic;
  signal n2927_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2928 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (1 downto 0);
  signal n2937_o : std_logic;
  signal n2938_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2939 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2950 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2961 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic_vector (1 downto 0);
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2972 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic_vector (1 downto 0);
  signal n2981_o : std_logic;
  signal n2982_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2983 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic_vector (1 downto 0);
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2994 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic_vector (1 downto 0);
  signal n3003_o : std_logic;
  signal n3004_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3005 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic_vector (1 downto 0);
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3016 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic_vector (1 downto 0);
  signal n3025_o : std_logic;
  signal n3026_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3027 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (1 downto 0);
  signal n3036_o : std_logic;
  signal n3037_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3038 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic_vector (1 downto 0);
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3049 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3060 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3068 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3076 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3084 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3092 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3100 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3108 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3116 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3124 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3132 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3140 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3148 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3156 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3168 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3176 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3184 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3192 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3200 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3208 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3216 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3224 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3232 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3240 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3248 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3256 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3264 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3272 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (14 downto 0);
  signal n3278_o : std_logic_vector (14 downto 0);
  signal n3279_o : std_logic_vector (14 downto 0);
  signal n3280_o : std_logic_vector (14 downto 0);
  signal n3281_o : std_logic_vector (14 downto 0);
  signal n3282_o : std_logic_vector (14 downto 0);
  signal n3283_o : std_logic_vector (14 downto 0);
  signal n3284_o : std_logic_vector (14 downto 0);
  signal n3285_o : std_logic_vector (14 downto 0);
  signal n3286_o : std_logic_vector (14 downto 0);
  signal n3287_o : std_logic_vector (14 downto 0);
  signal n3288_o : std_logic_vector (14 downto 0);
  signal n3289_o : std_logic_vector (14 downto 0);
  signal n3290_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3277_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3278_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3279_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3280_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3281_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3282_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3283_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3284_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3285_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3286_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3287_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3288_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3289_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3290_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2515_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2516_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2518 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2517_o,
    o => gen1_n1_cnot1_j_o);
  n2521_o <= gen1_n1_cnot1_j_n2518 (1);
  n2522_o <= gen1_n1_cnot1_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2523_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2524_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2526 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2525_o,
    o => gen1_n2_cnot1_j_o);
  n2529_o <= gen1_n2_cnot1_j_n2526 (1);
  n2530_o <= gen1_n2_cnot1_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2531_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2532_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2534 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2533_o,
    o => gen1_n3_cnot1_j_o);
  n2537_o <= gen1_n3_cnot1_j_n2534 (1);
  n2538_o <= gen1_n3_cnot1_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2539_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2540_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2542 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2541_o,
    o => gen1_n4_cnot1_j_o);
  n2545_o <= gen1_n4_cnot1_j_n2542 (1);
  n2546_o <= gen1_n4_cnot1_j_n2542 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2547_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2548_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2550 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2549_o,
    o => gen1_n5_cnot1_j_o);
  n2553_o <= gen1_n5_cnot1_j_n2550 (1);
  n2554_o <= gen1_n5_cnot1_j_n2550 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2555_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2556_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2558 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2557_o,
    o => gen1_n6_cnot1_j_o);
  n2561_o <= gen1_n6_cnot1_j_n2558 (1);
  n2562_o <= gen1_n6_cnot1_j_n2558 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2563_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2564_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2565_o <= n2563_o & n2564_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2566 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2565_o,
    o => gen1_n7_cnot1_j_o);
  n2569_o <= gen1_n7_cnot1_j_n2566 (1);
  n2570_o <= gen1_n7_cnot1_j_n2566 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2571_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2572_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2574 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2573_o,
    o => gen1_n8_cnot1_j_o);
  n2577_o <= gen1_n8_cnot1_j_n2574 (1);
  n2578_o <= gen1_n8_cnot1_j_n2574 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2579_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2580_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2582 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2581_o,
    o => gen1_n9_cnot1_j_o);
  n2585_o <= gen1_n9_cnot1_j_n2582 (1);
  n2586_o <= gen1_n9_cnot1_j_n2582 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2587_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2588_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2590 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2589_o,
    o => gen1_n10_cnot1_j_o);
  n2593_o <= gen1_n10_cnot1_j_n2590 (1);
  n2594_o <= gen1_n10_cnot1_j_n2590 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2595_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2596_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2598 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2597_o,
    o => gen1_n11_cnot1_j_o);
  n2601_o <= gen1_n11_cnot1_j_n2598 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2602_o <= gen1_n11_cnot1_j_n2598 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2603_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2604_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2606 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2605_o,
    o => gen1_n12_cnot1_j_o);
  n2609_o <= gen1_n12_cnot1_j_n2606 (1);
  n2610_o <= gen1_n12_cnot1_j_n2606 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2611_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2612_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2614 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2613_o,
    o => gen1_n13_cnot1_j_o);
  n2617_o <= gen1_n13_cnot1_j_n2614 (1);
  n2618_o <= gen1_n13_cnot1_j_n2614 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2619_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2620_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2622 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2621_o,
    o => gen1_n14_cnot1_j_o);
  n2625_o <= gen1_n14_cnot1_j_n2622 (1);
  n2626_o <= gen1_n14_cnot1_j_n2622 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2627_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2628_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2629_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2630_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2631_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2632_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2634 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2633_o,
    o => gen2_n14_cnot2_j_o);
  n2637_o <= gen2_n14_cnot2_j_n2634 (1);
  n2638_o <= gen2_n14_cnot2_j_n2634 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2639_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2640_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2642 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2641_o,
    o => gen2_n13_cnot2_j_o);
  n2645_o <= gen2_n13_cnot2_j_n2642 (1);
  n2646_o <= gen2_n13_cnot2_j_n2642 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2647_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2648_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2650 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2649_o,
    o => gen2_n12_cnot2_j_o);
  n2653_o <= gen2_n12_cnot2_j_n2650 (1);
  n2654_o <= gen2_n12_cnot2_j_n2650 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2655_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2656_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2658 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2657_o,
    o => gen2_n11_cnot2_j_o);
  n2661_o <= gen2_n11_cnot2_j_n2658 (1);
  n2662_o <= gen2_n11_cnot2_j_n2658 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2663_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2664_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2665_o <= n2663_o & n2664_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2666 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2665_o,
    o => gen2_n10_cnot2_j_o);
  n2669_o <= gen2_n10_cnot2_j_n2666 (1);
  n2670_o <= gen2_n10_cnot2_j_n2666 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2671_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2672_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2674 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2673_o,
    o => gen2_n9_cnot2_j_o);
  n2677_o <= gen2_n9_cnot2_j_n2674 (1);
  n2678_o <= gen2_n9_cnot2_j_n2674 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2679_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2680_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2682 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2681_o,
    o => gen2_n8_cnot2_j_o);
  n2685_o <= gen2_n8_cnot2_j_n2682 (1);
  n2686_o <= gen2_n8_cnot2_j_n2682 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2687_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2688_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2689_o <= n2687_o & n2688_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2690 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2689_o,
    o => gen2_n7_cnot2_j_o);
  n2693_o <= gen2_n7_cnot2_j_n2690 (1);
  n2694_o <= gen2_n7_cnot2_j_n2690 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2695_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2696_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2698 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2697_o,
    o => gen2_n6_cnot2_j_o);
  n2701_o <= gen2_n6_cnot2_j_n2698 (1);
  n2702_o <= gen2_n6_cnot2_j_n2698 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2703_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2704_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2705_o <= n2703_o & n2704_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2706 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2705_o,
    o => gen2_n5_cnot2_j_o);
  n2709_o <= gen2_n5_cnot2_j_n2706 (1);
  n2710_o <= gen2_n5_cnot2_j_n2706 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2711_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2712_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2714 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2713_o,
    o => gen2_n4_cnot2_j_o);
  n2717_o <= gen2_n4_cnot2_j_n2714 (1);
  n2718_o <= gen2_n4_cnot2_j_n2714 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2719_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2720_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2722 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2721_o,
    o => gen2_n3_cnot2_j_o);
  n2725_o <= gen2_n3_cnot2_j_n2722 (1);
  n2726_o <= gen2_n3_cnot2_j_n2722 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2727_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2728_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2729_o <= n2727_o & n2728_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2730 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2729_o,
    o => gen2_n2_cnot2_j_o);
  n2733_o <= gen2_n2_cnot2_j_n2730 (1);
  n2734_o <= gen2_n2_cnot2_j_n2730 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2735_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2736_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2737_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2738_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2740_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2741_o <= n2739_o & n2740_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2742 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2741_o,
    o => gen3_n1_ccnot3_j_o);
  n2745_o <= gen3_n1_ccnot3_j_n2742 (2);
  n2746_o <= gen3_n1_ccnot3_j_n2742 (1);
  n2747_o <= gen3_n1_ccnot3_j_n2742 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2748_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2749_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2751_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2753 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2752_o,
    o => gen3_n2_ccnot3_j_o);
  n2756_o <= gen3_n2_ccnot3_j_n2753 (2);
  n2757_o <= gen3_n2_ccnot3_j_n2753 (1);
  n2758_o <= gen3_n2_ccnot3_j_n2753 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2759_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2760_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2762_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2764 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2763_o,
    o => gen3_n3_ccnot3_j_o);
  n2767_o <= gen3_n3_ccnot3_j_n2764 (2);
  n2768_o <= gen3_n3_ccnot3_j_n2764 (1);
  n2769_o <= gen3_n3_ccnot3_j_n2764 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2770_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2771_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2772_o <= n2770_o & n2771_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2773_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2774_o <= n2772_o & n2773_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2775 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2774_o,
    o => gen3_n4_ccnot3_j_o);
  n2778_o <= gen3_n4_ccnot3_j_n2775 (2);
  n2779_o <= gen3_n4_ccnot3_j_n2775 (1);
  n2780_o <= gen3_n4_ccnot3_j_n2775 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2781_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2782_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2783_o <= n2781_o & n2782_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2784_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2786 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2785_o,
    o => gen3_n5_ccnot3_j_o);
  n2789_o <= gen3_n5_ccnot3_j_n2786 (2);
  n2790_o <= gen3_n5_ccnot3_j_n2786 (1);
  n2791_o <= gen3_n5_ccnot3_j_n2786 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2792_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2793_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2795_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2796_o <= n2794_o & n2795_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2797 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2796_o,
    o => gen3_n6_ccnot3_j_o);
  n2800_o <= gen3_n6_ccnot3_j_n2797 (2);
  n2801_o <= gen3_n6_ccnot3_j_n2797 (1);
  n2802_o <= gen3_n6_ccnot3_j_n2797 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2803_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2804_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2805_o <= n2803_o & n2804_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2806_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2808 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2807_o,
    o => gen3_n7_ccnot3_j_o);
  n2811_o <= gen3_n7_ccnot3_j_n2808 (2);
  n2812_o <= gen3_n7_ccnot3_j_n2808 (1);
  n2813_o <= gen3_n7_ccnot3_j_n2808 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2814_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2815_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2816_o <= n2814_o & n2815_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2817_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2818_o <= n2816_o & n2817_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2819 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2818_o,
    o => gen3_n8_ccnot3_j_o);
  n2822_o <= gen3_n8_ccnot3_j_n2819 (2);
  n2823_o <= gen3_n8_ccnot3_j_n2819 (1);
  n2824_o <= gen3_n8_ccnot3_j_n2819 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2825_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2826_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2827_o <= n2825_o & n2826_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2828_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2829_o <= n2827_o & n2828_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2830 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2829_o,
    o => gen3_n9_ccnot3_j_o);
  n2833_o <= gen3_n9_ccnot3_j_n2830 (2);
  n2834_o <= gen3_n9_ccnot3_j_n2830 (1);
  n2835_o <= gen3_n9_ccnot3_j_n2830 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2836_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2837_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2838_o <= n2836_o & n2837_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2839_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2840_o <= n2838_o & n2839_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2841 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2840_o,
    o => gen3_n10_ccnot3_j_o);
  n2844_o <= gen3_n10_ccnot3_j_n2841 (2);
  n2845_o <= gen3_n10_ccnot3_j_n2841 (1);
  n2846_o <= gen3_n10_ccnot3_j_n2841 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2847_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2848_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2849_o <= n2847_o & n2848_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2850_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2851_o <= n2849_o & n2850_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2852 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2851_o,
    o => gen3_n11_ccnot3_j_o);
  n2855_o <= gen3_n11_ccnot3_j_n2852 (2);
  n2856_o <= gen3_n11_ccnot3_j_n2852 (1);
  n2857_o <= gen3_n11_ccnot3_j_n2852 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2858_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2859_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2860_o <= n2858_o & n2859_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2861_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2862_o <= n2860_o & n2861_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2863 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2862_o,
    o => gen3_n12_ccnot3_j_o);
  n2866_o <= gen3_n12_ccnot3_j_n2863 (2);
  n2867_o <= gen3_n12_ccnot3_j_n2863 (1);
  n2868_o <= gen3_n12_ccnot3_j_n2863 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2869_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2870_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2871_o <= n2869_o & n2870_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2872_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2873_o <= n2871_o & n2872_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2874 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2873_o,
    o => gen3_n13_ccnot3_j_o);
  n2877_o <= gen3_n13_ccnot3_j_n2874 (2);
  n2878_o <= gen3_n13_ccnot3_j_n2874 (1);
  n2879_o <= gen3_n13_ccnot3_j_n2874 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2880_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2881_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2882_o <= n2880_o & n2881_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2883_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2884_o <= n2882_o & n2883_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2885 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2884_o,
    o => gen3_n14_ccnot3_j_o);
  n2888_o <= gen3_n14_ccnot3_j_n2885 (2);
  n2889_o <= gen3_n14_ccnot3_j_n2885 (1);
  n2890_o <= gen3_n14_ccnot3_j_n2885 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2891_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2892_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2893_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2894_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2895_o <= n2893_o & n2894_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2896 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2895_o,
    o => cnot_4_o);
  n2899_o <= cnot_4_n2896 (1);
  n2900_o <= cnot_4_n2896 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2901_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2902_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2903_o <= n2901_o & n2902_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2904_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2906 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2905_o,
    o => gen4_n13_peres4_j_o);
  n2909_o <= gen4_n13_peres4_j_n2906 (2);
  n2910_o <= gen4_n13_peres4_j_n2906 (1);
  n2911_o <= gen4_n13_peres4_j_n2906 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2912_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2913_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2914_o <= n2912_o & n2913_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2915_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2917 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2916_o,
    o => gen4_n12_peres4_j_o);
  n2920_o <= gen4_n12_peres4_j_n2917 (2);
  n2921_o <= gen4_n12_peres4_j_n2917 (1);
  n2922_o <= gen4_n12_peres4_j_n2917 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2923_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2924_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2925_o <= n2923_o & n2924_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2926_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2927_o <= n2925_o & n2926_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2928 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2927_o,
    o => gen4_n11_peres4_j_o);
  n2931_o <= gen4_n11_peres4_j_n2928 (2);
  n2932_o <= gen4_n11_peres4_j_n2928 (1);
  n2933_o <= gen4_n11_peres4_j_n2928 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2934_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2935_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2937_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2938_o <= n2936_o & n2937_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2939 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2938_o,
    o => gen4_n10_peres4_j_o);
  n2942_o <= gen4_n10_peres4_j_n2939 (2);
  n2943_o <= gen4_n10_peres4_j_n2939 (1);
  n2944_o <= gen4_n10_peres4_j_n2939 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2945_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2946_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2948_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2950 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2949_o,
    o => gen4_n9_peres4_j_o);
  n2953_o <= gen4_n9_peres4_j_n2950 (2);
  n2954_o <= gen4_n9_peres4_j_n2950 (1);
  n2955_o <= gen4_n9_peres4_j_n2950 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2956_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2957_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2958_o <= n2956_o & n2957_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2959_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2960_o <= n2958_o & n2959_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2961 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2960_o,
    o => gen4_n8_peres4_j_o);
  n2964_o <= gen4_n8_peres4_j_n2961 (2);
  n2965_o <= gen4_n8_peres4_j_n2961 (1);
  n2966_o <= gen4_n8_peres4_j_n2961 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2967_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2968_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2969_o <= n2967_o & n2968_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2970_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2972 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2971_o,
    o => gen4_n7_peres4_j_o);
  n2975_o <= gen4_n7_peres4_j_n2972 (2);
  n2976_o <= gen4_n7_peres4_j_n2972 (1);
  n2977_o <= gen4_n7_peres4_j_n2972 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2978_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2979_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2980_o <= n2978_o & n2979_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2981_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2982_o <= n2980_o & n2981_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2983 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2982_o,
    o => gen4_n6_peres4_j_o);
  n2986_o <= gen4_n6_peres4_j_n2983 (2);
  n2987_o <= gen4_n6_peres4_j_n2983 (1);
  n2988_o <= gen4_n6_peres4_j_n2983 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2989_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2990_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2991_o <= n2989_o & n2990_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2992_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2994 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2993_o,
    o => gen4_n5_peres4_j_o);
  n2997_o <= gen4_n5_peres4_j_n2994 (2);
  n2998_o <= gen4_n5_peres4_j_n2994 (1);
  n2999_o <= gen4_n5_peres4_j_n2994 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3000_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3001_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3002_o <= n3000_o & n3001_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3003_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3004_o <= n3002_o & n3003_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3005 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3004_o,
    o => gen4_n4_peres4_j_o);
  n3008_o <= gen4_n4_peres4_j_n3005 (2);
  n3009_o <= gen4_n4_peres4_j_n3005 (1);
  n3010_o <= gen4_n4_peres4_j_n3005 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3011_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3012_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3013_o <= n3011_o & n3012_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3014_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3016 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3015_o,
    o => gen4_n3_peres4_j_o);
  n3019_o <= gen4_n3_peres4_j_n3016 (2);
  n3020_o <= gen4_n3_peres4_j_n3016 (1);
  n3021_o <= gen4_n3_peres4_j_n3016 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3022_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3023_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3024_o <= n3022_o & n3023_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3025_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3026_o <= n3024_o & n3025_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3027 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3026_o,
    o => gen4_n2_peres4_j_o);
  n3030_o <= gen4_n2_peres4_j_n3027 (2);
  n3031_o <= gen4_n2_peres4_j_n3027 (1);
  n3032_o <= gen4_n2_peres4_j_n3027 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3033_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3034_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3035_o <= n3033_o & n3034_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3036_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3037_o <= n3035_o & n3036_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3038 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3037_o,
    o => gen4_n1_peres4_j_o);
  n3041_o <= gen4_n1_peres4_j_n3038 (2);
  n3042_o <= gen4_n1_peres4_j_n3038 (1);
  n3043_o <= gen4_n1_peres4_j_n3038 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3044_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3045_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3046_o <= n3044_o & n3045_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3047_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3048_o <= n3046_o & n3047_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3049 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3048_o,
    o => gen4_n0_peres4_j_o);
  n3052_o <= gen4_n0_peres4_j_n3049 (2);
  n3053_o <= gen4_n0_peres4_j_n3049 (1);
  n3054_o <= gen4_n0_peres4_j_n3049 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3055_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3056_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3057_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3058_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3059_o <= n3057_o & n3058_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3060 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3059_o,
    o => gen5_n1_cnot5_j_o);
  n3063_o <= gen5_n1_cnot5_j_n3060 (1);
  n3064_o <= gen5_n1_cnot5_j_n3060 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3065_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3066_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3068 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3067_o,
    o => gen5_n2_cnot5_j_o);
  n3071_o <= gen5_n2_cnot5_j_n3068 (1);
  n3072_o <= gen5_n2_cnot5_j_n3068 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3073_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3074_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3075_o <= n3073_o & n3074_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3076 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3075_o,
    o => gen5_n3_cnot5_j_o);
  n3079_o <= gen5_n3_cnot5_j_n3076 (1);
  n3080_o <= gen5_n3_cnot5_j_n3076 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3081_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3082_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3083_o <= n3081_o & n3082_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3084 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3083_o,
    o => gen5_n4_cnot5_j_o);
  n3087_o <= gen5_n4_cnot5_j_n3084 (1);
  n3088_o <= gen5_n4_cnot5_j_n3084 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3089_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3090_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3092 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3091_o,
    o => gen5_n5_cnot5_j_o);
  n3095_o <= gen5_n5_cnot5_j_n3092 (1);
  n3096_o <= gen5_n5_cnot5_j_n3092 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3097_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3098_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3100 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3099_o,
    o => gen5_n6_cnot5_j_o);
  n3103_o <= gen5_n6_cnot5_j_n3100 (1);
  n3104_o <= gen5_n6_cnot5_j_n3100 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3105_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3106_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3107_o <= n3105_o & n3106_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3108 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3107_o,
    o => gen5_n7_cnot5_j_o);
  n3111_o <= gen5_n7_cnot5_j_n3108 (1);
  n3112_o <= gen5_n7_cnot5_j_n3108 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3113_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3114_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3115_o <= n3113_o & n3114_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3116 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3115_o,
    o => gen5_n8_cnot5_j_o);
  n3119_o <= gen5_n8_cnot5_j_n3116 (1);
  n3120_o <= gen5_n8_cnot5_j_n3116 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3121_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3122_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3124 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3123_o,
    o => gen5_n9_cnot5_j_o);
  n3127_o <= gen5_n9_cnot5_j_n3124 (1);
  n3128_o <= gen5_n9_cnot5_j_n3124 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3129_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3130_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3132 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3131_o,
    o => gen5_n10_cnot5_j_o);
  n3135_o <= gen5_n10_cnot5_j_n3132 (1);
  n3136_o <= gen5_n10_cnot5_j_n3132 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3137_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3138_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3139_o <= n3137_o & n3138_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3140 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3139_o,
    o => gen5_n11_cnot5_j_o);
  n3143_o <= gen5_n11_cnot5_j_n3140 (1);
  n3144_o <= gen5_n11_cnot5_j_n3140 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3145_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3146_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3147_o <= n3145_o & n3146_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3148 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3147_o,
    o => gen5_n12_cnot5_j_o);
  n3151_o <= gen5_n12_cnot5_j_n3148 (1);
  n3152_o <= gen5_n12_cnot5_j_n3148 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3153_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3154_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3155_o <= n3153_o & n3154_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3156 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3155_o,
    o => gen5_n13_cnot5_j_o);
  n3159_o <= gen5_n13_cnot5_j_n3156 (1);
  n3160_o <= gen5_n13_cnot5_j_n3156 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3161_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3162_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3163_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3164_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3165_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3166_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3168 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3167_o,
    o => gen6_n1_cnot1_j_o);
  n3171_o <= gen6_n1_cnot1_j_n3168 (1);
  n3172_o <= gen6_n1_cnot1_j_n3168 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3173_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3174_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3176 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3175_o,
    o => gen6_n2_cnot1_j_o);
  n3179_o <= gen6_n2_cnot1_j_n3176 (1);
  n3180_o <= gen6_n2_cnot1_j_n3176 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3181_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3182_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3183_o <= n3181_o & n3182_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3184 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3183_o,
    o => gen6_n3_cnot1_j_o);
  n3187_o <= gen6_n3_cnot1_j_n3184 (1);
  n3188_o <= gen6_n3_cnot1_j_n3184 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3189_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3190_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3192 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3191_o,
    o => gen6_n4_cnot1_j_o);
  n3195_o <= gen6_n4_cnot1_j_n3192 (1);
  n3196_o <= gen6_n4_cnot1_j_n3192 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3197_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3198_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3200 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3199_o,
    o => gen6_n5_cnot1_j_o);
  n3203_o <= gen6_n5_cnot1_j_n3200 (1);
  n3204_o <= gen6_n5_cnot1_j_n3200 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3205_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3206_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3208 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3207_o,
    o => gen6_n6_cnot1_j_o);
  n3211_o <= gen6_n6_cnot1_j_n3208 (1);
  n3212_o <= gen6_n6_cnot1_j_n3208 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3213_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3214_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3215_o <= n3213_o & n3214_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3216 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3215_o,
    o => gen6_n7_cnot1_j_o);
  n3219_o <= gen6_n7_cnot1_j_n3216 (1);
  n3220_o <= gen6_n7_cnot1_j_n3216 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3221_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3222_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3223_o <= n3221_o & n3222_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3224 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3223_o,
    o => gen6_n8_cnot1_j_o);
  n3227_o <= gen6_n8_cnot1_j_n3224 (1);
  n3228_o <= gen6_n8_cnot1_j_n3224 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3229_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3230_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3232 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3231_o,
    o => gen6_n9_cnot1_j_o);
  n3235_o <= gen6_n9_cnot1_j_n3232 (1);
  n3236_o <= gen6_n9_cnot1_j_n3232 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3237_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3238_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3239_o <= n3237_o & n3238_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3240 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3239_o,
    o => gen6_n10_cnot1_j_o);
  n3243_o <= gen6_n10_cnot1_j_n3240 (1);
  n3244_o <= gen6_n10_cnot1_j_n3240 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3245_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3246_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3247_o <= n3245_o & n3246_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3248 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3247_o,
    o => gen6_n11_cnot1_j_o);
  n3251_o <= gen6_n11_cnot1_j_n3248 (1);
  n3252_o <= gen6_n11_cnot1_j_n3248 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3253_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3254_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3255_o <= n3253_o & n3254_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3256 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3255_o,
    o => gen6_n12_cnot1_j_o);
  n3259_o <= gen6_n12_cnot1_j_n3256 (1);
  n3260_o <= gen6_n12_cnot1_j_n3256 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3261_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3262_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3264 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3263_o,
    o => gen6_n13_cnot1_j_o);
  n3267_o <= gen6_n13_cnot1_j_n3264 (1);
  n3268_o <= gen6_n13_cnot1_j_n3264 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3269_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3270_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3271_o <= n3269_o & n3270_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3272 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3271_o,
    o => gen6_n14_cnot1_j_o);
  n3275_o <= gen6_n14_cnot1_j_n3272 (1);
  n3276_o <= gen6_n14_cnot1_j_n3272 (0);
  n3277_o <= n2625_o & n2617_o & n2609_o & n2601_o & n2593_o & n2585_o & n2577_o & n2569_o & n2561_o & n2553_o & n2545_o & n2537_o & n2529_o & n2521_o & n2627_o;
  n3278_o <= n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o & n2578_o & n2570_o & n2562_o & n2554_o & n2546_o & n2538_o & n2530_o & n2522_o & n2628_o;
  n3279_o <= n2630_o & n2637_o & n2645_o & n2653_o & n2661_o & n2669_o & n2677_o & n2685_o & n2693_o & n2701_o & n2709_o & n2717_o & n2725_o & n2733_o & n2629_o;
  n3280_o <= n2638_o & n2646_o & n2654_o & n2662_o & n2670_o & n2678_o & n2686_o & n2694_o & n2702_o & n2710_o & n2718_o & n2726_o & n2734_o & n2735_o;
  n3281_o <= n2890_o & n2879_o & n2868_o & n2857_o & n2846_o & n2835_o & n2824_o & n2813_o & n2802_o & n2791_o & n2780_o & n2769_o & n2758_o & n2747_o & n2736_o;
  n3282_o <= n2891_o & n2889_o & n2878_o & n2867_o & n2856_o & n2845_o & n2834_o & n2823_o & n2812_o & n2801_o & n2790_o & n2779_o & n2768_o & n2757_o & n2746_o;
  n3283_o <= n2892_o & n2888_o & n2877_o & n2866_o & n2855_o & n2844_o & n2833_o & n2822_o & n2811_o & n2800_o & n2789_o & n2778_o & n2767_o & n2756_o & n2745_o;
  n3284_o <= n2899_o & n2909_o & n2920_o & n2931_o & n2942_o & n2953_o & n2964_o & n2975_o & n2986_o & n2997_o & n3008_o & n3019_o & n3030_o & n3041_o & n3052_o;
  n3285_o <= n2911_o & n2922_o & n2933_o & n2944_o & n2955_o & n2966_o & n2977_o & n2988_o & n2999_o & n3010_o & n3021_o & n3032_o & n3043_o & n3054_o & n3055_o;
  n3286_o <= n2900_o & n2910_o & n2921_o & n2932_o & n2943_o & n2954_o & n2965_o & n2976_o & n2987_o & n2998_o & n3009_o & n3020_o & n3031_o & n3042_o & n3053_o;
  n3287_o <= n3160_o & n3152_o & n3144_o & n3136_o & n3128_o & n3120_o & n3112_o & n3104_o & n3096_o & n3088_o & n3080_o & n3072_o & n3064_o & n3056_o;
  n3288_o <= n3162_o & n3159_o & n3151_o & n3143_o & n3135_o & n3127_o & n3119_o & n3111_o & n3103_o & n3095_o & n3087_o & n3079_o & n3071_o & n3063_o & n3161_o;
  n3289_o <= n3275_o & n3267_o & n3259_o & n3251_o & n3243_o & n3235_o & n3227_o & n3219_o & n3211_o & n3203_o & n3195_o & n3187_o & n3179_o & n3171_o & n3163_o;
  n3290_o <= n3276_o & n3268_o & n3260_o & n3252_o & n3244_o & n3236_o & n3228_o & n3220_o & n3212_o & n3204_o & n3196_o & n3188_o & n3180_o & n3172_o & n3164_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2501 : std_logic;
  signal cnotr_n2502 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2507 : std_logic_vector (16 downto 0);
  signal add_n2508 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2501;
  a_out <= add_n2507;
  s <= add_n2508;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2502; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2501 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2502 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2507 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2508 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (1 downto 0);
  signal cnota_n1750 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (1 downto 0);
  signal cnotb_n1757 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1765 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1776 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1786 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1798 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1808 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1820 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1830 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic_vector (1 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1842 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1852 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic_vector (1 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1864 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1874 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic_vector (1 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1886 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1896 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic_vector (1 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1908 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1918 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1930 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1940 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic_vector (1 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1952 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1962 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1974 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1984 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1996 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2006 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2018 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2028 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (1 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2040 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2050 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic_vector (1 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2062 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2072 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2084 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2094 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2106 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2116 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2128 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2138 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic_vector (1 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2150 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2160 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal n2170_o : std_logic;
  signal n2171_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2172 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2182 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2194 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2204 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2216 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2226 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2238 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2248 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (1 downto 0);
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2260 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2270 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2282 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2292 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic_vector (1 downto 0);
  signal n2302_o : std_logic;
  signal n2303_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2304 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2314 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic_vector (1 downto 0);
  signal n2324_o : std_logic;
  signal n2325_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2326 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2336 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (1 downto 0);
  signal n2346_o : std_logic;
  signal n2347_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2348 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2358 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (1 downto 0);
  signal n2368_o : std_logic;
  signal n2369_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2370 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2380 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal n2390_o : std_logic;
  signal n2391_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2392 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2402 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (1 downto 0);
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2414 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2424 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2434 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic_vector (1 downto 0);
  signal cnotea_n2441 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic_vector (16 downto 0);
  signal n2447_o : std_logic_vector (16 downto 0);
  signal n2448_o : std_logic_vector (16 downto 0);
  signal n2449_o : std_logic_vector (15 downto 0);
  signal n2450_o : std_logic_vector (15 downto 0);
  signal n2451_o : std_logic_vector (15 downto 0);
  signal n2452_o : std_logic_vector (15 downto 0);
  signal n2453_o : std_logic_vector (3 downto 0);
  signal n2454_o : std_logic_vector (3 downto 0);
  signal n2455_o : std_logic_vector (3 downto 0);
  signal n2456_o : std_logic_vector (3 downto 0);
  signal n2457_o : std_logic_vector (3 downto 0);
  signal n2458_o : std_logic_vector (3 downto 0);
  signal n2459_o : std_logic_vector (3 downto 0);
  signal n2460_o : std_logic_vector (3 downto 0);
  signal n2461_o : std_logic_vector (3 downto 0);
  signal n2462_o : std_logic_vector (3 downto 0);
  signal n2463_o : std_logic_vector (3 downto 0);
  signal n2464_o : std_logic_vector (3 downto 0);
  signal n2465_o : std_logic_vector (3 downto 0);
  signal n2466_o : std_logic_vector (3 downto 0);
  signal n2467_o : std_logic_vector (3 downto 0);
  signal n2468_o : std_logic_vector (3 downto 0);
  signal n2469_o : std_logic_vector (3 downto 0);
  signal n2470_o : std_logic_vector (3 downto 0);
  signal n2471_o : std_logic_vector (3 downto 0);
  signal n2472_o : std_logic_vector (3 downto 0);
  signal n2473_o : std_logic_vector (3 downto 0);
  signal n2474_o : std_logic_vector (3 downto 0);
  signal n2475_o : std_logic_vector (3 downto 0);
  signal n2476_o : std_logic_vector (3 downto 0);
  signal n2477_o : std_logic_vector (3 downto 0);
  signal n2478_o : std_logic_vector (3 downto 0);
  signal n2479_o : std_logic_vector (3 downto 0);
  signal n2480_o : std_logic_vector (3 downto 0);
  signal n2481_o : std_logic_vector (3 downto 0);
  signal n2482_o : std_logic_vector (3 downto 0);
  signal n2483_o : std_logic_vector (3 downto 0);
  signal n2484_o : std_logic_vector (3 downto 0);
  signal n2485_o : std_logic_vector (3 downto 0);
  signal n2486_o : std_logic_vector (3 downto 0);
  signal n2487_o : std_logic_vector (3 downto 0);
  signal n2488_o : std_logic_vector (3 downto 0);
  signal n2489_o : std_logic_vector (3 downto 0);
  signal n2490_o : std_logic_vector (3 downto 0);
  signal n2491_o : std_logic_vector (3 downto 0);
  signal n2492_o : std_logic_vector (3 downto 0);
  signal n2493_o : std_logic_vector (3 downto 0);
  signal n2494_o : std_logic_vector (3 downto 0);
  signal n2495_o : std_logic_vector (3 downto 0);
  signal n2496_o : std_logic_vector (3 downto 0);
  signal n2497_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2446_o;
  b_out <= n2447_o;
  s <= n2448_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2449_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2450_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2451_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2452_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1753_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1760_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1754_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2438_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1747_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1748_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1750 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1749_o,
    o => cnota_o);
  n1753_o <= cnota_n1750 (1);
  n1754_o <= cnota_n1750 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1755_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1756_o <= n1755_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1757 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1756_o,
    o => cnotb_o);
  n1760_o <= cnotb_n1757 (1);
  n1761_o <= cnotb_n1757 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1762_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1763_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1765 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1764_o,
    o => ccnotc_o);
  n1768_o <= ccnotc_n1765 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n1769_o <= ccnotc_n1765 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n1770_o <= ccnotc_n1765 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2453_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2454_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2455_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1771_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1772_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1774_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1775_o <= n1773_o & n1774_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1776 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1775_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1779_o <= gen1_n1_ccnot1_n1776 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1780_o <= gen1_n1_ccnot1_n1776 (1);
  n1781_o <= gen1_n1_ccnot1_n1776 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1782_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1783_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1784_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1785_o <= n1783_o & n1784_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1786 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1785_o,
    o => gen1_n1_cnot1_o);
  n1789_o <= gen1_n1_cnot1_n1786 (1);
  n1790_o <= gen1_n1_cnot1_n1786 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1791_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1792_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1793_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1794_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1796_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1798 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1797_o,
    o => gen1_n1_ccnot2_o);
  n1801_o <= gen1_n1_ccnot2_n1798 (2);
  n1802_o <= gen1_n1_ccnot2_n1798 (1);
  n1803_o <= gen1_n1_ccnot2_n1798 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1804_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1805_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1806_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1807_o <= n1805_o & n1806_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1808 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1807_o,
    o => gen1_n1_cnot2_o);
  n1811_o <= gen1_n1_cnot2_n1808 (1);
  n1812_o <= gen1_n1_cnot2_n1808 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1813_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1814_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2456_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2457_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2458_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1815_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1816_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1818_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1820 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1819_o,
    o => gen1_n2_ccnot1_o);
  n1823_o <= gen1_n2_ccnot1_n1820 (2);
  n1824_o <= gen1_n2_ccnot1_n1820 (1);
  n1825_o <= gen1_n2_ccnot1_n1820 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1826_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1827_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1828_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1829_o <= n1827_o & n1828_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1830 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1829_o,
    o => gen1_n2_cnot1_o);
  n1833_o <= gen1_n2_cnot1_n1830 (1);
  n1834_o <= gen1_n2_cnot1_n1830 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1835_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1836_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1837_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1838_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1839_o <= n1837_o & n1838_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1840_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1841_o <= n1839_o & n1840_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1842 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1841_o,
    o => gen1_n2_ccnot2_o);
  n1845_o <= gen1_n2_ccnot2_n1842 (2);
  n1846_o <= gen1_n2_ccnot2_n1842 (1);
  n1847_o <= gen1_n2_ccnot2_n1842 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1848_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1849_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1850_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1851_o <= n1849_o & n1850_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1852 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1851_o,
    o => gen1_n2_cnot2_o);
  n1855_o <= gen1_n2_cnot2_n1852 (1);
  n1856_o <= gen1_n2_cnot2_n1852 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1857_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1858_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2459_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2460_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2461_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1859_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1860_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1861_o <= n1859_o & n1860_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1862_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1863_o <= n1861_o & n1862_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1864 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1863_o,
    o => gen1_n3_ccnot1_o);
  n1867_o <= gen1_n3_ccnot1_n1864 (2);
  n1868_o <= gen1_n3_ccnot1_n1864 (1);
  n1869_o <= gen1_n3_ccnot1_n1864 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1870_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1871_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1872_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1874 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1873_o,
    o => gen1_n3_cnot1_o);
  n1877_o <= gen1_n3_cnot1_n1874 (1);
  n1878_o <= gen1_n3_cnot1_n1874 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1879_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1880_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1881_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1882_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1883_o <= n1881_o & n1882_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1884_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1885_o <= n1883_o & n1884_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1886 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1885_o,
    o => gen1_n3_ccnot2_o);
  n1889_o <= gen1_n3_ccnot2_n1886 (2);
  n1890_o <= gen1_n3_ccnot2_n1886 (1);
  n1891_o <= gen1_n3_ccnot2_n1886 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1892_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1893_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1894_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1895_o <= n1893_o & n1894_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1896 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1895_o,
    o => gen1_n3_cnot2_o);
  n1899_o <= gen1_n3_cnot2_n1896 (1);
  n1900_o <= gen1_n3_cnot2_n1896 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1901_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1902_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2462_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2463_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2464_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1903_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1904_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1905_o <= n1903_o & n1904_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1906_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1907_o <= n1905_o & n1906_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1908 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1907_o,
    o => gen1_n4_ccnot1_o);
  n1911_o <= gen1_n4_ccnot1_n1908 (2);
  n1912_o <= gen1_n4_ccnot1_n1908 (1);
  n1913_o <= gen1_n4_ccnot1_n1908 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1914_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1915_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1916_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1918 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1917_o,
    o => gen1_n4_cnot1_o);
  n1921_o <= gen1_n4_cnot1_n1918 (1);
  n1922_o <= gen1_n4_cnot1_n1918 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1923_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1924_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1925_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1926_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1927_o <= n1925_o & n1926_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1928_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1929_o <= n1927_o & n1928_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1930 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1929_o,
    o => gen1_n4_ccnot2_o);
  n1933_o <= gen1_n4_ccnot2_n1930 (2);
  n1934_o <= gen1_n4_ccnot2_n1930 (1);
  n1935_o <= gen1_n4_ccnot2_n1930 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1936_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1937_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1938_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1940 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1939_o,
    o => gen1_n4_cnot2_o);
  n1943_o <= gen1_n4_cnot2_n1940 (1);
  n1944_o <= gen1_n4_cnot2_n1940 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1945_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1946_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2465_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2466_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2467_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1947_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1948_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1949_o <= n1947_o & n1948_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1950_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1952 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1951_o,
    o => gen1_n5_ccnot1_o);
  n1955_o <= gen1_n5_ccnot1_n1952 (2);
  n1956_o <= gen1_n5_ccnot1_n1952 (1);
  n1957_o <= gen1_n5_ccnot1_n1952 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1958_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1959_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1960_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1961_o <= n1959_o & n1960_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1962 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1961_o,
    o => gen1_n5_cnot1_o);
  n1965_o <= gen1_n5_cnot1_n1962 (1);
  n1966_o <= gen1_n5_cnot1_n1962 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1967_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1968_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1969_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1970_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1971_o <= n1969_o & n1970_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1972_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1973_o <= n1971_o & n1972_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1974 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1973_o,
    o => gen1_n5_ccnot2_o);
  n1977_o <= gen1_n5_ccnot2_n1974 (2);
  n1978_o <= gen1_n5_ccnot2_n1974 (1);
  n1979_o <= gen1_n5_ccnot2_n1974 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1980_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1981_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1982_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1983_o <= n1981_o & n1982_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1984 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1983_o,
    o => gen1_n5_cnot2_o);
  n1987_o <= gen1_n5_cnot2_n1984 (1);
  n1988_o <= gen1_n5_cnot2_n1984 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1989_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1990_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2468_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2469_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2470_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1991_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1992_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1993_o <= n1991_o & n1992_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1994_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1995_o <= n1993_o & n1994_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1996 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1995_o,
    o => gen1_n6_ccnot1_o);
  n1999_o <= gen1_n6_ccnot1_n1996 (2);
  n2000_o <= gen1_n6_ccnot1_n1996 (1);
  n2001_o <= gen1_n6_ccnot1_n1996 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2002_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2003_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2004_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2005_o <= n2003_o & n2004_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2006 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2005_o,
    o => gen1_n6_cnot1_o);
  n2009_o <= gen1_n6_cnot1_n2006 (1);
  n2010_o <= gen1_n6_cnot1_n2006 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2011_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2012_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2013_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2014_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2016_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2017_o <= n2015_o & n2016_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2018 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2017_o,
    o => gen1_n6_ccnot2_o);
  n2021_o <= gen1_n6_ccnot2_n2018 (2);
  n2022_o <= gen1_n6_ccnot2_n2018 (1);
  n2023_o <= gen1_n6_ccnot2_n2018 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2024_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2025_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2026_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2027_o <= n2025_o & n2026_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2028 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2027_o,
    o => gen1_n6_cnot2_o);
  n2031_o <= gen1_n6_cnot2_n2028 (1);
  n2032_o <= gen1_n6_cnot2_n2028 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2033_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2034_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2471_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2472_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2473_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2035_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2036_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2038_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2040 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2039_o,
    o => gen1_n7_ccnot1_o);
  n2043_o <= gen1_n7_ccnot1_n2040 (2);
  n2044_o <= gen1_n7_ccnot1_n2040 (1);
  n2045_o <= gen1_n7_ccnot1_n2040 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2046_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2047_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2048_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2049_o <= n2047_o & n2048_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2050 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2049_o,
    o => gen1_n7_cnot1_o);
  n2053_o <= gen1_n7_cnot1_n2050 (1);
  n2054_o <= gen1_n7_cnot1_n2050 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2055_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2056_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2057_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2058_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2059_o <= n2057_o & n2058_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2060_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2062 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2061_o,
    o => gen1_n7_ccnot2_o);
  n2065_o <= gen1_n7_ccnot2_n2062 (2);
  n2066_o <= gen1_n7_ccnot2_n2062 (1);
  n2067_o <= gen1_n7_ccnot2_n2062 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2068_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2069_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2070_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2071_o <= n2069_o & n2070_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2072 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2071_o,
    o => gen1_n7_cnot2_o);
  n2075_o <= gen1_n7_cnot2_n2072 (1);
  n2076_o <= gen1_n7_cnot2_n2072 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2077_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2078_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2474_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2475_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2476_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2079_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2080_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2082_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2083_o <= n2081_o & n2082_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2084 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2083_o,
    o => gen1_n8_ccnot1_o);
  n2087_o <= gen1_n8_ccnot1_n2084 (2);
  n2088_o <= gen1_n8_ccnot1_n2084 (1);
  n2089_o <= gen1_n8_ccnot1_n2084 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2090_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2091_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2092_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2093_o <= n2091_o & n2092_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2094 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2093_o,
    o => gen1_n8_cnot1_o);
  n2097_o <= gen1_n8_cnot1_n2094 (1);
  n2098_o <= gen1_n8_cnot1_n2094 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2099_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2100_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2101_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2102_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2104_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2106 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2105_o,
    o => gen1_n8_ccnot2_o);
  n2109_o <= gen1_n8_ccnot2_n2106 (2);
  n2110_o <= gen1_n8_ccnot2_n2106 (1);
  n2111_o <= gen1_n8_ccnot2_n2106 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2112_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2113_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2114_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2115_o <= n2113_o & n2114_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2116 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2115_o,
    o => gen1_n8_cnot2_o);
  n2119_o <= gen1_n8_cnot2_n2116 (1);
  n2120_o <= gen1_n8_cnot2_n2116 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2121_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2122_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2477_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2478_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2479_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2123_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2124_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2126_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2128 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2127_o,
    o => gen1_n9_ccnot1_o);
  n2131_o <= gen1_n9_ccnot1_n2128 (2);
  n2132_o <= gen1_n9_ccnot1_n2128 (1);
  n2133_o <= gen1_n9_ccnot1_n2128 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2134_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2135_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2136_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2137_o <= n2135_o & n2136_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2138 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2137_o,
    o => gen1_n9_cnot1_o);
  n2141_o <= gen1_n9_cnot1_n2138 (1);
  n2142_o <= gen1_n9_cnot1_n2138 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2143_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2144_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2145_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2146_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2147_o <= n2145_o & n2146_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2148_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2150 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2149_o,
    o => gen1_n9_ccnot2_o);
  n2153_o <= gen1_n9_ccnot2_n2150 (2);
  n2154_o <= gen1_n9_ccnot2_n2150 (1);
  n2155_o <= gen1_n9_ccnot2_n2150 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2156_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2157_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2158_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2159_o <= n2157_o & n2158_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2160 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2159_o,
    o => gen1_n9_cnot2_o);
  n2163_o <= gen1_n9_cnot2_n2160 (1);
  n2164_o <= gen1_n9_cnot2_n2160 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2165_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2166_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2480_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2481_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2482_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2167_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2168_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2170_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2171_o <= n2169_o & n2170_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2172 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2171_o,
    o => gen1_n10_ccnot1_o);
  n2175_o <= gen1_n10_ccnot1_n2172 (2);
  n2176_o <= gen1_n10_ccnot1_n2172 (1);
  n2177_o <= gen1_n10_ccnot1_n2172 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2178_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2179_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2180_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2181_o <= n2179_o & n2180_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2182 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2181_o,
    o => gen1_n10_cnot1_o);
  n2185_o <= gen1_n10_cnot1_n2182 (1);
  n2186_o <= gen1_n10_cnot1_n2182 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2187_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2188_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2189_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2190_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2192_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2194 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2193_o,
    o => gen1_n10_ccnot2_o);
  n2197_o <= gen1_n10_ccnot2_n2194 (2);
  n2198_o <= gen1_n10_ccnot2_n2194 (1);
  n2199_o <= gen1_n10_ccnot2_n2194 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2200_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2201_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2202_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2204 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2203_o,
    o => gen1_n10_cnot2_o);
  n2207_o <= gen1_n10_cnot2_n2204 (1);
  n2208_o <= gen1_n10_cnot2_n2204 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2209_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2210_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2483_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2484_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2485_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2211_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2212_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2214_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2215_o <= n2213_o & n2214_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2216 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2215_o,
    o => gen1_n11_ccnot1_o);
  n2219_o <= gen1_n11_ccnot1_n2216 (2);
  n2220_o <= gen1_n11_ccnot1_n2216 (1);
  n2221_o <= gen1_n11_ccnot1_n2216 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2222_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2223_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2224_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2225_o <= n2223_o & n2224_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2226 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2225_o,
    o => gen1_n11_cnot1_o);
  n2229_o <= gen1_n11_cnot1_n2226 (1);
  n2230_o <= gen1_n11_cnot1_n2226 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2231_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2232_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2233_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2234_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2236_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2238 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2237_o,
    o => gen1_n11_ccnot2_o);
  n2241_o <= gen1_n11_ccnot2_n2238 (2);
  n2242_o <= gen1_n11_ccnot2_n2238 (1);
  n2243_o <= gen1_n11_ccnot2_n2238 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2244_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2245_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2246_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2247_o <= n2245_o & n2246_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2248 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2247_o,
    o => gen1_n11_cnot2_o);
  n2251_o <= gen1_n11_cnot2_n2248 (1);
  n2252_o <= gen1_n11_cnot2_n2248 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2253_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2254_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2486_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2487_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2488_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2255_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2256_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2258_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2260 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2259_o,
    o => gen1_n12_ccnot1_o);
  n2263_o <= gen1_n12_ccnot1_n2260 (2);
  n2264_o <= gen1_n12_ccnot1_n2260 (1);
  n2265_o <= gen1_n12_ccnot1_n2260 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2266_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2267_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2268_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2269_o <= n2267_o & n2268_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2270 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2269_o,
    o => gen1_n12_cnot1_o);
  n2273_o <= gen1_n12_cnot1_n2270 (1);
  n2274_o <= gen1_n12_cnot1_n2270 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2275_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2276_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2277_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2278_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2279_o <= n2277_o & n2278_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2280_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2282 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2281_o,
    o => gen1_n12_ccnot2_o);
  n2285_o <= gen1_n12_ccnot2_n2282 (2);
  n2286_o <= gen1_n12_ccnot2_n2282 (1);
  n2287_o <= gen1_n12_ccnot2_n2282 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2288_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2289_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2290_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2291_o <= n2289_o & n2290_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2292 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2291_o,
    o => gen1_n12_cnot2_o);
  n2295_o <= gen1_n12_cnot2_n2292 (1);
  n2296_o <= gen1_n12_cnot2_n2292 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2297_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2298_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2489_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2490_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2491_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2299_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2300_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2301_o <= n2299_o & n2300_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2302_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2303_o <= n2301_o & n2302_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2304 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2303_o,
    o => gen1_n13_ccnot1_o);
  n2307_o <= gen1_n13_ccnot1_n2304 (2);
  n2308_o <= gen1_n13_ccnot1_n2304 (1);
  n2309_o <= gen1_n13_ccnot1_n2304 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2310_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2311_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2312_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2314 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2313_o,
    o => gen1_n13_cnot1_o);
  n2317_o <= gen1_n13_cnot1_n2314 (1);
  n2318_o <= gen1_n13_cnot1_n2314 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2319_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2320_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2321_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2322_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2323_o <= n2321_o & n2322_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2324_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2325_o <= n2323_o & n2324_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2326 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2325_o,
    o => gen1_n13_ccnot2_o);
  n2329_o <= gen1_n13_ccnot2_n2326 (2);
  n2330_o <= gen1_n13_ccnot2_n2326 (1);
  n2331_o <= gen1_n13_ccnot2_n2326 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2332_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2333_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2334_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2335_o <= n2333_o & n2334_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2336 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2335_o,
    o => gen1_n13_cnot2_o);
  n2339_o <= gen1_n13_cnot2_n2336 (1);
  n2340_o <= gen1_n13_cnot2_n2336 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2341_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2342_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2492_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2493_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2494_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2343_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2344_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2346_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2347_o <= n2345_o & n2346_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2348 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2347_o,
    o => gen1_n14_ccnot1_o);
  n2351_o <= gen1_n14_ccnot1_n2348 (2);
  n2352_o <= gen1_n14_ccnot1_n2348 (1);
  n2353_o <= gen1_n14_ccnot1_n2348 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2354_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2355_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2356_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2357_o <= n2355_o & n2356_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2358 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2357_o,
    o => gen1_n14_cnot1_o);
  n2361_o <= gen1_n14_cnot1_n2358 (1);
  n2362_o <= gen1_n14_cnot1_n2358 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2363_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2364_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2365_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2366_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2367_o <= n2365_o & n2366_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2368_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2369_o <= n2367_o & n2368_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2370 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2369_o,
    o => gen1_n14_ccnot2_o);
  n2373_o <= gen1_n14_ccnot2_n2370 (2);
  n2374_o <= gen1_n14_ccnot2_n2370 (1);
  n2375_o <= gen1_n14_ccnot2_n2370 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2376_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2377_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2378_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2379_o <= n2377_o & n2378_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2380 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2379_o,
    o => gen1_n14_cnot2_o);
  n2383_o <= gen1_n14_cnot2_n2380 (1);
  n2384_o <= gen1_n14_cnot2_n2380 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2385_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2386_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2495_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2496_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2497_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2387_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2388_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2390_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2391_o <= n2389_o & n2390_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2392 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2391_o,
    o => gen1_n15_ccnot1_o);
  n2395_o <= gen1_n15_ccnot1_n2392 (2);
  n2396_o <= gen1_n15_ccnot1_n2392 (1);
  n2397_o <= gen1_n15_ccnot1_n2392 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2398_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2399_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2400_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2401_o <= n2399_o & n2400_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2402 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2401_o,
    o => gen1_n15_cnot1_o);
  n2405_o <= gen1_n15_cnot1_n2402 (1);
  n2406_o <= gen1_n15_cnot1_n2402 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2407_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2408_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2409_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2410_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2412_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2413_o <= n2411_o & n2412_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2414 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2413_o,
    o => gen1_n15_ccnot2_o);
  n2417_o <= gen1_n15_ccnot2_n2414 (2);
  n2418_o <= gen1_n15_ccnot2_n2414 (1);
  n2419_o <= gen1_n15_ccnot2_n2414 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2420_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2421_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2422_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2423_o <= n2421_o & n2422_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2424 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2423_o,
    o => gen1_n15_cnot2_o);
  n2427_o <= gen1_n15_cnot2_n2424 (1);
  n2428_o <= gen1_n15_cnot2_n2424 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2429_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2430_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2431_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2432_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2434 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2433_o,
    o => cnoteb_o);
  n2437_o <= cnoteb_n2434 (1);
  n2438_o <= cnoteb_n2434 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2439_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2440_o <= n2439_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2441 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2440_o,
    o => cnotea_o);
  n2444_o <= cnotea_n2441 (1);
  n2445_o <= cnotea_n2441 (0);
  n2446_o <= n2444_o & a_s;
  n2447_o <= n2437_o & b_s;
  n2448_o <= n2445_o & s_s;
  n2449_o <= n2427_o & n2383_o & n2339_o & n2295_o & n2251_o & n2207_o & n2163_o & n2119_o & n2075_o & n2031_o & n1987_o & n1943_o & n1899_o & n1855_o & n1811_o & n1768_o;
  n2450_o <= n2429_o & n2385_o & n2341_o & n2297_o & n2253_o & n2209_o & n2165_o & n2121_o & n2077_o & n2033_o & n1989_o & n1945_o & n1901_o & n1857_o & n1813_o & n1769_o;
  n2451_o <= n2428_o & n2384_o & n2340_o & n2296_o & n2252_o & n2208_o & n2164_o & n2120_o & n2076_o & n2032_o & n1988_o & n1944_o & n1900_o & n1856_o & n1812_o & n1761_o;
  n2452_o <= n2430_o & n2386_o & n2342_o & n2298_o & n2254_o & n2210_o & n2166_o & n2122_o & n2078_o & n2034_o & n1990_o & n1946_o & n1902_o & n1858_o & n1814_o & n1770_o;
  n2453_o <= n1781_o & n1780_o & n1779_o & n1782_o;
  n2454_o <= n1792_o & n1790_o & n1789_o & n1791_o;
  n2455_o <= n1803_o & n1802_o & n1804_o & n1801_o;
  n2456_o <= n1825_o & n1824_o & n1823_o & n1826_o;
  n2457_o <= n1836_o & n1834_o & n1833_o & n1835_o;
  n2458_o <= n1847_o & n1846_o & n1848_o & n1845_o;
  n2459_o <= n1869_o & n1868_o & n1867_o & n1870_o;
  n2460_o <= n1880_o & n1878_o & n1877_o & n1879_o;
  n2461_o <= n1891_o & n1890_o & n1892_o & n1889_o;
  n2462_o <= n1913_o & n1912_o & n1911_o & n1914_o;
  n2463_o <= n1924_o & n1922_o & n1921_o & n1923_o;
  n2464_o <= n1935_o & n1934_o & n1936_o & n1933_o;
  n2465_o <= n1957_o & n1956_o & n1955_o & n1958_o;
  n2466_o <= n1968_o & n1966_o & n1965_o & n1967_o;
  n2467_o <= n1979_o & n1978_o & n1980_o & n1977_o;
  n2468_o <= n2001_o & n2000_o & n1999_o & n2002_o;
  n2469_o <= n2012_o & n2010_o & n2009_o & n2011_o;
  n2470_o <= n2023_o & n2022_o & n2024_o & n2021_o;
  n2471_o <= n2045_o & n2044_o & n2043_o & n2046_o;
  n2472_o <= n2056_o & n2054_o & n2053_o & n2055_o;
  n2473_o <= n2067_o & n2066_o & n2068_o & n2065_o;
  n2474_o <= n2089_o & n2088_o & n2087_o & n2090_o;
  n2475_o <= n2100_o & n2098_o & n2097_o & n2099_o;
  n2476_o <= n2111_o & n2110_o & n2112_o & n2109_o;
  n2477_o <= n2133_o & n2132_o & n2131_o & n2134_o;
  n2478_o <= n2144_o & n2142_o & n2141_o & n2143_o;
  n2479_o <= n2155_o & n2154_o & n2156_o & n2153_o;
  n2480_o <= n2177_o & n2176_o & n2175_o & n2178_o;
  n2481_o <= n2188_o & n2186_o & n2185_o & n2187_o;
  n2482_o <= n2199_o & n2198_o & n2200_o & n2197_o;
  n2483_o <= n2221_o & n2220_o & n2219_o & n2222_o;
  n2484_o <= n2232_o & n2230_o & n2229_o & n2231_o;
  n2485_o <= n2243_o & n2242_o & n2244_o & n2241_o;
  n2486_o <= n2265_o & n2264_o & n2263_o & n2266_o;
  n2487_o <= n2276_o & n2274_o & n2273_o & n2275_o;
  n2488_o <= n2287_o & n2286_o & n2288_o & n2285_o;
  n2489_o <= n2309_o & n2308_o & n2307_o & n2310_o;
  n2490_o <= n2320_o & n2318_o & n2317_o & n2319_o;
  n2491_o <= n2331_o & n2330_o & n2332_o & n2329_o;
  n2492_o <= n2353_o & n2352_o & n2351_o & n2354_o;
  n2493_o <= n2364_o & n2362_o & n2361_o & n2363_o;
  n2494_o <= n2375_o & n2374_o & n2376_o & n2373_o;
  n2495_o <= n2397_o & n2396_o & n2395_o & n2398_o;
  n2496_o <= n2408_o & n2406_o & n2405_o & n2407_o;
  n2497_o <= n2419_o & n2418_o & n2420_o & n2417_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_10 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_10;

architecture rtl of cordic_stage_16_10 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1639_o : std_logic_vector (16 downto 0);
  signal add1_n1640 : std_logic_vector (16 downto 0);
  signal add1_n1641 : std_logic_vector (16 downto 0);
  signal add1_n1642 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1649_o : std_logic;
  signal addsub_n1650 : std_logic;
  signal addsub_n1651 : std_logic_vector (16 downto 0);
  signal addsub_n1652 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1659_o : std_logic;
  signal cnotr1_n1660 : std_logic;
  signal cnotr1_n1661 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1666_o : std_logic;
  signal cnotr2_n1667 : std_logic;
  signal cnotr2_n1668 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1675 : std_logic;
  signal gen0_cnotr3_n1676 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1681_o : std_logic_vector (5 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1684 : std_logic;
  signal gen0_cnotr4_n1685 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1690_o : std_logic_vector (5 downto 0);
  signal n1691_o : std_logic_vector (9 downto 0);
  signal n1692_o : std_logic_vector (15 downto 0);
  signal n1693_o : std_logic;
  signal gen0_cnotr5_n1694 : std_logic;
  signal gen0_cnotr5_n1695 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1700_o : std_logic_vector (5 downto 0);
  signal n1701_o : std_logic_vector (9 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic_vector (13 downto 0);
  signal n1704_o : std_logic_vector (14 downto 0);
  signal add2_n1705 : std_logic_vector (14 downto 0);
  signal add2_n1706 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal cnotr6_n1716 : std_logic;
  signal cnotr6_n1717 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1724 : std_logic;
  signal cnotr7_n1725 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1730_o : std_logic;
  signal alut1_n1731 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1734 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1737_o : std_logic_vector (27 downto 0);
  signal n1738_o : std_logic_vector (14 downto 0);
  signal n1739_o : std_logic_vector (16 downto 0);
  signal n1740_o : std_logic_vector (16 downto 0);
  signal n1741_o : std_logic_vector (16 downto 0);
  signal n1742_o : std_logic_vector (5 downto 0);
begin
  g <= n1737_o;
  a_out <= add2_n1706;
  c_out <= n1738_o;
  x_out <= add1_n1642;
  y_out <= addsub_n1652;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1640; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1739_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1740_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1661; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1641; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1668; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1741_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1742_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1731; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1717; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1705; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1734; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1685; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1704_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1639_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1640 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1641 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1642 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1639_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1649_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1650 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1651 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1652 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1649_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1659_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1660 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1661 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1659_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1666_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1667 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1668 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1666_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1673_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1674_o <= w (27 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1675 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1676 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1673_o,
    i => n1674_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1681_o <= y (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1682_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1683_o <= y_4 (16 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1684 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1685 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1682_o,
    i => n1683_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1690_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1691_o <= y (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1692_o <= n1690_o & n1691_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1693_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1694 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1695 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1693_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1700_o <= x_1 (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1701_o <= x_1 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1702_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1703_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1704_o <= n1702_o & n1703_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1705 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1706 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1711_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1712_o <= not n1711_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1713_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1714_o <= not n1713_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1715_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1716 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1717 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1715_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1722_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1723_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1724 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1725 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1722_o,
    i => n1723_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1730_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1731 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1734 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_10 port map (
    i => c_3,
    o => alut2_o);
  n1737_o <= n1701_o & addsub_n1651 & cnotr7_n1724;
  n1738_o <= cnotr7_n1725 & n1730_o;
  n1739_o <= gen0_cnotr5_n1695 & gen0_cnotr5_n1694 & n1700_o;
  n1740_o <= gen0_cnotr3_n1676 & gen0_cnotr3_n1675 & n1681_o;
  n1741_o <= gen0_cnotr4_n1684 & n1692_o;
  n1742_o <= n1714_o & addsub_n1650 & cnotr6_n1716 & n1712_o & cnotr2_n1667 & cnotr1_n1660;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_9 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_9;

architecture rtl of cordic_stage_16_9 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1529_o : std_logic_vector (16 downto 0);
  signal add1_n1530 : std_logic_vector (16 downto 0);
  signal add1_n1531 : std_logic_vector (16 downto 0);
  signal add1_n1532 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1539_o : std_logic;
  signal addsub_n1540 : std_logic;
  signal addsub_n1541 : std_logic_vector (16 downto 0);
  signal addsub_n1542 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1549_o : std_logic;
  signal cnotr1_n1550 : std_logic;
  signal cnotr1_n1551 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1556_o : std_logic;
  signal cnotr2_n1557 : std_logic;
  signal cnotr2_n1558 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1565 : std_logic;
  signal gen0_cnotr3_n1566 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1571_o : std_logic_vector (6 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1574 : std_logic;
  signal gen0_cnotr4_n1575 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1580_o : std_logic_vector (6 downto 0);
  signal n1581_o : std_logic_vector (8 downto 0);
  signal n1582_o : std_logic_vector (15 downto 0);
  signal n1583_o : std_logic;
  signal gen0_cnotr5_n1584 : std_logic;
  signal gen0_cnotr5_n1585 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1590_o : std_logic_vector (6 downto 0);
  signal n1591_o : std_logic_vector (8 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (13 downto 0);
  signal n1594_o : std_logic_vector (14 downto 0);
  signal add2_n1595 : std_logic_vector (14 downto 0);
  signal add2_n1596 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal cnotr6_n1606 : std_logic;
  signal cnotr6_n1607 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1614 : std_logic;
  signal cnotr7_n1615 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1620_o : std_logic;
  signal alut1_n1621 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1624 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1627_o : std_logic_vector (26 downto 0);
  signal n1628_o : std_logic_vector (14 downto 0);
  signal n1629_o : std_logic_vector (16 downto 0);
  signal n1630_o : std_logic_vector (16 downto 0);
  signal n1631_o : std_logic_vector (16 downto 0);
  signal n1632_o : std_logic_vector (5 downto 0);
begin
  g <= n1627_o;
  a_out <= add2_n1596;
  c_out <= n1628_o;
  x_out <= add1_n1532;
  y_out <= addsub_n1542;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1530; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1629_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1630_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1551; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1531; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1558; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1631_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1632_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1621; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1607; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1595; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1624; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1575; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1594_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1529_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1530 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1531 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1532 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1529_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1539_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1540 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1541 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1542 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1539_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1549_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1550 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1551 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1549_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1556_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1557 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1558 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1556_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1563_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1564_o <= w (26 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1565 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1566 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1563_o,
    i => n1564_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1571_o <= y (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1572_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1573_o <= y_4 (16 downto 8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1574 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1575 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1572_o,
    i => n1573_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1580_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1581_o <= y (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1583_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1584 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1585 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1583_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1590_o <= x_1 (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1591_o <= x_1 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1592_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1593_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1595 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1596 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1601_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1602_o <= not n1601_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1603_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1604_o <= not n1603_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1605_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1606 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1607 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1605_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1612_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1613_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1614 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1615 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1612_o,
    i => n1613_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1620_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1621 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1624 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_9 port map (
    i => c_3,
    o => alut2_o);
  n1627_o <= n1591_o & addsub_n1541 & cnotr7_n1614;
  n1628_o <= cnotr7_n1615 & n1620_o;
  n1629_o <= gen0_cnotr5_n1585 & gen0_cnotr5_n1584 & n1590_o;
  n1630_o <= gen0_cnotr3_n1566 & gen0_cnotr3_n1565 & n1571_o;
  n1631_o <= gen0_cnotr4_n1574 & n1582_o;
  n1632_o <= n1604_o & addsub_n1540 & cnotr6_n1606 & n1602_o & cnotr2_n1557 & cnotr1_n1550;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_8 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_8;

architecture rtl of cordic_stage_16_8 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1419_o : std_logic_vector (16 downto 0);
  signal add1_n1420 : std_logic_vector (16 downto 0);
  signal add1_n1421 : std_logic_vector (16 downto 0);
  signal add1_n1422 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1429_o : std_logic;
  signal addsub_n1430 : std_logic;
  signal addsub_n1431 : std_logic_vector (16 downto 0);
  signal addsub_n1432 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1439_o : std_logic;
  signal cnotr1_n1440 : std_logic;
  signal cnotr1_n1441 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1446_o : std_logic;
  signal cnotr2_n1447 : std_logic;
  signal cnotr2_n1448 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1453_o : std_logic;
  signal n1454_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1455 : std_logic;
  signal gen0_cnotr3_n1456 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1461_o : std_logic_vector (7 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1464 : std_logic;
  signal gen0_cnotr4_n1465 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1470_o : std_logic_vector (7 downto 0);
  signal n1471_o : std_logic_vector (7 downto 0);
  signal n1472_o : std_logic_vector (15 downto 0);
  signal n1473_o : std_logic;
  signal gen0_cnotr5_n1474 : std_logic;
  signal gen0_cnotr5_n1475 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1480_o : std_logic_vector (7 downto 0);
  signal n1481_o : std_logic_vector (7 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (13 downto 0);
  signal n1484_o : std_logic_vector (14 downto 0);
  signal add2_n1485 : std_logic_vector (14 downto 0);
  signal add2_n1486 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal cnotr6_n1496 : std_logic;
  signal cnotr6_n1497 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1504 : std_logic;
  signal cnotr7_n1505 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1510_o : std_logic;
  signal alut1_n1511 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1514 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1517_o : std_logic_vector (25 downto 0);
  signal n1518_o : std_logic_vector (14 downto 0);
  signal n1519_o : std_logic_vector (16 downto 0);
  signal n1520_o : std_logic_vector (16 downto 0);
  signal n1521_o : std_logic_vector (16 downto 0);
  signal n1522_o : std_logic_vector (5 downto 0);
begin
  g <= n1517_o;
  a_out <= add2_n1486;
  c_out <= n1518_o;
  x_out <= add1_n1422;
  y_out <= addsub_n1432;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1420; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1519_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1520_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1441; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1421; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1448; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1521_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1522_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1511; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1497; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1485; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1514; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1465; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1484_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1419_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1420 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1421 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1422 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1419_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1429_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1430 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1431 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1432 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1429_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1439_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1440 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1441 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1439_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1446_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1447 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1448 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1446_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1453_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1454_o <= w (25 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1455 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1456 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1453_o,
    i => n1454_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1461_o <= y (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1462_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1463_o <= y_4 (16 downto 9);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1464 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1465 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1462_o,
    i => n1463_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1470_o <= y_4 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1471_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1473_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1474 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1475 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1473_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1480_o <= x_1 (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1481_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1482_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1483_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1484_o <= n1482_o & n1483_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1485 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1486 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1491_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1492_o <= not n1491_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1493_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1494_o <= not n1493_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1495_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1496 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1497 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1495_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1502_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1503_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1504 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1505 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1502_o,
    i => n1503_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1510_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1511 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1514 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_8 port map (
    i => c_3,
    o => alut2_o);
  n1517_o <= n1481_o & addsub_n1431 & cnotr7_n1504;
  n1518_o <= cnotr7_n1505 & n1510_o;
  n1519_o <= gen0_cnotr5_n1475 & gen0_cnotr5_n1474 & n1480_o;
  n1520_o <= gen0_cnotr3_n1456 & gen0_cnotr3_n1455 & n1461_o;
  n1521_o <= gen0_cnotr4_n1464 & n1472_o;
  n1522_o <= n1494_o & addsub_n1430 & cnotr6_n1496 & n1492_o & cnotr2_n1447 & cnotr1_n1440;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1309_o : std_logic_vector (16 downto 0);
  signal add1_n1310 : std_logic_vector (16 downto 0);
  signal add1_n1311 : std_logic_vector (16 downto 0);
  signal add1_n1312 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1319_o : std_logic;
  signal addsub_n1320 : std_logic;
  signal addsub_n1321 : std_logic_vector (16 downto 0);
  signal addsub_n1322 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1329_o : std_logic;
  signal cnotr1_n1330 : std_logic;
  signal cnotr1_n1331 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1336_o : std_logic;
  signal cnotr2_n1337 : std_logic;
  signal cnotr2_n1338 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1345 : std_logic;
  signal gen0_cnotr3_n1346 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1351_o : std_logic_vector (8 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1354 : std_logic;
  signal gen0_cnotr4_n1355 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1360_o : std_logic_vector (8 downto 0);
  signal n1361_o : std_logic_vector (6 downto 0);
  signal n1362_o : std_logic_vector (15 downto 0);
  signal n1363_o : std_logic;
  signal gen0_cnotr5_n1364 : std_logic;
  signal gen0_cnotr5_n1365 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1370_o : std_logic_vector (8 downto 0);
  signal n1371_o : std_logic_vector (6 downto 0);
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (13 downto 0);
  signal n1374_o : std_logic_vector (14 downto 0);
  signal add2_n1375 : std_logic_vector (14 downto 0);
  signal add2_n1376 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal cnotr6_n1386 : std_logic;
  signal cnotr6_n1387 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1394 : std_logic;
  signal cnotr7_n1395 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1400_o : std_logic;
  signal alut1_n1401 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1404 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1407_o : std_logic_vector (24 downto 0);
  signal n1408_o : std_logic_vector (14 downto 0);
  signal n1409_o : std_logic_vector (16 downto 0);
  signal n1410_o : std_logic_vector (16 downto 0);
  signal n1411_o : std_logic_vector (16 downto 0);
  signal n1412_o : std_logic_vector (5 downto 0);
begin
  g <= n1407_o;
  a_out <= add2_n1376;
  c_out <= n1408_o;
  x_out <= add1_n1312;
  y_out <= addsub_n1322;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1310; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1409_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1410_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1331; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1311; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1338; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1411_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1412_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1401; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1387; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1375; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1404; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1355; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1374_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1309_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1310 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1311 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1312 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1309_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1319_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1320 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1321 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1322 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1319_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1329_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1330 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1331 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1329_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1336_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1337 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1338 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1336_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1343_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1344_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1345 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1346 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1343_o,
    i => n1344_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1351_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1352_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1353_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1354 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1355 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1352_o,
    i => n1353_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1360_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1361_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1363_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1364 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1365 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1363_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1370_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1371_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1372_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1373_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1374_o <= n1372_o & n1373_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1375 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1376 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1381_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1382_o <= not n1381_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1383_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1384_o <= not n1383_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1385_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1386 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1387 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1385_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1392_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1393_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1394 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1395 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1392_o,
    i => n1393_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1400_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1401 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1404 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1407_o <= n1371_o & addsub_n1321 & cnotr7_n1394;
  n1408_o <= cnotr7_n1395 & n1400_o;
  n1409_o <= gen0_cnotr5_n1365 & gen0_cnotr5_n1364 & n1370_o;
  n1410_o <= gen0_cnotr3_n1346 & gen0_cnotr3_n1345 & n1351_o;
  n1411_o <= gen0_cnotr4_n1354 & n1362_o;
  n1412_o <= n1384_o & addsub_n1320 & cnotr6_n1386 & n1382_o & cnotr2_n1337 & cnotr1_n1330;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1199_o : std_logic_vector (16 downto 0);
  signal add1_n1200 : std_logic_vector (16 downto 0);
  signal add1_n1201 : std_logic_vector (16 downto 0);
  signal add1_n1202 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1209_o : std_logic;
  signal addsub_n1210 : std_logic;
  signal addsub_n1211 : std_logic_vector (16 downto 0);
  signal addsub_n1212 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1219_o : std_logic;
  signal cnotr1_n1220 : std_logic;
  signal cnotr1_n1221 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1226_o : std_logic;
  signal cnotr2_n1227 : std_logic;
  signal cnotr2_n1228 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1233_o : std_logic;
  signal n1234_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1235 : std_logic;
  signal gen0_cnotr3_n1236 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1241_o : std_logic_vector (9 downto 0);
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1244 : std_logic;
  signal gen0_cnotr4_n1245 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1250_o : std_logic_vector (9 downto 0);
  signal n1251_o : std_logic_vector (5 downto 0);
  signal n1252_o : std_logic_vector (15 downto 0);
  signal n1253_o : std_logic;
  signal gen0_cnotr5_n1254 : std_logic;
  signal gen0_cnotr5_n1255 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1260_o : std_logic_vector (9 downto 0);
  signal n1261_o : std_logic_vector (5 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (13 downto 0);
  signal n1264_o : std_logic_vector (14 downto 0);
  signal add2_n1265 : std_logic_vector (14 downto 0);
  signal add2_n1266 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal cnotr6_n1276 : std_logic;
  signal cnotr6_n1277 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1284 : std_logic;
  signal cnotr7_n1285 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1290_o : std_logic;
  signal alut1_n1291 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1294 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1297_o : std_logic_vector (23 downto 0);
  signal n1298_o : std_logic_vector (14 downto 0);
  signal n1299_o : std_logic_vector (16 downto 0);
  signal n1300_o : std_logic_vector (16 downto 0);
  signal n1301_o : std_logic_vector (16 downto 0);
  signal n1302_o : std_logic_vector (5 downto 0);
begin
  g <= n1297_o;
  a_out <= add2_n1266;
  c_out <= n1298_o;
  x_out <= add1_n1202;
  y_out <= addsub_n1212;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1200; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1299_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1300_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1221; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1201; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1228; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1301_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1302_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1291; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1277; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1265; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1294; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1245; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1264_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1199_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1200 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1201 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1202 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1199_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1209_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1210 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1211 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1212 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1209_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1219_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1220 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1221 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1219_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1226_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1227 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1228 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1226_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1233_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1234_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1235 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1236 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1233_o,
    i => n1234_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1241_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1242_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1243_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1244 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1245 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1242_o,
    i => n1243_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1250_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1251_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1253_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1254 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1255 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1253_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1260_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1261_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1262_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1263_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1264_o <= n1262_o & n1263_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1265 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1266 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1271_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1272_o <= not n1271_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1273_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1274_o <= not n1273_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1275_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1276 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1277 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1275_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1282_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1283_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1284 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1285 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1282_o,
    i => n1283_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1290_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1291 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1294 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1297_o <= n1261_o & addsub_n1211 & cnotr7_n1284;
  n1298_o <= cnotr7_n1285 & n1290_o;
  n1299_o <= gen0_cnotr5_n1255 & gen0_cnotr5_n1254 & n1260_o;
  n1300_o <= gen0_cnotr3_n1236 & gen0_cnotr3_n1235 & n1241_o;
  n1301_o <= gen0_cnotr4_n1244 & n1252_o;
  n1302_o <= n1274_o & addsub_n1210 & cnotr6_n1276 & n1272_o & cnotr2_n1227 & cnotr1_n1220;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1089_o : std_logic_vector (16 downto 0);
  signal add1_n1090 : std_logic_vector (16 downto 0);
  signal add1_n1091 : std_logic_vector (16 downto 0);
  signal add1_n1092 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1099_o : std_logic;
  signal addsub_n1100 : std_logic;
  signal addsub_n1101 : std_logic_vector (16 downto 0);
  signal addsub_n1102 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1109_o : std_logic;
  signal cnotr1_n1110 : std_logic;
  signal cnotr1_n1111 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1116_o : std_logic;
  signal cnotr2_n1117 : std_logic;
  signal cnotr2_n1118 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1125 : std_logic;
  signal gen0_cnotr3_n1126 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1131_o : std_logic_vector (10 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1134 : std_logic;
  signal gen0_cnotr4_n1135 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1140_o : std_logic_vector (10 downto 0);
  signal n1141_o : std_logic_vector (4 downto 0);
  signal n1142_o : std_logic_vector (15 downto 0);
  signal n1143_o : std_logic;
  signal gen0_cnotr5_n1144 : std_logic;
  signal gen0_cnotr5_n1145 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1150_o : std_logic_vector (10 downto 0);
  signal n1151_o : std_logic_vector (4 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (13 downto 0);
  signal n1154_o : std_logic_vector (14 downto 0);
  signal add2_n1155 : std_logic_vector (14 downto 0);
  signal add2_n1156 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal cnotr6_n1166 : std_logic;
  signal cnotr6_n1167 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1174 : std_logic;
  signal cnotr7_n1175 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1180_o : std_logic;
  signal alut1_n1181 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1184 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1187_o : std_logic_vector (22 downto 0);
  signal n1188_o : std_logic_vector (14 downto 0);
  signal n1189_o : std_logic_vector (16 downto 0);
  signal n1190_o : std_logic_vector (16 downto 0);
  signal n1191_o : std_logic_vector (16 downto 0);
  signal n1192_o : std_logic_vector (5 downto 0);
begin
  g <= n1187_o;
  a_out <= add2_n1156;
  c_out <= n1188_o;
  x_out <= add1_n1092;
  y_out <= addsub_n1102;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1090; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1189_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1190_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1111; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1091; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1118; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1191_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1192_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1181; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1167; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1155; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1184; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1135; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1154_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1089_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1090 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1091 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1092 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1089_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1099_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1100 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1101 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1102 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1099_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1109_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1110 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1111 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1109_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1116_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1117 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1118 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1116_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1123_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1124_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1125 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1126 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1123_o,
    i => n1124_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1131_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1132_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1133_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1134 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1135 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1132_o,
    i => n1133_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1140_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1141_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1142_o <= n1140_o & n1141_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1143_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1144 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1145 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1143_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1150_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1151_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1152_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1153_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1154_o <= n1152_o & n1153_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1155 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1156 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1161_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1162_o <= not n1161_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1163_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1164_o <= not n1163_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1165_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1166 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1167 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1165_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1172_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1173_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1174 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1175 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1172_o,
    i => n1173_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1180_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1181 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1184 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1187_o <= n1151_o & addsub_n1101 & cnotr7_n1174;
  n1188_o <= cnotr7_n1175 & n1180_o;
  n1189_o <= gen0_cnotr5_n1145 & gen0_cnotr5_n1144 & n1150_o;
  n1190_o <= gen0_cnotr3_n1126 & gen0_cnotr3_n1125 & n1131_o;
  n1191_o <= gen0_cnotr4_n1134 & n1142_o;
  n1192_o <= n1164_o & addsub_n1100 & cnotr6_n1166 & n1162_o & cnotr2_n1117 & cnotr1_n1110;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n979_o : std_logic_vector (16 downto 0);
  signal add1_n980 : std_logic_vector (16 downto 0);
  signal add1_n981 : std_logic_vector (16 downto 0);
  signal add1_n982 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n989_o : std_logic;
  signal addsub_n990 : std_logic;
  signal addsub_n991 : std_logic_vector (16 downto 0);
  signal addsub_n992 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n999_o : std_logic;
  signal cnotr1_n1000 : std_logic;
  signal cnotr1_n1001 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1006_o : std_logic;
  signal cnotr2_n1007 : std_logic;
  signal cnotr2_n1008 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n1015 : std_logic;
  signal gen0_cnotr3_n1016 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n1021_o : std_logic_vector (11 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n1024 : std_logic;
  signal gen0_cnotr4_n1025 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n1030_o : std_logic_vector (11 downto 0);
  signal n1031_o : std_logic_vector (3 downto 0);
  signal n1032_o : std_logic_vector (15 downto 0);
  signal n1033_o : std_logic;
  signal gen0_cnotr5_n1034 : std_logic;
  signal gen0_cnotr5_n1035 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n1040_o : std_logic_vector (11 downto 0);
  signal n1041_o : std_logic_vector (3 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (13 downto 0);
  signal n1044_o : std_logic_vector (14 downto 0);
  signal add2_n1045 : std_logic_vector (14 downto 0);
  signal add2_n1046 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal cnotr6_n1056 : std_logic;
  signal cnotr6_n1057 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1064 : std_logic;
  signal cnotr7_n1065 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1070_o : std_logic;
  signal alut1_n1071 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1074 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1077_o : std_logic_vector (21 downto 0);
  signal n1078_o : std_logic_vector (14 downto 0);
  signal n1079_o : std_logic_vector (16 downto 0);
  signal n1080_o : std_logic_vector (16 downto 0);
  signal n1081_o : std_logic_vector (16 downto 0);
  signal n1082_o : std_logic_vector (5 downto 0);
begin
  g <= n1077_o;
  a_out <= add2_n1046;
  c_out <= n1078_o;
  x_out <= add1_n982;
  y_out <= addsub_n992;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n980; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1079_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1080_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1001; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n981; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1008; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1081_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1082_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1071; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1057; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1045; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1074; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1025; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1044_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n979_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n980 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n981 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n982 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n979_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n989_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n990 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n991 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n992 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n989_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n999_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1000 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1001 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n999_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1006_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1007 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1008 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1006_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1013_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1014_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1015 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1016 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n1013_o,
    i => n1014_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1021_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1022_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1023_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1024 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1025 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n1022_o,
    i => n1023_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1030_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1031_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1033_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1034 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1035 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n1033_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1040_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1041_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1042_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1043_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1044_o <= n1042_o & n1043_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1045 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1046 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1051_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1052_o <= not n1051_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1053_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1054_o <= not n1053_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1055_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1056 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1057 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1055_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1062_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1063_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1064 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1065 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1062_o,
    i => n1063_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1070_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1071 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1074 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1077_o <= n1041_o & addsub_n991 & cnotr7_n1064;
  n1078_o <= cnotr7_n1065 & n1070_o;
  n1079_o <= gen0_cnotr5_n1035 & gen0_cnotr5_n1034 & n1040_o;
  n1080_o <= gen0_cnotr3_n1016 & gen0_cnotr3_n1015 & n1021_o;
  n1081_o <= gen0_cnotr4_n1024 & n1032_o;
  n1082_o <= n1054_o & addsub_n990 & cnotr6_n1056 & n1052_o & cnotr2_n1007 & cnotr1_n1000;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n869_o : std_logic_vector (16 downto 0);
  signal add1_n870 : std_logic_vector (16 downto 0);
  signal add1_n871 : std_logic_vector (16 downto 0);
  signal add1_n872 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n879_o : std_logic;
  signal addsub_n880 : std_logic;
  signal addsub_n881 : std_logic_vector (16 downto 0);
  signal addsub_n882 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n889_o : std_logic;
  signal cnotr1_n890 : std_logic;
  signal cnotr1_n891 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n896_o : std_logic;
  signal cnotr2_n897 : std_logic;
  signal cnotr2_n898 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n905 : std_logic;
  signal gen0_cnotr3_n906 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n911_o : std_logic_vector (12 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n914 : std_logic;
  signal gen0_cnotr4_n915 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n920_o : std_logic_vector (12 downto 0);
  signal n921_o : std_logic_vector (2 downto 0);
  signal n922_o : std_logic_vector (15 downto 0);
  signal n923_o : std_logic;
  signal gen0_cnotr5_n924 : std_logic;
  signal gen0_cnotr5_n925 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n930_o : std_logic_vector (12 downto 0);
  signal n931_o : std_logic_vector (2 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (13 downto 0);
  signal n934_o : std_logic_vector (14 downto 0);
  signal add2_n935 : std_logic_vector (14 downto 0);
  signal add2_n936 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal cnotr6_n946 : std_logic;
  signal cnotr6_n947 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (13 downto 0);
  signal cnotr7_n954 : std_logic;
  signal cnotr7_n955 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n960_o : std_logic;
  signal alut1_n961 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n964 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n967_o : std_logic_vector (20 downto 0);
  signal n968_o : std_logic_vector (14 downto 0);
  signal n969_o : std_logic_vector (16 downto 0);
  signal n970_o : std_logic_vector (16 downto 0);
  signal n971_o : std_logic_vector (16 downto 0);
  signal n972_o : std_logic_vector (5 downto 0);
begin
  g <= n967_o;
  a_out <= add2_n936;
  c_out <= n968_o;
  x_out <= add1_n872;
  y_out <= addsub_n882;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n870; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n969_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n970_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n891; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n871; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n898; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n971_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n972_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n961; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n947; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n935; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n964; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n915; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n934_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n869_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n870 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n871 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n872 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n869_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n879_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n880 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n881 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n882 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n879_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n889_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n890 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n891 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n889_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n896_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n897 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n898 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n896_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n903_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n904_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n905 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n906 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n903_o,
    i => n904_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n911_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n912_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n913_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n914 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n915 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n912_o,
    i => n913_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n920_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n921_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n922_o <= n920_o & n921_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n923_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n924 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n925 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n923_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n930_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n931_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n932_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n933_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n934_o <= n932_o & n933_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n935 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n936 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n941_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n942_o <= not n941_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n943_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n944_o <= not n943_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n945_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n946 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n947 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n945_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n952_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n953_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n954 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n955 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n952_o,
    i => n953_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n960_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n961 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n964 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n967_o <= n931_o & addsub_n881 & cnotr7_n954;
  n968_o <= cnotr7_n955 & n960_o;
  n969_o <= gen0_cnotr5_n925 & gen0_cnotr5_n924 & n930_o;
  n970_o <= gen0_cnotr3_n906 & gen0_cnotr3_n905 & n911_o;
  n971_o <= gen0_cnotr4_n914 & n922_o;
  n972_o <= n944_o & addsub_n880 & cnotr6_n946 & n942_o & cnotr2_n897 & cnotr1_n890;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n759_o : std_logic_vector (16 downto 0);
  signal add1_n760 : std_logic_vector (16 downto 0);
  signal add1_n761 : std_logic_vector (16 downto 0);
  signal add1_n762 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n769_o : std_logic;
  signal addsub_n770 : std_logic;
  signal addsub_n771 : std_logic_vector (16 downto 0);
  signal addsub_n772 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n779_o : std_logic;
  signal cnotr1_n780 : std_logic;
  signal cnotr1_n781 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n786_o : std_logic;
  signal cnotr2_n787 : std_logic;
  signal cnotr2_n788 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n793_o : std_logic;
  signal n794_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n795 : std_logic;
  signal gen0_cnotr3_n796 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n801_o : std_logic_vector (13 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n804 : std_logic;
  signal gen0_cnotr4_n805 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n810_o : std_logic_vector (13 downto 0);
  signal n811_o : std_logic_vector (1 downto 0);
  signal n812_o : std_logic_vector (15 downto 0);
  signal n813_o : std_logic;
  signal gen0_cnotr5_n814 : std_logic;
  signal gen0_cnotr5_n815 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n820_o : std_logic_vector (13 downto 0);
  signal n821_o : std_logic_vector (1 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (13 downto 0);
  signal n824_o : std_logic_vector (14 downto 0);
  signal add2_n825 : std_logic_vector (14 downto 0);
  signal add2_n826 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal cnotr6_n836 : std_logic;
  signal cnotr6_n837 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (13 downto 0);
  signal cnotr7_n844 : std_logic;
  signal cnotr7_n845 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n850_o : std_logic;
  signal alut1_n851 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n854 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n857_o : std_logic_vector (19 downto 0);
  signal n858_o : std_logic_vector (14 downto 0);
  signal n859_o : std_logic_vector (16 downto 0);
  signal n860_o : std_logic_vector (16 downto 0);
  signal n861_o : std_logic_vector (16 downto 0);
  signal n862_o : std_logic_vector (5 downto 0);
begin
  g <= n857_o;
  a_out <= add2_n826;
  c_out <= n858_o;
  x_out <= add1_n762;
  y_out <= addsub_n772;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n760; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n859_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n860_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n781; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n761; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n788; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n861_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n862_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n851; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n837; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n825; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n854; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n805; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n824_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n759_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n760 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n761 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n762 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n759_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n769_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n770 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n771 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n772 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n769_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n779_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n780 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n781 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n779_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n786_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n787 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n788 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n786_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n793_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n794_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n795 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n796 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n793_o,
    i => n794_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n801_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n802_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n803_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n804 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n805 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n802_o,
    i => n803_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n810_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n811_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n812_o <= n810_o & n811_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n813_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n814 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n815 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n813_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n820_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n821_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n822_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n823_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n824_o <= n822_o & n823_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n825 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n826 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n831_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n832_o <= not n831_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n833_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n834_o <= not n833_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n835_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n836 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n837 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n835_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n842_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n843_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n844 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n845 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n842_o,
    i => n843_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n850_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n851 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n854 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n857_o <= n821_o & addsub_n771 & cnotr7_n844;
  n858_o <= cnotr7_n845 & n850_o;
  n859_o <= gen0_cnotr5_n815 & gen0_cnotr5_n814 & n820_o;
  n860_o <= gen0_cnotr3_n796 & gen0_cnotr3_n795 & n801_o;
  n861_o <= gen0_cnotr4_n804 & n812_o;
  n862_o <= n834_o & addsub_n770 & cnotr6_n836 & n832_o & cnotr2_n787 & cnotr1_n780;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n649_o : std_logic_vector (16 downto 0);
  signal add1_n650 : std_logic_vector (16 downto 0);
  signal add1_n651 : std_logic_vector (16 downto 0);
  signal add1_n652 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n659_o : std_logic;
  signal addsub_n660 : std_logic;
  signal addsub_n661 : std_logic_vector (16 downto 0);
  signal addsub_n662 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n669_o : std_logic;
  signal cnotr1_n670 : std_logic;
  signal cnotr1_n671 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n676_o : std_logic;
  signal cnotr2_n677 : std_logic;
  signal cnotr2_n678 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal gen0_cnotr3_n685 : std_logic;
  signal gen0_cnotr3_n686 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n691_o : std_logic_vector (14 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal gen0_cnotr4_n694 : std_logic;
  signal gen0_cnotr4_n695 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n700_o : std_logic_vector (14 downto 0);
  signal n701_o : std_logic;
  signal n702_o : std_logic_vector (15 downto 0);
  signal n703_o : std_logic;
  signal gen0_cnotr5_n704 : std_logic;
  signal gen0_cnotr5_n705 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n710_o : std_logic_vector (14 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic_vector (13 downto 0);
  signal n714_o : std_logic_vector (14 downto 0);
  signal add2_n715 : std_logic_vector (14 downto 0);
  signal add2_n716 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal cnotr6_n726 : std_logic;
  signal cnotr6_n727 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (13 downto 0);
  signal cnotr7_n734 : std_logic;
  signal cnotr7_n735 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n740_o : std_logic;
  signal alut1_n741 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n744 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n747_o : std_logic_vector (18 downto 0);
  signal n748_o : std_logic_vector (14 downto 0);
  signal n749_o : std_logic_vector (16 downto 0);
  signal n750_o : std_logic_vector (16 downto 0);
  signal n751_o : std_logic_vector (16 downto 0);
  signal n752_o : std_logic_vector (5 downto 0);
begin
  g <= n747_o;
  a_out <= add2_n716;
  c_out <= n748_o;
  x_out <= add1_n652;
  y_out <= addsub_n662;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n650; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n749_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n750_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n671; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n651; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n678; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n751_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n752_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n741; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n727; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n715; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n744; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n695; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n714_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n649_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n650 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n651 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n652 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n649_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n659_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n660 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n661 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n662 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n659_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n669_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n670 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n671 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n669_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n676_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n677 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n678 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n676_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n683_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n684_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n685 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n686 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n683_o,
    i => n684_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n691_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n692_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n693_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n694 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n695 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n692_o,
    i => n693_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n700_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n701_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n702_o <= n700_o & n701_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n703_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n704 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n705 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n703_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n710_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n711_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n712_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n713_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n714_o <= n712_o & n713_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n715 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n716 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n721_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n722_o <= not n721_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n723_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n724_o <= not n723_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n725_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n726 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n727 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n725_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n732_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n733_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n734 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n735 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n732_o,
    i => n733_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n740_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n741 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n744 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n747_o <= n711_o & addsub_n661 & cnotr7_n734;
  n748_o <= cnotr7_n735 & n740_o;
  n749_o <= gen0_cnotr5_n705 & gen0_cnotr5_n704 & n710_o;
  n750_o <= gen0_cnotr3_n686 & gen0_cnotr3_n685 & n691_o;
  n751_o <= gen0_cnotr4_n694 & n702_o;
  n752_o <= n724_o & addsub_n660 & cnotr6_n726 & n722_o & cnotr2_n677 & cnotr1_n670;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n570_o : std_logic_vector (16 downto 0);
  signal add1_n571 : std_logic_vector (16 downto 0);
  signal add1_n572 : std_logic_vector (16 downto 0);
  signal add1_n573 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n580_o : std_logic;
  signal addsub_n581 : std_logic;
  signal addsub_n582 : std_logic_vector (16 downto 0);
  signal addsub_n583 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n590_o : std_logic;
  signal cnotr1_n591 : std_logic;
  signal cnotr1_n592 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n597_o : std_logic;
  signal cnotr2_n598 : std_logic;
  signal cnotr2_n599 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic_vector (13 downto 0);
  signal n606_o : std_logic_vector (14 downto 0);
  signal add2_n607 : std_logic_vector (14 downto 0);
  signal add2_n608 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal cnotr6_n618 : std_logic;
  signal cnotr6_n619 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n624_o : std_logic;
  signal n625_o : std_logic_vector (13 downto 0);
  signal cnotr7_n626 : std_logic;
  signal cnotr7_n627 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n632_o : std_logic;
  signal alut1_n633 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n636 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n639_o : std_logic_vector (17 downto 0);
  signal n640_o : std_logic_vector (14 downto 0);
  signal n641_o : std_logic_vector (5 downto 0);
begin
  g <= n639_o;
  a_out <= add2_n608;
  c_out <= n640_o;
  x_out <= add1_n573;
  y_out <= addsub_n583;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n571; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n592; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n572; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n599; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n641_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n633; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n619; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n607; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n636; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n606_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n570_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n571 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n572 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n573 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n570_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n580_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n581 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n582 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n583 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n580_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n590_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n591 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n592 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n590_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n597_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n598 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n599 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n597_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n604_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n605_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n606_o <= n604_o & n605_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n607 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n608 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n613_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n614_o <= not n613_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n615_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n616_o <= not n615_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n617_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n618 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n619 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n617_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n624_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n625_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n626 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n627 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n624_o,
    i => n625_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n632_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n633 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n636 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n639_o <= addsub_n582 & cnotr7_n626;
  n640_o <= cnotr7_n627 & n632_o;
  n641_o <= n616_o & addsub_n581 & cnotr6_n618 & n614_o & cnotr2_n598 & cnotr1_n591;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal n564_o : std_logic_vector (1 downto 0);
begin
  o <= n564_o;
  -- vhdl_source/cnot.vhdl:24:17
  n560_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n561_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n562_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n563_o <= n561_o xor n562_o;
  n564_o <= n560_o & n563_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal n422_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n423 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic;
  signal n430_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n431 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n439 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n447 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal n454_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n455 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n463 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n471 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n479 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n487 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n495 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n503 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal n510_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n511 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n519 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n527 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n535 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n538_o : std_logic;
  signal n539_o : std_logic;
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal n542_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n543 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal n549_o : std_logic;
  signal n550_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n551 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic_vector (16 downto 0);
  signal n558_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n556_o;
  o <= n557_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n558_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n420_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n421_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n422_o <= n420_o & n421_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n423 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n422_o,
    o => gen1_n0_cnot0_o);
  n426_o <= gen1_n0_cnot0_n423 (1);
  n427_o <= gen1_n0_cnot0_n423 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n428_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n429_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n430_o <= n428_o & n429_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n431 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n430_o,
    o => gen1_n1_cnot0_o);
  n434_o <= gen1_n1_cnot0_n431 (1);
  n435_o <= gen1_n1_cnot0_n431 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n436_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n437_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n438_o <= n436_o & n437_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n439 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n438_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n442_o <= gen1_n2_cnot0_n439 (1);
  n443_o <= gen1_n2_cnot0_n439 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n444_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n445_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n446_o <= n444_o & n445_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n447 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n446_o,
    o => gen1_n3_cnot0_o);
  n450_o <= gen1_n3_cnot0_n447 (1);
  n451_o <= gen1_n3_cnot0_n447 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n452_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n453_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n454_o <= n452_o & n453_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n455 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n454_o,
    o => gen1_n4_cnot0_o);
  n458_o <= gen1_n4_cnot0_n455 (1);
  n459_o <= gen1_n4_cnot0_n455 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n460_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n461_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n462_o <= n460_o & n461_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n463 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n462_o,
    o => gen1_n5_cnot0_o);
  n466_o <= gen1_n5_cnot0_n463 (1);
  n467_o <= gen1_n5_cnot0_n463 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n468_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n469_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n470_o <= n468_o & n469_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n471 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n470_o,
    o => gen1_n6_cnot0_o);
  n474_o <= gen1_n6_cnot0_n471 (1);
  n475_o <= gen1_n6_cnot0_n471 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n476_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n477_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n478_o <= n476_o & n477_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n479 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n478_o,
    o => gen1_n7_cnot0_o);
  n482_o <= gen1_n7_cnot0_n479 (1);
  n483_o <= gen1_n7_cnot0_n479 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n484_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n485_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n486_o <= n484_o & n485_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n487 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n486_o,
    o => gen1_n8_cnot0_o);
  n490_o <= gen1_n8_cnot0_n487 (1);
  n491_o <= gen1_n8_cnot0_n487 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n492_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n493_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n494_o <= n492_o & n493_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n495 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n494_o,
    o => gen1_n9_cnot0_o);
  n498_o <= gen1_n9_cnot0_n495 (1);
  n499_o <= gen1_n9_cnot0_n495 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n500_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n501_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n502_o <= n500_o & n501_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n503 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n502_o,
    o => gen1_n10_cnot0_o);
  n506_o <= gen1_n10_cnot0_n503 (1);
  n507_o <= gen1_n10_cnot0_n503 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n508_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n509_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n510_o <= n508_o & n509_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n511 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n510_o,
    o => gen1_n11_cnot0_o);
  n514_o <= gen1_n11_cnot0_n511 (1);
  n515_o <= gen1_n11_cnot0_n511 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n516_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n517_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n518_o <= n516_o & n517_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n519 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n518_o,
    o => gen1_n12_cnot0_o);
  n522_o <= gen1_n12_cnot0_n519 (1);
  n523_o <= gen1_n12_cnot0_n519 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n524_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n525_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n526_o <= n524_o & n525_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n527 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n526_o,
    o => gen1_n13_cnot0_o);
  n530_o <= gen1_n13_cnot0_n527 (1);
  n531_o <= gen1_n13_cnot0_n527 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n532_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n533_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n534_o <= n532_o & n533_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n535 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n534_o,
    o => gen1_n14_cnot0_o);
  n538_o <= gen1_n14_cnot0_n535 (1);
  n539_o <= gen1_n14_cnot0_n535 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n540_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n541_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n542_o <= n540_o & n541_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n543 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n542_o,
    o => gen1_n15_cnot0_o);
  n546_o <= gen1_n15_cnot0_n543 (1);
  n547_o <= gen1_n15_cnot0_n543 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n548_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n549_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n550_o <= n548_o & n549_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n551 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n550_o,
    o => gen1_n16_cnot0_o);
  n554_o <= gen1_n16_cnot0_n551 (1);
  n555_o <= gen1_n16_cnot0_n551 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n556_o <= ctrl_prop (17);
  n557_o <= n555_o & n547_o & n539_o & n531_o & n523_o & n515_o & n507_o & n499_o & n491_o & n483_o & n475_o & n467_o & n459_o & n451_o & n443_o & n435_o & n427_o;
  n558_o <= n554_o & n546_o & n538_o & n530_o & n522_o & n514_o & n506_o & n498_o & n490_o & n482_o & n474_o & n466_o & n458_o & n450_o & n442_o & n434_o & n426_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n306 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n314 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n322 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n330 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n338 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n346 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n354 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n362 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n370 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n378 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n386 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n394 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n402 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n410 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic_vector (13 downto 0);
  signal n417_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n415_o;
  o <= n416_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n417_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n303_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n304_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n305_o <= n303_o & n304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n306 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n305_o,
    o => gen1_n0_cnot0_o);
  n309_o <= gen1_n0_cnot0_n306 (1);
  n310_o <= gen1_n0_cnot0_n306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n311_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n312_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n313_o <= n311_o & n312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n314 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n313_o,
    o => gen1_n1_cnot0_o);
  n317_o <= gen1_n1_cnot0_n314 (1);
  n318_o <= gen1_n1_cnot0_n314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n319_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n320_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n321_o <= n319_o & n320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n322 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n321_o,
    o => gen1_n2_cnot0_o);
  n325_o <= gen1_n2_cnot0_n322 (1);
  n326_o <= gen1_n2_cnot0_n322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n327_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n328_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n329_o <= n327_o & n328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n330 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n329_o,
    o => gen1_n3_cnot0_o);
  n333_o <= gen1_n3_cnot0_n330 (1);
  n334_o <= gen1_n3_cnot0_n330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n335_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n336_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n337_o <= n335_o & n336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n338 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n337_o,
    o => gen1_n4_cnot0_o);
  n341_o <= gen1_n4_cnot0_n338 (1);
  n342_o <= gen1_n4_cnot0_n338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n343_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n344_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n345_o <= n343_o & n344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n346 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n345_o,
    o => gen1_n5_cnot0_o);
  n349_o <= gen1_n5_cnot0_n346 (1);
  n350_o <= gen1_n5_cnot0_n346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n351_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n352_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n353_o <= n351_o & n352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n354 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n353_o,
    o => gen1_n6_cnot0_o);
  n357_o <= gen1_n6_cnot0_n354 (1);
  n358_o <= gen1_n6_cnot0_n354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n359_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n360_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n361_o <= n359_o & n360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n362 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n361_o,
    o => gen1_n7_cnot0_o);
  n365_o <= gen1_n7_cnot0_n362 (1);
  n366_o <= gen1_n7_cnot0_n362 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n367_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n368_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n369_o <= n367_o & n368_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n370 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n369_o,
    o => gen1_n8_cnot0_o);
  n373_o <= gen1_n8_cnot0_n370 (1);
  n374_o <= gen1_n8_cnot0_n370 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n375_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n376_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n377_o <= n375_o & n376_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n378 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n377_o,
    o => gen1_n9_cnot0_o);
  n381_o <= gen1_n9_cnot0_n378 (1);
  n382_o <= gen1_n9_cnot0_n378 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n383_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n384_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n385_o <= n383_o & n384_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n386 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n385_o,
    o => gen1_n10_cnot0_o);
  -- vhdl_source/cordic.vhdl:22:16
  n389_o <= gen1_n10_cnot0_n386 (1);
  -- vhdl_source/cordic.vhdl:20:16
  n390_o <= gen1_n10_cnot0_n386 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n391_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n392_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n393_o <= n391_o & n392_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n394 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n393_o,
    o => gen1_n11_cnot0_o);
  n397_o <= gen1_n11_cnot0_n394 (1);
  n398_o <= gen1_n11_cnot0_n394 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n399_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n400_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n401_o <= n399_o & n400_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n402 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n401_o,
    o => gen1_n12_cnot0_o);
  n405_o <= gen1_n12_cnot0_n402 (1);
  n406_o <= gen1_n12_cnot0_n402 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n407_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n408_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n409_o <= n407_o & n408_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n410 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n409_o,
    o => gen1_n13_cnot0_o);
  n413_o <= gen1_n13_cnot0_n410 (1);
  n414_o <= gen1_n13_cnot0_n410 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n415_o <= ctrl_prop (14);
  n416_o <= n414_o & n406_o & n398_o & n390_o & n382_o & n374_o & n366_o & n358_o & n350_o & n342_o & n334_o & n326_o & n318_o & n310_o;
  n417_o <= n413_o & n405_o & n397_o & n389_o & n381_o & n373_o & n365_o & n357_o & n349_o & n341_o & n333_o & n325_o & n317_o & n309_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_11 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_11;

architecture rtl of init_lookup_16_11 is
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic_vector (15 downto 0);
begin
  o <= n300_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n275_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:42:44
  n276_o <= not n275_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n277_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:44:45
  n278_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:42:49
  n279_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:42:44
  n280_o <= not n279_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n281_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:42:44
  n282_o <= not n281_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n283_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:42:49
  n284_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:42:44
  n285_o <= not n284_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n286_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:42:44
  n287_o <= not n286_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n288_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:42:49
  n289_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:42:44
  n290_o <= not n289_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n291_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:42:44
  n292_o <= not n291_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n293_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:42:44
  n294_o <= not n293_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n295_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:42:49
  n296_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:42:44
  n297_o <= not n296_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n298_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:44:45
  n299_o <= i (0);
  n300_o <= n276_o & n277_o & n278_o & n280_o & n282_o & n283_o & n285_o & n287_o & n288_o & n290_o & n292_o & n294_o & n295_o & n297_o & n298_o & n299_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (253 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (253 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (179 downto 0);
  signal as : std_logic_vector (179 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (203 downto 0);
  signal ys : std_logic_vector (203 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (25 downto 0);
  signal n203_o : std_logic_vector (14 downto 0);
  signal n204_o : std_logic_vector (14 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  signal n206_o : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (16 downto 0);
  signal n222_o : std_logic_vector (26 downto 0);
  signal n223_o : std_logic_vector (14 downto 0);
  signal n224_o : std_logic_vector (14 downto 0);
  signal n225_o : std_logic_vector (16 downto 0);
  signal n226_o : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n227 : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_n228 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n229 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n230 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n231 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (16 downto 0);
  signal n242_o : std_logic_vector (27 downto 0);
  signal n243_o : std_logic_vector (14 downto 0);
  signal n244_o : std_logic_vector (14 downto 0);
  signal n245_o : std_logic_vector (16 downto 0);
  signal n246_o : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n247 : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_n248 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n249 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n250 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n251 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (16 downto 0);
  signal n263_o : std_logic_vector (253 downto 0);
  signal n265_o : std_logic_vector (16 downto 0);
  constant n266_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n268_o : std_logic_vector (3 downto 0);
  signal n269_o : std_logic_vector (179 downto 0);
  signal n270_o : std_logic_vector (179 downto 0);
  signal n271_o : std_logic_vector (14 downto 0);
  signal n272_o : std_logic_vector (203 downto 0);
  signal n273_o : std_logic_vector (203 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n263_o;
  wrap_A_OUT <= n265_o;
  wrap_C_OUT <= n266_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n268_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n269_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n270_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n271_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n272_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n273_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_11 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (203 downto 187);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (203 downto 187);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (198 downto 173);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (134 downto 120);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (134 downto 120);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_16_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n222_o <= wrap_W (225 downto 199);
  -- vhdl_source/cordic.vhdl:122:79
  n223_o <= as (149 downto 135);
  -- vhdl_source/cordic.vhdl:122:91
  n224_o <= cs (149 downto 135);
  -- vhdl_source/cordic.vhdl:123:79
  n225_o <= xs (169 downto 153);
  -- vhdl_source/cordic.vhdl:123:91
  n226_o <= ys (169 downto 153);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n9_stagex_n227 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n9_stagex_n228 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n9_stagex_n229 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n9_stagex_n230 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n9_stagex_n231 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n9_stagex : entity work.cordic_stage_16_9 port map (
    w => n222_o,
    a => n223_o,
    c => n224_o,
    x => n225_o,
    y => n226_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n242_o <= wrap_W (253 downto 226);
  -- vhdl_source/cordic.vhdl:122:79
  n243_o <= as (164 downto 150);
  -- vhdl_source/cordic.vhdl:122:91
  n244_o <= cs (164 downto 150);
  -- vhdl_source/cordic.vhdl:123:79
  n245_o <= xs (186 downto 170);
  -- vhdl_source/cordic.vhdl:123:91
  n246_o <= ys (186 downto 170);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n10_stagex_n247 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n10_stagex_n248 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n10_stagex_n249 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n10_stagex_n250 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n10_stagex_n251 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n10_stagex : entity work.cordic_stage_16_10 port map (
    w => n242_o,
    a => n243_o,
    c => n244_o,
    x => n245_o,
    y => n246_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  n263_o <= gen1_n10_stagex_n247 & gen1_n9_stagex_n227 & gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n265_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n268_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n269_o <= gen1_n10_stagex_n249 & gen1_n9_stagex_n229 & gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n270_o <= gen1_n10_stagex_n248 & gen1_n9_stagex_n228 & gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n271_o <= n18_o & cnotr1_n13;
  n272_o <= gen1_n10_stagex_n250 & gen1_n9_stagex_n230 & gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n273_o <= gen1_n10_stagex_n251 & gen1_n9_stagex_n231 & gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
