DocumentHdrVersion "1.1"
Header (DocumentHdr
packageRefs [
(PackageRef
library "ieee"
unitName "std_logic_1164"
itemName "all"
)
(PackageRef
library "ieee"
unitName "std_logic_arith"
itemName "all"
)
(PackageRef
library "final_lab"
unitName "in_states"
itemName "all"
)
(PackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "all"
)
(PackageRef
library "ieee"
unitName "std_logic_textio"
itemName "all"
)
(PackageRef
library "std"
unitName "textio"
itemName "all"
)
]
instances [
(Instance
name "I0"
duLibraryName "final_lab"
duName "mk_alu"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I1"
duLibraryName "final_lab"
duName "mk_pc"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I2"
duLibraryName "final_lab"
duName "mk_ram"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I3"
duLibraryName "final_lab"
duName "mk_reg1"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I4"
duLibraryName "final_lab"
duName "mk_reg2"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I5"
duLibraryName "final_lab"
duName "mk_rom"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I7"
duLibraryName "final_lab"
duName "mk_reg1"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I9"
duLibraryName "final_lab"
duName "mk_reg2"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I10"
duLibraryName "final_lab"
duName "tb"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I6"
duLibraryName "final_lab"
duName "mk_uu"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I8"
duLibraryName "final_lab"
duName "mk_reg2"
viewName ""
elements [
]
insensitive 1
mwi 0
)
(Instance
name "I11"
duLibraryName "final_lab"
duName "temp_mux"
viewName ""
elements [
]
insensitive 1
mwi 0
)
]
)
version "20.1"
appVersion "2002.1a (Build 22)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\labs\\VHDL\\final_lab\\hdl"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\labs\\VHDL\\final_lab\\src\\mk_51a\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\labs\\VHDL\\final_lab\\src\\mk_51a\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\labs\\VHDL\\final_lab\\src"
)
(vvPair
variable "appl"
value "HDL Designer - Pro"
)
(vvPair
variable "d"
value "D:\\labs\\VHDL\\final_lab\\src\\mk_51a"
)
(vvPair
variable "d_logical"
value "D:\\labs\\VHDL\\final_lab\\src\\mk_51a"
)
(vvPair
variable "date"
value "05/30/18"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LENOVO"
)
(vvPair
variable "library"
value "final_lab"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\labs\\VHDL\\final_lab\\work"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "D:\\labs\\VHDL\\final_lab\\src\\mk_51a\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\labs\\VHDL\\final_lab\\src\\mk_51a\\struct.bd"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "time"
value "11:57:42"
)
(vvPair
variable "unit"
value "mk_51a"
)
(vvPair
variable "user"
value "Y50-70"
)
(vvPair
variable "version"
value "2002.1a (Build 22)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,75000,131000,76000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,75000,124300,76000"
st "
by %user on %dd %month %year"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,71000,135000,72000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,71000,133800,72000"
st "
Project:"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,73000,131000,74000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,73000,124200,74000"
st "
<enter diagram title here>"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,73000,114000,74000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,73000,111900,74000"
st "
Title:"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "131000,72000,151000,76000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "131200,72200,140600,73200"
st "
<enter comments here>"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "135000,71000,151000,72000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "135200,71000,145400,72000"
st "
<enter project name here>"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,71000,131000,73000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "117000,71500,124000,72500"
st "
<company name>"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,74000,114000,75000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,74000,111900,75000"
st "
Path:"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "110000,75000,114000,76000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "110200,75000,112500,76000"
st "
Edited:"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,74000,131000,75000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,74000,123200,75000"
st "
%library/%unit/%view"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "110000,71000,151000,76000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 86,0
optionalChildren [
*13 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,7625,33000,8375"
)
n "inA"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "34000,7500,38100,8500"
st "inA : (7:0)"
blo "34000,8300"
)
)
)
*14 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,9625,33000,10375"
)
n "inTemp"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 2
d 0
s 0
sf 1
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
font "arial,8,0"
)
xt "34000,9500,39600,10500"
st "inTemp : (7:0)"
blo "34000,10300"
)
)
)
*15 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,11625,33000,12375"
)
n "inPSW"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
r 3
d 0
s 0
sf 1
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
font "arial,8,0"
)
xt "34000,11500,39400,12500"
st "inPSW : (7:0)"
blo "34000,12300"
)
)
)
*16 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,10625,50750,11375"
)
n "output8"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 6
r 4
d 0
s 0
sf 1
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
font "arial,8,0"
)
xt "43600,10500,49000,11500"
st "output8 : (7:0)"
ju 2
blo "49000,11300"
)
)
)
*17 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,12625,50750,13375"
)
n "compare"
t "std_logic"
m 1
o 5
r 5
d 0
s 0
sf 1
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
font "arial,8,0"
)
xt "46000,12500,49000,13500"
st "compare"
ju 2
blo "49000,13300"
)
)
)
*18 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,13625,33000,14375"
)
n "state"
t "st_alu"
o 4
r 6
d 0
s 0
sf 1
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
font "arial,8,0"
)
xt "34000,13500,35600,14500"
st "state"
blo "34000,14300"
)
)
)
*19 (CptPort
uid 77,0
ps "OnEdgeStrategy"
shape (Triangle
uid 78,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,15625,33000,16375"
)
n "rd"
t "std_logic"
o 7
r 7
d 0
s 0
sf 1
tg (CPTG
uid 79,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80,0
va (VaSet
font "arial,8,0"
)
xt "34000,15500,34700,16500"
st "rd"
blo "34000,16300"
)
)
)
*20 (CptPort
uid 81,0
optionalChildren [
*21 (FFT
pts [
"33750,18000"
"33000,18375"
"33000,17625"
]
uid 85,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,17625,33750,18375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,17625,33000,18375"
)
n "clk"
t "std_logic"
o 8
r 8
d 0
s 0
sf 1
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "34000,17500,35000,18500"
st "clk"
blo "34000,18300"
)
)
)
]
shape (Rectangle
uid 87,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,7000,50000,19000"
)
ttg (MlTextGroup
uid 88,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 89,0
va (VaSet
font "arial,8,1"
)
xt "39400,15000,42500,16000"
st "final_lab"
blo "39400,15800"
)
*23 (Text
uid 90,0
va (VaSet
font "arial,8,1"
)
xt "39400,16000,42000,17000"
st "mk_alu"
blo "39400,16800"
)
*24 (Text
uid 91,0
va (VaSet
font "arial,8,1"
)
xt "39400,17000,40000,18000"
st "I0"
blo "39400,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 93,0
text (MLText
uid 94,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,1000,18000,1000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
)
*25 (SaComponent
uid 194,0
optionalChildren [
*26 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Diamond
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,38625,45750,39375"
)
n "pc_inout8"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 2
o 8
r 1
d 0
s 0
sf 1
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
font "arial,8,0"
)
xt "38400,38500,44600,39500"
st "pc_inout8 : (7:0)"
ju 2
blo "44600,39300"
)
)
)
*27 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,37625,33000,38375"
)
n "inc"
t "std_logic"
o 3
r 2
d 0
s 0
sf 1
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
font "arial,8,0"
)
xt "34000,37500,35000,38500"
st "inc"
blo "34000,38300"
)
)
)
*28 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,39625,33000,40375"
)
n "wr"
t "std_logic"
o 6
r 3
d 0
s 0
sf 1
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
font "arial,8,0"
)
xt "34000,39500,34900,40500"
st "wr"
blo "34000,40300"
)
)
)
*29 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,41625,33000,42375"
)
n "rd"
t "std_logic"
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "arial,8,0"
)
xt "34000,41500,34700,42500"
st "rd"
blo "34000,42300"
)
)
)
*30 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,43625,33000,44375"
)
n "res"
t "std_logic"
o 5
r 5
d 0
s 0
sf 1
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
font "arial,8,0"
)
xt "34000,43500,35100,44500"
st "res"
blo "34000,44300"
)
)
)
*31 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,45625,33000,46375"
)
n "HL"
t "std_logic"
o 1
r 6
d 0
s 0
sf 1
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
font "arial,8,0"
)
xt "34000,45500,35000,46500"
st "HL"
blo "34000,46300"
)
)
)
*32 (CptPort
uid 185,0
optionalChildren [
*33 (FFT
pts [
"33750,48000"
"33000,48375"
"33000,47625"
]
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,47625,33750,48375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,47625,33000,48375"
)
n "clk"
t "std_logic"
o 2
r 7
d 0
s 0
sf 1
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
font "arial,8,0"
)
xt "34000,47500,35000,48500"
st "clk"
blo "34000,48300"
)
)
)
*34 (CptPort
uid 190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,43625,45750,44375"
)
n "pc_out16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
m 1
o 7
r 8
d 0
s 0
sf 1
tg (CPTG
uid 192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 193,0
va (VaSet
font "arial,8,0"
)
xt "37600,43500,44000,44500"
st "pc_out16 : (15:0)"
ju 2
blo "44000,44300"
)
)
)
]
shape (Rectangle
uid 195,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,36000,45000,49000"
)
ttg (MlTextGroup
uid 196,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 197,0
va (VaSet
font "arial,8,1"
)
xt "37400,45000,40500,46000"
st "final_lab"
blo "37400,45800"
)
*36 (Text
uid 198,0
va (VaSet
font "arial,8,1"
)
xt "37400,46000,39800,47000"
st "mk_pc"
blo "37400,46800"
)
*37 (Text
uid 199,0
va (VaSet
font "arial,8,1"
)
xt "37400,47000,38000,48000"
st "I1"
blo "37400,47800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 200,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 201,0
text (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,29000,19000,29000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
)
*38 (SaComponent
uid 257,0
optionalChildren [
*39 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,51625,71000,52375"
)
n "addr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
font "arial,8,0"
)
xt "72000,51500,76500,52500"
st "addr : (7:0)"
blo "72000,52300"
)
)
)
*40 (CptPort
uid 240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,53625,71000,54375"
)
n "en"
t "std_logic"
o 3
r 2
d 0
s 0
sf 1
tg (CPTG
uid 242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 243,0
va (VaSet
font "arial,8,0"
)
xt "72000,53500,72800,54500"
st "en"
blo "72000,54300"
)
)
)
*41 (CptPort
uid 244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,55625,71000,56375"
)
n "rw"
t "std_logic"
o 4
r 3
d 0
s 0
sf 1
tg (CPTG
uid 246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 247,0
va (VaSet
font "arial,8,0"
)
xt "72000,55500,72900,56500"
st "rw"
blo "72000,56300"
)
)
)
*42 (CptPort
uid 248,0
optionalChildren [
*43 (FFT
pts [
"71750,58000"
"71000,58375"
"71000,57625"
]
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,57625,71750,58375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,57625,71000,58375"
)
n "clk"
t "std_logic"
o 2
r 4
d 0
s 0
sf 1
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
font "arial,8,0"
)
xt "72000,57500,73000,58500"
st "clk"
blo "72000,58300"
)
)
)
*44 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Diamond
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,54625,83750,55375"
)
n "data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 2
o 5
r 5
d 0
s 0
sf 1
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "arial,8,0"
)
xt "76400,54500,80800,55500"
st "data : (7:0)"
ju 2
blo "80800,55300"
)
)
)
]
shape (Rectangle
uid 258,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,50000,83000,59000"
)
ttg (MlTextGroup
uid 259,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 260,0
va (VaSet
font "arial,8,1"
)
xt "78400,50000,81500,51000"
st "final_lab"
blo "78400,50800"
)
*46 (Text
uid 261,0
va (VaSet
font "arial,8,1"
)
xt "78400,51000,81300,52000"
st "mk_ram"
blo "78400,51800"
)
*47 (Text
uid 262,0
va (VaSet
font "arial,8,1"
)
xt "78400,52000,79000,53000"
st "I2"
blo "78400,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 263,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 264,0
text (MLText
uid 265,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,42000,56000,42000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*48 (SaComponent
uid 304,0
optionalChildren [
*49 (CptPort
uid 287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,75625,12000,76375"
)
n "input"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 290,0
va (VaSet
font "arial,8,0"
)
xt "13000,75500,17600,76500"
st "input : (7:0)"
blo "13000,76300"
)
)
)
*50 (CptPort
uid 291,0
optionalChildren [
*51 (FFT
pts [
"12750,78000"
"12000,78375"
"12000,77625"
]
uid 295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,77625,12750,78375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,77625,12000,78375"
)
n "clk"
t "std_logic"
o 2
r 2
d 0
s 0
sf 1
tg (CPTG
uid 293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
font "arial,8,0"
)
xt "13000,77500,14000,78500"
st "clk"
blo "13000,78300"
)
)
)
*52 (CptPort
uid 296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,80625,12000,81375"
)
n "Wr"
t "std_logic"
o 3
r 3
d 0
s 0
sf 1
tg (CPTG
uid 298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 299,0
va (VaSet
font "arial,8,0"
)
xt "13000,80500,14100,81500"
st "Wr"
blo "13000,81300"
)
)
)
*53 (CptPort
uid 300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,78625,24750,79375"
)
n "output"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 303,0
va (VaSet
font "arial,8,0"
)
xt "18000,78500,23000,79500"
st "output : (7:0)"
ju 2
blo "23000,79300"
)
)
)
]
shape (Rectangle
uid 305,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,74000,24000,82000"
)
ttg (MlTextGroup
uid 306,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 307,0
va (VaSet
font "arial,8,1"
)
xt "19400,75000,22500,76000"
st "final_lab"
blo "19400,75800"
)
*55 (Text
uid 308,0
va (VaSet
font "arial,8,1"
)
xt "19400,76000,22500,77000"
st "mk_reg1"
blo "19400,76800"
)
*56 (Text
uid 309,0
va (VaSet
font "arial,8,1"
)
xt "19400,77000,20000,78000"
st "I3"
blo "19400,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 310,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 311,0
text (MLText
uid 312,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,68000,-3000,68000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*57 (SaComponent
uid 351,0
optionalChildren [
*58 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,73625,55000,74375"
)
n "wr"
t "std_logic"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333,0
va (VaSet
font "arial,8,0"
)
xt "56000,73500,56900,74500"
st "wr"
blo "56000,74300"
)
)
)
*59 (CptPort
uid 334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,76625,55000,77375"
)
n "rd"
t "std_logic"
o 2
r 2
d 0
s 0
sf 1
tg (CPTG
uid 336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337,0
va (VaSet
font "arial,8,0"
)
xt "56000,76500,56700,77500"
st "rd"
blo "56000,77300"
)
)
)
*60 (CptPort
uid 338,0
optionalChildren [
*61 (FFT
pts [
"55750,80000"
"55000,80375"
"55000,79625"
]
uid 342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,79625,55750,80375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,79625,55000,80375"
)
n "clk"
t "std_logic"
o 3
r 3
d 0
s 0
sf 1
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
font "arial,8,0"
)
xt "56000,79500,57000,80500"
st "clk"
blo "56000,80300"
)
)
)
*62 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Diamond
uid 344,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,82625,55000,83375"
)
n "input"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 2
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
font "arial,8,0"
)
xt "56000,82500,60600,83500"
st "input : (7:0)"
blo "56000,83300"
)
)
)
*63 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,77625,67750,78375"
)
n "output"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 5
r 5
d 0
s 0
sf 1
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
font "arial,8,0"
)
xt "61000,77500,66000,78500"
st "output : (7:0)"
ju 2
blo "66000,78300"
)
)
)
]
shape (Rectangle
uid 352,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,72000,67000,85000"
)
ttg (MlTextGroup
uid 353,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 354,0
va (VaSet
font "arial,8,1"
)
xt "62400,73000,65500,74000"
st "final_lab"
blo "62400,73800"
)
*65 (Text
uid 355,0
va (VaSet
font "arial,8,1"
)
xt "62400,74000,65500,75000"
st "mk_reg2"
blo "62400,74800"
)
*66 (Text
uid 356,0
va (VaSet
font "arial,8,1"
)
xt "62400,75000,63000,76000"
st "I4"
blo "62400,75800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 357,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 358,0
text (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "40000,65000,40000,65000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*67 (SaComponent
uid 398,0
optionalChildren [
*68 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,46625,11000,47375"
)
n "addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
font "arial,8,0"
)
xt "12000,46500,16900,47500"
st "addr : (15:0)"
blo "12000,47300"
)
)
)
*69 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,50625,11000,51375"
)
n "en"
t "std_logic"
o 3
r 2
d 0
s 0
sf 1
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
font "arial,8,0"
)
xt "12000,50500,12800,51500"
st "en"
blo "12000,51300"
)
)
)
*70 (CptPort
uid 389,0
optionalChildren [
*71 (FFT
pts [
"11750,55000"
"11000,55375"
"11000,54625"
]
uid 393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,54625,11750,55375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10250,54625,11000,55375"
)
n "clk"
t "std_logic"
o 2
r 3
d 0
s 0
sf 1
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,8,0"
)
xt "12000,54500,13000,55500"
st "clk"
blo "12000,55300"
)
)
)
*72 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23000,50625,23750,51375"
)
n "data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
font "arial,8,0"
)
xt "17600,50500,22000,51500"
st "data : (7:0)"
ju 2
blo "22000,51300"
)
)
)
]
shape (Rectangle
uid 399,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "11000,45000,23000,57000"
)
oxt "-1000,41000,11000,53000"
ttg (MlTextGroup
uid 400,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 401,0
va (VaSet
font "arial,8,1"
)
xt "18400,46000,21500,47000"
st "final_lab"
blo "18400,46800"
)
*74 (Text
uid 402,0
va (VaSet
font "arial,8,1"
)
xt "18400,47000,21400,48000"
st "mk_rom"
blo "18400,47800"
)
*75 (Text
uid 403,0
va (VaSet
font "arial,8,1"
)
xt "18400,48000,19000,49000"
st "I5"
blo "18400,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 404,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 405,0
text (MLText
uid 406,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,35000,-4000,35000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*76 (Net
uid 631,0
name "PC_inc"
type "std_logic"
orderNo 1
declText (MLText
uid 632,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,3800,-11000,4600"
st "SIGNAL PC_inc       : std_logic
"
)
)
*77 (Net
uid 637,0
name "clk"
type "std_logic"
orderNo 2
declText (MLText
uid 638,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,12600,-11000,13400"
st "SIGNAL clk          : std_logic
"
)
)
*78 (Net
uid 643,0
name "PC_Wr"
type "std_logic"
orderNo 3
declText (MLText
uid 644,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,3000,-11000,3800"
st "SIGNAL PC_Wr        : std_logic
"
)
)
*79 (Net
uid 649,0
name "PC_Rd"
type "std_logic"
orderNo 4
declText (MLText
uid 650,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,2200,-11000,3000"
st "SIGNAL PC_Rd        : std_logic
"
)
)
*80 (Net
uid 699,0
name "PC_HL"
type "std_logic"
orderNo 5
declText (MLText
uid 700,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,1400,-11000,2200"
st "SIGNAL PC_HL        : std_logic
"
)
)
*81 (Net
uid 705,0
name "PC_rst"
type "std_logic"
orderNo 6
declText (MLText
uid 706,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,4600,-11000,5400"
st "SIGNAL PC_rst       : std_logic
"
)
)
*82 (Net
uid 711,0
name "Alu_Rd"
type "std_logic"
orderNo 7
declText (MLText
uid 712,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,-1000,-11000,-200"
st "SIGNAL Alu_Rd       : std_logic
"
)
)
*83 (Net
uid 717,0
name "E_Ram"
type "std_logic"
orderNo 8
declText (MLText
uid 718,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,-200,-11000,600"
st "SIGNAL E_Ram        : std_logic
"
)
)
*84 (Net
uid 723,0
name "Rw_Ram"
type "std_logic"
orderNo 9
declText (MLText
uid 724,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,7800,-11000,8600"
st "SIGNAL Rw_Ram       : std_logic
"
)
)
*85 (Net
uid 735,0
name "E_Rom"
type "std_logic"
orderNo 10
declText (MLText
uid 736,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,600,-11000,1400"
st "SIGNAL E_Rom        : std_logic
"
)
)
*86 (Net
uid 753,0
name "PSW_Rd"
type "std_logic"
orderNo 11
declText (MLText
uid 754,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,5400,-11000,6200"
st "SIGNAL PSW_Rd       : std_logic
"
)
)
*87 (Net
uid 759,0
name "PSW_Wr"
type "std_logic"
orderNo 12
declText (MLText
uid 760,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,6200,-11000,7000"
st "SIGNAL PSW_Wr       : std_logic
"
)
)
*88 (SaComponent
uid 782,0
optionalChildren [
*89 (CptPort
uid 765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,88625,12000,89375"
)
n "input"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 768,0
va (VaSet
font "arial,8,0"
)
xt "13000,88500,17600,89500"
st "input : (7:0)"
blo "13000,89300"
)
)
)
*90 (CptPort
uid 769,0
optionalChildren [
*91 (FFT
pts [
"12750,91000"
"12000,91375"
"12000,90625"
]
uid 773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,90625,12750,91375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,90625,12000,91375"
)
n "clk"
t "std_logic"
o 2
r 2
d 0
s 0
sf 1
tg (CPTG
uid 771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 772,0
va (VaSet
font "arial,8,0"
)
xt "13000,90500,14000,91500"
st "clk"
blo "13000,91300"
)
)
)
*92 (CptPort
uid 774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,93625,12000,94375"
)
n "Wr"
t "std_logic"
o 3
r 3
d 0
s 0
sf 1
tg (CPTG
uid 776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 777,0
va (VaSet
font "arial,8,0"
)
xt "13000,93500,14100,94500"
st "Wr"
blo "13000,94300"
)
)
)
*93 (CptPort
uid 778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,93625,24750,94375"
)
n "output"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 781,0
va (VaSet
font "arial,8,0"
)
xt "18000,93500,23000,94500"
st "output : (7:0)"
ju 2
blo "23000,94300"
)
)
)
]
shape (Rectangle
uid 783,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,87000,24000,96000"
)
oxt "12000,85000,24000,94000"
ttg (MlTextGroup
uid 784,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 785,0
va (VaSet
font "arial,8,1"
)
xt "19400,90000,22500,91000"
st "final_lab"
blo "19400,90800"
)
*95 (Text
uid 786,0
va (VaSet
font "arial,8,1"
)
xt "19400,91000,22500,92000"
st "mk_reg1"
blo "19400,91800"
)
*96 (Text
uid 787,0
va (VaSet
font "arial,8,1"
)
xt "19400,92000,20000,93000"
st "I7"
blo "19400,92800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 788,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 789,0
text (MLText
uid 790,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,81000,-3000,81000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*97 (CommentText
uid 861,0
shape (Rectangle
uid 862,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "68000,71000,71000,73000"
)
oxt "0,0,15000,5000"
text (MLText
uid 863,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "68200,71200,70000,72200"
st "
PSW
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 2600
)
)
*98 (CommentText
uid 864,0
shape (Rectangle
uid 865,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "69000,87000,72000,89000"
)
oxt "0,0,15000,5000"
text (MLText
uid 866,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "69200,87200,71600,88200"
st "
Comm
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 2600
)
)
*99 (CommentText
uid 867,0
shape (Rectangle
uid 868,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "18000,71000,21000,73000"
)
oxt "0,0,15000,5000"
text (MLText
uid 869,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "18200,71200,20200,72200"
st "
Temp"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 2600
)
)
*100 (CommentText
uid 870,0
shape (Rectangle
uid 871,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "16000,84000,19000,86000"
)
oxt "0,0,15000,5000"
text (MLText
uid 872,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "16200,84200,17800,85200"
st "
Addr"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 2600
)
)
*101 (SaComponent
uid 894,0
optionalChildren [
*102 (CptPort
uid 873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,106625,55000,107375"
)
n "wr"
t "std_logic"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
va (VaSet
font "arial,8,0"
)
xt "56000,106500,56900,107500"
st "wr"
blo "56000,107300"
)
)
)
*103 (CptPort
uid 877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,109625,55000,110375"
)
n "rd"
t "std_logic"
o 2
r 2
d 0
s 0
sf 1
tg (CPTG
uid 879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "56000,109500,56700,110500"
st "rd"
blo "56000,110300"
)
)
)
*104 (CptPort
uid 881,0
optionalChildren [
*105 (FFT
pts [
"55750,113000"
"55000,113375"
"55000,112625"
]
uid 885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,112625,55750,113375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,112625,55000,113375"
)
n "clk"
t "std_logic"
o 3
r 3
d 0
s 0
sf 1
tg (CPTG
uid 883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 884,0
va (VaSet
font "arial,8,0"
)
xt "56000,112500,57000,113500"
st "clk"
blo "56000,113300"
)
)
)
*106 (CptPort
uid 886,0
ps "OnEdgeStrategy"
shape (Diamond
uid 887,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,115625,55000,116375"
)
n "input"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 2
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 889,0
va (VaSet
font "arial,8,0"
)
xt "56000,115500,60600,116500"
st "input : (7:0)"
blo "56000,116300"
)
)
)
*107 (CptPort
uid 890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,112625,67750,113375"
)
n "output"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 5
r 5
d 0
s 0
sf 1
tg (CPTG
uid 892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 893,0
va (VaSet
font "arial,8,0"
)
xt "61000,112500,66000,113500"
st "output : (7:0)"
ju 2
blo "66000,113300"
)
)
)
]
shape (Rectangle
uid 895,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,104000,67000,118000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 896,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 897,0
va (VaSet
font "arial,8,1"
)
xt "59400,113000,62500,114000"
st "final_lab"
blo "59400,113800"
)
*109 (Text
uid 898,0
va (VaSet
font "arial,8,1"
)
xt "59400,114000,62500,115000"
st "mk_reg2"
blo "59400,114800"
)
*110 (Text
uid 899,0
va (VaSet
font "arial,8,1"
)
xt "59400,115000,60000,116000"
st "I9"
blo "59400,115800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 900,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 901,0
text (MLText
uid 902,0
va (VaSet
font "Courier New,8,0"
)
xt "40000,98000,40000,98000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*111 (Net
uid 942,0
name "Wr_Comm"
type "std_logic"
orderNo 13
declText (MLText
uid 943,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,10200,-11000,11000"
st "SIGNAL Wr_Comm      : std_logic
"
)
)
*112 (Net
uid 948,0
name "Rd_Comm"
type "std_logic"
orderNo 14
declText (MLText
uid 949,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,7000,-11000,7800"
st "SIGNAL Rd_Comm      : std_logic
"
)
)
*113 (CommentText
uid 954,0
shape (Rectangle
uid 955,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "70000,103000,73000,105000"
)
oxt "0,0,15000,5000"
text (MLText
uid 956,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "70200,103200,71900,104200"
st "
ACC"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 2600
)
)
*114 (Net
uid 957,0
name "A_Wr"
type "std_logic"
orderNo 15
declText (MLText
uid 958,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,-1800,-11000,-1000"
st "SIGNAL A_Wr         : std_logic
"
)
)
*115 (Net
uid 963,0
name "A_Rd"
type "std_logic"
orderNo 16
declText (MLText
uid 964,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,-2600,-11000,-1800"
st "SIGNAL A_Rd         : std_logic
"
)
)
*116 (Net
uid 969,0
name "Temp_Wr"
type "std_logic"
orderNo 17
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,8600,-11000,9400"
st "SIGNAL Temp_Wr      : std_logic
"
)
)
*117 (Net
uid 975,0
name "Wr_Addr"
type "std_logic"
orderNo 18
declText (MLText
uid 976,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,9400,-11000,10200"
st "SIGNAL Wr_Addr      : std_logic
"
)
)
*118 (Net
uid 1043,0
name "pc_out16"
type "std_logic_vector"
bounds "(15 DOWNTO 0)"
orderNo 22
declText (MLText
uid 1044,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,16600,-500,17400"
st "SIGNAL pc_out16     : std_logic_vector(15 DOWNTO 0)
"
)
)
*119 (Net
uid 1067,0
name "alu_set"
type "st_alu"
orderNo 24
declText (MLText
uid 1068,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,11800,-12500,12600"
st "SIGNAL alu_set      : st_alu
"
)
)
*120 (Net
uid 1079,0
name "compare"
type "std_logic"
orderNo 26
declText (MLText
uid 1080,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,14200,-11000,15000"
st "SIGNAL compare      : std_logic
"
)
)
*121 (Blk
uid 1099,0
shape (Rectangle
uid 1100,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "137000,5000,154000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1101,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 1102,0
va (VaSet
font "arial,8,1"
)
xt "139450,8500,142550,9500"
st "final_lab"
blo "139450,9300"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 1103,0
va (VaSet
font "arial,8,1"
)
xt "139450,9500,140250,10500"
st "tb"
blo "139450,10300"
tm "BlkNameMgr"
)
*124 (Text
uid 1104,0
va (VaSet
font "arial,8,1"
)
xt "139450,10500,140450,11500"
st "I10"
blo "139450,11300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1105,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1106,0
text (MLText
uid 1107,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "139450,18500,139450,18500"
)
header ""
)
elements [
]
)
gi *125 (BdGenericInterface
uid 1108,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1109,0
text (MLText
uid 1110,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "145000,5000,145000,5000"
)
header "Generic Declarations"
)
elements [
]
)
)
*126 (Net
uid 1119,0
name "rst"
type "std_logic"
orderNo 28
declText (MLText
uid 1120,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,19000,-11000,19800"
st "SIGNAL rst          : std_logic
"
)
)
*127 (Net
uid 1145,0
name "temp_out"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 20
declText (MLText
uid 1146,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,20600,-1000,21400"
st "SIGNAL temp_out     : std_logic_vector(7 DOWNTO 0)
"
)
)
*128 (Net
uid 1147,0
name "addr_out"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 19
declText (MLText
uid 1148,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,11000,-1000,11800"
st "SIGNAL addr_out     : std_logic_vector(7 DOWNTO 0)
"
)
)
*129 (Net
uid 1149,0
name "psw_out"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 23
declText (MLText
uid 1150,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,18200,-1000,19000"
st "SIGNAL psw_out      : std_logic_vector(7 DOWNTO 0)
"
)
)
*130 (Net
uid 1173,0
name "output"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 28
declText (MLText
uid 1174,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,15800,-1000,16600"
st "SIGNAL output       : std_logic_vector(7 DOWNTO 0)
"
)
)
*131 (Net
uid 1191,0
name "pc_output8"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 21
declText (MLText
uid 1192,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,17400,-1000,18200"
st "SIGNAL pc_output8   : std_logic_vector(7 DOWNTO 0)
"
)
)
*132 (SaComponent
uid 1487,0
optionalChildren [
*133 (CptPort
uid 1390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1391,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,625,91000,1375"
)
n "PSW_Rd"
t "std_logic"
m 1
o 16
r 1
d 0
s 0
sf 1
tg (CPTG
uid 1392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1393,0
va (VaSet
font "arial,8,0"
)
xt "92000,500,95200,1500"
st "PSW_Rd"
blo "92000,1300"
)
)
)
*134 (CptPort
uid 1394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1395,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,2625,91000,3375"
)
n "PSW_Wr"
t "std_logic"
m 1
o 17
r 2
d 0
s 0
sf 1
tg (CPTG
uid 1396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1397,0
va (VaSet
font "arial,8,0"
)
xt "92000,2500,95300,3500"
st "PSW_Wr"
blo "92000,3300"
)
)
)
*135 (CptPort
uid 1398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1399,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,4625,91000,5375"
)
n "A_Wr"
t "std_logic"
m 1
o 7
r 3
d 0
s 0
sf 1
tg (CPTG
uid 1400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1401,0
va (VaSet
font "arial,8,0"
)
xt "92000,4500,94000,5500"
st "A_Wr"
blo "92000,5300"
)
)
)
*136 (CptPort
uid 1402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1403,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,6625,91000,7375"
)
n "A_Rd"
t "std_logic"
m 1
o 6
r 4
d 0
s 0
sf 1
tg (CPTG
uid 1404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1405,0
va (VaSet
font "arial,8,0"
)
xt "92000,6500,93900,7500"
st "A_Rd"
blo "92000,7300"
)
)
)
*137 (CptPort
uid 1406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1407,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,8625,91000,9375"
)
n "Temp_Wr"
t "std_logic"
m 1
o 20
r 5
d 0
s 0
sf 1
tg (CPTG
uid 1408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1409,0
va (VaSet
font "arial,8,0"
)
xt "92000,8500,95500,9500"
st "Temp_Wr"
blo "92000,9300"
)
)
)
*138 (CptPort
uid 1410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1411,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,10625,91000,11375"
)
n "Alu_Rd"
t "std_logic"
m 1
o 8
r 6
d 0
s 0
sf 1
tg (CPTG
uid 1412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1413,0
va (VaSet
font "arial,8,0"
)
xt "92000,10500,94500,11500"
st "Alu_Rd"
blo "92000,11300"
)
)
)
*139 (CptPort
uid 1414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1415,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,12625,91000,13375"
)
n "PC_HL"
t "std_logic"
m 1
o 11
r 7
d 0
s 0
sf 1
tg (CPTG
uid 1416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1417,0
va (VaSet
font "arial,8,0"
)
xt "92000,12500,94500,13500"
st "PC_HL"
blo "92000,13300"
)
)
)
*140 (CptPort
uid 1418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,14625,91000,15375"
)
n "PC_Rd"
t "std_logic"
m 1
o 12
r 8
d 0
s 0
sf 1
tg (CPTG
uid 1420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1421,0
va (VaSet
font "arial,8,0"
)
xt "92000,14500,94500,15500"
st "PC_Rd"
blo "92000,15300"
)
)
)
*141 (CptPort
uid 1422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1423,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,16625,91000,17375"
)
n "PC_Wr"
t "std_logic"
m 1
o 13
r 9
d 0
s 0
sf 1
tg (CPTG
uid 1424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1425,0
va (VaSet
font "arial,8,0"
)
xt "92000,16500,94600,17500"
st "PC_Wr"
blo "92000,17300"
)
)
)
*142 (CptPort
uid 1426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1427,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,18625,91000,19375"
)
n "PC_inc"
t "std_logic"
m 1
o 14
r 10
d 0
s 0
sf 1
tg (CPTG
uid 1428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1429,0
va (VaSet
font "arial,8,0"
)
xt "92000,18500,94500,19500"
st "PC_inc"
blo "92000,19300"
)
)
)
*143 (CptPort
uid 1430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1431,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,20625,91000,21375"
)
n "PC_rst"
t "std_logic"
m 1
o 15
r 11
d 0
s 0
sf 1
tg (CPTG
uid 1432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1433,0
va (VaSet
font "arial,8,0"
)
xt "92000,20500,94400,21500"
st "PC_rst"
blo "92000,21300"
)
)
)
*144 (CptPort
uid 1434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1435,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,22625,91000,23375"
)
n "E_Ram"
t "std_logic"
m 1
o 9
r 12
d 0
s 0
sf 1
tg (CPTG
uid 1436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1437,0
va (VaSet
font "arial,8,0"
)
xt "92000,22500,94600,23500"
st "E_Ram"
blo "92000,23300"
)
)
)
*145 (CptPort
uid 1438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1439,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,24625,91000,25375"
)
n "Rw_Ram"
t "std_logic"
m 1
o 19
r 13
d 0
s 0
sf 1
tg (CPTG
uid 1440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1441,0
va (VaSet
font "arial,8,0"
)
xt "92000,24500,95300,25500"
st "Rw_Ram"
blo "92000,25300"
)
)
)
*146 (CptPort
uid 1442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1443,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,26625,91000,27375"
)
n "Wr_Addr"
t "std_logic"
m 1
o 21
r 14
d 0
s 0
sf 1
tg (CPTG
uid 1444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1445,0
va (VaSet
font "arial,8,0"
)
xt "92000,26500,95100,27500"
st "Wr_Addr"
blo "92000,27300"
)
)
)
*147 (CptPort
uid 1446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1447,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,28625,91000,29375"
)
n "E_Rom"
t "std_logic"
m 1
o 10
r 15
d 0
s 0
sf 1
tg (CPTG
uid 1448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1449,0
va (VaSet
font "arial,8,0"
)
xt "92000,28500,94600,29500"
st "E_Rom"
blo "92000,29300"
)
)
)
*148 (CptPort
uid 1450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1451,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,30625,91000,31375"
)
n "Wr_Comm"
t "std_logic"
m 1
o 22
r 16
d 0
s 0
sf 1
tg (CPTG
uid 1452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1453,0
va (VaSet
font "arial,8,0"
)
xt "92000,30500,95900,31500"
st "Wr_Comm"
blo "92000,31300"
)
)
)
*149 (CptPort
uid 1454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1455,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,32625,91000,33375"
)
n "Rd_Comm"
t "std_logic"
m 1
o 18
r 17
d 0
s 0
sf 1
tg (CPTG
uid 1456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1457,0
va (VaSet
font "arial,8,0"
)
xt "92000,32500,95800,33500"
st "Rd_Comm"
blo "92000,33300"
)
)
)
*150 (CptPort
uid 1458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1459,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100625,36000,101375,36750"
)
n "Comm_bus"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
r 18
d 0
s 0
sf 1
tg (CPTG
uid 1460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1461,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "100500,28000,101500,35000"
st "Comm_bus : (7:0)"
blo "101300,35000"
)
)
)
*151 (CptPort
uid 1462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1463,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102625,36000,103375,36750"
)
n "Data_bus"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
r 19
d 0
s 0
sf 1
tg (CPTG
uid 1464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1465,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "102500,28800,103500,35000"
st "Data_bus : (7:0)"
blo "103300,35000"
)
)
)
*152 (CptPort
uid 1466,0
optionalChildren [
*153 (FFT
pts [
"107000,35250"
"107375,36000"
"106625,36000"
]
uid 1470,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "106625,35250,107375,36000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1467,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,36000,107375,36750"
)
n "clk"
t "std_logic"
o 3
r 20
d 0
s 0
sf 1
tg (CPTG
uid 1468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1469,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "106500,34000,107500,35000"
st "clk"
blo "107300,35000"
)
)
)
*154 (CptPort
uid 1471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1472,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108625,36000,109375,36750"
)
n "rst"
t "std_logic"
o 5
r 21
d 0
s 0
sf 1
tg (CPTG
uid 1473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1474,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "108500,34100,109500,35000"
st "rst"
blo "109300,35000"
)
)
)
*155 (CptPort
uid 1475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1476,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,-1750,99375,-1000"
)
n "comp"
t "std_logic"
o 4
r 22
d 0
s 0
sf 1
tg (CPTG
uid 1477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1478,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "98500,0,99500,1900"
st "comp"
ju 2
blo "99300,0"
)
)
)
*156 (CptPort
uid 1479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1480,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96625,-1750,97375,-1000"
)
n "alu_set"
t "st_alu"
m 1
o 23
r 23
d 0
s 0
sf 1
tg (CPTG
uid 1481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1482,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "96500,0,97500,2400"
st "alu_set"
ju 2
blo "97300,0"
)
)
)
*157 (CptPort
uid 1483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1484,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,34625,91000,35375"
)
n "temp_mux_sel"
t "std_logic"
m 1
o 24
r 24
d 0
s 0
sf 1
tg (CPTG
uid 1485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1486,0
va (VaSet
font "arial,8,0"
)
xt "92000,34500,97800,35500"
st "temp_mux_sel"
blo "92000,35300"
)
)
)
]
shape (Rectangle
uid 1488,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,-1000,121000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1489,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 1490,0
va (VaSet
font "arial,8,1"
)
xt "95400,8000,98500,9000"
st "final_lab"
blo "95400,8800"
)
*159 (Text
uid 1491,0
va (VaSet
font "arial,8,1"
)
xt "95400,9000,97900,10000"
st "mk_uu"
blo "95400,9800"
)
*160 (Text
uid 1492,0
va (VaSet
font "arial,8,1"
)
xt "95400,10000,96000,11000"
st "I6"
blo "95400,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1493,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1494,0
text (MLText
uid 1495,0
va (VaSet
font "Courier New,8,0"
)
xt "90000,-12000,90000,-12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
)
*161 (SaComponent
uid 1754,0
optionalChildren [
*162 (CptPort
uid 1733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,89625,55000,90375"
)
n "wr"
t "std_logic"
o 1
r 1
d 0
s 0
sf 1
tg (CPTG
uid 1735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
font "arial,8,0"
)
xt "56000,89500,56900,90500"
st "wr"
blo "56000,90300"
)
)
)
*163 (CptPort
uid 1737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,92625,55000,93375"
)
n "rd"
t "std_logic"
o 2
r 2
d 0
s 0
sf 1
tg (CPTG
uid 1739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1740,0
va (VaSet
font "arial,8,0"
)
xt "56000,92500,56700,93500"
st "rd"
blo "56000,93300"
)
)
)
*164 (CptPort
uid 1741,0
optionalChildren [
*165 (FFT
pts [
"55750,96000"
"55000,96375"
"55000,95625"
]
uid 1745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,95625,55750,96375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,95625,55000,96375"
)
n "clk"
t "std_logic"
o 3
r 3
d 0
s 0
sf 1
tg (CPTG
uid 1743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1744,0
va (VaSet
font "arial,8,0"
)
xt "56000,95500,57000,96500"
st "clk"
blo "56000,96300"
)
)
)
*166 (CptPort
uid 1746,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1747,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,98625,55000,99375"
)
n "input"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 2
o 4
r 4
d 0
s 0
sf 1
tg (CPTG
uid 1748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1749,0
va (VaSet
font "arial,8,0"
)
xt "56000,98500,60600,99500"
st "input : (7:0)"
blo "56000,99300"
)
)
)
*167 (CptPort
uid 1750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,95625,67750,96375"
)
n "output"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 5
r 5
d 0
s 0
sf 1
tg (CPTG
uid 1752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1753,0
va (VaSet
font "arial,8,0"
)
xt "61000,95500,66000,96500"
st "output : (7:0)"
ju 2
blo "66000,96300"
)
)
)
]
shape (Rectangle
uid 1755,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,87000,67000,100000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1756,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 1757,0
va (VaSet
font "arial,8,1"
)
xt "59400,96000,62500,97000"
st "final_lab"
blo "59400,96800"
)
*169 (Text
uid 1758,0
va (VaSet
font "arial,8,1"
)
xt "59400,97000,62500,98000"
st "mk_reg2"
blo "59400,97800"
)
*170 (Text
uid 1759,0
va (VaSet
font "arial,8,1"
)
xt "59400,98000,60000,99000"
st "I8"
blo "59400,98800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1760,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1761,0
text (MLText
uid 1762,0
va (VaSet
font "Courier New,8,0"
)
xt "40000,81000,40000,81000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
)
*171 (Net
uid 1790,0
name "comm_out"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 28
declText (MLText
uid 1791,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,13400,-1000,14200"
st "SIGNAL comm_out     : std_logic_vector(7 DOWNTO 0)
"
)
)
*172 (Net
uid 1873,0
name "temp_mux_sel"
type "std_logic"
orderNo 29
declText (MLText
uid 1874,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,19800,-11000,20600"
st "SIGNAL temp_mux_sel : std_logic
"
)
)
*173 (Net
uid 1879,0
name "mux_res"
type "std_logic_vector"
bounds "(7 DOWNTO 0)"
orderNo 30
declText (MLText
uid 1880,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,15000,-1000,15800"
st "SIGNAL mux_res      : std_logic_vector(7 DOWNTO 0)
"
)
)
*174 (SaComponent
uid 1960,0
optionalChildren [
*175 (CptPort
uid 1940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18750,82625,-18000,83375"
)
n "comm"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
r 1
d 0
s 0
sf 1
tg (CPTG
uid 1942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1943,0
va (VaSet
font "arial,8,0"
)
xt "-17000,82500,-11800,83500"
st "comm : (7:0)"
blo "-17000,83300"
)
)
)
*176 (CptPort
uid 1944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18750,84625,-18000,85375"
)
n "ram"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
r 2
d 0
s 0
sf 1
tg (CPTG
uid 1946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1947,0
va (VaSet
font "arial,8,0"
)
xt "-17000,84500,-12600,85500"
st "ram : (7:0)"
blo "-17000,85300"
)
)
)
*177 (CptPort
uid 1948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1949,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-14375,92000,-13625,92750"
)
n "sel"
t "std_logic"
o 4
r 3
d 0
s 0
sf 1
tg (CPTG
uid 1950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1951,0
va (VaSet
font "arial,8,0"
)
xt "-16500,88000,-15500,89000"
st "sel"
blo "-16500,88800"
)
)
)
*178 (CptPort
uid 1952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6000,82625,-5250,83375"
)
n "mux_res"
t "std_logic_vector"
b "(7 DOWNTO 0)"
m 1
o 5
r 4
d 0
s 0
sf 1
tg (CPTG
uid 1954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1955,0
va (VaSet
font "arial,8,0"
)
xt "-13000,82500,-7000,83500"
st "mux_res : (7:0)"
ju 2
blo "-7000,83300"
)
)
)
*179 (CptPort
uid 1956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1957,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13375,71250,-12625,72000"
)
n "clk"
t "std_logic"
o 1
r 5
d 0
s 0
sf 1
tg (CPTG
uid 1958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1959,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-13500,73000,-12500,74000"
st "clk"
ju 2
blo "-12700,73000"
)
)
)
]
shape (Rectangle
uid 1961,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-18000,72000,-6000,92000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1962,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 1963,0
va (VaSet
font "arial,8,1"
)
xt "-13600,81000,-10500,82000"
st "final_lab"
blo "-13600,81800"
)
*181 (Text
uid 1964,0
va (VaSet
font "arial,8,1"
)
xt "-13600,82000,-9700,83000"
st "temp_mux"
blo "-13600,82800"
)
*182 (Text
uid 1965,0
va (VaSet
font "arial,8,1"
)
xt "-13600,83000,-12600,84000"
st "I11"
blo "-13600,83800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1966,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1967,0
text (MLText
uid 1968,0
va (VaSet
font "Courier New,8,0"
)
xt "-33000,66000,-33000,66000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
)
*183 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "29000,19000,90250,38000"
pts [
"90250,19000"
"87000,19000"
"87000,24000"
"29000,24000"
"29000,38000"
"32250,38000"
]
)
start &142
end &27
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
font "arial,8,0"
)
xt "86250,18000,88750,19000"
st "PC_inc"
blo "86250,18800"
tm "WireNameMgr"
)
)
on &76
)
*184 (Wire
uid 639,0
optionalChildren [
*185 (BdJunction
uid 659,0
ps "OnConnectorStrategy"
shape (Circle
uid 660,0
va (VaSet
vasetType 1
)
xt "30600,47600,31400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
)
xt "31000,18000,32250,48000"
pts [
"32250,18000"
"31000,18000"
"31000,48000"
"32250,48000"
]
)
start &20
end &32
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 642,0
va (VaSet
font "arial,8,0"
)
xt "30250,17000,31250,18000"
st "clk"
blo "30250,17800"
tm "WireNameMgr"
)
)
on &77
)
*186 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "28000,17000,90250,40000"
pts [
"90250,17000"
"86000,17000"
"86000,23000"
"28000,23000"
"28000,40000"
"32250,40000"
]
)
start &141
end &28
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 648,0
va (VaSet
font "arial,8,0"
)
xt "86250,16000,88850,17000"
st "PC_Wr"
blo "86250,16800"
tm "WireNameMgr"
)
)
on &78
)
*187 (Wire
uid 651,0
shape (OrthoPolyLine
uid 652,0
va (VaSet
vasetType 3
)
xt "27000,15000,90250,42000"
pts [
"90250,15000"
"85000,15000"
"85000,22000"
"27000,22000"
"27000,42000"
"32250,42000"
]
)
start &140
end &29
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
font "arial,8,0"
)
xt "86250,14000,88750,15000"
st "PC_Rd"
blo "86250,14800"
tm "WireNameMgr"
)
)
on &79
)
*188 (Wire
uid 655,0
optionalChildren [
*189 (BdJunction
uid 695,0
ps "OnConnectorStrategy"
shape (Circle
uid 696,0
va (VaSet
vasetType 1
)
xt "30600,57600,31400,58400"
radius 400
)
)
*190 (BdJunction
uid 733,0
ps "OnConnectorStrategy"
shape (Circle
uid 734,0
va (VaSet
vasetType 1
)
xt "30600,57600,31400,58400"
radius 400
)
)
*191 (BdJunction
uid 745,0
ps "OnConnectorStrategy"
shape (Circle
uid 746,0
va (VaSet
vasetType 1
)
xt "43600,57600,44400,58400"
radius 400
)
)
*192 (BdJunction
uid 751,0
ps "OnConnectorStrategy"
shape (Circle
uid 752,0
va (VaSet
vasetType 1
)
xt "65600,57600,66400,58400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 656,0
va (VaSet
vasetType 3
)
xt "31000,48000,70250,58000"
pts [
"70250,58000"
"31000,58000"
"31000,48000"
]
)
start &42
end &185
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
font "arial,8,0"
)
xt "68250,57000,69250,58000"
st "clk"
blo "68250,57800"
tm "WireNameMgr"
)
)
on &77
)
*193 (Wire
uid 667,0
optionalChildren [
*194 (BdJunction
uid 697,0
ps "OnConnectorStrategy"
shape (Circle
uid 698,0
va (VaSet
vasetType 1
)
xt "30600,66600,31400,67400"
radius 400
)
)
*195 (BdJunction
uid 940,0
ps "OnConnectorStrategy"
shape (Circle
uid 941,0
va (VaSet
vasetType 1
)
xt "6600,77600,7400,78400"
radius 400
)
)
*196 (BdJunction
uid 1993,0
ps "OnConnectorStrategy"
shape (Circle
uid 1994,0
va (VaSet
vasetType 1
)
xt "6600,66600,7400,67400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 668,0
va (VaSet
vasetType 3
)
xt "7000,67000,31000,78000"
pts [
"31000,67000"
"7000,67000"
"7000,78000"
"11250,78000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
font "arial,8,0"
)
xt "9250,77000,10250,78000"
st "clk"
blo "9250,77800"
tm "WireNameMgr"
)
)
on &77
)
*197 (Wire
uid 691,0
shape (OrthoPolyLine
uid 692,0
va (VaSet
vasetType 3
)
xt "31000,58000,31000,67000"
pts [
"31000,58000"
"31000,67000"
]
)
start &189
end &194
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "30000,65000,31000,66000"
st "clk"
blo "30800,66000"
tm "WireNameMgr"
)
)
on &77
)
*198 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "26000,13000,90250,46000"
pts [
"90250,13000"
"84000,13000"
"84000,21000"
"26000,21000"
"26000,46000"
"32250,46000"
]
)
start &139
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 704,0
va (VaSet
font "arial,8,0"
)
xt "86250,12000,88750,13000"
st "PC_HL"
blo "86250,12800"
tm "WireNameMgr"
)
)
on &80
)
*199 (Wire
uid 707,0
shape (OrthoPolyLine
uid 708,0
va (VaSet
vasetType 3
)
xt "30000,21000,90250,44000"
pts [
"90250,21000"
"88000,21000"
"88000,25000"
"30000,25000"
"30000,44000"
"32250,44000"
]
)
start &143
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 710,0
va (VaSet
font "arial,8,0"
)
xt "87250,20000,89650,21000"
st "PC_rst"
blo "87250,20800"
tm "WireNameMgr"
)
)
on &81
)
*200 (Wire
uid 713,0
shape (OrthoPolyLine
uid 714,0
va (VaSet
vasetType 3
)
xt "31000,-3000,90250,16000"
pts [
"90250,11000"
"87000,11000"
"87000,-3000"
"31000,-3000"
"31000,16000"
"32250,16000"
]
)
start &138
end &19
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 716,0
va (VaSet
font "arial,8,0"
)
xt "86250,10000,88750,11000"
st "Alu_Rd"
blo "86250,10800"
tm "WireNameMgr"
)
)
on &82
)
*201 (Wire
uid 719,0
shape (OrthoPolyLine
uid 720,0
va (VaSet
vasetType 3
)
xt "62000,23000,90250,54000"
pts [
"90250,23000"
"89000,23000"
"89000,26000"
"62000,26000"
"62000,54000"
"70250,54000"
]
)
start &144
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 722,0
va (VaSet
font "arial,8,0"
)
xt "86250,22000,88850,23000"
st "E_Ram"
blo "86250,22800"
tm "WireNameMgr"
)
)
on &83
)
*202 (Wire
uid 725,0
shape (OrthoPolyLine
uid 726,0
va (VaSet
vasetType 3
)
xt "63000,25000,90250,56000"
pts [
"90250,25000"
"90000,25000"
"90000,28000"
"63000,28000"
"63000,56000"
"70250,56000"
]
)
start &145
end &41
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 728,0
va (VaSet
font "arial,8,0"
)
xt "86250,24000,89550,25000"
st "Rw_Ram"
blo "86250,24800"
tm "WireNameMgr"
)
)
on &84
)
*203 (Wire
uid 729,0
shape (OrthoPolyLine
uid 730,0
va (VaSet
vasetType 3
)
xt "9000,55000,31000,58000"
pts [
"31000,58000"
"9000,58000"
"9000,55000"
"10250,55000"
]
)
start &190
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
font "arial,8,0"
)
xt "8250,54000,9250,55000"
st "clk"
blo "8250,54800"
tm "WireNameMgr"
)
)
on &77
)
*204 (Wire
uid 737,0
shape (OrthoPolyLine
uid 738,0
va (VaSet
vasetType 3
)
xt "9000,29000,90250,51000"
pts [
"90250,29000"
"9000,29000"
"9000,51000"
"10250,51000"
]
)
start &147
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 740,0
va (VaSet
font "arial,8,0"
)
xt "86250,28000,88850,29000"
st "E_Rom"
blo "86250,28800"
tm "WireNameMgr"
)
)
on &85
)
*205 (Wire
uid 741,0
optionalChildren [
*206 (BdJunction
uid 928,0
ps "OnConnectorStrategy"
shape (Circle
uid 929,0
va (VaSet
vasetType 1
)
xt "43600,79600,44400,80400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 742,0
va (VaSet
vasetType 3
)
xt "44000,58000,54250,80000"
pts [
"44000,58000"
"44000,80000"
"54250,80000"
]
)
start &191
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 744,0
va (VaSet
font "arial,8,0"
)
xt "52250,79000,53250,80000"
st "clk"
blo "52250,79800"
tm "WireNameMgr"
)
)
on &77
)
*207 (Wire
uid 747,0
optionalChildren [
*208 (BdJunction
uid 1117,0
ps "OnConnectorStrategy"
shape (Circle
uid 1118,0
va (VaSet
vasetType 1
)
xt "106600,41600,107400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 748,0
va (VaSet
vasetType 3
)
xt "66000,36750,107000,63000"
pts [
"66000,58000"
"66000,63000"
"107000,63000"
"107000,36750"
]
)
start &192
end &152
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "106000,38750,107000,39750"
st "clk"
blo "106800,39750"
tm "WireNameMgr"
)
)
on &77
)
*209 (Wire
uid 755,0
shape (OrthoPolyLine
uid 756,0
va (VaSet
vasetType 3
)
xt "52000,1000,90250,77000"
pts [
"90250,1000"
"52000,1000"
"52000,77000"
"54250,77000"
]
)
start &133
end &59
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 758,0
va (VaSet
font "arial,8,0"
)
xt "86250,0,89450,1000"
st "PSW_Rd"
blo "86250,800"
tm "WireNameMgr"
)
)
on &86
)
*210 (Wire
uid 761,0
shape (OrthoPolyLine
uid 762,0
va (VaSet
vasetType 3
)
xt "53000,3000,90250,74000"
pts [
"90250,3000"
"53000,3000"
"53000,74000"
"54250,74000"
]
)
start &134
end &58
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
font "arial,8,0"
)
xt "86250,2000,89550,3000"
st "PSW_Wr"
blo "86250,2800"
tm "WireNameMgr"
)
)
on &87
)
*211 (Wire
uid 924,0
optionalChildren [
*212 (BdJunction
uid 934,0
ps "OnConnectorStrategy"
shape (Circle
uid 935,0
va (VaSet
vasetType 1
)
xt "43600,95600,44400,96400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 925,0
va (VaSet
vasetType 3
)
xt "44000,80000,54250,96000"
pts [
"44000,80000"
"44000,96000"
"54250,96000"
]
)
start &206
end &164
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 927,0
va (VaSet
font "arial,8,0"
)
xt "52250,95000,53250,96000"
st "clk"
blo "52250,95800"
tm "WireNameMgr"
)
)
on &77
)
*213 (Wire
uid 930,0
shape (OrthoPolyLine
uid 931,0
va (VaSet
vasetType 3
)
xt "44000,96000,54250,113000"
pts [
"44000,96000"
"44000,113000"
"54250,113000"
]
)
start &212
end &104
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
font "arial,8,0"
)
xt "52250,112000,53250,113000"
st "clk"
blo "52250,112800"
tm "WireNameMgr"
)
)
on &77
)
*214 (Wire
uid 936,0
shape (OrthoPolyLine
uid 937,0
va (VaSet
vasetType 3
)
xt "7000,78000,11250,91000"
pts [
"7000,78000"
"7000,91000"
"11250,91000"
]
)
start &195
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "arial,8,0"
)
xt "9250,90000,10250,91000"
st "clk"
blo "9250,90800"
tm "WireNameMgr"
)
)
on &77
)
*215 (Wire
uid 944,0
shape (OrthoPolyLine
uid 945,0
va (VaSet
vasetType 3
)
xt "51000,31000,90250,90000"
pts [
"90250,31000"
"51000,31000"
"51000,90000"
"54250,90000"
]
)
start &148
end &162
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 947,0
va (VaSet
font "arial,8,0"
)
xt "85250,30000,89150,31000"
st "Wr_Comm"
blo "85250,30800"
tm "WireNameMgr"
)
)
on &111
)
*216 (Wire
uid 950,0
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
)
xt "50000,33000,90250,93000"
pts [
"90250,33000"
"50000,33000"
"50000,93000"
"54250,93000"
]
)
start &149
end &163
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 953,0
va (VaSet
font "arial,8,0"
)
xt "85250,32000,89050,33000"
st "Rd_Comm"
blo "85250,32800"
tm "WireNameMgr"
)
)
on &112
)
*217 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
)
xt "38000,5000,90250,107000"
pts [
"90250,5000"
"56000,5000"
"56000,52000"
"38000,52000"
"38000,107000"
"54250,107000"
]
)
start &135
end &102
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 962,0
va (VaSet
font "arial,8,0"
)
xt "87250,4000,89250,5000"
st "A_Wr"
blo "87250,4800"
tm "WireNameMgr"
)
)
on &114
)
*218 (Wire
uid 965,0
shape (OrthoPolyLine
uid 966,0
va (VaSet
vasetType 3
)
xt "39000,7000,90250,110000"
pts [
"90250,7000"
"57000,7000"
"57000,53000"
"39000,53000"
"39000,110000"
"54250,110000"
]
)
start &136
end &103
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 968,0
va (VaSet
font "arial,8,0"
)
xt "87250,6000,89150,7000"
st "A_Rd"
blo "87250,6800"
tm "WireNameMgr"
)
)
on &115
)
*219 (Wire
uid 971,0
shape (OrthoPolyLine
uid 972,0
va (VaSet
vasetType 3
)
xt "6000,-2000,90250,81000"
pts [
"90250,9000"
"86000,9000"
"86000,-2000"
"6000,-2000"
"6000,81000"
"11250,81000"
]
)
start &137
end &52
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
font "arial,8,0"
)
xt "85250,8000,88750,9000"
st "Temp_Wr"
blo "85250,8800"
tm "WireNameMgr"
)
)
on &116
)
*220 (Wire
uid 977,0
shape (OrthoPolyLine
uid 978,0
va (VaSet
vasetType 3
)
xt "8000,27000,90250,94000"
pts [
"90250,27000"
"8000,27000"
"8000,94000"
"11250,94000"
]
)
start &146
end &92
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 980,0
va (VaSet
font "arial,8,0"
)
xt "86250,26000,89350,27000"
st "Wr_Addr"
blo "86250,26800"
tm "WireNameMgr"
)
)
on &117
)
*221 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,51000,70250,94000"
pts [
"24750,94000"
"33000,94000"
"33000,51000"
"70000,51000"
"70000,52000"
"70250,52000"
]
)
start &93
end &39
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 986,0
va (VaSet
font "arial,8,0"
)
xt "26750,93000,32650,94000"
st "addr_out : (7:0)"
blo "26750,93800"
tm "WireNameMgr"
)
)
on &128
)
*222 (Wire
uid 989,0
shape (OrthoPolyLine
uid 990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,10000,32250,79000"
pts [
"24750,79000"
"25000,79000"
"25000,10000"
"32250,10000"
]
)
start &53
end &14
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 992,0
va (VaSet
font "arial,8,0"
)
xt "27000,78000,33100,79000"
st "temp_out : (7:0)"
blo "27000,78800"
tm "WireNameMgr"
)
)
on &127
)
*223 (Wire
uid 995,0
optionalChildren [
*224 (BdJunction
uid 1003,0
ps "OnConnectorStrategy"
shape (Circle
uid 1004,0
va (VaSet
vasetType 1
)
xt "79600,37600,80400,38400"
radius 400
)
)
*225 (BdJunction
uid 1089,0
ps "OnConnectorStrategy"
shape (Circle
uid 1090,0
va (VaSet
vasetType 1
)
xt "85600,37600,86400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,-4000,103000,38000"
pts [
"50750,11000"
"51000,11000"
"51000,-4000"
"80000,-4000"
"80000,38000"
"103000,38000"
"103000,36750"
]
)
start &16
end &151
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 998,0
va (VaSet
font "arial,8,0"
)
xt "52750,10000,59350,11000"
st "pc_output8 : (7:0)"
blo "52750,10800"
tm "WireNameMgr"
)
)
on &131
)
*226 (Wire
uid 999,0
optionalChildren [
*227 (BdJunction
uid 1009,0
ps "OnConnectorStrategy"
shape (Circle
uid 1010,0
va (VaSet
vasetType 1
)
xt "48600,82600,49400,83400"
radius 400
)
)
*228 (BdJunction
uid 1035,0
ps "OnConnectorStrategy"
shape (Circle
uid 1036,0
va (VaSet
vasetType 1
)
xt "48600,38600,49400,39400"
radius 400
)
)
*229 (BdJunction
uid 1059,0
ps "OnConnectorStrategy"
shape (Circle
uid 1060,0
va (VaSet
vasetType 1
)
xt "48600,59600,49400,60400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1000,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,38000,80000,83000"
pts [
"80000,38000"
"49000,38000"
"49000,83000"
"54250,83000"
]
)
start &224
end &62
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
font "arial,8,0"
)
xt "51250,82000,55650,83000"
st "pc_output8"
blo "51250,82800"
tm "WireNameMgr"
)
)
on &131
)
*230 (Wire
uid 1005,0
optionalChildren [
*231 (BdJunction
uid 1015,0
ps "OnConnectorStrategy"
shape (Circle
uid 1016,0
va (VaSet
vasetType 1
)
xt "48600,98600,49400,99400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1006,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,83000,54250,99000"
pts [
"49000,83000"
"49000,99000"
"54250,99000"
]
)
start &227
end &166
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1008,0
va (VaSet
font "arial,8,0"
)
xt "51250,98000,55650,99000"
st "pc_output8"
blo "51250,98800"
tm "WireNameMgr"
)
)
on &131
)
*232 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,99000,54250,116000"
pts [
"49000,99000"
"49000,116000"
"54250,116000"
]
)
start &231
end &106
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
font "arial,8,0"
)
xt "51250,115000,55650,116000"
st "pc_output8"
blo "51250,115800"
tm "WireNameMgr"
)
)
on &131
)
*233 (Wire
uid 1031,0
shape (OrthoPolyLine
uid 1032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,39000,49000,39000"
pts [
"45750,39000"
"49000,39000"
]
)
start &26
end &228
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1034,0
va (VaSet
font "arial,8,0"
)
xt "47750,38000,52150,39000"
st "pc_output8"
blo "47750,38800"
tm "WireNameMgr"
)
)
on &131
)
*234 (Wire
uid 1045,0
shape (OrthoPolyLine
uid 1046,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,34000,47000,47000"
pts [
"45750,44000"
"47000,44000"
"47000,34000"
"7000,34000"
"7000,47000"
"10250,47000"
]
)
start &34
end &68
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1048,0
va (VaSet
font "arial,8,0"
)
xt "47750,43000,54150,44000"
st "pc_out16 : (15:0)"
blo "47750,43800"
tm "WireNameMgr"
)
)
on &118
)
*235 (Wire
uid 1055,0
optionalChildren [
*236 (BdJunction
uid 1257,0
ps "OnConnectorStrategy"
shape (Circle
uid 1258,0
va (VaSet
vasetType 1
)
xt "27600,59600,28400,60400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23750,51000,49000,60000"
pts [
"23750,51000"
"27000,51000"
"27000,60000"
"49000,60000"
]
)
start &72
end &229
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
font "arial,8,0"
)
xt "25750,50000,30150,51000"
st "pc_output8"
blo "25750,50800"
tm "WireNameMgr"
)
)
on &131
)
*237 (Wire
uid 1063,0
shape (OrthoPolyLine
uid 1064,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,12000,81000,120000"
pts [
"67750,78000"
"81000,78000"
"81000,120000"
"3000,120000"
"3000,12000"
"32250,12000"
]
)
start &63
end &15
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1066,0
va (VaSet
font "arial,8,0"
)
xt "69750,77000,75550,78000"
st "psw_out : (7:0)"
blo "69750,77800"
tm "WireNameMgr"
)
)
on &129
)
*238 (Wire
uid 1069,0
shape (OrthoPolyLine
uid 1070,0
va (VaSet
vasetType 3
)
xt "23000,-5000,97000,14000"
pts [
"97000,-1750"
"97000,-5000"
"23000,-5000"
"23000,14000"
"32250,14000"
]
)
start &156
end &18
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "96000,-4750,97000,-2350"
st "alu_set"
blo "96800,-2350"
tm "WireNameMgr"
)
)
on &119
)
*239 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
)
xt "50750,-7000,99000,13000"
pts [
"50750,13000"
"54000,13000"
"54000,-7000"
"99000,-7000"
"99000,-1750"
]
)
start &17
end &155
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1084,0
va (VaSet
font "arial,8,0"
)
xt "52750,12000,55750,13000"
st "compare"
blo "52750,12800"
tm "WireNameMgr"
)
)
on &120
)
*240 (Wire
uid 1085,0
optionalChildren [
*241 (BdJunction
uid 1871,0
ps "OnConnectorStrategy"
shape (Circle
uid 1872,0
va (VaSet
vasetType 1
)
xt "85600,54600,86400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,38000,86000,55000"
pts [
"83750,55000"
"86000,55000"
"86000,38000"
]
)
start &44
end &225
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1088,0
va (VaSet
font "arial,8,0"
)
xt "85750,54000,90150,55000"
st "pc_output8"
blo "85750,54800"
tm "WireNameMgr"
)
)
on &131
)
*242 (Wire
uid 1111,0
shape (OrthoPolyLine
uid 1112,0
va (VaSet
vasetType 3
)
xt "107000,10000,137000,42000"
pts [
"137000,10000"
"133000,10000"
"133000,42000"
"107000,42000"
]
)
start &121
end &208
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1116,0
va (VaSet
font "arial,8,0"
)
xt "135000,9000,136000,10000"
st "clk"
blo "135000,9800"
tm "WireNameMgr"
)
)
on &77
)
*243 (Wire
uid 1121,0
shape (OrthoPolyLine
uid 1122,0
va (VaSet
vasetType 3
)
xt "109000,23000,137000,37000"
pts [
"137000,23000"
"123000,23000"
"123000,37000"
"109000,37000"
"109000,36750"
]
)
start &121
end &154
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1126,0
va (VaSet
font "arial,8,0"
)
xt "135000,22000,135900,23000"
st "rst"
blo "135000,22800"
tm "WireNameMgr"
)
)
on &126
)
*244 (Wire
uid 1175,0
shape (OrthoPolyLine
uid 1176,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,8000,67750,121000"
pts [
"67750,113000"
"67750,121000"
"-3000,121000"
"-3000,8000"
"32250,8000"
]
)
start &107
end &13
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1178,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "66750,115000,67750,120000"
st "output : (7:0)"
blo "67550,120000"
tm "WireNameMgr"
)
)
on &130
)
*245 (Wire
uid 1253,0
shape (OrthoPolyLine
uid 1254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,60000,28000,89000"
pts [
"28000,60000"
"28000,84000"
"10000,84000"
"10000,89000"
"11250,89000"
]
)
start &236
end &89
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1256,0
va (VaSet
font "arial,8,0"
)
xt "6250,88000,10650,89000"
st "pc_output8"
blo "6250,88800"
tm "WireNameMgr"
)
)
on &131
)
*246 (Wire
uid 1786,0
optionalChildren [
*247 (BdJunction
uid 1859,0
ps "OnConnectorStrategy"
shape (Circle
uid 1860,0
va (VaSet
vasetType 1
)
xt "68600,95600,69400,96400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,36750,101000,96000"
pts [
"67750,96000"
"101000,96000"
"101000,36750"
]
)
start &167
end &150
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1789,0
va (VaSet
font "arial,8,0"
)
xt "69750,95000,76350,96000"
st "comm_out : (7:0)"
blo "69750,95800"
tm "WireNameMgr"
)
)
on &171
)
*248 (Wire
uid 1855,0
shape (OrthoPolyLine
uid 1856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-21000,83000,69000,101000"
pts [
"69000,96000"
"69000,101000"
"-21000,101000"
"-21000,83000"
"-18750,83000"
]
)
start &247
end &175
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1858,0
va (VaSet
font "arial,8,0"
)
xt "-23750,82000,-20150,83000"
st "comm_out"
blo "-23750,82800"
tm "WireNameMgr"
)
)
on &171
)
*249 (Wire
uid 1867,0
shape (OrthoPolyLine
uid 1868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22000,55000,86000,85000"
pts [
"86000,55000"
"86000,66000"
"-22000,66000"
"-22000,85000"
"-18750,85000"
]
)
start &241
end &176
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
font "arial,8,0"
)
xt "-23750,84000,-19350,85000"
st "pc_output8"
blo "-23750,84800"
tm "WireNameMgr"
)
)
on &131
)
*250 (Wire
uid 1875,0
shape (OrthoPolyLine
uid 1876,0
va (VaSet
vasetType 3
)
xt "-14000,35000,90250,122000"
pts [
"90250,35000"
"90250,122000"
"-14000,122000"
"-14000,92750"
]
)
start &157
end &177
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1878,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "89250,37000,90250,42800"
st "temp_mux_sel"
blo "90050,42800"
tm "WireNameMgr"
)
)
on &172
)
*251 (Wire
uid 1881,0
shape (OrthoPolyLine
uid 1882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5250,76000,11250,83000"
pts [
"-5250,83000"
"-5000,83000"
"-5000,76000"
"11250,76000"
]
)
start &178
end &49
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1884,0
va (VaSet
font "arial,8,0"
)
xt "-3250,82000,2750,83000"
st "mux_res : (7:0)"
blo "-3250,82800"
tm "WireNameMgr"
)
)
on &173
)
*252 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
)
xt "-13000,67000,7000,71250"
pts [
"7000,67000"
"-13000,67000"
"-13000,71250"
]
)
start &196
end &179
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1992,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-14000,69250,-13000,70250"
st "clk"
blo "-13200,70250"
tm "WireNameMgr"
)
)
on &77
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *253 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "-45000,-5000,-39600,-4000"
st "Package List"
blo "-45000,-4200"
)
*255 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "-45000,-4000,-32300,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY final_lab;
USE final_lab.in_states.ALL;
USE ieee.std_logic_unsigned.ALL;
USE ieee.std_logic_textio.ALL;
LIBRARY std;
USE std.textio.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*256 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*257 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*258 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*259 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*260 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*261 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*262 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1528,832"
viewArea "-49050,51872,70123,107780"
cachedDiagramExtent "-45000,-7000,154000,122000"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,-49000"
lastUid 2032,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,1700,1200"
st "
Text"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*263 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*264 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*265 (Text
va (VaSet
font "arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
gi *266 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*267 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*268 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*269 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*270 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
)
*271 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
)
*272 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*273 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*274 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*275 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*277 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*278 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*279 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*280 (Text
va (VaSet
font "arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,1700,1200"
st "
Text"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-625,625,875,1375"
)
(Line
sl 0
ro 270
xt "875,1000,1375,1000"
pts [
"875,1000"
"1375,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
ju 2
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-125,625,1375,1375"
)
(Line
sl 0
ro 270
xt "-625,1000,-125,1000"
pts [
"-625,1000"
"-125,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,0,2000,750"
)
(Line
sl 0
xt "0,375,500,375"
pts [
"0,375"
"500,375"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,0,2000,750"
)
(Line
sl 0
xt "0,375,500,375"
pts [
"0,375"
"500,375"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
blo "0,0"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
xt "0,0,2700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*281 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*282 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*284 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
d 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
d 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "-30000,-5600,-24600,-4600"
st "Declarations"
blo "-30000,-4800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "-30000,-4600,-27700,-3600"
st "Ports:"
blo "-30000,-3800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-30000,-5600,-26600,-4600"
st "Pre User:"
blo "-30000,-4800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-30000,-5600,-30000,-5600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "-30000,-3600,-22900,-2600"
st "Diagram Signals:"
blo "-30000,-2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-30000,-5600,-25300,-4600"
st "Post User:"
blo "-30000,-4800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-30000,-5600,-30000,-5600"
tm "BdDeclarativeTextMgr"
)
)
)
