#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  7 15:42:23 2025
# Process ID: 4608
# Current directory: C:/Users/datda/Downloads/jit_intern/i2c_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6280 C:\Users\datda\Downloads\jit_intern\i2c_controller\i2c_controller.xpr
# Log file: C:/Users/datda/Downloads/jit_intern/i2c_controller/vivado.log
# Journal file: C:/Users/datda/Downloads/jit_intern/i2c_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/seg7_display.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/seg7_display_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/App_FPGA/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 838.613 ; gain = 168.562
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/seg7_display.v] -no_script -reset -force -quiet
remove_files  C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/seg7_display.v
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.v] -no_script -reset -force -quiet
remove_files  C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.v
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/seg7_display_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.v C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/seg7_display_tb.v}
close [ open C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.sv w ]
add_files C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.sv
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.sv w ]
add_files -fileset sim_1 C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj i2c_master_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
"xelab -wto bd3ea96680974ebf88e6e6598e2bb076 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/App_FPGA/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bd3ea96680974ebf88e6e6598e2bb076 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sources_1/new/i2c_master.sv" Line 1. Module i2c_master(SCL_FREQ='b011110100001001000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master(SCL_FREQ='b0111101000...
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim/xsim.dir/i2c_master_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  7 15:49:10 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 859.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 934.055 ; gain = 74.312
run all
[TB] o_rd_data = 1062500 (milli-deg C?)
$finish called at time : 120063235 ns : File "C:/Users/datda/Downloads/jit_intern/i2c_controller/i2c_controller.srcs/sim_1/new/i2c_master_tb.sv" Line 104
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 934.055 ; gain = 0.000
run 1 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 934.055 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run sim_1
WARNING: [Vivado 12-821] No runs matched 'sim_1'
ERROR: [Common 17-162] Invalid option value specified for '-runs'.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 15:59:17 2025...
