/*----------------------------------------------------------------------------*/
/* SPDX-License-Identifier: GPL-2.0                                           */
/*                                                                            */
/* Copyright (c) 2010-2024 by Nuvoton Technology Corporation                  */
/* All rights reserved                                                        */
/*                                                                            */
/*----------------------------------------------------------------------------*/
/* File Contents:                                                             */
/*   arbel_mc_init.c                                                          */
/*            This file contains MC module interface                          */
/* Project:                                                                   */
/*            SWC HAL                                                         */
/*----------------------------------------------------------------------------*/

#define MC_AXI_PRIORITY_RELATIVE  /* set each port to different priority */
#define MC_AXI_PRIORITY_REL_PORT  /* relative priority inside each port */

#define MC_AHB_TIP_CP_RDLEN   0

#ifdef MC_CAPABILITY_CLK_TYPE_1600
static void mc_init_1600 (DDR_Setup *ddr_setup);
#endif
static void mc_init_2133 (DDR_Setup *ddr_setup);
static void mc_print_priority_AXI (void);
static void mc_setup_AXI_parameters (void);
static void mc_setup_AXI_relative_priority (void);
static void mc_setup_AXI_ranges (void);

/*---------------------------------------------------------------------------------------------------------*/
/* Function:        mc_init                                                                                */
/*                                                                                                         */
/* Parameters:                                                                                             */
/*                  ddr_setup -                                                                            */
/*                                                                                                         */
/* Returns:         none                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*                  This routine performs...                                                               */
/*---------------------------------------------------------------------------------------------------------*/
void arbel_mc_init (DDR_Setup *ddr_setup)
{
	if (ddr_setup->dram_type_clk > DRAM_CLK_TYPE_1600)
	{
		HAL_PRINT("Memory: DDR4-2133\n");
		HAL_PRINT("DDR Freq: %d MHz\n\n", CLK_GetMCFreq() / 1000000);
		mc_init_2133(ddr_setup);
	}
#ifdef MC_CAPABILITY_CLK_TYPE_1600
	else
	{
		HAL_PRINT("mc_init DRAM 1600 settings\n");
		mc_init_1600(ddr_setup);
	}

#else
	else
	{
		HAL_PRINT(KRED "mc_init for DRAM 1600 settings - not supported! Reverting to 2133\n" KNRM);
		ddr_setup->dram_type_clk = DRAM_CLK_TYPE_2133;
		mc_init_2133(ddr_setup);
	}
#endif
	mc_print_priority_AXI();
}


/*---------------------------------------------------------------------------------------------------------*/
/* Function:        mc_init_2133                                                                           */
/*                                                                                                         */
/* Parameters:                                                                                             */
/*                  ddr_setup -                                                                            */
/*                                                                                                         */
/* Returns:         none                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*                  This routine performs...                                                               */
/*---------------------------------------------------------------------------------------------------------*/
#ifdef MC_CAPABILITY_CLK_TYPE_1600
static void mc_init_1600 (DDR_Setup *ddr_setup)
{
	UINT32 temp_var = 0;


	//**************************************************************************
	// Only fields that need to be change from the reset value were UPDATED!
	//**************************************************************************

	// DENALI_CTL_0 [31:0] Offset: 0x0000
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Initiate command processing in the controller. Set to 1 to initiate.
	//    SET_REG_FIELD( DENALI_CTL_0, DENALI_CTL_0_START, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the class of DRAM memory which is connected to the controller.
	   SET_REG_FIELD( DENALI_CTL_0, DENALI_CTL_0_DRAM_CLASS, 0xa );  /* UPDATED */

	// DENALI_CTL_25 [31:0] Offset: 0x0064
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TINIT value in cycles.
	   SET_REG_FIELD( DENALI_CTL_25, DENALI_CTL_25_TINIT, 0x927c0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable PHY independent training mode commands during initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_25, DENALI_CTL_25_PHY_INDEP_TRAIN_MODE, 0x1 );


// 28.2:
	 SET_REG_FIELD(DENALI_CTL_25, DENALI_CTL_25_PHY_INDEP_TRAIN_MODE, 0x0);  /*  BRINGUP UPDATED */

	// DENALI_CTL_26 [31:0] Offset: 0x0068
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the minimum time after a self-refresh exit command on the DFI bus that the Controller will wait for the PHY to assert the dfi_phymstr_req signal, before completing other commands. Used when the low power control logic is expected to pass control to the PHY for training when exiting SREF.
	   SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_TSREF2PHYMSTR, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable PHY independent initailization mode commands during initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_PHY_INDEP_INIT_MODE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI bus frequency.
	//    SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_DFIBUS_FREQ, 0x0 );

// 28.2
	SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_PHY_INDEP_INIT_MODE, 0 );  /*  BRINGUP UPDATED  */

	// DENALI_CTL_27 [31:0] Offset: 0x006c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Duration of memory reset during power-on initialization.
	   REG_WRITE( DENALI_CTL_27, 0x80320L );  /* UPDATED */

	// DENALI_CTL_28 [31:0] Offset: 0x0070
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles after reset before CKE will be active.
	   REG_WRITE( DENALI_CTL_28, 0x80320L );  /* UPDATED */

	// DENALI_CTL_29 [31:0] Offset: 0x0074
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TDLL value in cycles.
	   SET_REG_FIELD( DENALI_CTL_29, DENALI_CTL_29_TDLL, 0x255 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Sets latency from read command send to data receive from/to controller. Bit (0) is half-cycle increment and the upper bits define memory CAS latency for the controller.
	   SET_REG_FIELD( DENALI_CTL_29, DENALI_CTL_29_CASLAT_LIN, (ddr_setup->cas_latency << 1)  );   /*  BRINGUP UPDATED, was 0x16, change to match UNQ  cfg1 PHY_DLL_ADRCTRL */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM WRLAT value in cycles.
	   SET_REG_FIELD( DENALI_CTL_29, DENALI_CTL_29_WRLAT, ddr_setup->cas_write_latency);  /* UPDATED */

	// DENALI_CTL_30 [31:0] Offset: 0x0078
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM additive latency value in cycles.
	//    SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_ADDITIVE_LAT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: DRAM CA parity latency value in cycles.
	   SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_CA_PARITY_LAT, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TMOD value when CA parity is enabled in cycles.
	   SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_TMOD_PAR, 0x1c );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TMRD value when CA parity is enabled in cycles.
	   SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_TMRD_PAR, 0x1c );  /* UPDATED */

	// DENALI_CTL_31 [31:0] Offset: 0x007c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM burst interrupt interval value in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TBST_INT_INTERVAL, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM CAS-to-CAS value in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TCCD, 0x4 );   /*  BRINGUP UPDATED, was 4 */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM CAS-to-CAS value within the same bank group in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TCCD_L, ddr_setup->phy_tCCD_L );   /*  BRINGUP UPDATED, was 5 */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRRD value in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TRRD, 0x5 );  /* UPDATED */

	// DENALI_CTL_32 [31:0] Offset: 0x0080
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRRD_L value in cycles.
	   SET_REG_FIELD( DENALI_CTL_32, DENALI_CTL_32_TRRD_L, 0x6 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRC value in cycles.
	   SET_REG_FIELD( DENALI_CTL_32, DENALI_CTL_32_TRC, 0x27 );  /* UPDATED */

	// DENALI_CTL_33 [31:0] Offset: 0x0084
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRAS_MIN value in cycles.
	   SET_REG_FIELD( DENALI_CTL_33, DENALI_CTL_33_TRAS_MIN, 0x1c );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TWTR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_33, DENALI_CTL_33_TWTR, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TWTR_L value in cycles.
	   SET_REG_FIELD( DENALI_CTL_33, DENALI_CTL_33_TWTR_L, 0x6 );  /* UPDATED */

	// DENALI_CTL_34 [31:0] Offset: 0x0088
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRP value in cycles.
	   SET_REG_FIELD( DENALI_CTL_34, DENALI_CTL_34_TRP, 0xb );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TFAW value in cycles.
	   SET_REG_FIELD( DENALI_CTL_34, DENALI_CTL_34_TFAW, 0x1c );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRTP value in cycles.
	   SET_REG_FIELD( DENALI_CTL_34, DENALI_CTL_34_TRTP, 0x6 );  /* UPDATED */

	// DENALI_CTL_35 [31:0] Offset: 0x008c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRTP for auto-precharge value in cycles.
	   SET_REG_FIELD( DENALI_CTL_35, DENALI_CTL_35_TRTP_AP, 0x6 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TMRD value in cycles.
	   SET_REG_FIELD( DENALI_CTL_35, DENALI_CTL_35_TMRD, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles after MRS command and before any other command.
	   SET_REG_FIELD( DENALI_CTL_35, DENALI_CTL_35_TMOD, 0x18 );  /* UPDATED */

	// DENALI_CTL_36 [31:0] Offset: 0x0090
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRAS_MAX value in cycles.
	   SET_REG_FIELD( DENALI_CTL_36, DENALI_CTL_36_TRAS_MAX, 0xbd60 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Minimum CKE pulse width.
	   SET_REG_FIELD( DENALI_CTL_36, DENALI_CTL_36_TCKE, 0x4 );  /* UPDATED */

	// DENALI_CTL_37 [31:0] Offset: 0x0094
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Minimum CKE low pulse width during a self-refresh.
	   SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_TCKESR, 0x9 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_MC_RESERVED0, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_MC_RESERVED1, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Allow controller to interrupt a write burst to the DRAMs with a read command. Set to 1 to allow interruption.
	//    SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_WRITEINTERP, 0x0 );

	// DENALI_CTL_38 [31:0] Offset: 0x0098
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRCD value in cycles.
	   SET_REG_FIELD( DENALI_CTL_38, DENALI_CTL_38_TRCD, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TWR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_38, DENALI_CTL_38_TWR, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the number of cycles of delay after a MRW command that changes VREF value to the next command.
	   SET_REG_FIELD( DENALI_CTL_38, DENALI_CTL_38_TVREF, 0x78 );  /* UPDATED */

	// DENALI_CTL_39 [31:0] Offset: 0x009c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles after a per-DRAM addressable MRW command data is complete to the next command.
	   SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_TMRD_PDA, 0x18 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable auto pre-charge mode of controller. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_AP, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: IF the DRAM supports it, this allows the controller to issue commands to other banks while a bank is in auto pre-charge. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_CONCURRENTAP, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: IF the DRAM supports it, this allows the controller to execute auto pre-charge commands before the TRAS_MIN parameter expires. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_TRAS_LOCKOUT, 0x0 );

	// DENALI_CTL_40 [31:0] Offset: 0x00a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TDAL value in cycles.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_TDAL, 0x18 );  /* UPDATED */
	// Type: RW_D ; Reset: 0x2 ; Desc: Encoded burst length sent to DRAMs during initialization. Program to 1 for BL2, program to 2 for BL4, or program to 3 for BL8. All other settings are reserved.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_BSTLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRP all bank value in cycles.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_TRP_AB, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable registered DIMM operation of the controller. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_REG_DIMM_ENABLE, 0x0 );

	// DENALI_CTL_41 [31:0] Offset: 0x00a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables optimized RMODW logic in the controller. A value of 1 enables optimized RMODW operation. All RMODW operations are still supported in a non-optimal manner when the value is 0.
	   SET_REG_FIELD( DENALI_CTL_41, DENALI_CTL_41_OPTIMAL_RMODW_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_41, DENALI_CTL_41_MC_RESERVED2, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Indicates that the external DRAM does not support DM masking. Set to 1 for no DM masking at the DRAM.
	//    SET_REG_FIELD( DENALI_CTL_41, DENALI_CTL_41_NO_MEMORY_DM, 0x0 );

	// DENALI_CTL_42 [31:0] Offset: 0x00a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Selects bit to corrupt on the CA bus for CA parity error injection.
	//    SET_REG_FIELD( DENALI_CTL_42, DENALI_CTL_42_CA_PARITY_ERROR_INJECT, 0x0 );

	// DENALI_CTL_43 [31:0] Offset: 0x00ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Initiate auto-refresh at the end of the current burst boundary. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_43, DENALI_CTL_43_AREFRESH, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Issue auto-refresh commands to the DRAMs at the interval defined in the TREF parameter. Set to 1 to enable.

	// 28.2:
	   SET_REG_FIELD( DENALI_CTL_43, DENALI_CTL_43_TREF_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_44 [31:0] Offset: 0x00b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_MC_RESERVED3, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the number of entries of the command queue that the logic will consider for sending a refresh command. A non-zero value limits the decode to a subset of the full command pipeline.
	   SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_CS_COMPARISON_FOR_REFRESH_DEPTH, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRFC value in cycles.
	   //SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_TRFC, 0xd0 );  /* UPDATED - TRFC should be 0x118 (280*1/800)==> 350 instead of 260 */
	SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_TRFC, 0x1B8 );  /* UPDATED, default for 2GB DRAM */

	// DENALI_CTL_45 [31:0] Offset: 0x00b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TREF value in cycles.
	   SET_REG_FIELD( DENALI_CTL_45, DENALI_CTL_45_TREF, 0x1860); // to check with Amir 0x820) ; // for 800MHz: //0x1860 (7.8us));  /* UPDATED */

	// DENALI_CTL_46 [31:0] Offset: 0x00b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TPDEX value in cycles.
	   SET_REG_FIELD( DENALI_CTL_46, DENALI_CTL_46_TPDEX, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXPDLL value in cycles.
	   SET_REG_FIELD( DENALI_CTL_46, DENALI_CTL_46_TXPDLL, 0x14 );  /* UPDATED */

	// DENALI_CTL_47 [31:0] Offset: 0x00bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXSR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_47, DENALI_CTL_47_TXSR, 0x360 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXSNR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_47, DENALI_CTL_47_TXSNR, 0x320 );  /* UPDATED */

	// DENALI_CTL_48 [31:0] Offset: 0x00c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXPR value in cycles.This parameter defines reset exit time from CKE HIGH to a valid command
	   SET_REG_FIELD( DENALI_CTL_48, DENALI_CTL_48_TXPR, 0xd8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Allow powerup via self-refresh instead of full memory initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_48, DENALI_CTL_48_PWRUP_SREFRESH_EXIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_48, DENALI_CTL_48_MC_RESERVED4, 0x0 );

	// DENALI_CTL_49 [31:0] Offset: 0x00c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allow user to interrupt memory initialization to enter self-refresh mode. Set to 1 to allow interruption.
	   SET_REG_FIELD( DENALI_CTL_49, DENALI_CTL_49_ENABLE_QUICK_SREFRESH, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Additional cycles to delay CKE for status reporting.
	//    SET_REG_FIELD( DENALI_CTL_49, DENALI_CTL_49_CKE_DELAY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_49, DENALI_CTL_49_MC_RESERVED5, 0x1 );  /* UPDATED */

	// DENALI_CTL_50 [31:0] Offset: 0x00c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED6, 0x21 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED7, 0x40 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED8, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED9, 0x80 );  /* UPDATED */

	// DENALI_CTL_51 [31:0] Offset: 0x00cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update number of long counts until the normal priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_51, DENALI_CTL_51_UPD_CTRLUPD_NORM_THRESHOLD, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update number of long counts until the high priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_51, DENALI_CTL_51_UPD_CTRLUPD_HIGH_THRESHOLD, 0x4 );  /* UPDATED */

	// DENALI_CTL_52 [31:0] Offset: 0x00d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update number of long counts until the timeout is asserted.
	   SET_REG_FIELD( DENALI_CTL_52, DENALI_CTL_52_UPD_CTRLUPD_TIMEOUT, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update SW promotion number of long counts until the high priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_52, DENALI_CTL_52_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD, 0x4 );  /* UPDATED */

	// DENALI_CTL_53 [31:0] Offset: 0x00d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI PHY update DFI promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_53, DENALI_CTL_53_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD, 0x0 );

	// DENALI_CTL_54 [31:0] Offset: 0x00d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the PHYMSTR_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_54, 0x30c00 );  /* UPDATED */

	// DENALI_CTL_55 [31:0] Offset: 0x00dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) to be set to 1 in the PHYMSTR_ERROR_STATUS parameter.
	   SET_REG_FIELD( DENALI_CTL_55, DENALI_CTL_55_TDFI_PHYMSTR_RESP, 0xaaa0 );  /* UPDATED */

	// DENALI_CTL_56 [31:0] Offset: 0x00e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI PHY master request promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_56, DENALI_CTL_56_PHYMSTR_DFI_PROMOTE_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Disables refreshes during the PHY master interface sequence. Set to 1 to disable. Refreshes during reset are only supported for DFI 4.0 and this parameter may be set or cleared for DFI 4.0. For all other DFI versions, this parameter must be set to 1.
	//    SET_REG_FIELD( DENALI_CTL_56, DENALI_CTL_56_PHYMSTR_NO_AREF, 0x0 );

	// DENALI_CTL_57 [31:0] Offset: 0x00e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the version of the DFI 4.0 specification supported. Clear to 0 for DFI 4.0 version 2 PHY Master Interface, or set to 1 for DFI 4.0 version 1 PHY Master Interface. Default is cleared to 0 for version 2.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PHYMSTR_DFI_VERSION_4P0V1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines how the PHY will use the PHY Master Interface for training. Clear to 0 to perform training without the PHY Master Interface, or set to 1 to use the PHY Master Interface to gain control over the DFI bus after the dfi_init_complete signal assertion for the initial training. Default is cleared to 0.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PHYMSTR_TRAIN_AFTER_INIT_COMPLETE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables the post-package repair feature. Set to 1 to enable. This parameter may only be programmed before initialization begins.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PPR_CONTROL, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Specifies the type of PPR command. Program to 1 for pre-charge all, program to 2 for MRW, program to 3 for activate, or program to 5 for write. All other values are reserved.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PPR_COMMAND, 0x0 );

	// 28.2.2021:
	 SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PHYMSTR_TRAIN_AFTER_INIT_COMPLETE, 0x0 );  /*  BRINGUP UPDATED */

	// DENALI_CTL_58 [31:0] Offset: 0x00e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the mode register to be used. Clear to 0 for MRW0 or program to 4 for MRW4. All other values are reserved.
	//    SET_REG_FIELD( DENALI_CTL_58, DENALI_CTL_58_PPR_COMMAND_MRW_REGNUM, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the data for the mode register write.
	//    SET_REG_FIELD( DENALI_CTL_58, DENALI_CTL_58_PPR_COMMAND_MRW_DATA, 0x0 );

	// DENALI_CTL_59 [31:0] Offset: 0x00ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the encoded row address to be repaired.
	//    SET_REG_FIELD( DENALI_CTL_59, DENALI_CTL_59_PPR_ROW_ADDRESS, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the bank for the row to be repaired.
	//    SET_REG_FIELD( DENALI_CTL_59, DENALI_CTL_59_PPR_BANK_ADDRESS, 0x0 );

	// DENALI_CTL_60 [31:0] Offset: 0x00f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the chip select for the row to be repaired.
	//    SET_REG_FIELD( DENALI_CTL_60, DENALI_CTL_60_PPR_CS_ADDRESS, 0x0 );

	// DENALI_CTL_61 [31:0] Offset: 0x00f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories.
	//    SET_REG_FIELD( DENALI_CTL_61, DENALI_CTL_61_PPR_DATA_0, 0x0 );

	// DENALI_CTL_62 [31:0] Offset: 0x00f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories.
	//    SET_REG_FIELD( DENALI_CTL_62, DENALI_CTL_62_PPR_DATA_1, 0x0 );

	// DENALI_CTL_63 [31:0] Offset: 0x00fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable refreshes while in low power mode. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable.
	//    SET_REG_FIELD( DENALI_CTL_63, DENALI_CTL_63_LOWPOWER_REFRESH_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock hold delay on self-refresh entry.
	   SET_REG_FIELD( DENALI_CTL_63, DENALI_CTL_63_CKSRE, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock stable delay on self-refresh exit.
	   SET_REG_FIELD( DENALI_CTL_63, DENALI_CTL_63_CKSRX, 0x8 );  /* UPDATED */

	// DENALI_CTL_64 [31:0] Offset: 0x0100
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Low power software command request interface. Bit (0) controls exit, bit (1) controls entry, bits (4:2) define the low power state, bit (5) controls memory clock gating, bit (6) controls controller clock gating, and bit (7) controls lock.
	//    SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LP_CMD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when Controller is idle.
	//    SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LPI_IDLE_WAKEUP, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh short state (with or without memory clock gating).
	   SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LPI_SR_SHORT_WAKEUP, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long state (with or without memory clock gating).
	   SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LPI_SR_LONG_WAKEUP, 0x9 );  /* UPDATED */

	// DENALI_CTL_65 [31:0] Offset: 0x0104
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long with memory and controller clock gating state.
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_SR_LONG_MCCLK_GATE_WAKEUP, 0xA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in any of the power-down states (with or without memory clock gating).
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_PD_WAKEUP, 0x1 );   /*  BRINGUP UPDATED was 0x01 */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires.
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_TIMER_WAKEUP, 0xe );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables the various low power state wakeup parameters for LPI request uses. Bit (0) enables controller idle wakeup, bit (1) enables power-down wakeup, bit (2) enables either self-refresh short or self-refresh long with or without mem clk gating, bit (3) enables self-refresh long with mem and ctlr clk gating, bit (4) enables the LPI timer expiry wakeup, and bit (5) is reserved. Set each bit to 1 to enable the respective LP_WAKEUP value for the LPI request.
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_WAKEUP_EN, 0x2F );   /*  BRINGUP UPDATED , was 0x2F*/

	// DENALI_CTL_66 [31:0] Offset: 0x0108
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables the dfi_lpi_ctrl_req signal for the LPI. This signal is only relevant for DFI versions 3.1 and beyond. Set to 1 to enable or clear to 0 to disable.
	   SET_REG_FIELD( DENALI_CTL_66, DENALI_CTL_66_LPI_CTRL_REQ_EN, 0x1 );   /*  BRINGUP UPDATED , was 1*/
	// Type: RW ; Reset: 0x0 ; Desc: Defines the LPI timer count, the number of clock cycles of idle time before transitioning the dfi_lp_wakeup signal to the LPI_TIMER_WAKEUP value.
	   SET_REG_FIELD( DENALI_CTL_66, DENALI_CTL_66_LPI_TIMER_COUNT, 0x3 );  /* UPDATED */

	// DENALI_CTL_67 [31:0] Offset: 0x010c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the LPI timeout time, the maximum cycles between a dfi_lp_req de-assertion and a dfi_lp_ack de-assertion. If this value is exceeded, an interrupt will occur.
	   SET_REG_FIELD( DENALI_CTL_67, DENALI_CTL_67_LPI_WAKEUP_TIMEOUT, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_lp_req assertion and a dfi_lp_ack assertion.
	   SET_REG_FIELD( DENALI_CTL_67, DENALI_CTL_67_TDFI_LP_RESP, 0x7 );  /* UPDATED */

	// DENALI_CTL_68 [31:0] Offset: 0x0110
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable auto entry into each of the low power states when the associated idle timer expires. Bit (0) controls power-down, bit (1) controls self-refresh long, bit (2) controls self-refresh long with memory and controller clock gating, and bit (3) controls self-refresh short. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_68, DENALI_CTL_68_LP_AUTO_ENTRY_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable auto exit from each of the low power states when a read or write command enters the command queue. Bit (0) controls power-down, bit (1) controls self-refresh long, bit (2) controls self-refresh long with memory and controller clock gating, and bit (3) controls self-refresh short. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_68, DENALI_CTL_68_LP_AUTO_EXIT_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable memory clock gating when entering a low power state via the auto low power counters. Bit (0) controls power-down, bit (1) controls self-refresh long, and bit (2) controls self-refresh short. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_68, DENALI_CTL_68_LP_AUTO_MEM_GATE_EN, 0x0 );

	// DENALI_CTL_69 [31:0] Offset: 0x0114
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in controller clocks) until the controller will automatically issue an entry into one of the power-down low power states.
	//    SET_REG_FIELD( DENALI_CTL_69, DENALI_CTL_69_LP_AUTO_PD_IDLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in controller clocks) until the controller will automatically issue an entry into the self-refresh short (with or without memory clock gating) low power states.
	//    SET_REG_FIELD( DENALI_CTL_69, DENALI_CTL_69_LP_AUTO_SR_SHORT_IDLE, 0x0 );

	// DENALI_CTL_70 [31:0] Offset: 0x0118
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in long counts) until the controller will automatically issue an entry into the self-refresh long (with or without memory clock gating) low power states.
	//    SET_REG_FIELD( DENALI_CTL_70, DENALI_CTL_70_LP_AUTO_SR_LONG_IDLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in long counts) until the controller will automatically issue an entry into the self-refresh long with memory and controller clock gating low power state.
	//    SET_REG_FIELD( DENALI_CTL_70, DENALI_CTL_70_LP_AUTO_SR_LONG_MC_GATE_IDLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: HW interface promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_70, DENALI_CTL_70_HW_PROMOTE_THRESHOLD, 0x0 );

	// DENALI_CTL_71 [31:0] Offset: 0x011c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: LPC promotion number of long counts until the high priority request is asserted. Applies to SW and auto low power commands.
	//	 temp_var = REG_READ(DENALI_CTL_71);
	// SET_REG_FIELD( DENALI_CTL_71, DENALI_CTL_71_LPC_PROMOTE_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a DFI control update on a self-refresh exit sequence. Set to 1 to enable.

	// 07.03.2021:
	// SET_REG_FIELD( DENALI_CTL_71, DENALI_CTL_71_LPC_SR_CTRLUPD_EN, 0x0 ); /*  BRINGUP UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a DFI PHY update on a self-refresh exit sequence. Set to 1 to enable.

// NTIL to test....

//	SET_REG_FIELD( DENALI_CTL_71, DENALI_CTL_71_LPC_SR_PHYUPD_EN, 0x1 ); /*  BRINGUP UPDATED */

	// DENALI_CTL_72 [31:0] Offset: 0x0120
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a DFI PHY Master request on a self-refresh exit sequence. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_72, DENALI_CTL_72_LPC_SR_PHYMSTR_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a ZQ calibration on a self-refresh exit sequence. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_72, DENALI_CTL_72_LPC_SR_ZQ_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_72, DENALI_CTL_72_MC_RESERVED10, 0x0 );

	// DENALI_CTL_73 [31:0] Offset: 0x0124
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW+ ; Reset: 0x0 ; Desc: Write memory mode register data to the DRAMs. Bits (7:0) define the memory mode register number if bit (23) is set, bits (15:8) define the chip select if bit (24) is clear, bits (23:16) define which memory mode register/s to write, bit (24) defines whether all chip selects will be written, and bit (25) triggers the write.
	   SET_REG_FIELD( DENALI_CTL_73, DENALI_CTL_73_WRITE_MODEREG, 0x0 );  /* UPDATED */

	// DENALI_CTL_74 [31:0] Offset: 0x0128
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: MRW promotion number of long counts until the high priority request is asserted. Applies to SW MRW commands.
	//    SET_REG_FIELD( DENALI_CTL_74, DENALI_CTL_74_MRW_PROMOTE_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_74, DENALI_CTL_74_MC_RESERVED11, 0x0 );

	// DENALI_CTL_75 [31:0] Offset: 0x012c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 0 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_75, DENALI_CTL_75_MR0_DATA_0, ddr_setup->MR0_DATA );  /* UPDATED */

	// DENALI_CTL_76 [31:0] Offset: 0x0130
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 1 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_76, DENALI_CTL_76_MR1_DATA_0, ddr_setup->MR1_DATA );   /*  BRINGUP UPDATED : ODT on DRAM. */

	// DENALI_CTL_77 [31:0] Offset: 0x0134
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 2 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_77, DENALI_CTL_77_MR2_DATA_0, ddr_setup->MR2_DATA );  /* UPDATED */

	// DENALI_CTL_78 [31:0] Offset: 0x0138
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register single write to chip select 0.
	   SET_REG_FIELD( DENALI_CTL_78, DENALI_CTL_78_MRSINGLE_DATA_0, 0x0 );  /* UPDATED */

	// DENALI_CTL_79 [31:0] Offset: 0x013c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 3 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_79, DENALI_CTL_79_MR3_DATA_0, 0x0 );  /* UPDATED */

	// DENALI_CTL_80 [31:0] Offset: 0x0140
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 4 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_80, DENALI_CTL_80_MR4_DATA_0, 0x0 );  /* UPDATED */

	// DENALI_CTL_81 [31:0] Offset: 0x0144
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 5 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_81, DENALI_CTL_81_MR5_DATA_0, 0x400 );  /* UPDATED, DM enabled, ddi disabled. */

	// DENALI_CTL_82 [31:0] Offset: 0x0148
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 6 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_82, DENALI_CTL_82_MR6_DATA_0, ddr_setup->MR6_DATA );  /* UPDATED */
	// Type: WR ; Reset: 0x0 ; Desc: Initiate a BIST operation. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_82, DENALI_CTL_82_BIST_GO, 0x0 );

	// DENALI_CTL_83 [31:0] Offset: 0x014c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Sets the number of address bits to check during BIST operation.
	//    SET_REG_FIELD( DENALI_CTL_83, DENALI_CTL_83_ADDR_SPACE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable data checking with BIST operation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_83, DENALI_CTL_83_BIST_DATA_CHECK, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable address checking with BIST operation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_83, DENALI_CTL_83_BIST_ADDR_CHECK, 0x0 );

	// DENALI_CTL_84 [31:0] Offset: 0x0150
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start BIST checking at this address.
	//    SET_REG_FIELD( DENALI_CTL_84, DENALI_CTL_84_BIST_START_ADDRESS_0, 0x0 );

	// DENALI_CTL_85 [31:0] Offset: 0x0154
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start BIST checking at this address.
	//    SET_REG_FIELD( DENALI_CTL_85, DENALI_CTL_85_BIST_START_ADDRESS_1, 0x0 );

	// DENALI_CTL_86 [31:0] Offset: 0x0158
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask applied to data for BIST error checking. Bit (0) controls memory data path bit (0), bit (1) controls memory data path bit (1), etc. Set each bit to 1 to mask.
	//    SET_REG_FIELD( DENALI_CTL_86, DENALI_CTL_86_BIST_DATA_MASK, 0x0 );

	// DENALI_CTL_87 [31:0] Offset: 0x015c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Sets the BIST test mode. Value of 0 specifies standard BIST operation, value of 1 specifies a reduced BIST operation, value of 2 specifies a self-refresh retention test, value of 3 specifies an idle retention test, and value of 4 specifies memory initalization function. All other values are reserved.
	//    SET_REG_FIELD( DENALI_CTL_87, DENALI_CTL_87_BIST_TEST_MODE, 0x0 );

	// DENALI_CTL_88 [31:0] Offset: 0x0160
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4.
	//    SET_REG_FIELD( DENALI_CTL_88, DENALI_CTL_88_BIST_DATA_PATTERN_0, 0x0 );

	// DENALI_CTL_89 [31:0] Offset: 0x0164
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4.
	//    SET_REG_FIELD( DENALI_CTL_89, DENALI_CTL_89_BIST_DATA_PATTERN_1, 0x0 );

	// DENALI_CTL_90 [31:0] Offset: 0x0168
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Exit self-refresh or idle retention state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_90, DENALI_CTL_90_BIST_RET_STATE_EXIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3. A value of 0 will allow the test to run to completion.
	//    SET_REG_FIELD( DENALI_CTL_90, DENALI_CTL_90_BIST_ERR_STOP, 0x0 );

	// DENALI_CTL_91 [31:0] Offset: 0x016c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: ECC error checking and correcting control register. Clear to 0 to fully disable ECC, program to 1 to enable ECC with no error detection or error correction, program to 2 to enable ECC with error detection without error correction, or program to 3 to enable ECC with both error detection and error correction.
	//    SET_REG_FIELD( DENALI_CTL_91, DENALI_CTL_91_ECC_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Inline ECC Bank Offset defines the bank shift between data and ECC commands associated with the same sequence the bank is offset to prevent inefficiencies due to opening an closing the pages on the same bank during transition between data and ECC commands.


	// 07.03.2021:
	SET_REG_FIELD( DENALI_CTL_91, DENALI_CTL_91_INLINE_ECC_BANK_OFFSET, 0x1); /*  update bootblock 0.4.2 */


	// 28.2
	SET_REG_FIELD(DENALI_CTL_91, DENALI_CTL_91_ECC_ENABLE, 0);  /*  BRINGUP UPDATED */



	// DENALI_CTL_92 [31:0] Offset: 0x0170
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_MC_RESERVED12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allows ECC read data already in one of the ECC buffers to be used when possible in place of issuing an ECC read command to memory. This implies that some ECC read commands will be dropped in the command queue when it can pull the read data from the buffer instead.
	    SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_ECC_READ_CACHING_EN, 0x1 );
	// Type: RW ; Reset: 0x0 ; Desc: Allows ECC write data within a given ECC buffer to be combined across commands so that in certain cases where we see multiple ECC writes to the same ECC address, the controller may end up only issuing one final ECC write command to memory.
	    SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_ECC_WRITE_COMBINING_EN, 0x1 );
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_MC_RESERVED13, 0x8 );  /* UPDATED */

	// DENALI_CTL_93 [31:0] Offset: 0x0174
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_MC_RESERVED14, 0x1 );  /* UPDATED */
	// Type: RW+ ; Reset: 0x0 ; Desc: Force a write check. Xor the XOR_CHECK_BITS parameter with the ECC code and write to memory. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_FWC, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Value to xor with generated ECC codes for forced write check.
	//    SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_XOR_CHECK_BITS, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: ECC writeback will occur on detection of single bit errors for reads. The ECC_ENABLE parameter must be programmed to 3 for this to take any effect. Note that no writebacks will be issued during BIST.
	//SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_ECC_WRITEBACK_EN, 0x0 );
	SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_ECC_WRITEBACK_EN, 0x1 );

	// DENALI_CTL_94 [31:0] Offset: 0x0178
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Controls auto-corruption of ECC when un-correctable errors occur in R/M/W operations. Set to 1 to disable corruption.
	//    SET_REG_FIELD( DENALI_CTL_94, DENALI_CTL_94_ECC_DISABLE_W_UC_ERR, 0x0 );

	// DENALI_CTL_104 [31:0] Offset: 0x01a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 0. The address written is 1Mbyte aligned.
	SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_NON_ECC_REGION_ENABLE,  0x0 );
	SET_REG_FIELD( DENALI_CTL_104, DENALI_CTL_104_NON_ECC_REGION_START_ADDR_0, 0 );
	SET_REG_FIELD( DENALI_CTL_104, DENALI_CTL_104_NON_ECC_REGION_END_ADDR_0, _2GB_ );


	// DENALI_CTL_106 [31:0] Offset: 0x01a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 2. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_106, DENALI_CTL_106_NON_ECC_REGION_START_ADDR_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 2. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_106, DENALI_CTL_106_NON_ECC_REGION_END_ADDR_2, 0x0 );

	// DENALI_CTL_107 [31:0] Offset: 0x01ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 3. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_107, DENALI_CTL_107_NON_ECC_REGION_START_ADDR_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 3. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_107, DENALI_CTL_107_NON_ECC_REGION_END_ADDR_3, 0x0 );

	// DENALI_CTL_108 [31:0] Offset: 0x01b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 4. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_108, DENALI_CTL_108_NON_ECC_REGION_START_ADDR_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 4. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_108, DENALI_CTL_108_NON_ECC_REGION_END_ADDR_4, 0x0 );

	// DENALI_CTL_109 [31:0] Offset: 0x01b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 5. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_109, DENALI_CTL_109_NON_ECC_REGION_START_ADDR_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 5. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_109, DENALI_CTL_109_NON_ECC_REGION_END_ADDR_5, 0x0 );

	// DENALI_CTL_110 [31:0] Offset: 0x01b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 6. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_110, DENALI_CTL_110_NON_ECC_REGION_START_ADDR_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 6. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_110, DENALI_CTL_110_NON_ECC_REGION_END_ADDR_6, 0x0 );

	// DENALI_CTL_111 [31:0] Offset: 0x01bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 7. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_111, DENALI_CTL_111_NON_ECC_REGION_START_ADDR_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 7. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_111, DENALI_CTL_111_NON_ECC_REGION_END_ADDR_7, 0x0 );

	// DENALI_CTL_112 [31:0] Offset: 0x01c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables each soft-designated non-ECC region. Bit (0) correlates to region 0, bit (1) correlates to region 1, etc. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_NON_ECC_REGION_ENABLE, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: ECC scrubbing control. Set to 1 to kick start the scrubbing operation.
	//    SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_ECC_SCRUB_START, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the length of the ECC scrubbing read command that the controller will issue.
	   SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_ECC_SCRUB_LEN, 0x8 );  /* UPDATED */

	// DENALI_CTL_113 [31:0] Offset: 0x01c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines how often ECC scrubbing operations will occur. Clear to 0 to scrub at regular intervals as dictated by the ECC_SCRUB_INTERVAL parameter, or set to 1 to scrub only when the controller is idle.
	//    SET_REG_FIELD( DENALI_CTL_113, DENALI_CTL_113_ECC_SCRUB_MODE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: The minimum interval between two ECC scrubbing commands in number of controller clock cycles. Valid when the ECC_SCRUB_MODE parameter is cleared to 0.
	   SET_REG_FIELD( DENALI_CTL_113, DENALI_CTL_113_ECC_SCRUB_INTERVAL, 0x3e8 );  /* UPDATED */

	// DENALI_CTL_114 [31:0] Offset: 0x01c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The number of controller clock cycles that the scrubbing engine will wait in controller idle state before starting scrubbing operations. Valid when the ECC_SCRUB_MODE parameter is set to 1.
	   SET_REG_FIELD( DENALI_CTL_114, DENALI_CTL_114_ECC_SCRUB_IDLE_CNT, 0x64 );  /* UPDATED */

	// DENALI_CTL_115 [31:0] Offset: 0x01cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The starting address from where scrubbing operations will begin.
	//    SET_REG_FIELD( DENALI_CTL_115, DENALI_CTL_115_ECC_SCRUB_START_ADDR_0, 0x0 );

	// DENALI_CTL_116 [31:0] Offset: 0x01d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The starting address from where scrubbing operations will begin.
	//    SET_REG_FIELD( DENALI_CTL_116, DENALI_CTL_116_ECC_SCRUB_START_ADDR_1, 0x0 );

	// DENALI_CTL_117 [31:0] Offset: 0x01d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The end address where scrubbing operations will wrap around to the start address. If this parameter is cleared to 0, the maximum physical address will be considered as the end address.
	//   SET_REG_FIELD( DENALI_CTL_117, DENALI_CTL_117_ECC_SCRUB_END_ADDR_0, 0x0 );

	// DENALI_CTL_118 [31:0] Offset: 0x01d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The end address where scrubbing operations will wrap around to the start address. If this parameter is cleared to 0, the maximum physical address will be considered as the end address.
	//    SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_ECC_SCRUB_END_ADDR_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Reduces the length of the long counter from 1024 cycles. The only supported values are 0x00 (1024 cycles), 0x10 (512 clocks), 0x18 (256 clocks), 0x1C (128 clocks), 0x1E (64 clocks) and 0x1F (32 clocks).
	//    SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_LONG_COUNT_MASK, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of pending refreshes until the normal priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_AREF_NORM_THRESHOLD, 0x11 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of pending refreshes until the high priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_AREF_HIGH_THRESHOLD, 0x15 );  /* UPDATED */

	// DENALI_CTL_119 [31:0] Offset: 0x01dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of pending refreshes until the maximum number of refreshes has been exceeded.
	   SET_REG_FIELD( DENALI_CTL_119, DENALI_CTL_119_AREF_MAX_DEFICIT, 0x18 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of posted refreshes until the maximum number of refresh credits has been reached.
	   SET_REG_FIELD( DENALI_CTL_119, DENALI_CTL_119_AREF_MAX_CREDIT, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Sets the maximum number of auto-refreshes that will be executed in a TREFI period - both normal and high priority. This does not prevent refreshes generated by sub-task requests such as a self-refresh exit and enter.
	   SET_REG_FIELD( DENALI_CTL_119, DENALI_CTL_119_AREF_CMD_MAX_PER_TREFI, 0x4 );  /* UPDATED */

	// DENALI_CTL_120 [31:0] Offset: 0x01e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: ZQ CS number of long counts until the normal priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_120, DENALI_CTL_120_ZQ_CS_NORM_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: ZQ CS number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_120, DENALI_CTL_120_ZQ_CS_HIGH_THRESHOLD, 0x0 );

	// DENALI_CTL_121 [31:0] Offset: 0x01e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: ZQ CS number of long counts until the timeout is asserted.
	//    SET_REG_FIELD( DENALI_CTL_121, DENALI_CTL_121_ZQ_CS_TIMEOUT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: ZQ SW promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_121, DENALI_CTL_121_ZQ_PROMOTE_THRESHOLD, 0x0 );

	// DENALI_CTL_122 [31:0] Offset: 0x01e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_122, DENALI_CTL_122_MC_RESERVED15, 0x3 );  /* UPDATED */
	// Type: RW_D ; Reset: 0x0 ; Desc: Number of cycles needed for a ZQINIT command.
	   SET_REG_FIELD( DENALI_CTL_122, DENALI_CTL_122_ZQINIT, 0xf00 );  /* was 400. in ver 0.1.1 was 750000 ,  BRINGUP UPDATED */



	// DENALI_CTL_123 [31:0] Offset: 0x01ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles needed for a ZQCL command.
	   SET_REG_FIELD( DENALI_CTL_123, DENALI_CTL_123_ZQCL, 0x400 );  /*  BRINGUP UPDATED, was 0x200 */
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles needed for a ZQCS command.
	   SET_REG_FIELD( DENALI_CTL_123, DENALI_CTL_123_ZQCS, 0x80 );  /*  BRINGUP UPDATED, was 0x80 */

	// DENALI_CTL_124 [31:0] Offset: 0x01f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: User request to initiate a ZQ calibration. Program to 1 for ZQ Short (ZQCS) or program to 2 for ZQ Long (ZQCL). Clearing to 0 will not trigger any ZQ command. This parameter should only be written when the ZQ_REQ_PENDING parameter is cleared to 0.
	//    SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ZQ_REQ, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Encoded number of banks on the DRAM (s).
		  if (ddr_setup->ddr_size > _1GB_)
		  {
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_BANK_DIFF, 0x1 );  /* UPDATED */
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ROW_DIFF, 0x0);  /* BRINGUP UPDATED : needed for 2 GB . if 3 DRAM is limited to 256MB */
			 		/* UPDATED */
		  }
		  else if (ddr_setup->ddr_size == _1GB_)
		  {

			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_BANK_DIFF, 0x1 );  /* UPDATED */
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ROW_DIFF, 0x1);  /* BRINGUP UPDATED : needed for 1 GB . if 3 DRAM is limited to 256MB */
		  }

		  else if (ddr_setup->ddr_size == _512MB_)
		  {

			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_BANK_DIFF, 0x1 );  /* UPDATED */
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ROW_DIFF, 0x2);  /* BRINGUP UPDATED : needed for 1 GB . if 3 DRAM is limited to 256MB */
		  }


	// DENALI_CTL_125 [31:0] Offset: 0x01f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Difference between number of column pins available and number being used.
	   SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_COL_DIFF, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the LSbit of the bank address within the page of the user address when the BANK_ADDR_INTLV_EN parameter is set.
	//    SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_BANK_START_BIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables the capability to interleave the bank address within the row address bits. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_BANK_ADDR_INTLV_EN, 0x0 );
	// Type: RW_D ; Reset: 0xa ; Desc: Location of the auto pre-charge bit in the DRAM address.
	SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_APREBIT, 0xa );

	// DENALI_CTL_126 [31:0] Offset: 0x01f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Initial value of master aging-rate counter for command aging.
	   SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_AGE_COUNT, 0xff );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Initial value of individual command aging counters for command aging.
	   SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_COMMAND_AGE_COUNT, 0xff );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable address collision detection as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_ADDR_CMP_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Disable address collision detection extension using micro page mask for command queue placement and selection. Set to 1 to disable.
	//    SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_ADDR_COLLISION_MPM_DIS, 0x0 );

	// DENALI_CTL_127 [31:0] Offset: 0x01fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable bank splitting as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_BANK_SPLIT_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable placement logic for command queue. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_PLACEMENT_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable priority as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_PRIORITY_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable read/write grouping as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_RW_SAME_EN, 0x1 );  /* UPDATED */

	// DENALI_CTL_128 [31:0] Offset: 0x0200
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable page grouping when read/write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_RW_SAME_PAGE_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Disables placement to read/write group when grouping creates a bank collision. Bit (0) controls placement next to bank conflict command and bit (1) controls placement 2 away from bank conflict command. Set each bit to 1 to disable.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_DISABLE_RW_GROUP_W_BNK_CONFLICT, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of queue entries in which ACT requests will be disabled. Programming to X will disable ACT requests from the X entries lowest in the command queue.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_NUM_Q_ENTRIES_ACT_DISABLE, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable command swapping logic in execution unit. Set to 1 to enable. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to 1, 2 or 3), the SWAP_EN parameter must be cleared to 0 because these two features are not supported together.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_SWAP_EN, 0x1 );  /* UPDATED */

	// DENALI_CTL_129 [31:0] Offset: 0x0204
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Disable read data interleaving for commands from the same port, regardless of the requestor ID. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to either of 1, 2 or 3), the DISABLE_RD_INTERLEAVE parameter must be cleared to 0 because these two features are not supported together.
	   SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_DISABLE_RD_INTERLEAVE, 0x0 );  /* UPDATED currently disabled due to issue */
	// Type: RW ; Reset: 0x0 ; Desc: Inhibit read/write command traffic and associated bank commands. Set to 1 to inhibit.
	//    SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_INHIBIT_DRAM_CMD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies the burst-on-fly bit in the memory mode registers.
	   SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_BURST_ON_FLY_BIT, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable the half datapath feature of the controller. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_REDUC, 0x0 );

	// DENALI_CTL_130 [31:0] Offset: 0x0208
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the ratio of the DRAM device size on chip select 0 to the memory data width. Program with the log2 ratio of the memory data width to the device data width.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_MEMDATA_RATIO_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Quantity that determines when the command queue almost full signal will assert (q_almost_full). When cleared to 0, the q_almost_full signal will be driven to 0 irrespective of number of entries in the command queue.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_Q_FULLNESS, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Forces the controller to accept commands in the order in which they are placed in the command queue. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to 1, 2 or 3), the IN_ORDER_ACCEPT parameter must be set to 1.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_IN_ORDER_ACCEPT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Determines if the controller can re-order write commands from the same source ID and/or the same port. Bit (0) controls source ID usage and bit (1) controls port ID usage. Set each bit to 1 to enable usage in placement logic.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_WR_ORDER_REQ, 0x0 );

	// DENALI_CTL_131 [31:0] Offset: 0x020c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Assert the DFI controller-initiated update request signal dfi_ctrlupd_req. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_131, DENALI_CTL_131_CTRLUPD_REQ, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable an automatic controller-initiated update (dfi_ctrlupd_req) after every refresh. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_131, DENALI_CTL_131_CTRLUPD_REQ_PER_AREF_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable an automatic controller-initiated update (dfi_ctrlupd_req) after every high priority refresh when executing as a subtask request. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_131, DENALI_CTL_131_CTRLUPD_AREF_HP_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_132 [31:0] Offset: 0x0210
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Selects the preamble for read and write burst transfers.
	//    SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_PREAMBLE_SUPPORT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable read preamble training during gate training. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_RD_PREAMBLE_TRAINING_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables controller support of DRAM DBI feature for write data with DDR4 devices. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_WR_DBI_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables controller support of DRAM DBI feature for read data with DDR4 devices. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_RD_DBI_EN, 0x0 );

	// DENALI_CTL_133 [31:0] Offset: 0x0214
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable bank group rotation. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_133, DENALI_CTL_133_BG_ROTATE_EN, 0x1 );  /* UPDATED */

	// DENALI_CTL_134 [31:0] Offset: 0x0218
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_134, DENALI_CTL_134_MC_RESERVED16, 0x0 );

	// DENALI_CTL_136 [31:0] Offset: 0x0220
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Master mask register for interrupt status groups.
	//    SET_REG_FIELD( DENALI_CTL_136, DENALI_CTL_136_INT_MASK_MASTER, 0x0 );

	// DENALI_CTL_144 [31:0] Offset: 0x0240
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_TIMEOUT parameter.
	//    SET_REG_FIELD( DENALI_CTL_144, DENALI_CTL_144_INT_ACK_TIMEOUT, 0x0 );

	// DENALI_CTL_145 [31:0] Offset: 0x0244
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_ECC parameter.
	//    SET_REG_FIELD( DENALI_CTL_145, DENALI_CTL_145_INT_ACK_ECC, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_LOWPOWER parameter.
	//    SET_REG_FIELD( DENALI_CTL_145, DENALI_CTL_145_INT_ACK_LOWPOWER, 0x0 );

	// DENALI_CTL_146 [31:0] Offset: 0x0248
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_146, DENALI_CTL_146_MC_RESERVED22, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_146, DENALI_CTL_146_MC_RESERVED23, 0x0 );

	// DENALI_CTL_147 [31:0] Offset: 0x024c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_TRAINING parameter.
	//    SET_REG_FIELD( DENALI_CTL_147, DENALI_CTL_147_INT_ACK_TRAINING, 0x0 );

	// DENALI_CTL_148 [31:0] Offset: 0x0250
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_BIST parameter.
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_INT_ACK_BIST, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_MC_RESERVED24, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_DFI parameter.
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_INT_ACK_DFI, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_MC_RESERVED25, 0x0 );

	// DENALI_CTL_149 [31:0] Offset: 0x0254
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_149, DENALI_CTL_149_MC_RESERVED26, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_INIT parameter.
	//    SET_REG_FIELD( DENALI_CTL_149, DENALI_CTL_149_INT_ACK_INIT, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_MISC parameter.
	//    SET_REG_FIELD( DENALI_CTL_149, DENALI_CTL_149_INT_ACK_MISC, 0x0 );

	// DENALI_CTL_150 [31:0] Offset: 0x0258
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_MODE parameter.
	//    SET_REG_FIELD( DENALI_CTL_150, DENALI_CTL_150_INT_ACK_MODE, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_PARITY parameter.
	//    SET_REG_FIELD( DENALI_CTL_150, DENALI_CTL_150_INT_ACK_PARITY, 0x0 );

	// DENALI_CTL_151 [31:0] Offset: 0x025c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_TIMEOUT parameter
	//    SET_REG_FIELD( DENALI_CTL_151, DENALI_CTL_151_INT_MASK_TIMEOUT, 0x0 );

	// DENALI_CTL_152 [31:0] Offset: 0x0260
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_ECC parameter
	//    SET_REG_FIELD( DENALI_CTL_152, DENALI_CTL_152_INT_MASK_ECC, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_LOWPOWER parameter
	//    SET_REG_FIELD( DENALI_CTL_152, DENALI_CTL_152_INT_MASK_LOWPOWER, 0x0 );

	// DENALI_CTL_153 [31:0] Offset: 0x0264
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_153, DENALI_CTL_153_MC_RESERVED27, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_153, DENALI_CTL_153_MC_RESERVED28, 0x0 );

	// DENALI_CTL_154 [31:0] Offset: 0x0268
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_TRAINING parameter
	//    SET_REG_FIELD( DENALI_CTL_154, DENALI_CTL_154_INT_MASK_TRAINING, 0x0 );

	// DENALI_CTL_155 [31:0] Offset: 0x026c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_BIST parameter
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_INT_MASK_BIST, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_MC_RESERVED29, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_DFI parameter
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_INT_MASK_DFI, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_MC_RESERVED30, 0x0 );

	// DENALI_CTL_156 [31:0] Offset: 0x0270
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_156, DENALI_CTL_156_MC_RESERVED31, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_INIT parameter
	//    SET_REG_FIELD( DENALI_CTL_156, DENALI_CTL_156_INT_MASK_INIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_MISC parameter
	//    SET_REG_FIELD( DENALI_CTL_156, DENALI_CTL_156_INT_MASK_MISC, 0x0 );

	// DENALI_CTL_157 [31:0] Offset: 0x0274
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_MODE parameter
		  temp_var = REG_READ(DENALI_CTL_157);
	//    SET_REG_FIELD( DENALI_CTL_157, DENALI_CTL_157_INT_MASK_MODE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_PARITY parameter
	//    SET_REG_FIELD( DENALI_CTL_157, DENALI_CTL_157_INT_MASK_PARITY, 0x0 );
		  REG_WRITE(DENALI_CTL_157,temp_var);

	// DENALI_CTL_169 [31:0] Offset: 0x02a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command.
	   SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_TODTL_2CMD, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DRAM minimum ODT high time after an ODT assertion for a write command.
	   SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_TODTH_WR, 0x6 );  /* BRINGUP UPDATED, was 6 */
	// Type: RW ; Reset: 0x0 ; Desc: Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed.
	   SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_ODT_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_MC_RESERVED32, 0x0 );

	// DENALI_CTL_170 [31:0] Offset: 0x02a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Additional delay to insert between two reads to the same chip select. Any value including 0 supported.
	    SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_R2R_SAMECS_DLY, 0x0 );
	// Type: RW_D ; Reset: 0x2 ; Desc: Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value.
	    SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_R2W_SAMECS_DLY, 0x3 );
	// Type: RW ; Reset: 0x0 ; Desc: Additional delay to insert between writes and reads to the same chip select.
	   SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_W2R_SAMECS_DLY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Additional delay to insert between two writes to the same chip select. Any value including 0 supported.
	    SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_W2W_SAMECS_DLY, 0x0 );

	// DENALI_CTL_171 [31:0] Offset: 0x02ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the leveling operation for software leveling. Clear to 0 for none, program to 1 for write leveling, program to 2 for data eye training, or program to 3 for gate training.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SW_LEVELING_MODE, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: User request to load delays and execute software leveling. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SWLVL_LOAD, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: User request to initiate software leveling of type in the SW_LEVELING_MODE parameter. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SWLVL_START, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: User request to exit software leveling. Set to 1 to exit.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SWLVL_EXIT, 0x0 );

	// DENALI_CTL_172 [31:0] Offset: 0x02b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the target chip select for the VREF training operation.
	   SET_REG_FIELD( DENALI_CTL_172, DENALI_CTL_172_VREF_CS, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable VREF training during power-up initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_172, DENALI_CTL_172_VREF_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable per-DRAM addressability during VREF training. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_172, DENALI_CTL_172_VREF_PDA_EN, 0x0 );

	// DENALI_CTL_173 [31:0] Offset: 0x02b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the range and value for VREF training for DRAM 0 for CS 0. If the VREF_PDA_EN parameter is not set, the device 0 value is used for all devices.
	   SET_REG_FIELD( DENALI_CTL_173, DENALI_CTL_173_VREF_VAL_DEV0_0, 0x67 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the range and value for VREF training for DRAM 1 for CS 0. If the VREF_PDA_EN parameter is not set, the device 0 value is used for all devices.
	   SET_REG_FIELD( DENALI_CTL_173, DENALI_CTL_173_VREF_VAL_DEV1_0, 0x67 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DFI VREF SW promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_173, DENALI_CTL_173_VREF_SW_PROMOTE_THRESHOLD, 0x0 );

		// Set AXI port settings - priority groups, security
#ifdef MC_AXI_PRIORITY_RELATIVE
	mc_setup_AXI_ranges();
	mc_setup_AXI_parameters();
#else
	// DENALI_CTL_174 [31:0] Offset: 0x02b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB4_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB4_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB5_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB5_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_175 [31:0] Offset: 0x02bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB6_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB6_RDLEN, MC_AHB_TIP_CP_RDLEN );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB7_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB7_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_176 [31:0] Offset: 0x02c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB8_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB8_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB9_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB9_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_177 [31:0] Offset: 0x02c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB10_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB10_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB11_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB11_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_178 [31:0] Offset: 0x02c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB12_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB12_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB13_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB13_RDLEN, MC_AHB_TIP_CP_RDLEN );  /* UPDATED */

	// DENALI_CTL_179 [31:0] Offset: 0x02cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AHB14_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AHB14_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 0. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 0 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.0._R_PRIORITY and AXI.0._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_180 [31:0] Offset: 0x02d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_R_PRIORITY, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_W_PRIORITY, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 0 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 1. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI1_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_181 [31:0] Offset: 0x02d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 1 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.1._R_PRIORITY and AXI.1._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 1 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_182 [31:0] Offset: 0x02d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 2. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 2 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.2._R_PRIORITY and AXI.2._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_W_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_183 [31:0] Offset: 0x02dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 2 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI2_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 3. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 3 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.3._R_PRIORITY and AXI.3._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_R_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_184 [31:0] Offset: 0x02e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI3_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 3 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI3_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 4. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 4 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.4._R_PRIORITY and AXI.4._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_185 [31:0] Offset: 0x02e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_R_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_W_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 4 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 5. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI5_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_186 [31:0] Offset: 0x02e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 5 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.5._R_PRIORITY and AXI.5._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_R_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_W_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 5 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_187 [31:0] Offset: 0x02ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 6. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 6 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.6._R_PRIORITY and AXI.6._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_W_PRIORITY, 0x0 );

	// DENALI_CTL_188 [31:0] Offset: 0x02f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 6 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI6_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 7. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 7 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.7._R_PRIORITY and AXI.7._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_R_PRIORITY, 0x0 );

	// DENALI_CTL_189 [31:0] Offset: 0x02f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI7_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 7 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI7_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 8. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 8 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.8._R_PRIORITY and AXI.8._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_190 [31:0] Offset: 0x02f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 8 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 9. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI9_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_191 [31:0] Offset: 0x02fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 9 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.9._R_PRIORITY and AXI.9._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 9 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_192 [31:0] Offset: 0x0300
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 10. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 10 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.10._R_PRIORITY and AXI.10._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_W_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_193 [31:0] Offset: 0x0304
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 10 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI10_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 11. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 11 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.11._R_PRIORITY and AXI.11._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_R_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_194 [31:0] Offset: 0x0308
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI11_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 11 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI11_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 12. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 12 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.12._R_PRIORITY and AXI.12._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_195 [31:0] Offset: 0x030c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 12 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 13. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI13_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_196 [31:0] Offset: 0x0310
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 13 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.13._R_PRIORITY and AXI.13._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 13 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_197 [31:0] Offset: 0x0314
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 14. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 14 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.14._R_PRIORITY and AXI.14._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_W_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_198 [31:0] Offset: 0x0318
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 14 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_198, DENALI_CTL_198_AXI14_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable port address range protection logic and interrupt generation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_198, DENALI_CTL_198_PORT_ADDR_PROTECTION_EN, 0x0 );

	// DENALI_CTL_199 [31:0] Offset: 0x031c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_199, DENALI_CTL_199_AXI0_START_ADDR_0, 0x0 );

	// DENALI_CTL_200 [31:0] Offset: 0x0320
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_200, DENALI_CTL_200_AXI0_END_ADDR_0, 0x0 );

	// DENALI_CTL_201 [31:0] Offset: 0x0324
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_201, DENALI_CTL_201_AXI0_START_ADDR_1, 0x0 );

	// DENALI_CTL_202 [31:0] Offset: 0x0328
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_202, DENALI_CTL_202_AXI0_END_ADDR_1, 0x0 );

	// DENALI_CTL_203 [31:0] Offset: 0x032c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_203, DENALI_CTL_203_AXI0_START_ADDR_2, 0x0 );

	// DENALI_CTL_204 [31:0] Offset: 0x0330
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_204, DENALI_CTL_204_AXI0_END_ADDR_2, 0x0 );

	// DENALI_CTL_205 [31:0] Offset: 0x0334
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_205, DENALI_CTL_205_AXI0_START_ADDR_3, 0x0 );

	// DENALI_CTL_206 [31:0] Offset: 0x0338
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_206, DENALI_CTL_206_AXI0_END_ADDR_3, 0x0 );

	// DENALI_CTL_207 [31:0] Offset: 0x033c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_207, DENALI_CTL_207_AXI0_START_ADDR_4, 0x0 );

	// DENALI_CTL_208 [31:0] Offset: 0x0340
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_208, DENALI_CTL_208_AXI0_END_ADDR_4, 0x0 );

	// DENALI_CTL_209 [31:0] Offset: 0x0344
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_209, DENALI_CTL_209_AXI0_START_ADDR_5, 0x0 );

	// DENALI_CTL_210 [31:0] Offset: 0x0348
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_210, DENALI_CTL_210_AXI0_END_ADDR_5, 0x0 );

	// DENALI_CTL_211 [31:0] Offset: 0x034c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_211, DENALI_CTL_211_AXI0_START_ADDR_6, 0x0 );

	// DENALI_CTL_212 [31:0] Offset: 0x0350
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_212, DENALI_CTL_212_AXI0_END_ADDR_6, 0x0 );

	// DENALI_CTL_213 [31:0] Offset: 0x0354
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_213, DENALI_CTL_213_AXI0_START_ADDR_7, 0x0 );

	// DENALI_CTL_214 [31:0] Offset: 0x0358
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_214, DENALI_CTL_214_AXI0_END_ADDR_7, 0x0 );

	// DENALI_CTL_215 [31:0] Offset: 0x035c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_215, DENALI_CTL_215_AXI0_START_ADDR_8, 0x0 );

	// DENALI_CTL_216 [31:0] Offset: 0x0360
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_216, DENALI_CTL_216_AXI0_END_ADDR_8, 0x0 );

	// DENALI_CTL_217 [31:0] Offset: 0x0364
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_217, DENALI_CTL_217_AXI0_START_ADDR_9, 0x0 );

	// DENALI_CTL_218 [31:0] Offset: 0x0368
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_218, DENALI_CTL_218_AXI0_END_ADDR_9, 0x0 );

	// DENALI_CTL_219 [31:0] Offset: 0x036c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_219, DENALI_CTL_219_AXI0_START_ADDR_10, 0x0 );

	// DENALI_CTL_220 [31:0] Offset: 0x0370
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_220, DENALI_CTL_220_AXI0_END_ADDR_10, 0x0 );

	// DENALI_CTL_221 [31:0] Offset: 0x0374
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_221, DENALI_CTL_221_AXI0_START_ADDR_11, 0x0 );

	// DENALI_CTL_222 [31:0] Offset: 0x0378
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_222, DENALI_CTL_222_AXI0_END_ADDR_11, 0x0 );

	// DENALI_CTL_223 [31:0] Offset: 0x037c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_223, DENALI_CTL_223_AXI0_START_ADDR_12, 0x0 );

	// DENALI_CTL_224 [31:0] Offset: 0x0380
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_224, DENALI_CTL_224_AXI0_END_ADDR_12, 0x0 );

	// DENALI_CTL_225 [31:0] Offset: 0x0384
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_225, DENALI_CTL_225_AXI0_START_ADDR_13, 0x0 );

	// DENALI_CTL_226 [31:0] Offset: 0x0388
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_226, DENALI_CTL_226_AXI0_END_ADDR_13, 0x0 );

	// DENALI_CTL_227 [31:0] Offset: 0x038c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_227, DENALI_CTL_227_AXI0_START_ADDR_14, 0x0 );

	// DENALI_CTL_228 [31:0] Offset: 0x0390
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_228, DENALI_CTL_228_AXI0_END_ADDR_14, 0x0 );

	// DENALI_CTL_229 [31:0] Offset: 0x0394
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_229, DENALI_CTL_229_AXI0_START_ADDR_15, 0x0 );

	// DENALI_CTL_230 [31:0] Offset: 0x0398
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_230, DENALI_CTL_230_AXI0_END_ADDR_15, 0x0 );

	// DENALI_CTL_231 [31:0] Offset: 0x039c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_231, DENALI_CTL_231_AXI1_START_ADDR_0, 0x0 );

	// DENALI_CTL_232 [31:0] Offset: 0x03a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_232, DENALI_CTL_232_AXI1_END_ADDR_0, 0x0 );

	// DENALI_CTL_233 [31:0] Offset: 0x03a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_233, DENALI_CTL_233_AXI1_START_ADDR_1, 0x0 );

	// DENALI_CTL_234 [31:0] Offset: 0x03a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_234, DENALI_CTL_234_AXI1_END_ADDR_1, 0x0 );

	// DENALI_CTL_235 [31:0] Offset: 0x03ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_235, DENALI_CTL_235_AXI1_START_ADDR_2, 0x0 );

	// DENALI_CTL_236 [31:0] Offset: 0x03b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_236, DENALI_CTL_236_AXI1_END_ADDR_2, 0x0 );

	// DENALI_CTL_237 [31:0] Offset: 0x03b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_237, DENALI_CTL_237_AXI1_START_ADDR_3, 0x0 );

	// DENALI_CTL_238 [31:0] Offset: 0x03b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_238, DENALI_CTL_238_AXI1_END_ADDR_3, 0x0 );

	// DENALI_CTL_239 [31:0] Offset: 0x03bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_239, DENALI_CTL_239_AXI1_START_ADDR_4, 0x0 );

	// DENALI_CTL_240 [31:0] Offset: 0x03c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_240, DENALI_CTL_240_AXI1_END_ADDR_4, 0x0 );

	// DENALI_CTL_241 [31:0] Offset: 0x03c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_241, DENALI_CTL_241_AXI1_START_ADDR_5, 0x0 );

	// DENALI_CTL_242 [31:0] Offset: 0x03c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_242, DENALI_CTL_242_AXI1_END_ADDR_5, 0x0 );

	// DENALI_CTL_243 [31:0] Offset: 0x03cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_243, DENALI_CTL_243_AXI1_START_ADDR_6, 0x0 );

	// DENALI_CTL_244 [31:0] Offset: 0x03d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_244, DENALI_CTL_244_AXI1_END_ADDR_6, 0x0 );

	// DENALI_CTL_245 [31:0] Offset: 0x03d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_245, DENALI_CTL_245_AXI1_START_ADDR_7, 0x0 );

	// DENALI_CTL_246 [31:0] Offset: 0x03d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_246, DENALI_CTL_246_AXI1_END_ADDR_7, 0x0 );

	// DENALI_CTL_247 [31:0] Offset: 0x03dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_247, DENALI_CTL_247_AXI1_START_ADDR_8, 0x0 );

	// DENALI_CTL_248 [31:0] Offset: 0x03e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_248, DENALI_CTL_248_AXI1_END_ADDR_8, 0x0 );

	// DENALI_CTL_249 [31:0] Offset: 0x03e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_249, DENALI_CTL_249_AXI1_START_ADDR_9, 0x0 );

	// DENALI_CTL_250 [31:0] Offset: 0x03e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_250, DENALI_CTL_250_AXI1_END_ADDR_9, 0x0 );

	// DENALI_CTL_251 [31:0] Offset: 0x03ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_251, DENALI_CTL_251_AXI1_START_ADDR_10, 0x0 );

	// DENALI_CTL_252 [31:0] Offset: 0x03f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_252, DENALI_CTL_252_AXI1_END_ADDR_10, 0x0 );

	// DENALI_CTL_253 [31:0] Offset: 0x03f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_253, DENALI_CTL_253_AXI1_START_ADDR_11, 0x0 );

	// DENALI_CTL_254 [31:0] Offset: 0x03f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_254, DENALI_CTL_254_AXI1_END_ADDR_11, 0x0 );

	// DENALI_CTL_255 [31:0] Offset: 0x03fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_255, DENALI_CTL_255_AXI1_START_ADDR_12, 0x0 );

	// DENALI_CTL_256 [31:0] Offset: 0x0400
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_256, DENALI_CTL_256_AXI1_END_ADDR_12, 0x0 );

	// DENALI_CTL_257 [31:0] Offset: 0x0404
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_257, DENALI_CTL_257_AXI1_START_ADDR_13, 0x0 );

	// DENALI_CTL_258 [31:0] Offset: 0x0408
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_258, DENALI_CTL_258_AXI1_END_ADDR_13, 0x0 );

	// DENALI_CTL_259 [31:0] Offset: 0x040c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_259, DENALI_CTL_259_AXI1_START_ADDR_14, 0x0 );

	// DENALI_CTL_260 [31:0] Offset: 0x0410
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_260, DENALI_CTL_260_AXI1_END_ADDR_14, 0x0 );

	// DENALI_CTL_261 [31:0] Offset: 0x0414
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_261, DENALI_CTL_261_AXI1_START_ADDR_15, 0x0 );

	// DENALI_CTL_262 [31:0] Offset: 0x0418
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_262, DENALI_CTL_262_AXI1_END_ADDR_15, 0x0 );

	// DENALI_CTL_263 [31:0] Offset: 0x041c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_263, DENALI_CTL_263_AXI2_START_ADDR_0, 0x0 );

	// DENALI_CTL_264 [31:0] Offset: 0x0420
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_264, DENALI_CTL_264_AXI2_END_ADDR_0, 0x0 );

	// DENALI_CTL_265 [31:0] Offset: 0x0424
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_265, DENALI_CTL_265_AXI2_START_ADDR_1, 0x0 );

	// DENALI_CTL_266 [31:0] Offset: 0x0428
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_266, DENALI_CTL_266_AXI2_END_ADDR_1, 0x0 );

	// DENALI_CTL_267 [31:0] Offset: 0x042c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_267, DENALI_CTL_267_AXI2_START_ADDR_2, 0x0 );

	// DENALI_CTL_268 [31:0] Offset: 0x0430
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_268, DENALI_CTL_268_AXI2_END_ADDR_2, 0x0 );

	// DENALI_CTL_269 [31:0] Offset: 0x0434
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_269, DENALI_CTL_269_AXI2_START_ADDR_3, 0x0 );

	// DENALI_CTL_270 [31:0] Offset: 0x0438
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_270, DENALI_CTL_270_AXI2_END_ADDR_3, 0x0 );

	// DENALI_CTL_271 [31:0] Offset: 0x043c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_271, DENALI_CTL_271_AXI2_START_ADDR_4, 0x0 );

	// DENALI_CTL_272 [31:0] Offset: 0x0440
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_272, DENALI_CTL_272_AXI2_END_ADDR_4, 0x0 );

	// DENALI_CTL_273 [31:0] Offset: 0x0444
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_273, DENALI_CTL_273_AXI2_START_ADDR_5, 0x0 );

	// DENALI_CTL_274 [31:0] Offset: 0x0448
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_274, DENALI_CTL_274_AXI2_END_ADDR_5, 0x0 );

	// DENALI_CTL_275 [31:0] Offset: 0x044c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_275, DENALI_CTL_275_AXI2_START_ADDR_6, 0x0 );

	// DENALI_CTL_276 [31:0] Offset: 0x0450
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_276, DENALI_CTL_276_AXI2_END_ADDR_6, 0x0 );

	// DENALI_CTL_277 [31:0] Offset: 0x0454
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_277, DENALI_CTL_277_AXI2_START_ADDR_7, 0x0 );

	// DENALI_CTL_278 [31:0] Offset: 0x0458
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_278, DENALI_CTL_278_AXI2_END_ADDR_7, 0x0 );

	// DENALI_CTL_279 [31:0] Offset: 0x045c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_279, DENALI_CTL_279_AXI2_START_ADDR_8, 0x0 );

	// DENALI_CTL_280 [31:0] Offset: 0x0460
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_280, DENALI_CTL_280_AXI2_END_ADDR_8, 0x0 );

	// DENALI_CTL_281 [31:0] Offset: 0x0464
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_281, DENALI_CTL_281_AXI2_START_ADDR_9, 0x0 );

	// DENALI_CTL_282 [31:0] Offset: 0x0468
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_282, DENALI_CTL_282_AXI2_END_ADDR_9, 0x0 );

	// DENALI_CTL_283 [31:0] Offset: 0x046c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_283, DENALI_CTL_283_AXI2_START_ADDR_10, 0x0 );

	// DENALI_CTL_284 [31:0] Offset: 0x0470
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_284, DENALI_CTL_284_AXI2_END_ADDR_10, 0x0 );

	// DENALI_CTL_285 [31:0] Offset: 0x0474
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_285, DENALI_CTL_285_AXI2_START_ADDR_11, 0x0 );

	// DENALI_CTL_286 [31:0] Offset: 0x0478
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_286, DENALI_CTL_286_AXI2_END_ADDR_11, 0x0 );

	// DENALI_CTL_287 [31:0] Offset: 0x047c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_287, DENALI_CTL_287_AXI2_START_ADDR_12, 0x0 );

	// DENALI_CTL_288 [31:0] Offset: 0x0480
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_288, DENALI_CTL_288_AXI2_END_ADDR_12, 0x0 );

	// DENALI_CTL_289 [31:0] Offset: 0x0484
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_289, DENALI_CTL_289_AXI2_START_ADDR_13, 0x0 );

	// DENALI_CTL_290 [31:0] Offset: 0x0488
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_290, DENALI_CTL_290_AXI2_END_ADDR_13, 0x0 );

	// DENALI_CTL_291 [31:0] Offset: 0x048c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_291, DENALI_CTL_291_AXI2_START_ADDR_14, 0x0 );

	// DENALI_CTL_292 [31:0] Offset: 0x0490
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_292, DENALI_CTL_292_AXI2_END_ADDR_14, 0x0 );

	// DENALI_CTL_293 [31:0] Offset: 0x0494
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_293, DENALI_CTL_293_AXI2_START_ADDR_15, 0x0 );

	// DENALI_CTL_294 [31:0] Offset: 0x0498
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_294, DENALI_CTL_294_AXI2_END_ADDR_15, 0x0 );

	// DENALI_CTL_295 [31:0] Offset: 0x049c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_295, DENALI_CTL_295_AXI3_START_ADDR_0, 0x0 );

	// DENALI_CTL_296 [31:0] Offset: 0x04a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_296, DENALI_CTL_296_AXI3_END_ADDR_0, 0x0 );

	// DENALI_CTL_297 [31:0] Offset: 0x04a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_297, DENALI_CTL_297_AXI3_START_ADDR_1, 0x0 );

	// DENALI_CTL_298 [31:0] Offset: 0x04a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_298, DENALI_CTL_298_AXI3_END_ADDR_1, 0x0 );

	// DENALI_CTL_299 [31:0] Offset: 0x04ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_299, DENALI_CTL_299_AXI3_START_ADDR_2, 0x0 );

	// DENALI_CTL_300 [31:0] Offset: 0x04b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_300, DENALI_CTL_300_AXI3_END_ADDR_2, 0x0 );

	// DENALI_CTL_301 [31:0] Offset: 0x04b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_301, DENALI_CTL_301_AXI3_START_ADDR_3, 0x0 );

	// DENALI_CTL_302 [31:0] Offset: 0x04b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_302, DENALI_CTL_302_AXI3_END_ADDR_3, 0x0 );

	// DENALI_CTL_303 [31:0] Offset: 0x04bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_303, DENALI_CTL_303_AXI3_START_ADDR_4, 0x0 );

	// DENALI_CTL_304 [31:0] Offset: 0x04c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_304, DENALI_CTL_304_AXI3_END_ADDR_4, 0x0 );

	// DENALI_CTL_305 [31:0] Offset: 0x04c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_305, DENALI_CTL_305_AXI3_START_ADDR_5, 0x0 );

	// DENALI_CTL_306 [31:0] Offset: 0x04c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_306, DENALI_CTL_306_AXI3_END_ADDR_5, 0x0 );

	// DENALI_CTL_307 [31:0] Offset: 0x04cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_307, DENALI_CTL_307_AXI3_START_ADDR_6, 0x0 );

	// DENALI_CTL_308 [31:0] Offset: 0x04d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_308, DENALI_CTL_308_AXI3_END_ADDR_6, 0x0 );

	// DENALI_CTL_309 [31:0] Offset: 0x04d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_309, DENALI_CTL_309_AXI3_START_ADDR_7, 0x0 );

	// DENALI_CTL_310 [31:0] Offset: 0x04d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_310, DENALI_CTL_310_AXI3_END_ADDR_7, 0x0 );

	// DENALI_CTL_311 [31:0] Offset: 0x04dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_311, DENALI_CTL_311_AXI3_START_ADDR_8, 0x0 );

	// DENALI_CTL_312 [31:0] Offset: 0x04e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_312, DENALI_CTL_312_AXI3_END_ADDR_8, 0x0 );

	// DENALI_CTL_313 [31:0] Offset: 0x04e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_313, DENALI_CTL_313_AXI3_START_ADDR_9, 0x0 );

	// DENALI_CTL_314 [31:0] Offset: 0x04e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_314, DENALI_CTL_314_AXI3_END_ADDR_9, 0x0 );

	// DENALI_CTL_315 [31:0] Offset: 0x04ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_315, DENALI_CTL_315_AXI3_START_ADDR_10, 0x0 );

	// DENALI_CTL_316 [31:0] Offset: 0x04f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_316, DENALI_CTL_316_AXI3_END_ADDR_10, 0x0 );

	// DENALI_CTL_317 [31:0] Offset: 0x04f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_317, DENALI_CTL_317_AXI3_START_ADDR_11, 0x0 );

	// DENALI_CTL_318 [31:0] Offset: 0x04f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_318, DENALI_CTL_318_AXI3_END_ADDR_11, 0x0 );

	// DENALI_CTL_319 [31:0] Offset: 0x04fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_319, DENALI_CTL_319_AXI3_START_ADDR_12, 0x0 );

	// DENALI_CTL_320 [31:0] Offset: 0x0500
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_320, DENALI_CTL_320_AXI3_END_ADDR_12, 0x0 );

	// DENALI_CTL_321 [31:0] Offset: 0x0504
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_321, DENALI_CTL_321_AXI3_START_ADDR_13, 0x0 );

	// DENALI_CTL_322 [31:0] Offset: 0x0508
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_322, DENALI_CTL_322_AXI3_END_ADDR_13, 0x0 );

	// DENALI_CTL_323 [31:0] Offset: 0x050c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_323, DENALI_CTL_323_AXI3_START_ADDR_14, 0x0 );

	// DENALI_CTL_324 [31:0] Offset: 0x0510
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_324, DENALI_CTL_324_AXI3_END_ADDR_14, 0x0 );

	// DENALI_CTL_325 [31:0] Offset: 0x0514
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_325, DENALI_CTL_325_AXI3_START_ADDR_15, 0x0 );

	// DENALI_CTL_326 [31:0] Offset: 0x0518
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_326, DENALI_CTL_326_AXI3_END_ADDR_15, 0x0 );

	// DENALI_CTL_327 [31:0] Offset: 0x051c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_327, DENALI_CTL_327_AXI4_START_ADDR_0, 0x0 );

	// DENALI_CTL_328 [31:0] Offset: 0x0520
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_328, DENALI_CTL_328_AXI4_END_ADDR_0, 0x0 );

	// DENALI_CTL_329 [31:0] Offset: 0x0524
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_329, DENALI_CTL_329_AXI4_START_ADDR_1, 0x0 );

	// DENALI_CTL_330 [31:0] Offset: 0x0528
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_330, DENALI_CTL_330_AXI4_END_ADDR_1, 0x0 );

	// DENALI_CTL_331 [31:0] Offset: 0x052c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_331, DENALI_CTL_331_AXI4_START_ADDR_2, 0x0 );

	// DENALI_CTL_332 [31:0] Offset: 0x0530
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_332, DENALI_CTL_332_AXI4_END_ADDR_2, 0x0 );

	// DENALI_CTL_333 [31:0] Offset: 0x0534
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_333, DENALI_CTL_333_AXI4_START_ADDR_3, 0x0 );

	// DENALI_CTL_334 [31:0] Offset: 0x0538
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_334, DENALI_CTL_334_AXI4_END_ADDR_3, 0x0 );

	// DENALI_CTL_335 [31:0] Offset: 0x053c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_335, DENALI_CTL_335_AXI4_START_ADDR_4, 0x0 );

	// DENALI_CTL_336 [31:0] Offset: 0x0540
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_336, DENALI_CTL_336_AXI4_END_ADDR_4, 0x0 );

	// DENALI_CTL_337 [31:0] Offset: 0x0544
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_337, DENALI_CTL_337_AXI4_START_ADDR_5, 0x0 );

	// DENALI_CTL_338 [31:0] Offset: 0x0548
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_338, DENALI_CTL_338_AXI4_END_ADDR_5, 0x0 );

	// DENALI_CTL_339 [31:0] Offset: 0x054c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_339, DENALI_CTL_339_AXI4_START_ADDR_6, 0x0 );

	// DENALI_CTL_340 [31:0] Offset: 0x0550
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_340, DENALI_CTL_340_AXI4_END_ADDR_6, 0x0 );

	// DENALI_CTL_341 [31:0] Offset: 0x0554
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_341, DENALI_CTL_341_AXI4_START_ADDR_7, 0x0 );

	// DENALI_CTL_342 [31:0] Offset: 0x0558
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_342, DENALI_CTL_342_AXI4_END_ADDR_7, 0x0 );

	// DENALI_CTL_343 [31:0] Offset: 0x055c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_343, DENALI_CTL_343_AXI4_START_ADDR_8, 0x0 );

	// DENALI_CTL_344 [31:0] Offset: 0x0560
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_344, DENALI_CTL_344_AXI4_END_ADDR_8, 0x0 );

	// DENALI_CTL_345 [31:0] Offset: 0x0564
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_345, DENALI_CTL_345_AXI4_START_ADDR_9, 0x0 );

	// DENALI_CTL_346 [31:0] Offset: 0x0568
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_346, DENALI_CTL_346_AXI4_END_ADDR_9, 0x0 );

	// DENALI_CTL_347 [31:0] Offset: 0x056c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_347, DENALI_CTL_347_AXI4_START_ADDR_10, 0x0 );

	// DENALI_CTL_348 [31:0] Offset: 0x0570
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_348, DENALI_CTL_348_AXI4_END_ADDR_10, 0x0 );

	// DENALI_CTL_349 [31:0] Offset: 0x0574
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_349, DENALI_CTL_349_AXI4_START_ADDR_11, 0x0 );

	// DENALI_CTL_350 [31:0] Offset: 0x0578
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_350, DENALI_CTL_350_AXI4_END_ADDR_11, 0x0 );

	// DENALI_CTL_351 [31:0] Offset: 0x057c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_351, DENALI_CTL_351_AXI4_START_ADDR_12, 0x0 );

	// DENALI_CTL_352 [31:0] Offset: 0x0580
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_352, DENALI_CTL_352_AXI4_END_ADDR_12, 0x0 );

	// DENALI_CTL_353 [31:0] Offset: 0x0584
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_353, DENALI_CTL_353_AXI4_START_ADDR_13, 0x0 );

	// DENALI_CTL_354 [31:0] Offset: 0x0588
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_354, DENALI_CTL_354_AXI4_END_ADDR_13, 0x0 );

	// DENALI_CTL_355 [31:0] Offset: 0x058c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_355, DENALI_CTL_355_AXI4_START_ADDR_14, 0x0 );

	// DENALI_CTL_356 [31:0] Offset: 0x0590
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_356, DENALI_CTL_356_AXI4_END_ADDR_14, 0x0 );

	// DENALI_CTL_357 [31:0] Offset: 0x0594
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_357, DENALI_CTL_357_AXI4_START_ADDR_15, 0x0 );

	// DENALI_CTL_358 [31:0] Offset: 0x0598
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_358, DENALI_CTL_358_AXI4_END_ADDR_15, 0x0 );

	// DENALI_CTL_359 [31:0] Offset: 0x059c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_359, DENALI_CTL_359_AXI5_START_ADDR_0, 0x0 );

	// DENALI_CTL_360 [31:0] Offset: 0x05a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_360, DENALI_CTL_360_AXI5_END_ADDR_0, 0x0 );

	// DENALI_CTL_361 [31:0] Offset: 0x05a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_361, DENALI_CTL_361_AXI5_START_ADDR_1, 0x0 );

	// DENALI_CTL_362 [31:0] Offset: 0x05a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_362, DENALI_CTL_362_AXI5_END_ADDR_1, 0x0 );

	// DENALI_CTL_363 [31:0] Offset: 0x05ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_363, DENALI_CTL_363_AXI5_START_ADDR_2, 0x0 );

	// DENALI_CTL_364 [31:0] Offset: 0x05b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_364, DENALI_CTL_364_AXI5_END_ADDR_2, 0x0 );

	// DENALI_CTL_365 [31:0] Offset: 0x05b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_365, DENALI_CTL_365_AXI5_START_ADDR_3, 0x0 );

	// DENALI_CTL_366 [31:0] Offset: 0x05b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_366, DENALI_CTL_366_AXI5_END_ADDR_3, 0x0 );

	// DENALI_CTL_367 [31:0] Offset: 0x05bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_367, DENALI_CTL_367_AXI5_START_ADDR_4, 0x0 );

	// DENALI_CTL_368 [31:0] Offset: 0x05c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_368, DENALI_CTL_368_AXI5_END_ADDR_4, 0x0 );

	// DENALI_CTL_369 [31:0] Offset: 0x05c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_369, DENALI_CTL_369_AXI5_START_ADDR_5, 0x0 );

	// DENALI_CTL_370 [31:0] Offset: 0x05c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_370, DENALI_CTL_370_AXI5_END_ADDR_5, 0x0 );

	// DENALI_CTL_371 [31:0] Offset: 0x05cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_371, DENALI_CTL_371_AXI5_START_ADDR_6, 0x0 );

	// DENALI_CTL_372 [31:0] Offset: 0x05d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_372, DENALI_CTL_372_AXI5_END_ADDR_6, 0x0 );

	// DENALI_CTL_373 [31:0] Offset: 0x05d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_373, DENALI_CTL_373_AXI5_START_ADDR_7, 0x0 );

	// DENALI_CTL_374 [31:0] Offset: 0x05d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_374, DENALI_CTL_374_AXI5_END_ADDR_7, 0x0 );

	// DENALI_CTL_375 [31:0] Offset: 0x05dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_375, DENALI_CTL_375_AXI5_START_ADDR_8, 0x0 );

	// DENALI_CTL_376 [31:0] Offset: 0x05e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_376, DENALI_CTL_376_AXI5_END_ADDR_8, 0x0 );

	// DENALI_CTL_377 [31:0] Offset: 0x05e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_377, DENALI_CTL_377_AXI5_START_ADDR_9, 0x0 );

	// DENALI_CTL_378 [31:0] Offset: 0x05e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_378, DENALI_CTL_378_AXI5_END_ADDR_9, 0x0 );

	// DENALI_CTL_379 [31:0] Offset: 0x05ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_379, DENALI_CTL_379_AXI5_START_ADDR_10, 0x0 );

	// DENALI_CTL_380 [31:0] Offset: 0x05f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_380, DENALI_CTL_380_AXI5_END_ADDR_10, 0x0 );

	// DENALI_CTL_381 [31:0] Offset: 0x05f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_381, DENALI_CTL_381_AXI5_START_ADDR_11, 0x0 );

	// DENALI_CTL_382 [31:0] Offset: 0x05f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_382, DENALI_CTL_382_AXI5_END_ADDR_11, 0x0 );

	// DENALI_CTL_383 [31:0] Offset: 0x05fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_383, DENALI_CTL_383_AXI5_START_ADDR_12, 0x0 );

	// DENALI_CTL_384 [31:0] Offset: 0x0600
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_384, DENALI_CTL_384_AXI5_END_ADDR_12, 0x0 );

	// DENALI_CTL_385 [31:0] Offset: 0x0604
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_385, DENALI_CTL_385_AXI5_START_ADDR_13, 0x0 );

	// DENALI_CTL_386 [31:0] Offset: 0x0608
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_386, DENALI_CTL_386_AXI5_END_ADDR_13, 0x0 );

	// DENALI_CTL_387 [31:0] Offset: 0x060c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_387, DENALI_CTL_387_AXI5_START_ADDR_14, 0x0 );

	// DENALI_CTL_388 [31:0] Offset: 0x0610
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_388, DENALI_CTL_388_AXI5_END_ADDR_14, 0x0 );

	// DENALI_CTL_389 [31:0] Offset: 0x0614
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_389, DENALI_CTL_389_AXI5_START_ADDR_15, 0x0 );

	// DENALI_CTL_390 [31:0] Offset: 0x0618
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_390, DENALI_CTL_390_AXI5_END_ADDR_15, 0x0 );

	// DENALI_CTL_391 [31:0] Offset: 0x061c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_391, DENALI_CTL_391_AXI6_START_ADDR_0, 0x0 );

	// DENALI_CTL_392 [31:0] Offset: 0x0620
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_392, DENALI_CTL_392_AXI6_END_ADDR_0, 0x0 );

	// DENALI_CTL_393 [31:0] Offset: 0x0624
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_393, DENALI_CTL_393_AXI6_START_ADDR_1, 0x0 );

	// DENALI_CTL_394 [31:0] Offset: 0x0628
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_394, DENALI_CTL_394_AXI6_END_ADDR_1, 0x0 );

	// DENALI_CTL_395 [31:0] Offset: 0x062c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_395, DENALI_CTL_395_AXI6_START_ADDR_2, 0x0 );

	// DENALI_CTL_396 [31:0] Offset: 0x0630
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_396, DENALI_CTL_396_AXI6_END_ADDR_2, 0x0 );

	// DENALI_CTL_397 [31:0] Offset: 0x0634
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_397, DENALI_CTL_397_AXI6_START_ADDR_3, 0x0 );

	// DENALI_CTL_398 [31:0] Offset: 0x0638
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_398, DENALI_CTL_398_AXI6_END_ADDR_3, 0x0 );

	// DENALI_CTL_399 [31:0] Offset: 0x063c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_399, DENALI_CTL_399_AXI6_START_ADDR_4, 0x0 );

	// DENALI_CTL_400 [31:0] Offset: 0x0640
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_400, DENALI_CTL_400_AXI6_END_ADDR_4, 0x0 );

	// DENALI_CTL_401 [31:0] Offset: 0x0644
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_401, DENALI_CTL_401_AXI6_START_ADDR_5, 0x0 );

	// DENALI_CTL_402 [31:0] Offset: 0x0648
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_402, DENALI_CTL_402_AXI6_END_ADDR_5, 0x0 );

	// DENALI_CTL_403 [31:0] Offset: 0x064c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_403, DENALI_CTL_403_AXI6_START_ADDR_6, 0x0 );

	// DENALI_CTL_404 [31:0] Offset: 0x0650
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_404, DENALI_CTL_404_AXI6_END_ADDR_6, 0x0 );

	// DENALI_CTL_405 [31:0] Offset: 0x0654
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_405, DENALI_CTL_405_AXI6_START_ADDR_7, 0x0 );

	// DENALI_CTL_406 [31:0] Offset: 0x0658
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_406, DENALI_CTL_406_AXI6_END_ADDR_7, 0x0 );

	// DENALI_CTL_407 [31:0] Offset: 0x065c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_407, DENALI_CTL_407_AXI6_START_ADDR_8, 0x0 );

	// DENALI_CTL_408 [31:0] Offset: 0x0660
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_408, DENALI_CTL_408_AXI6_END_ADDR_8, 0x0 );

	// DENALI_CTL_409 [31:0] Offset: 0x0664
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_409, DENALI_CTL_409_AXI6_START_ADDR_9, 0x0 );

	// DENALI_CTL_410 [31:0] Offset: 0x0668
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_410, DENALI_CTL_410_AXI6_END_ADDR_9, 0x0 );

	// DENALI_CTL_411 [31:0] Offset: 0x066c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_411, DENALI_CTL_411_AXI6_START_ADDR_10, 0x0 );

	// DENALI_CTL_412 [31:0] Offset: 0x0670
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_412, DENALI_CTL_412_AXI6_END_ADDR_10, 0x0 );

	// DENALI_CTL_413 [31:0] Offset: 0x0674
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_413, DENALI_CTL_413_AXI6_START_ADDR_11, 0x0 );

	// DENALI_CTL_414 [31:0] Offset: 0x0678
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_414, DENALI_CTL_414_AXI6_END_ADDR_11, 0x0 );

	// DENALI_CTL_415 [31:0] Offset: 0x067c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_415, DENALI_CTL_415_AXI6_START_ADDR_12, 0x0 );

	// DENALI_CTL_416 [31:0] Offset: 0x0680
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_416, DENALI_CTL_416_AXI6_END_ADDR_12, 0x0 );

	// DENALI_CTL_417 [31:0] Offset: 0x0684
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_417, DENALI_CTL_417_AXI6_START_ADDR_13, 0x0 );

	// DENALI_CTL_418 [31:0] Offset: 0x0688
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_418, DENALI_CTL_418_AXI6_END_ADDR_13, 0x0 );

	// DENALI_CTL_419 [31:0] Offset: 0x068c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_419, DENALI_CTL_419_AXI6_START_ADDR_14, 0x0 );

	// DENALI_CTL_420 [31:0] Offset: 0x0690
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_420, DENALI_CTL_420_AXI6_END_ADDR_14, 0x0 );

	// DENALI_CTL_421 [31:0] Offset: 0x0694
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_421, DENALI_CTL_421_AXI6_START_ADDR_15, 0x0 );

	// DENALI_CTL_422 [31:0] Offset: 0x0698
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_422, DENALI_CTL_422_AXI6_END_ADDR_15, 0x0 );

	// DENALI_CTL_423 [31:0] Offset: 0x069c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_423, DENALI_CTL_423_AXI7_START_ADDR_0, 0x0 );

	// DENALI_CTL_424 [31:0] Offset: 0x06a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_424, DENALI_CTL_424_AXI7_END_ADDR_0, 0x0 );

	// DENALI_CTL_425 [31:0] Offset: 0x06a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_425, DENALI_CTL_425_AXI7_START_ADDR_1, 0x0 );

	// DENALI_CTL_426 [31:0] Offset: 0x06a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_426, DENALI_CTL_426_AXI7_END_ADDR_1, 0x0 );

	// DENALI_CTL_427 [31:0] Offset: 0x06ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_427, DENALI_CTL_427_AXI7_START_ADDR_2, 0x0 );

	// DENALI_CTL_428 [31:0] Offset: 0x06b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_428, DENALI_CTL_428_AXI7_END_ADDR_2, 0x0 );

	// DENALI_CTL_429 [31:0] Offset: 0x06b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_429, DENALI_CTL_429_AXI7_START_ADDR_3, 0x0 );

	// DENALI_CTL_430 [31:0] Offset: 0x06b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_430, DENALI_CTL_430_AXI7_END_ADDR_3, 0x0 );

	// DENALI_CTL_431 [31:0] Offset: 0x06bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_431, DENALI_CTL_431_AXI7_START_ADDR_4, 0x0 );

	// DENALI_CTL_432 [31:0] Offset: 0x06c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_432, DENALI_CTL_432_AXI7_END_ADDR_4, 0x0 );

	// DENALI_CTL_433 [31:0] Offset: 0x06c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_433, DENALI_CTL_433_AXI7_START_ADDR_5, 0x0 );

	// DENALI_CTL_434 [31:0] Offset: 0x06c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_434, DENALI_CTL_434_AXI7_END_ADDR_5, 0x0 );

	// DENALI_CTL_435 [31:0] Offset: 0x06cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_435, DENALI_CTL_435_AXI7_START_ADDR_6, 0x0 );

	// DENALI_CTL_436 [31:0] Offset: 0x06d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_436, DENALI_CTL_436_AXI7_END_ADDR_6, 0x0 );

	// DENALI_CTL_437 [31:0] Offset: 0x06d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_437, DENALI_CTL_437_AXI7_START_ADDR_7, 0x0 );

	// DENALI_CTL_438 [31:0] Offset: 0x06d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_438, DENALI_CTL_438_AXI7_END_ADDR_7, 0x0 );

	// DENALI_CTL_439 [31:0] Offset: 0x06dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_439, DENALI_CTL_439_AXI7_START_ADDR_8, 0x0 );

	// DENALI_CTL_440 [31:0] Offset: 0x06e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_440, DENALI_CTL_440_AXI7_END_ADDR_8, 0x0 );

	// DENALI_CTL_441 [31:0] Offset: 0x06e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_441, DENALI_CTL_441_AXI7_START_ADDR_9, 0x0 );

	// DENALI_CTL_442 [31:0] Offset: 0x06e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_442, DENALI_CTL_442_AXI7_END_ADDR_9, 0x0 );

	// DENALI_CTL_443 [31:0] Offset: 0x06ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_443, DENALI_CTL_443_AXI7_START_ADDR_10, 0x0 );

	// DENALI_CTL_444 [31:0] Offset: 0x06f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_444, DENALI_CTL_444_AXI7_END_ADDR_10, 0x0 );

	// DENALI_CTL_445 [31:0] Offset: 0x06f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_445, DENALI_CTL_445_AXI7_START_ADDR_11, 0x0 );

	// DENALI_CTL_446 [31:0] Offset: 0x06f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_446, DENALI_CTL_446_AXI7_END_ADDR_11, 0x0 );

	// DENALI_CTL_447 [31:0] Offset: 0x06fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_447, DENALI_CTL_447_AXI7_START_ADDR_12, 0x0 );

	// DENALI_CTL_448 [31:0] Offset: 0x0700
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_448, DENALI_CTL_448_AXI7_END_ADDR_12, 0x0 );

	// DENALI_CTL_449 [31:0] Offset: 0x0704
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_449, DENALI_CTL_449_AXI7_START_ADDR_13, 0x0 );

	// DENALI_CTL_450 [31:0] Offset: 0x0708
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_450, DENALI_CTL_450_AXI7_END_ADDR_13, 0x0 );

	// DENALI_CTL_451 [31:0] Offset: 0x070c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_451, DENALI_CTL_451_AXI7_START_ADDR_14, 0x0 );

	// DENALI_CTL_452 [31:0] Offset: 0x0710
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_452, DENALI_CTL_452_AXI7_END_ADDR_14, 0x0 );

	// DENALI_CTL_453 [31:0] Offset: 0x0714
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_453, DENALI_CTL_453_AXI7_START_ADDR_15, 0x0 );

	// DENALI_CTL_454 [31:0] Offset: 0x0718
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_454, DENALI_CTL_454_AXI7_END_ADDR_15, 0x0 );

	// DENALI_CTL_455 [31:0] Offset: 0x071c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_455, DENALI_CTL_455_AXI8_START_ADDR_0, 0x0 );

	// DENALI_CTL_456 [31:0] Offset: 0x0720
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_456, DENALI_CTL_456_AXI8_END_ADDR_0, 0x0 );

	// DENALI_CTL_457 [31:0] Offset: 0x0724
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_457, DENALI_CTL_457_AXI8_START_ADDR_1, 0x0 );

	// DENALI_CTL_458 [31:0] Offset: 0x0728
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_458, DENALI_CTL_458_AXI8_END_ADDR_1, 0x0 );

	// DENALI_CTL_459 [31:0] Offset: 0x072c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_459, DENALI_CTL_459_AXI8_START_ADDR_2, 0x0 );

	// DENALI_CTL_460 [31:0] Offset: 0x0730
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_460, DENALI_CTL_460_AXI8_END_ADDR_2, 0x0 );

	// DENALI_CTL_461 [31:0] Offset: 0x0734
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_461, DENALI_CTL_461_AXI8_START_ADDR_3, 0x0 );

	// DENALI_CTL_462 [31:0] Offset: 0x0738
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_462, DENALI_CTL_462_AXI8_END_ADDR_3, 0x0 );

	// DENALI_CTL_463 [31:0] Offset: 0x073c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_463, DENALI_CTL_463_AXI8_START_ADDR_4, 0x0 );

	// DENALI_CTL_464 [31:0] Offset: 0x0740
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_464, DENALI_CTL_464_AXI8_END_ADDR_4, 0x0 );

	// DENALI_CTL_465 [31:0] Offset: 0x0744
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_465, DENALI_CTL_465_AXI8_START_ADDR_5, 0x0 );

	// DENALI_CTL_466 [31:0] Offset: 0x0748
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_466, DENALI_CTL_466_AXI8_END_ADDR_5, 0x0 );

	// DENALI_CTL_467 [31:0] Offset: 0x074c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_467, DENALI_CTL_467_AXI8_START_ADDR_6, 0x0 );

	// DENALI_CTL_468 [31:0] Offset: 0x0750
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_468, DENALI_CTL_468_AXI8_END_ADDR_6, 0x0 );

	// DENALI_CTL_469 [31:0] Offset: 0x0754
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_469, DENALI_CTL_469_AXI8_START_ADDR_7, 0x0 );

	// DENALI_CTL_470 [31:0] Offset: 0x0758
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_470, DENALI_CTL_470_AXI8_END_ADDR_7, 0x0 );

	// DENALI_CTL_471 [31:0] Offset: 0x075c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_471, DENALI_CTL_471_AXI8_START_ADDR_8, 0x0 );

	// DENALI_CTL_472 [31:0] Offset: 0x0760
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_472, DENALI_CTL_472_AXI8_END_ADDR_8, 0x0 );

	// DENALI_CTL_473 [31:0] Offset: 0x0764
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_473, DENALI_CTL_473_AXI8_START_ADDR_9, 0x0 );

	// DENALI_CTL_474 [31:0] Offset: 0x0768
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_474, DENALI_CTL_474_AXI8_END_ADDR_9, 0x0 );

	// DENALI_CTL_475 [31:0] Offset: 0x076c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_475, DENALI_CTL_475_AXI8_START_ADDR_10, 0x0 );

	// DENALI_CTL_476 [31:0] Offset: 0x0770
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_476, DENALI_CTL_476_AXI8_END_ADDR_10, 0x0 );

	// DENALI_CTL_477 [31:0] Offset: 0x0774
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_477, DENALI_CTL_477_AXI8_START_ADDR_11, 0x0 );

	// DENALI_CTL_478 [31:0] Offset: 0x0778
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_478, DENALI_CTL_478_AXI8_END_ADDR_11, 0x0 );

	// DENALI_CTL_479 [31:0] Offset: 0x077c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_479, DENALI_CTL_479_AXI8_START_ADDR_12, 0x0 );

	// DENALI_CTL_480 [31:0] Offset: 0x0780
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_480, DENALI_CTL_480_AXI8_END_ADDR_12, 0x0 );

	// DENALI_CTL_481 [31:0] Offset: 0x0784
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_481, DENALI_CTL_481_AXI8_START_ADDR_13, 0x0 );

	// DENALI_CTL_482 [31:0] Offset: 0x0788
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_482, DENALI_CTL_482_AXI8_END_ADDR_13, 0x0 );

	// DENALI_CTL_483 [31:0] Offset: 0x078c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_483, DENALI_CTL_483_AXI8_START_ADDR_14, 0x0 );

	// DENALI_CTL_484 [31:0] Offset: 0x0790
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_484, DENALI_CTL_484_AXI8_END_ADDR_14, 0x0 );

	// DENALI_CTL_485 [31:0] Offset: 0x0794
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_485, DENALI_CTL_485_AXI8_START_ADDR_15, 0x0 );

	// DENALI_CTL_486 [31:0] Offset: 0x0798
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_486, DENALI_CTL_486_AXI8_END_ADDR_15, 0x0 );

	// DENALI_CTL_487 [31:0] Offset: 0x079c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_487, DENALI_CTL_487_AXI9_START_ADDR_0, 0x0 );

	// DENALI_CTL_488 [31:0] Offset: 0x07a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_488, DENALI_CTL_488_AXI9_END_ADDR_0, 0x0 );

	// DENALI_CTL_489 [31:0] Offset: 0x07a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_489, DENALI_CTL_489_AXI9_START_ADDR_1, 0x0 );

	// DENALI_CTL_490 [31:0] Offset: 0x07a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_490, DENALI_CTL_490_AXI9_END_ADDR_1, 0x0 );

	// DENALI_CTL_491 [31:0] Offset: 0x07ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_491, DENALI_CTL_491_AXI9_START_ADDR_2, 0x0 );

	// DENALI_CTL_492 [31:0] Offset: 0x07b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_492, DENALI_CTL_492_AXI9_END_ADDR_2, 0x0 );

	// DENALI_CTL_493 [31:0] Offset: 0x07b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_493, DENALI_CTL_493_AXI9_START_ADDR_3, 0x0 );

	// DENALI_CTL_494 [31:0] Offset: 0x07b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_494, DENALI_CTL_494_AXI9_END_ADDR_3, 0x0 );

	// DENALI_CTL_495 [31:0] Offset: 0x07bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_495, DENALI_CTL_495_AXI9_START_ADDR_4, 0x0 );

	// DENALI_CTL_496 [31:0] Offset: 0x07c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_496, DENALI_CTL_496_AXI9_END_ADDR_4, 0x0 );

	// DENALI_CTL_497 [31:0] Offset: 0x07c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_497, DENALI_CTL_497_AXI9_START_ADDR_5, 0x0 );

	// DENALI_CTL_498 [31:0] Offset: 0x07c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_498, DENALI_CTL_498_AXI9_END_ADDR_5, 0x0 );

	// DENALI_CTL_499 [31:0] Offset: 0x07cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_499, DENALI_CTL_499_AXI9_START_ADDR_6, 0x0 );

	// DENALI_CTL_500 [31:0] Offset: 0x07d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_500, DENALI_CTL_500_AXI9_END_ADDR_6, 0x0 );

	// DENALI_CTL_501 [31:0] Offset: 0x07d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_501, DENALI_CTL_501_AXI9_START_ADDR_7, 0x0 );

	// DENALI_CTL_502 [31:0] Offset: 0x07d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_502, DENALI_CTL_502_AXI9_END_ADDR_7, 0x0 );

	// DENALI_CTL_503 [31:0] Offset: 0x07dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_503, DENALI_CTL_503_AXI9_START_ADDR_8, 0x0 );

	// DENALI_CTL_504 [31:0] Offset: 0x07e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_504, DENALI_CTL_504_AXI9_END_ADDR_8, 0x0 );

	// DENALI_CTL_505 [31:0] Offset: 0x07e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_505, DENALI_CTL_505_AXI9_START_ADDR_9, 0x0 );

	// DENALI_CTL_506 [31:0] Offset: 0x07e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_506, DENALI_CTL_506_AXI9_END_ADDR_9, 0x0 );

	// DENALI_CTL_507 [31:0] Offset: 0x07ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_507, DENALI_CTL_507_AXI9_START_ADDR_10, 0x0 );

	// DENALI_CTL_508 [31:0] Offset: 0x07f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_508, DENALI_CTL_508_AXI9_END_ADDR_10, 0x0 );

	// DENALI_CTL_509 [31:0] Offset: 0x07f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_509, DENALI_CTL_509_AXI9_START_ADDR_11, 0x0 );

	// DENALI_CTL_510 [31:0] Offset: 0x07f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_510, DENALI_CTL_510_AXI9_END_ADDR_11, 0x0 );

	// DENALI_CTL_511 [31:0] Offset: 0x07fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_511, DENALI_CTL_511_AXI9_START_ADDR_12, 0x0 );

	// DENALI_CTL_512 [31:0] Offset: 0x0800
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_512, DENALI_CTL_512_AXI9_END_ADDR_12, 0x0 );

	// DENALI_CTL_513 [31:0] Offset: 0x0804
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_513, DENALI_CTL_513_AXI9_START_ADDR_13, 0x0 );

	// DENALI_CTL_514 [31:0] Offset: 0x0808
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_514, DENALI_CTL_514_AXI9_END_ADDR_13, 0x0 );

	// DENALI_CTL_515 [31:0] Offset: 0x080c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_515, DENALI_CTL_515_AXI9_START_ADDR_14, 0x0 );

	// DENALI_CTL_516 [31:0] Offset: 0x0810
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_516, DENALI_CTL_516_AXI9_END_ADDR_14, 0x0 );

	// DENALI_CTL_517 [31:0] Offset: 0x0814
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_517, DENALI_CTL_517_AXI9_START_ADDR_15, 0x0 );

	// DENALI_CTL_518 [31:0] Offset: 0x0818
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_518, DENALI_CTL_518_AXI9_END_ADDR_15, 0x0 );

	// DENALI_CTL_519 [31:0] Offset: 0x081c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_519, DENALI_CTL_519_AXI10_START_ADDR_0, 0x0 );

	// DENALI_CTL_520 [31:0] Offset: 0x0820
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_520, DENALI_CTL_520_AXI10_END_ADDR_0, 0x0 );

	// DENALI_CTL_521 [31:0] Offset: 0x0824
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_521, DENALI_CTL_521_AXI10_START_ADDR_1, 0x0 );

	// DENALI_CTL_522 [31:0] Offset: 0x0828
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_522, DENALI_CTL_522_AXI10_END_ADDR_1, 0x0 );

	// DENALI_CTL_523 [31:0] Offset: 0x082c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_523, DENALI_CTL_523_AXI10_START_ADDR_2, 0x0 );

	// DENALI_CTL_524 [31:0] Offset: 0x0830
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_524, DENALI_CTL_524_AXI10_END_ADDR_2, 0x0 );

	// DENALI_CTL_525 [31:0] Offset: 0x0834
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_525, DENALI_CTL_525_AXI10_START_ADDR_3, 0x0 );

	// DENALI_CTL_526 [31:0] Offset: 0x0838
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_526, DENALI_CTL_526_AXI10_END_ADDR_3, 0x0 );

	// DENALI_CTL_527 [31:0] Offset: 0x083c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_527, DENALI_CTL_527_AXI10_START_ADDR_4, 0x0 );

	// DENALI_CTL_528 [31:0] Offset: 0x0840
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_528, DENALI_CTL_528_AXI10_END_ADDR_4, 0x0 );

	// DENALI_CTL_529 [31:0] Offset: 0x0844
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_529, DENALI_CTL_529_AXI10_START_ADDR_5, 0x0 );

	// DENALI_CTL_530 [31:0] Offset: 0x0848
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_530, DENALI_CTL_530_AXI10_END_ADDR_5, 0x0 );

	// DENALI_CTL_531 [31:0] Offset: 0x084c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_531, DENALI_CTL_531_AXI10_START_ADDR_6, 0x0 );

	// DENALI_CTL_532 [31:0] Offset: 0x0850
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_532, DENALI_CTL_532_AXI10_END_ADDR_6, 0x0 );

	// DENALI_CTL_533 [31:0] Offset: 0x0854
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_533, DENALI_CTL_533_AXI10_START_ADDR_7, 0x0 );

	// DENALI_CTL_534 [31:0] Offset: 0x0858
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_534, DENALI_CTL_534_AXI10_END_ADDR_7, 0x0 );

	// DENALI_CTL_535 [31:0] Offset: 0x085c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_535, DENALI_CTL_535_AXI10_START_ADDR_8, 0x0 );

	// DENALI_CTL_536 [31:0] Offset: 0x0860
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_536, DENALI_CTL_536_AXI10_END_ADDR_8, 0x0 );

	// DENALI_CTL_537 [31:0] Offset: 0x0864
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_537, DENALI_CTL_537_AXI10_START_ADDR_9, 0x0 );

	// DENALI_CTL_538 [31:0] Offset: 0x0868
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_538, DENALI_CTL_538_AXI10_END_ADDR_9, 0x0 );

	// DENALI_CTL_539 [31:0] Offset: 0x086c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_539, DENALI_CTL_539_AXI10_START_ADDR_10, 0x0 );

	// DENALI_CTL_540 [31:0] Offset: 0x0870
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_540, DENALI_CTL_540_AXI10_END_ADDR_10, 0x0 );

	// DENALI_CTL_541 [31:0] Offset: 0x0874
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_541, DENALI_CTL_541_AXI10_START_ADDR_11, 0x0 );

	// DENALI_CTL_542 [31:0] Offset: 0x0878
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_542, DENALI_CTL_542_AXI10_END_ADDR_11, 0x0 );

	// DENALI_CTL_543 [31:0] Offset: 0x087c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_543, DENALI_CTL_543_AXI10_START_ADDR_12, 0x0 );

	// DENALI_CTL_544 [31:0] Offset: 0x0880
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_544, DENALI_CTL_544_AXI10_END_ADDR_12, 0x0 );

	// DENALI_CTL_545 [31:0] Offset: 0x0884
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_545, DENALI_CTL_545_AXI10_START_ADDR_13, 0x0 );

	// DENALI_CTL_546 [31:0] Offset: 0x0888
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_546, DENALI_CTL_546_AXI10_END_ADDR_13, 0x0 );

	// DENALI_CTL_547 [31:0] Offset: 0x088c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_547, DENALI_CTL_547_AXI10_START_ADDR_14, 0x0 );

	// DENALI_CTL_548 [31:0] Offset: 0x0890
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_548, DENALI_CTL_548_AXI10_END_ADDR_14, 0x0 );

	// DENALI_CTL_549 [31:0] Offset: 0x0894
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_549, DENALI_CTL_549_AXI10_START_ADDR_15, 0x0 );

	// DENALI_CTL_550 [31:0] Offset: 0x0898
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_550, DENALI_CTL_550_AXI10_END_ADDR_15, 0x0 );

	// DENALI_CTL_551 [31:0] Offset: 0x089c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_551, DENALI_CTL_551_AXI11_START_ADDR_0, 0x0 );

	// DENALI_CTL_552 [31:0] Offset: 0x08a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_552, DENALI_CTL_552_AXI11_END_ADDR_0, 0x0 );

	// DENALI_CTL_553 [31:0] Offset: 0x08a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_553, DENALI_CTL_553_AXI11_START_ADDR_1, 0x0 );

	// DENALI_CTL_554 [31:0] Offset: 0x08a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_554, DENALI_CTL_554_AXI11_END_ADDR_1, 0x0 );

	// DENALI_CTL_555 [31:0] Offset: 0x08ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_555, DENALI_CTL_555_AXI11_START_ADDR_2, 0x0 );

	// DENALI_CTL_556 [31:0] Offset: 0x08b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_556, DENALI_CTL_556_AXI11_END_ADDR_2, 0x0 );

	// DENALI_CTL_557 [31:0] Offset: 0x08b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_557, DENALI_CTL_557_AXI11_START_ADDR_3, 0x0 );

	// DENALI_CTL_558 [31:0] Offset: 0x08b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_558, DENALI_CTL_558_AXI11_END_ADDR_3, 0x0 );

	// DENALI_CTL_559 [31:0] Offset: 0x08bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_559, DENALI_CTL_559_AXI11_START_ADDR_4, 0x0 );

	// DENALI_CTL_560 [31:0] Offset: 0x08c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_560, DENALI_CTL_560_AXI11_END_ADDR_4, 0x0 );

	// DENALI_CTL_561 [31:0] Offset: 0x08c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_561, DENALI_CTL_561_AXI11_START_ADDR_5, 0x0 );

	// DENALI_CTL_562 [31:0] Offset: 0x08c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_562, DENALI_CTL_562_AXI11_END_ADDR_5, 0x0 );

	// DENALI_CTL_563 [31:0] Offset: 0x08cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_563, DENALI_CTL_563_AXI11_START_ADDR_6, 0x0 );

	// DENALI_CTL_564 [31:0] Offset: 0x08d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_564, DENALI_CTL_564_AXI11_END_ADDR_6, 0x0 );

	// DENALI_CTL_565 [31:0] Offset: 0x08d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_565, DENALI_CTL_565_AXI11_START_ADDR_7, 0x0 );

	// DENALI_CTL_566 [31:0] Offset: 0x08d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_566, DENALI_CTL_566_AXI11_END_ADDR_7, 0x0 );

	// DENALI_CTL_567 [31:0] Offset: 0x08dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_567, DENALI_CTL_567_AXI11_START_ADDR_8, 0x0 );

	// DENALI_CTL_568 [31:0] Offset: 0x08e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_568, DENALI_CTL_568_AXI11_END_ADDR_8, 0x0 );

	// DENALI_CTL_569 [31:0] Offset: 0x08e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_569, DENALI_CTL_569_AXI11_START_ADDR_9, 0x0 );

	// DENALI_CTL_570 [31:0] Offset: 0x08e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_570, DENALI_CTL_570_AXI11_END_ADDR_9, 0x0 );

	// DENALI_CTL_571 [31:0] Offset: 0x08ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_571, DENALI_CTL_571_AXI11_START_ADDR_10, 0x0 );

	// DENALI_CTL_572 [31:0] Offset: 0x08f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_572, DENALI_CTL_572_AXI11_END_ADDR_10, 0x0 );

	// DENALI_CTL_573 [31:0] Offset: 0x08f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_573, DENALI_CTL_573_AXI11_START_ADDR_11, 0x0 );

	// DENALI_CTL_574 [31:0] Offset: 0x08f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_574, DENALI_CTL_574_AXI11_END_ADDR_11, 0x0 );

	// DENALI_CTL_575 [31:0] Offset: 0x08fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_575, DENALI_CTL_575_AXI11_START_ADDR_12, 0x0 );

	// DENALI_CTL_576 [31:0] Offset: 0x0900
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_576, DENALI_CTL_576_AXI11_END_ADDR_12, 0x0 );

	// DENALI_CTL_577 [31:0] Offset: 0x0904
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_577, DENALI_CTL_577_AXI11_START_ADDR_13, 0x0 );

	// DENALI_CTL_578 [31:0] Offset: 0x0908
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_578, DENALI_CTL_578_AXI11_END_ADDR_13, 0x0 );

	// DENALI_CTL_579 [31:0] Offset: 0x090c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_579, DENALI_CTL_579_AXI11_START_ADDR_14, 0x0 );

	// DENALI_CTL_580 [31:0] Offset: 0x0910
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_580, DENALI_CTL_580_AXI11_END_ADDR_14, 0x0 );

	// DENALI_CTL_581 [31:0] Offset: 0x0914
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_581, DENALI_CTL_581_AXI11_START_ADDR_15, 0x0 );

	// DENALI_CTL_582 [31:0] Offset: 0x0918
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_582, DENALI_CTL_582_AXI11_END_ADDR_15, 0x0 );

	// DENALI_CTL_583 [31:0] Offset: 0x091c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_583, DENALI_CTL_583_AXI12_START_ADDR_0, 0x0 );

	// DENALI_CTL_584 [31:0] Offset: 0x0920
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_584, DENALI_CTL_584_AXI12_END_ADDR_0, 0x0 );

	// DENALI_CTL_585 [31:0] Offset: 0x0924
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_585, DENALI_CTL_585_AXI12_START_ADDR_1, 0x0 );

	// DENALI_CTL_586 [31:0] Offset: 0x0928
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_586, DENALI_CTL_586_AXI12_END_ADDR_1, 0x0 );

	// DENALI_CTL_587 [31:0] Offset: 0x092c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_587, DENALI_CTL_587_AXI12_START_ADDR_2, 0x0 );

	// DENALI_CTL_588 [31:0] Offset: 0x0930
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_588, DENALI_CTL_588_AXI12_END_ADDR_2, 0x0 );

	// DENALI_CTL_589 [31:0] Offset: 0x0934
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_589, DENALI_CTL_589_AXI12_START_ADDR_3, 0x0 );

	// DENALI_CTL_590 [31:0] Offset: 0x0938
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_590, DENALI_CTL_590_AXI12_END_ADDR_3, 0x0 );

	// DENALI_CTL_591 [31:0] Offset: 0x093c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_591, DENALI_CTL_591_AXI12_START_ADDR_4, 0x0 );

	// DENALI_CTL_592 [31:0] Offset: 0x0940
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_592, DENALI_CTL_592_AXI12_END_ADDR_4, 0x0 );

	// DENALI_CTL_593 [31:0] Offset: 0x0944
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_593, DENALI_CTL_593_AXI12_START_ADDR_5, 0x0 );

	// DENALI_CTL_594 [31:0] Offset: 0x0948
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_594, DENALI_CTL_594_AXI12_END_ADDR_5, 0x0 );

	// DENALI_CTL_595 [31:0] Offset: 0x094c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_595, DENALI_CTL_595_AXI12_START_ADDR_6, 0x0 );

	// DENALI_CTL_596 [31:0] Offset: 0x0950
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_596, DENALI_CTL_596_AXI12_END_ADDR_6, 0x0 );

	// DENALI_CTL_597 [31:0] Offset: 0x0954
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_597, DENALI_CTL_597_AXI12_START_ADDR_7, 0x0 );

	// DENALI_CTL_598 [31:0] Offset: 0x0958
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_598, DENALI_CTL_598_AXI12_END_ADDR_7, 0x0 );

	// DENALI_CTL_599 [31:0] Offset: 0x095c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_599, DENALI_CTL_599_AXI12_START_ADDR_8, 0x0 );

	// DENALI_CTL_600 [31:0] Offset: 0x0960
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_600, DENALI_CTL_600_AXI12_END_ADDR_8, 0x0 );

	// DENALI_CTL_601 [31:0] Offset: 0x0964
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_601, DENALI_CTL_601_AXI12_START_ADDR_9, 0x0 );

	// DENALI_CTL_602 [31:0] Offset: 0x0968
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_602, DENALI_CTL_602_AXI12_END_ADDR_9, 0x0 );

	// DENALI_CTL_603 [31:0] Offset: 0x096c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_603, DENALI_CTL_603_AXI12_START_ADDR_10, 0x0 );

	// DENALI_CTL_604 [31:0] Offset: 0x0970
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_604, DENALI_CTL_604_AXI12_END_ADDR_10, 0x0 );

	// DENALI_CTL_605 [31:0] Offset: 0x0974
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_605, DENALI_CTL_605_AXI12_START_ADDR_11, 0x0 );

	// DENALI_CTL_606 [31:0] Offset: 0x0978
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_606, DENALI_CTL_606_AXI12_END_ADDR_11, 0x0 );

	// DENALI_CTL_607 [31:0] Offset: 0x097c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_607, DENALI_CTL_607_AXI12_START_ADDR_12, 0x0 );

	// DENALI_CTL_608 [31:0] Offset: 0x0980
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_608, DENALI_CTL_608_AXI12_END_ADDR_12, 0x0 );

	// DENALI_CTL_609 [31:0] Offset: 0x0984
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_609, DENALI_CTL_609_AXI12_START_ADDR_13, 0x0 );

	// DENALI_CTL_610 [31:0] Offset: 0x0988
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_610, DENALI_CTL_610_AXI12_END_ADDR_13, 0x0 );

	// DENALI_CTL_611 [31:0] Offset: 0x098c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_611, DENALI_CTL_611_AXI12_START_ADDR_14, 0x0 );

	// DENALI_CTL_612 [31:0] Offset: 0x0990
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_612, DENALI_CTL_612_AXI12_END_ADDR_14, 0x0 );

	// DENALI_CTL_613 [31:0] Offset: 0x0994
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_613, DENALI_CTL_613_AXI12_START_ADDR_15, 0x0 );

	// DENALI_CTL_614 [31:0] Offset: 0x0998
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_614, DENALI_CTL_614_AXI12_END_ADDR_15, 0x0 );

	// DENALI_CTL_615 [31:0] Offset: 0x099c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_615, DENALI_CTL_615_AXI13_START_ADDR_0, 0x0 );

	// DENALI_CTL_616 [31:0] Offset: 0x09a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_616, DENALI_CTL_616_AXI13_END_ADDR_0, 0x0 );

	// DENALI_CTL_617 [31:0] Offset: 0x09a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_617, DENALI_CTL_617_AXI13_START_ADDR_1, 0x0 );

	// DENALI_CTL_618 [31:0] Offset: 0x09a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_618, DENALI_CTL_618_AXI13_END_ADDR_1, 0x0 );

	// DENALI_CTL_619 [31:0] Offset: 0x09ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_619, DENALI_CTL_619_AXI13_START_ADDR_2, 0x0 );

	// DENALI_CTL_620 [31:0] Offset: 0x09b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_620, DENALI_CTL_620_AXI13_END_ADDR_2, 0x0 );

	// DENALI_CTL_621 [31:0] Offset: 0x09b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_621, DENALI_CTL_621_AXI13_START_ADDR_3, 0x0 );

	// DENALI_CTL_622 [31:0] Offset: 0x09b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_622, DENALI_CTL_622_AXI13_END_ADDR_3, 0x0 );

	// DENALI_CTL_623 [31:0] Offset: 0x09bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_623, DENALI_CTL_623_AXI13_START_ADDR_4, 0x0 );

	// DENALI_CTL_624 [31:0] Offset: 0x09c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_624, DENALI_CTL_624_AXI13_END_ADDR_4, 0x0 );

	// DENALI_CTL_625 [31:0] Offset: 0x09c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_625, DENALI_CTL_625_AXI13_START_ADDR_5, 0x0 );

	// DENALI_CTL_626 [31:0] Offset: 0x09c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_626, DENALI_CTL_626_AXI13_END_ADDR_5, 0x0 );

	// DENALI_CTL_627 [31:0] Offset: 0x09cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_627, DENALI_CTL_627_AXI13_START_ADDR_6, 0x0 );

	// DENALI_CTL_628 [31:0] Offset: 0x09d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_628, DENALI_CTL_628_AXI13_END_ADDR_6, 0x0 );

	// DENALI_CTL_629 [31:0] Offset: 0x09d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_629, DENALI_CTL_629_AXI13_START_ADDR_7, 0x0 );

	// DENALI_CTL_630 [31:0] Offset: 0x09d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_630, DENALI_CTL_630_AXI13_END_ADDR_7, 0x0 );

	// DENALI_CTL_631 [31:0] Offset: 0x09dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_631, DENALI_CTL_631_AXI13_START_ADDR_8, 0x0 );

	// DENALI_CTL_632 [31:0] Offset: 0x09e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_632, DENALI_CTL_632_AXI13_END_ADDR_8, 0x0 );

	// DENALI_CTL_633 [31:0] Offset: 0x09e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_633, DENALI_CTL_633_AXI13_START_ADDR_9, 0x0 );

	// DENALI_CTL_634 [31:0] Offset: 0x09e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_634, DENALI_CTL_634_AXI13_END_ADDR_9, 0x0 );

	// DENALI_CTL_635 [31:0] Offset: 0x09ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_635, DENALI_CTL_635_AXI13_START_ADDR_10, 0x0 );

	// DENALI_CTL_636 [31:0] Offset: 0x09f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_636, DENALI_CTL_636_AXI13_END_ADDR_10, 0x0 );

	// DENALI_CTL_637 [31:0] Offset: 0x09f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_637, DENALI_CTL_637_AXI13_START_ADDR_11, 0x0 );

	// DENALI_CTL_638 [31:0] Offset: 0x09f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_638, DENALI_CTL_638_AXI13_END_ADDR_11, 0x0 );

	// DENALI_CTL_639 [31:0] Offset: 0x09fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_639, DENALI_CTL_639_AXI13_START_ADDR_12, 0x0 );

	// DENALI_CTL_640 [31:0] Offset: 0x0a00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_640, DENALI_CTL_640_AXI13_END_ADDR_12, 0x0 );

	// DENALI_CTL_641 [31:0] Offset: 0x0a04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_641, DENALI_CTL_641_AXI13_START_ADDR_13, 0x0 );

	// DENALI_CTL_642 [31:0] Offset: 0x0a08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_642, DENALI_CTL_642_AXI13_END_ADDR_13, 0x0 );

	// DENALI_CTL_643 [31:0] Offset: 0x0a0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_643, DENALI_CTL_643_AXI13_START_ADDR_14, 0x0 );

	// DENALI_CTL_644 [31:0] Offset: 0x0a10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_644, DENALI_CTL_644_AXI13_END_ADDR_14, 0x0 );

	// DENALI_CTL_645 [31:0] Offset: 0x0a14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_645, DENALI_CTL_645_AXI13_START_ADDR_15, 0x0 );

	// DENALI_CTL_646 [31:0] Offset: 0x0a18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_646, DENALI_CTL_646_AXI13_END_ADDR_15, 0x0 );

	// DENALI_CTL_647 [31:0] Offset: 0x0a1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_647, DENALI_CTL_647_AXI14_START_ADDR_0, 0x0 );

	// DENALI_CTL_648 [31:0] Offset: 0x0a20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_648, DENALI_CTL_648_AXI14_END_ADDR_0, 0x0 );

	// DENALI_CTL_649 [31:0] Offset: 0x0a24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_649, DENALI_CTL_649_AXI14_START_ADDR_1, 0x0 );

	// DENALI_CTL_650 [31:0] Offset: 0x0a28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_650, DENALI_CTL_650_AXI14_END_ADDR_1, 0x0 );

	// DENALI_CTL_651 [31:0] Offset: 0x0a2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_651, DENALI_CTL_651_AXI14_START_ADDR_2, 0x0 );

	// DENALI_CTL_652 [31:0] Offset: 0x0a30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_652, DENALI_CTL_652_AXI14_END_ADDR_2, 0x0 );

	// DENALI_CTL_653 [31:0] Offset: 0x0a34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_653, DENALI_CTL_653_AXI14_START_ADDR_3, 0x0 );

	// DENALI_CTL_654 [31:0] Offset: 0x0a38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_654, DENALI_CTL_654_AXI14_END_ADDR_3, 0x0 );

	// DENALI_CTL_655 [31:0] Offset: 0x0a3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_655, DENALI_CTL_655_AXI14_START_ADDR_4, 0x0 );

	// DENALI_CTL_656 [31:0] Offset: 0x0a40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_656, DENALI_CTL_656_AXI14_END_ADDR_4, 0x0 );

	// DENALI_CTL_657 [31:0] Offset: 0x0a44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_657, DENALI_CTL_657_AXI14_START_ADDR_5, 0x0 );

	// DENALI_CTL_658 [31:0] Offset: 0x0a48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_658, DENALI_CTL_658_AXI14_END_ADDR_5, 0x0 );

	// DENALI_CTL_659 [31:0] Offset: 0x0a4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_659, DENALI_CTL_659_AXI14_START_ADDR_6, 0x0 );

	// DENALI_CTL_660 [31:0] Offset: 0x0a50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_660, DENALI_CTL_660_AXI14_END_ADDR_6, 0x0 );

	// DENALI_CTL_661 [31:0] Offset: 0x0a54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_661, DENALI_CTL_661_AXI14_START_ADDR_7, 0x0 );

	// DENALI_CTL_662 [31:0] Offset: 0x0a58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_662, DENALI_CTL_662_AXI14_END_ADDR_7, 0x0 );

	// DENALI_CTL_663 [31:0] Offset: 0x0a5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_663, DENALI_CTL_663_AXI14_START_ADDR_8, 0x0 );

	// DENALI_CTL_664 [31:0] Offset: 0x0a60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_664, DENALI_CTL_664_AXI14_END_ADDR_8, 0x0 );

	// DENALI_CTL_665 [31:0] Offset: 0x0a64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_665, DENALI_CTL_665_AXI14_START_ADDR_9, 0x0 );

	// DENALI_CTL_666 [31:0] Offset: 0x0a68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_666, DENALI_CTL_666_AXI14_END_ADDR_9, 0x0 );

	// DENALI_CTL_667 [31:0] Offset: 0x0a6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_667, DENALI_CTL_667_AXI14_START_ADDR_10, 0x0 );

	// DENALI_CTL_668 [31:0] Offset: 0x0a70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_668, DENALI_CTL_668_AXI14_END_ADDR_10, 0x0 );

	// DENALI_CTL_669 [31:0] Offset: 0x0a74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_669, DENALI_CTL_669_AXI14_START_ADDR_11, 0x0 );

	// DENALI_CTL_670 [31:0] Offset: 0x0a78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_670, DENALI_CTL_670_AXI14_END_ADDR_11, 0x0 );

	// DENALI_CTL_671 [31:0] Offset: 0x0a7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_671, DENALI_CTL_671_AXI14_START_ADDR_12, 0x0 );

	// DENALI_CTL_672 [31:0] Offset: 0x0a80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_672, DENALI_CTL_672_AXI14_END_ADDR_12, 0x0 );

	// DENALI_CTL_673 [31:0] Offset: 0x0a84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_673, DENALI_CTL_673_AXI14_START_ADDR_13, 0x0 );

	// DENALI_CTL_674 [31:0] Offset: 0x0a88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_674, DENALI_CTL_674_AXI14_END_ADDR_13, 0x0 );

	// DENALI_CTL_675 [31:0] Offset: 0x0a8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_675, DENALI_CTL_675_AXI14_START_ADDR_14, 0x0 );

	// DENALI_CTL_676 [31:0] Offset: 0x0a90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_676, DENALI_CTL_676_AXI14_END_ADDR_14, 0x0 );

	// DENALI_CTL_677 [31:0] Offset: 0x0a94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_677, DENALI_CTL_677_AXI14_START_ADDR_15, 0x0 );

	// DENALI_CTL_678 [31:0] Offset: 0x0a98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_678, DENALI_CTL_678_AXI14_END_ADDR_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_678, DENALI_CTL_678_AXI0_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_679 [31:0] Offset: 0x0a9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_679, DENALI_CTL_679_AXI0_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_679, DENALI_CTL_679_AXI0_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_680 [31:0] Offset: 0x0aa0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_680, DENALI_CTL_680_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_680, DENALI_CTL_680_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_681 [31:0] Offset: 0x0aa4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_681, DENALI_CTL_681_AXI0_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_681, DENALI_CTL_681_AXI0_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_682 [31:0] Offset: 0x0aa8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_682, DENALI_CTL_682_AXI0_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_682, DENALI_CTL_682_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_683 [31:0] Offset: 0x0aac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_683, DENALI_CTL_683_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_683, DENALI_CTL_683_AXI0_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_684 [31:0] Offset: 0x0ab0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_684, DENALI_CTL_684_AXI0_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_684, DENALI_CTL_684_AXI0_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_685 [31:0] Offset: 0x0ab4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_685, DENALI_CTL_685_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_685, DENALI_CTL_685_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_686 [31:0] Offset: 0x0ab8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_686, DENALI_CTL_686_AXI0_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_686, DENALI_CTL_686_AXI0_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_687 [31:0] Offset: 0x0abc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_687, DENALI_CTL_687_AXI0_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_687, DENALI_CTL_687_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_688 [31:0] Offset: 0x0ac0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_688, DENALI_CTL_688_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_688, DENALI_CTL_688_AXI0_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_689 [31:0] Offset: 0x0ac4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_689, DENALI_CTL_689_AXI0_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_689, DENALI_CTL_689_AXI0_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_690 [31:0] Offset: 0x0ac8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_690, DENALI_CTL_690_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_690, DENALI_CTL_690_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_691 [31:0] Offset: 0x0acc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_691, DENALI_CTL_691_AXI0_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_691, DENALI_CTL_691_AXI0_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_692 [31:0] Offset: 0x0ad0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_692, DENALI_CTL_692_AXI0_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_692, DENALI_CTL_692_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_693 [31:0] Offset: 0x0ad4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_693, DENALI_CTL_693_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_693, DENALI_CTL_693_AXI0_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_694 [31:0] Offset: 0x0ad8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_694, DENALI_CTL_694_AXI0_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_694, DENALI_CTL_694_AXI0_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_695 [31:0] Offset: 0x0adc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_695, DENALI_CTL_695_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_695, DENALI_CTL_695_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_696 [31:0] Offset: 0x0ae0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_696, DENALI_CTL_696_AXI0_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_696, DENALI_CTL_696_AXI0_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_697 [31:0] Offset: 0x0ae4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_697, DENALI_CTL_697_AXI0_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_697, DENALI_CTL_697_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_698 [31:0] Offset: 0x0ae8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_698, DENALI_CTL_698_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_698, DENALI_CTL_698_AXI0_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_699 [31:0] Offset: 0x0aec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_699, DENALI_CTL_699_AXI0_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_699, DENALI_CTL_699_AXI0_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_700 [31:0] Offset: 0x0af0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_700, DENALI_CTL_700_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_700, DENALI_CTL_700_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_701 [31:0] Offset: 0x0af4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_701, DENALI_CTL_701_AXI0_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_701, DENALI_CTL_701_AXI0_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_702 [31:0] Offset: 0x0af8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_702, DENALI_CTL_702_AXI0_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_702, DENALI_CTL_702_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_703 [31:0] Offset: 0x0afc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_703, DENALI_CTL_703_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_703, DENALI_CTL_703_AXI0_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_704 [31:0] Offset: 0x0b00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_704, DENALI_CTL_704_AXI0_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_704, DENALI_CTL_704_AXI0_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_705 [31:0] Offset: 0x0b04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_705, DENALI_CTL_705_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_705, DENALI_CTL_705_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_706 [31:0] Offset: 0x0b08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_706, DENALI_CTL_706_AXI0_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_706, DENALI_CTL_706_AXI0_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_707 [31:0] Offset: 0x0b0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_707, DENALI_CTL_707_AXI0_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_707, DENALI_CTL_707_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_708 [31:0] Offset: 0x0b10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_708, DENALI_CTL_708_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_708, DENALI_CTL_708_AXI0_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_709 [31:0] Offset: 0x0b14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_709, DENALI_CTL_709_AXI0_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_709, DENALI_CTL_709_AXI0_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_710 [31:0] Offset: 0x0b18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_710, DENALI_CTL_710_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_710, DENALI_CTL_710_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_711 [31:0] Offset: 0x0b1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_711, DENALI_CTL_711_AXI0_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_711, DENALI_CTL_711_AXI0_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_712 [31:0] Offset: 0x0b20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_712, DENALI_CTL_712_AXI0_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_712, DENALI_CTL_712_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_713 [31:0] Offset: 0x0b24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_713, DENALI_CTL_713_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_713, DENALI_CTL_713_AXI0_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_714 [31:0] Offset: 0x0b28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_714, DENALI_CTL_714_AXI0_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_714, DENALI_CTL_714_AXI0_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_715 [31:0] Offset: 0x0b2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_715, DENALI_CTL_715_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_715, DENALI_CTL_715_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_716 [31:0] Offset: 0x0b30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_716, DENALI_CTL_716_AXI0_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_716, DENALI_CTL_716_AXI0_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_717 [31:0] Offset: 0x0b34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_717, DENALI_CTL_717_AXI0_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_717, DENALI_CTL_717_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_718 [31:0] Offset: 0x0b38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_718, DENALI_CTL_718_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_718, DENALI_CTL_718_AXI1_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_719 [31:0] Offset: 0x0b3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_719, DENALI_CTL_719_AXI1_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_719, DENALI_CTL_719_AXI1_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_720 [31:0] Offset: 0x0b40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_720, DENALI_CTL_720_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_720, DENALI_CTL_720_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_721 [31:0] Offset: 0x0b44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_721, DENALI_CTL_721_AXI1_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_721, DENALI_CTL_721_AXI1_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_722 [31:0] Offset: 0x0b48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_722, DENALI_CTL_722_AXI1_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_722, DENALI_CTL_722_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_723 [31:0] Offset: 0x0b4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_723, DENALI_CTL_723_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_723, DENALI_CTL_723_AXI1_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_724 [31:0] Offset: 0x0b50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_724, DENALI_CTL_724_AXI1_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_724, DENALI_CTL_724_AXI1_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_725 [31:0] Offset: 0x0b54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_725, DENALI_CTL_725_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_725, DENALI_CTL_725_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_726 [31:0] Offset: 0x0b58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_726, DENALI_CTL_726_AXI1_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_726, DENALI_CTL_726_AXI1_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_727 [31:0] Offset: 0x0b5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_727, DENALI_CTL_727_AXI1_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_727, DENALI_CTL_727_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_728 [31:0] Offset: 0x0b60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_728, DENALI_CTL_728_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_728, DENALI_CTL_728_AXI1_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_729 [31:0] Offset: 0x0b64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_729, DENALI_CTL_729_AXI1_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_729, DENALI_CTL_729_AXI1_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_730 [31:0] Offset: 0x0b68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_730, DENALI_CTL_730_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_730, DENALI_CTL_730_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_731 [31:0] Offset: 0x0b6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_731, DENALI_CTL_731_AXI1_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_731, DENALI_CTL_731_AXI1_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_732 [31:0] Offset: 0x0b70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_732, DENALI_CTL_732_AXI1_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_732, DENALI_CTL_732_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_733 [31:0] Offset: 0x0b74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_733, DENALI_CTL_733_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_733, DENALI_CTL_733_AXI1_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_734 [31:0] Offset: 0x0b78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_734, DENALI_CTL_734_AXI1_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_734, DENALI_CTL_734_AXI1_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_735 [31:0] Offset: 0x0b7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_735, DENALI_CTL_735_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_735, DENALI_CTL_735_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_736 [31:0] Offset: 0x0b80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_736, DENALI_CTL_736_AXI1_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_736, DENALI_CTL_736_AXI1_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_737 [31:0] Offset: 0x0b84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_737, DENALI_CTL_737_AXI1_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_737, DENALI_CTL_737_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_738 [31:0] Offset: 0x0b88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_738, DENALI_CTL_738_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_738, DENALI_CTL_738_AXI1_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_739 [31:0] Offset: 0x0b8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_739, DENALI_CTL_739_AXI1_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_739, DENALI_CTL_739_AXI1_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_740 [31:0] Offset: 0x0b90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_740, DENALI_CTL_740_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_740, DENALI_CTL_740_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_741 [31:0] Offset: 0x0b94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_741, DENALI_CTL_741_AXI1_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_741, DENALI_CTL_741_AXI1_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_742 [31:0] Offset: 0x0b98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_742, DENALI_CTL_742_AXI1_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_742, DENALI_CTL_742_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_743 [31:0] Offset: 0x0b9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_743, DENALI_CTL_743_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_743, DENALI_CTL_743_AXI1_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_744 [31:0] Offset: 0x0ba0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_744, DENALI_CTL_744_AXI1_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_744, DENALI_CTL_744_AXI1_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_745 [31:0] Offset: 0x0ba4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_745, DENALI_CTL_745_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_745, DENALI_CTL_745_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_746 [31:0] Offset: 0x0ba8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_746, DENALI_CTL_746_AXI1_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_746, DENALI_CTL_746_AXI1_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_747 [31:0] Offset: 0x0bac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_747, DENALI_CTL_747_AXI1_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_747, DENALI_CTL_747_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_748 [31:0] Offset: 0x0bb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_748, DENALI_CTL_748_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_748, DENALI_CTL_748_AXI1_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_749 [31:0] Offset: 0x0bb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_749, DENALI_CTL_749_AXI1_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_749, DENALI_CTL_749_AXI1_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_750 [31:0] Offset: 0x0bb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_750, DENALI_CTL_750_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_750, DENALI_CTL_750_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_751 [31:0] Offset: 0x0bbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_751, DENALI_CTL_751_AXI1_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_751, DENALI_CTL_751_AXI1_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_752 [31:0] Offset: 0x0bc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_752, DENALI_CTL_752_AXI1_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_752, DENALI_CTL_752_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_753 [31:0] Offset: 0x0bc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_753, DENALI_CTL_753_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_753, DENALI_CTL_753_AXI1_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_754 [31:0] Offset: 0x0bc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_754, DENALI_CTL_754_AXI1_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_754, DENALI_CTL_754_AXI1_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_755 [31:0] Offset: 0x0bcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_755, DENALI_CTL_755_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_755, DENALI_CTL_755_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_756 [31:0] Offset: 0x0bd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_756, DENALI_CTL_756_AXI1_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_756, DENALI_CTL_756_AXI1_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_757 [31:0] Offset: 0x0bd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_757, DENALI_CTL_757_AXI1_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_757, DENALI_CTL_757_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_758 [31:0] Offset: 0x0bd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_758, DENALI_CTL_758_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_758, DENALI_CTL_758_AXI2_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_759 [31:0] Offset: 0x0bdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_759, DENALI_CTL_759_AXI2_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_759, DENALI_CTL_759_AXI2_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_760 [31:0] Offset: 0x0be0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_760, DENALI_CTL_760_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_760, DENALI_CTL_760_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_761 [31:0] Offset: 0x0be4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_761, DENALI_CTL_761_AXI2_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_761, DENALI_CTL_761_AXI2_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_762 [31:0] Offset: 0x0be8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_762, DENALI_CTL_762_AXI2_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_762, DENALI_CTL_762_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_763 [31:0] Offset: 0x0bec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_763, DENALI_CTL_763_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_763, DENALI_CTL_763_AXI2_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_764 [31:0] Offset: 0x0bf0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_764, DENALI_CTL_764_AXI2_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_764, DENALI_CTL_764_AXI2_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_765 [31:0] Offset: 0x0bf4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_765, DENALI_CTL_765_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_765, DENALI_CTL_765_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_766 [31:0] Offset: 0x0bf8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_766, DENALI_CTL_766_AXI2_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_766, DENALI_CTL_766_AXI2_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_767 [31:0] Offset: 0x0bfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_767, DENALI_CTL_767_AXI2_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_767, DENALI_CTL_767_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_768 [31:0] Offset: 0x0c00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_768, DENALI_CTL_768_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_768, DENALI_CTL_768_AXI2_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_769 [31:0] Offset: 0x0c04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_769, DENALI_CTL_769_AXI2_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_769, DENALI_CTL_769_AXI2_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_770 [31:0] Offset: 0x0c08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_770, DENALI_CTL_770_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_770, DENALI_CTL_770_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_771 [31:0] Offset: 0x0c0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_771, DENALI_CTL_771_AXI2_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_771, DENALI_CTL_771_AXI2_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_772 [31:0] Offset: 0x0c10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_772, DENALI_CTL_772_AXI2_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_772, DENALI_CTL_772_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_773 [31:0] Offset: 0x0c14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_773, DENALI_CTL_773_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_773, DENALI_CTL_773_AXI2_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_774 [31:0] Offset: 0x0c18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_774, DENALI_CTL_774_AXI2_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_774, DENALI_CTL_774_AXI2_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_775 [31:0] Offset: 0x0c1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_775, DENALI_CTL_775_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_775, DENALI_CTL_775_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_776 [31:0] Offset: 0x0c20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_776, DENALI_CTL_776_AXI2_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_776, DENALI_CTL_776_AXI2_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_777 [31:0] Offset: 0x0c24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_777, DENALI_CTL_777_AXI2_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_777, DENALI_CTL_777_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_778 [31:0] Offset: 0x0c28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_778, DENALI_CTL_778_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_778, DENALI_CTL_778_AXI2_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_779 [31:0] Offset: 0x0c2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_779, DENALI_CTL_779_AXI2_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_779, DENALI_CTL_779_AXI2_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_780 [31:0] Offset: 0x0c30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_780, DENALI_CTL_780_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_780, DENALI_CTL_780_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_781 [31:0] Offset: 0x0c34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_781, DENALI_CTL_781_AXI2_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_781, DENALI_CTL_781_AXI2_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_782 [31:0] Offset: 0x0c38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_782, DENALI_CTL_782_AXI2_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_782, DENALI_CTL_782_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_783 [31:0] Offset: 0x0c3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_783, DENALI_CTL_783_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_783, DENALI_CTL_783_AXI2_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_784 [31:0] Offset: 0x0c40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_784, DENALI_CTL_784_AXI2_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_784, DENALI_CTL_784_AXI2_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_785 [31:0] Offset: 0x0c44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_785, DENALI_CTL_785_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_785, DENALI_CTL_785_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_786 [31:0] Offset: 0x0c48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_786, DENALI_CTL_786_AXI2_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_786, DENALI_CTL_786_AXI2_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_787 [31:0] Offset: 0x0c4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_787, DENALI_CTL_787_AXI2_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_787, DENALI_CTL_787_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_788 [31:0] Offset: 0x0c50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_788, DENALI_CTL_788_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_788, DENALI_CTL_788_AXI2_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_789 [31:0] Offset: 0x0c54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_789, DENALI_CTL_789_AXI2_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_789, DENALI_CTL_789_AXI2_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_790 [31:0] Offset: 0x0c58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_790, DENALI_CTL_790_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_790, DENALI_CTL_790_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_791 [31:0] Offset: 0x0c5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_791, DENALI_CTL_791_AXI2_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_791, DENALI_CTL_791_AXI2_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_792 [31:0] Offset: 0x0c60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_792, DENALI_CTL_792_AXI2_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_792, DENALI_CTL_792_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_793 [31:0] Offset: 0x0c64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_793, DENALI_CTL_793_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_793, DENALI_CTL_793_AXI2_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_794 [31:0] Offset: 0x0c68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_794, DENALI_CTL_794_AXI2_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_794, DENALI_CTL_794_AXI2_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_795 [31:0] Offset: 0x0c6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_795, DENALI_CTL_795_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_795, DENALI_CTL_795_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_796 [31:0] Offset: 0x0c70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_796, DENALI_CTL_796_AXI2_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_796, DENALI_CTL_796_AXI2_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_797 [31:0] Offset: 0x0c74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_797, DENALI_CTL_797_AXI2_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_797, DENALI_CTL_797_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_798 [31:0] Offset: 0x0c78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_798, DENALI_CTL_798_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_798, DENALI_CTL_798_AXI3_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_799 [31:0] Offset: 0x0c7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_799, DENALI_CTL_799_AXI3_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_799, DENALI_CTL_799_AXI3_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_800 [31:0] Offset: 0x0c80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_800, DENALI_CTL_800_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_800, DENALI_CTL_800_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_801 [31:0] Offset: 0x0c84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_801, DENALI_CTL_801_AXI3_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_801, DENALI_CTL_801_AXI3_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_802 [31:0] Offset: 0x0c88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_802, DENALI_CTL_802_AXI3_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_802, DENALI_CTL_802_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_803 [31:0] Offset: 0x0c8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_803, DENALI_CTL_803_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_803, DENALI_CTL_803_AXI3_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_804 [31:0] Offset: 0x0c90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_804, DENALI_CTL_804_AXI3_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_804, DENALI_CTL_804_AXI3_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_805 [31:0] Offset: 0x0c94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_805, DENALI_CTL_805_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_805, DENALI_CTL_805_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_806 [31:0] Offset: 0x0c98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_806, DENALI_CTL_806_AXI3_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_806, DENALI_CTL_806_AXI3_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_807 [31:0] Offset: 0x0c9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_807, DENALI_CTL_807_AXI3_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_807, DENALI_CTL_807_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_808 [31:0] Offset: 0x0ca0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_808, DENALI_CTL_808_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_808, DENALI_CTL_808_AXI3_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_809 [31:0] Offset: 0x0ca4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_809, DENALI_CTL_809_AXI3_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_809, DENALI_CTL_809_AXI3_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_810 [31:0] Offset: 0x0ca8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_810, DENALI_CTL_810_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_810, DENALI_CTL_810_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_811 [31:0] Offset: 0x0cac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_811, DENALI_CTL_811_AXI3_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_811, DENALI_CTL_811_AXI3_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_812 [31:0] Offset: 0x0cb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_812, DENALI_CTL_812_AXI3_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_812, DENALI_CTL_812_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_813 [31:0] Offset: 0x0cb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_813, DENALI_CTL_813_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_813, DENALI_CTL_813_AXI3_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_814 [31:0] Offset: 0x0cb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_814, DENALI_CTL_814_AXI3_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_814, DENALI_CTL_814_AXI3_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_815 [31:0] Offset: 0x0cbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_815, DENALI_CTL_815_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_815, DENALI_CTL_815_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_816 [31:0] Offset: 0x0cc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_816, DENALI_CTL_816_AXI3_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_816, DENALI_CTL_816_AXI3_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_817 [31:0] Offset: 0x0cc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_817, DENALI_CTL_817_AXI3_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_817, DENALI_CTL_817_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_818 [31:0] Offset: 0x0cc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_818, DENALI_CTL_818_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_818, DENALI_CTL_818_AXI3_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_819 [31:0] Offset: 0x0ccc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_819, DENALI_CTL_819_AXI3_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_819, DENALI_CTL_819_AXI3_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_820 [31:0] Offset: 0x0cd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_820, DENALI_CTL_820_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_820, DENALI_CTL_820_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_821 [31:0] Offset: 0x0cd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_821, DENALI_CTL_821_AXI3_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_821, DENALI_CTL_821_AXI3_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_822 [31:0] Offset: 0x0cd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_822, DENALI_CTL_822_AXI3_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_822, DENALI_CTL_822_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_823 [31:0] Offset: 0x0cdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_823, DENALI_CTL_823_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_823, DENALI_CTL_823_AXI3_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_824 [31:0] Offset: 0x0ce0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_824, DENALI_CTL_824_AXI3_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_824, DENALI_CTL_824_AXI3_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_825 [31:0] Offset: 0x0ce4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_825, DENALI_CTL_825_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_825, DENALI_CTL_825_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_826 [31:0] Offset: 0x0ce8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_826, DENALI_CTL_826_AXI3_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_826, DENALI_CTL_826_AXI3_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_827 [31:0] Offset: 0x0cec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_827, DENALI_CTL_827_AXI3_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_827, DENALI_CTL_827_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_828 [31:0] Offset: 0x0cf0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_828, DENALI_CTL_828_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_828, DENALI_CTL_828_AXI3_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_829 [31:0] Offset: 0x0cf4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_829, DENALI_CTL_829_AXI3_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_829, DENALI_CTL_829_AXI3_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_830 [31:0] Offset: 0x0cf8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_830, DENALI_CTL_830_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_830, DENALI_CTL_830_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_831 [31:0] Offset: 0x0cfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_831, DENALI_CTL_831_AXI3_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_831, DENALI_CTL_831_AXI3_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_832 [31:0] Offset: 0x0d00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_832, DENALI_CTL_832_AXI3_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_832, DENALI_CTL_832_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_833 [31:0] Offset: 0x0d04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_833, DENALI_CTL_833_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_833, DENALI_CTL_833_AXI3_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_834 [31:0] Offset: 0x0d08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_834, DENALI_CTL_834_AXI3_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_834, DENALI_CTL_834_AXI3_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_835 [31:0] Offset: 0x0d0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_835, DENALI_CTL_835_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_835, DENALI_CTL_835_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_836 [31:0] Offset: 0x0d10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_836, DENALI_CTL_836_AXI3_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_836, DENALI_CTL_836_AXI3_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_837 [31:0] Offset: 0x0d14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_837, DENALI_CTL_837_AXI3_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_837, DENALI_CTL_837_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_838 [31:0] Offset: 0x0d18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_838, DENALI_CTL_838_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_838, DENALI_CTL_838_AXI4_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_839 [31:0] Offset: 0x0d1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_839, DENALI_CTL_839_AXI4_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_839, DENALI_CTL_839_AXI4_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_840 [31:0] Offset: 0x0d20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_840, DENALI_CTL_840_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_840, DENALI_CTL_840_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_841 [31:0] Offset: 0x0d24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_841, DENALI_CTL_841_AXI4_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_841, DENALI_CTL_841_AXI4_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_842 [31:0] Offset: 0x0d28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_842, DENALI_CTL_842_AXI4_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_842, DENALI_CTL_842_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_843 [31:0] Offset: 0x0d2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_843, DENALI_CTL_843_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_843, DENALI_CTL_843_AXI4_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_844 [31:0] Offset: 0x0d30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_844, DENALI_CTL_844_AXI4_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_844, DENALI_CTL_844_AXI4_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_845 [31:0] Offset: 0x0d34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_845, DENALI_CTL_845_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_845, DENALI_CTL_845_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_846 [31:0] Offset: 0x0d38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_846, DENALI_CTL_846_AXI4_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_846, DENALI_CTL_846_AXI4_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_847 [31:0] Offset: 0x0d3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_847, DENALI_CTL_847_AXI4_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_847, DENALI_CTL_847_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_848 [31:0] Offset: 0x0d40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_848, DENALI_CTL_848_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_848, DENALI_CTL_848_AXI4_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_849 [31:0] Offset: 0x0d44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_849, DENALI_CTL_849_AXI4_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_849, DENALI_CTL_849_AXI4_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_850 [31:0] Offset: 0x0d48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_850, DENALI_CTL_850_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_850, DENALI_CTL_850_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_851 [31:0] Offset: 0x0d4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_851, DENALI_CTL_851_AXI4_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_851, DENALI_CTL_851_AXI4_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_852 [31:0] Offset: 0x0d50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_852, DENALI_CTL_852_AXI4_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_852, DENALI_CTL_852_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_853 [31:0] Offset: 0x0d54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_853, DENALI_CTL_853_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_853, DENALI_CTL_853_AXI4_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_854 [31:0] Offset: 0x0d58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_854, DENALI_CTL_854_AXI4_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_854, DENALI_CTL_854_AXI4_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_855 [31:0] Offset: 0x0d5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_855, DENALI_CTL_855_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_855, DENALI_CTL_855_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_856 [31:0] Offset: 0x0d60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_856, DENALI_CTL_856_AXI4_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_856, DENALI_CTL_856_AXI4_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_857 [31:0] Offset: 0x0d64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_857, DENALI_CTL_857_AXI4_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_857, DENALI_CTL_857_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_858 [31:0] Offset: 0x0d68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_858, DENALI_CTL_858_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_858, DENALI_CTL_858_AXI4_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_859 [31:0] Offset: 0x0d6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_859, DENALI_CTL_859_AXI4_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_859, DENALI_CTL_859_AXI4_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_860 [31:0] Offset: 0x0d70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_860, DENALI_CTL_860_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_860, DENALI_CTL_860_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_861 [31:0] Offset: 0x0d74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_861, DENALI_CTL_861_AXI4_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_861, DENALI_CTL_861_AXI4_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_862 [31:0] Offset: 0x0d78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_862, DENALI_CTL_862_AXI4_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_862, DENALI_CTL_862_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_863 [31:0] Offset: 0x0d7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_863, DENALI_CTL_863_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_863, DENALI_CTL_863_AXI4_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_864 [31:0] Offset: 0x0d80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_864, DENALI_CTL_864_AXI4_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_864, DENALI_CTL_864_AXI4_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_865 [31:0] Offset: 0x0d84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_865, DENALI_CTL_865_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_865, DENALI_CTL_865_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_866 [31:0] Offset: 0x0d88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_866, DENALI_CTL_866_AXI4_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_866, DENALI_CTL_866_AXI4_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_867 [31:0] Offset: 0x0d8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_867, DENALI_CTL_867_AXI4_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_867, DENALI_CTL_867_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_868 [31:0] Offset: 0x0d90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_868, DENALI_CTL_868_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_868, DENALI_CTL_868_AXI4_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_869 [31:0] Offset: 0x0d94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_869, DENALI_CTL_869_AXI4_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_869, DENALI_CTL_869_AXI4_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_870 [31:0] Offset: 0x0d98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_870, DENALI_CTL_870_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_870, DENALI_CTL_870_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_871 [31:0] Offset: 0x0d9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_871, DENALI_CTL_871_AXI4_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_871, DENALI_CTL_871_AXI4_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_872 [31:0] Offset: 0x0da0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_872, DENALI_CTL_872_AXI4_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_872, DENALI_CTL_872_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_873 [31:0] Offset: 0x0da4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_873, DENALI_CTL_873_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_873, DENALI_CTL_873_AXI4_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_874 [31:0] Offset: 0x0da8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_874, DENALI_CTL_874_AXI4_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_874, DENALI_CTL_874_AXI4_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_875 [31:0] Offset: 0x0dac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_875, DENALI_CTL_875_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_875, DENALI_CTL_875_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_876 [31:0] Offset: 0x0db0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_876, DENALI_CTL_876_AXI4_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_876, DENALI_CTL_876_AXI4_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_877 [31:0] Offset: 0x0db4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_877, DENALI_CTL_877_AXI4_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_877, DENALI_CTL_877_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_878 [31:0] Offset: 0x0db8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_878, DENALI_CTL_878_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_878, DENALI_CTL_878_AXI5_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_879 [31:0] Offset: 0x0dbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_879, DENALI_CTL_879_AXI5_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_879, DENALI_CTL_879_AXI5_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_880 [31:0] Offset: 0x0dc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_880, DENALI_CTL_880_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_880, DENALI_CTL_880_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_881 [31:0] Offset: 0x0dc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_881, DENALI_CTL_881_AXI5_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_881, DENALI_CTL_881_AXI5_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_882 [31:0] Offset: 0x0dc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_882, DENALI_CTL_882_AXI5_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_882, DENALI_CTL_882_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_883 [31:0] Offset: 0x0dcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_883, DENALI_CTL_883_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_883, DENALI_CTL_883_AXI5_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_884 [31:0] Offset: 0x0dd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_884, DENALI_CTL_884_AXI5_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_884, DENALI_CTL_884_AXI5_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_885 [31:0] Offset: 0x0dd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_885, DENALI_CTL_885_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_885, DENALI_CTL_885_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_886 [31:0] Offset: 0x0dd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_886, DENALI_CTL_886_AXI5_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_886, DENALI_CTL_886_AXI5_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_887 [31:0] Offset: 0x0ddc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_887, DENALI_CTL_887_AXI5_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_887, DENALI_CTL_887_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_888 [31:0] Offset: 0x0de0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_888, DENALI_CTL_888_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_888, DENALI_CTL_888_AXI5_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_889 [31:0] Offset: 0x0de4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_889, DENALI_CTL_889_AXI5_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_889, DENALI_CTL_889_AXI5_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_890 [31:0] Offset: 0x0de8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_890, DENALI_CTL_890_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_890, DENALI_CTL_890_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_891 [31:0] Offset: 0x0dec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_891, DENALI_CTL_891_AXI5_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_891, DENALI_CTL_891_AXI5_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_892 [31:0] Offset: 0x0df0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_892, DENALI_CTL_892_AXI5_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_892, DENALI_CTL_892_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_893 [31:0] Offset: 0x0df4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_893, DENALI_CTL_893_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_893, DENALI_CTL_893_AXI5_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_894 [31:0] Offset: 0x0df8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_894, DENALI_CTL_894_AXI5_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_894, DENALI_CTL_894_AXI5_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_895 [31:0] Offset: 0x0dfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_895, DENALI_CTL_895_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_895, DENALI_CTL_895_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_896 [31:0] Offset: 0x0e00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_896, DENALI_CTL_896_AXI5_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_896, DENALI_CTL_896_AXI5_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_897 [31:0] Offset: 0x0e04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_897, DENALI_CTL_897_AXI5_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_897, DENALI_CTL_897_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_898 [31:0] Offset: 0x0e08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_898, DENALI_CTL_898_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_898, DENALI_CTL_898_AXI5_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_899 [31:0] Offset: 0x0e0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_899, DENALI_CTL_899_AXI5_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_899, DENALI_CTL_899_AXI5_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_900 [31:0] Offset: 0x0e10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_900, DENALI_CTL_900_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_900, DENALI_CTL_900_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_901 [31:0] Offset: 0x0e14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_901, DENALI_CTL_901_AXI5_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_901, DENALI_CTL_901_AXI5_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_902 [31:0] Offset: 0x0e18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_902, DENALI_CTL_902_AXI5_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_902, DENALI_CTL_902_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_903 [31:0] Offset: 0x0e1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_903, DENALI_CTL_903_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_903, DENALI_CTL_903_AXI5_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_904 [31:0] Offset: 0x0e20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_904, DENALI_CTL_904_AXI5_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_904, DENALI_CTL_904_AXI5_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_905 [31:0] Offset: 0x0e24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_905, DENALI_CTL_905_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_905, DENALI_CTL_905_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_906 [31:0] Offset: 0x0e28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_906, DENALI_CTL_906_AXI5_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_906, DENALI_CTL_906_AXI5_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_907 [31:0] Offset: 0x0e2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_907, DENALI_CTL_907_AXI5_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_907, DENALI_CTL_907_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_908 [31:0] Offset: 0x0e30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_908, DENALI_CTL_908_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_908, DENALI_CTL_908_AXI5_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_909 [31:0] Offset: 0x0e34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_909, DENALI_CTL_909_AXI5_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_909, DENALI_CTL_909_AXI5_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_910 [31:0] Offset: 0x0e38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_910, DENALI_CTL_910_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_910, DENALI_CTL_910_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_911 [31:0] Offset: 0x0e3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_911, DENALI_CTL_911_AXI5_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_911, DENALI_CTL_911_AXI5_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_912 [31:0] Offset: 0x0e40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_912, DENALI_CTL_912_AXI5_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_912, DENALI_CTL_912_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_913 [31:0] Offset: 0x0e44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_913, DENALI_CTL_913_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_913, DENALI_CTL_913_AXI5_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_914 [31:0] Offset: 0x0e48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_914, DENALI_CTL_914_AXI5_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_914, DENALI_CTL_914_AXI5_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_915 [31:0] Offset: 0x0e4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_915, DENALI_CTL_915_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_915, DENALI_CTL_915_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_916 [31:0] Offset: 0x0e50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_916, DENALI_CTL_916_AXI5_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_916, DENALI_CTL_916_AXI5_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_917 [31:0] Offset: 0x0e54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_917, DENALI_CTL_917_AXI5_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_917, DENALI_CTL_917_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_918 [31:0] Offset: 0x0e58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_918, DENALI_CTL_918_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_918, DENALI_CTL_918_AXI6_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_919 [31:0] Offset: 0x0e5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_919, DENALI_CTL_919_AXI6_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_919, DENALI_CTL_919_AXI6_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_920 [31:0] Offset: 0x0e60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_920, DENALI_CTL_920_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_920, DENALI_CTL_920_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_921 [31:0] Offset: 0x0e64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_921, DENALI_CTL_921_AXI6_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_921, DENALI_CTL_921_AXI6_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_922 [31:0] Offset: 0x0e68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_922, DENALI_CTL_922_AXI6_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_922, DENALI_CTL_922_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_923 [31:0] Offset: 0x0e6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_923, DENALI_CTL_923_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_923, DENALI_CTL_923_AXI6_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_924 [31:0] Offset: 0x0e70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_924, DENALI_CTL_924_AXI6_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_924, DENALI_CTL_924_AXI6_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_925 [31:0] Offset: 0x0e74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_925, DENALI_CTL_925_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_925, DENALI_CTL_925_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_926 [31:0] Offset: 0x0e78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_926, DENALI_CTL_926_AXI6_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_926, DENALI_CTL_926_AXI6_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_927 [31:0] Offset: 0x0e7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_927, DENALI_CTL_927_AXI6_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_927, DENALI_CTL_927_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_928 [31:0] Offset: 0x0e80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_928, DENALI_CTL_928_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_928, DENALI_CTL_928_AXI6_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_929 [31:0] Offset: 0x0e84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_929, DENALI_CTL_929_AXI6_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_929, DENALI_CTL_929_AXI6_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_930 [31:0] Offset: 0x0e88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_930, DENALI_CTL_930_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_930, DENALI_CTL_930_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_931 [31:0] Offset: 0x0e8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_931, DENALI_CTL_931_AXI6_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_931, DENALI_CTL_931_AXI6_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_932 [31:0] Offset: 0x0e90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_932, DENALI_CTL_932_AXI6_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_932, DENALI_CTL_932_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_933 [31:0] Offset: 0x0e94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_933, DENALI_CTL_933_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_933, DENALI_CTL_933_AXI6_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_934 [31:0] Offset: 0x0e98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_934, DENALI_CTL_934_AXI6_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_934, DENALI_CTL_934_AXI6_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_935 [31:0] Offset: 0x0e9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_935, DENALI_CTL_935_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_935, DENALI_CTL_935_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_936 [31:0] Offset: 0x0ea0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_936, DENALI_CTL_936_AXI6_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_936, DENALI_CTL_936_AXI6_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_937 [31:0] Offset: 0x0ea4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_937, DENALI_CTL_937_AXI6_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_937, DENALI_CTL_937_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_938 [31:0] Offset: 0x0ea8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_938, DENALI_CTL_938_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_938, DENALI_CTL_938_AXI6_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_939 [31:0] Offset: 0x0eac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_939, DENALI_CTL_939_AXI6_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_939, DENALI_CTL_939_AXI6_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_940 [31:0] Offset: 0x0eb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_940, DENALI_CTL_940_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_940, DENALI_CTL_940_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_941 [31:0] Offset: 0x0eb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_941, DENALI_CTL_941_AXI6_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_941, DENALI_CTL_941_AXI6_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_942 [31:0] Offset: 0x0eb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_942, DENALI_CTL_942_AXI6_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_942, DENALI_CTL_942_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_943 [31:0] Offset: 0x0ebc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_943, DENALI_CTL_943_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_943, DENALI_CTL_943_AXI6_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_944 [31:0] Offset: 0x0ec0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_944, DENALI_CTL_944_AXI6_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_944, DENALI_CTL_944_AXI6_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_945 [31:0] Offset: 0x0ec4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_945, DENALI_CTL_945_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_945, DENALI_CTL_945_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_946 [31:0] Offset: 0x0ec8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_946, DENALI_CTL_946_AXI6_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_946, DENALI_CTL_946_AXI6_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_947 [31:0] Offset: 0x0ecc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_947, DENALI_CTL_947_AXI6_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_947, DENALI_CTL_947_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_948 [31:0] Offset: 0x0ed0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_948, DENALI_CTL_948_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_948, DENALI_CTL_948_AXI6_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_949 [31:0] Offset: 0x0ed4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_949, DENALI_CTL_949_AXI6_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_949, DENALI_CTL_949_AXI6_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_950 [31:0] Offset: 0x0ed8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_950, DENALI_CTL_950_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_950, DENALI_CTL_950_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_951 [31:0] Offset: 0x0edc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_951, DENALI_CTL_951_AXI6_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_951, DENALI_CTL_951_AXI6_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_952 [31:0] Offset: 0x0ee0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_952, DENALI_CTL_952_AXI6_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_952, DENALI_CTL_952_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_953 [31:0] Offset: 0x0ee4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_953, DENALI_CTL_953_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_953, DENALI_CTL_953_AXI6_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_954 [31:0] Offset: 0x0ee8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_954, DENALI_CTL_954_AXI6_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_954, DENALI_CTL_954_AXI6_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_955 [31:0] Offset: 0x0eec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_955, DENALI_CTL_955_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_955, DENALI_CTL_955_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_956 [31:0] Offset: 0x0ef0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_956, DENALI_CTL_956_AXI6_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_956, DENALI_CTL_956_AXI6_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_957 [31:0] Offset: 0x0ef4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_957, DENALI_CTL_957_AXI6_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_957, DENALI_CTL_957_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_958 [31:0] Offset: 0x0ef8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_958, DENALI_CTL_958_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_958, DENALI_CTL_958_AXI7_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_959 [31:0] Offset: 0x0efc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_959, DENALI_CTL_959_AXI7_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_959, DENALI_CTL_959_AXI7_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_960 [31:0] Offset: 0x0f00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_960, DENALI_CTL_960_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_960, DENALI_CTL_960_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_961 [31:0] Offset: 0x0f04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_961, DENALI_CTL_961_AXI7_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_961, DENALI_CTL_961_AXI7_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_962 [31:0] Offset: 0x0f08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_962, DENALI_CTL_962_AXI7_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_962, DENALI_CTL_962_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_963 [31:0] Offset: 0x0f0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_963, DENALI_CTL_963_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_963, DENALI_CTL_963_AXI7_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_964 [31:0] Offset: 0x0f10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_964, DENALI_CTL_964_AXI7_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_964, DENALI_CTL_964_AXI7_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_965 [31:0] Offset: 0x0f14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_965, DENALI_CTL_965_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_965, DENALI_CTL_965_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_966 [31:0] Offset: 0x0f18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_966, DENALI_CTL_966_AXI7_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_966, DENALI_CTL_966_AXI7_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_967 [31:0] Offset: 0x0f1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_967, DENALI_CTL_967_AXI7_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_967, DENALI_CTL_967_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_968 [31:0] Offset: 0x0f20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_968, DENALI_CTL_968_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_968, DENALI_CTL_968_AXI7_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_969 [31:0] Offset: 0x0f24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_969, DENALI_CTL_969_AXI7_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_969, DENALI_CTL_969_AXI7_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_970 [31:0] Offset: 0x0f28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_970, DENALI_CTL_970_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_970, DENALI_CTL_970_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_971 [31:0] Offset: 0x0f2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_971, DENALI_CTL_971_AXI7_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_971, DENALI_CTL_971_AXI7_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_972 [31:0] Offset: 0x0f30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_972, DENALI_CTL_972_AXI7_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_972, DENALI_CTL_972_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_973 [31:0] Offset: 0x0f34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_973, DENALI_CTL_973_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_973, DENALI_CTL_973_AXI7_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_974 [31:0] Offset: 0x0f38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_974, DENALI_CTL_974_AXI7_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_974, DENALI_CTL_974_AXI7_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_975 [31:0] Offset: 0x0f3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_975, DENALI_CTL_975_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_975, DENALI_CTL_975_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_976 [31:0] Offset: 0x0f40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_976, DENALI_CTL_976_AXI7_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_976, DENALI_CTL_976_AXI7_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_977 [31:0] Offset: 0x0f44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_977, DENALI_CTL_977_AXI7_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_977, DENALI_CTL_977_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_978 [31:0] Offset: 0x0f48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_978, DENALI_CTL_978_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_978, DENALI_CTL_978_AXI7_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_979 [31:0] Offset: 0x0f4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_979, DENALI_CTL_979_AXI7_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_979, DENALI_CTL_979_AXI7_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_980 [31:0] Offset: 0x0f50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_980, DENALI_CTL_980_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_980, DENALI_CTL_980_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_981 [31:0] Offset: 0x0f54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_981, DENALI_CTL_981_AXI7_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_981, DENALI_CTL_981_AXI7_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_982 [31:0] Offset: 0x0f58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_982, DENALI_CTL_982_AXI7_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_982, DENALI_CTL_982_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_983 [31:0] Offset: 0x0f5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_983, DENALI_CTL_983_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_983, DENALI_CTL_983_AXI7_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_984 [31:0] Offset: 0x0f60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_984, DENALI_CTL_984_AXI7_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_984, DENALI_CTL_984_AXI7_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_985 [31:0] Offset: 0x0f64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_985, DENALI_CTL_985_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_985, DENALI_CTL_985_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_986 [31:0] Offset: 0x0f68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_986, DENALI_CTL_986_AXI7_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_986, DENALI_CTL_986_AXI7_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_987 [31:0] Offset: 0x0f6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_987, DENALI_CTL_987_AXI7_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_987, DENALI_CTL_987_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_988 [31:0] Offset: 0x0f70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_988, DENALI_CTL_988_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_988, DENALI_CTL_988_AXI7_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_989 [31:0] Offset: 0x0f74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_989, DENALI_CTL_989_AXI7_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_989, DENALI_CTL_989_AXI7_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_990 [31:0] Offset: 0x0f78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_990, DENALI_CTL_990_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_990, DENALI_CTL_990_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_991 [31:0] Offset: 0x0f7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_991, DENALI_CTL_991_AXI7_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_991, DENALI_CTL_991_AXI7_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_992 [31:0] Offset: 0x0f80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_992, DENALI_CTL_992_AXI7_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_992, DENALI_CTL_992_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_993 [31:0] Offset: 0x0f84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_993, DENALI_CTL_993_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_993, DENALI_CTL_993_AXI7_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_994 [31:0] Offset: 0x0f88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_994, DENALI_CTL_994_AXI7_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_994, DENALI_CTL_994_AXI7_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_995 [31:0] Offset: 0x0f8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_995, DENALI_CTL_995_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_995, DENALI_CTL_995_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_996 [31:0] Offset: 0x0f90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_996, DENALI_CTL_996_AXI7_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_996, DENALI_CTL_996_AXI7_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_997 [31:0] Offset: 0x0f94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_997, DENALI_CTL_997_AXI7_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_997, DENALI_CTL_997_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_998 [31:0] Offset: 0x0f98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_998, DENALI_CTL_998_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_998, DENALI_CTL_998_AXI8_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_999 [31:0] Offset: 0x0f9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_999, DENALI_CTL_999_AXI8_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_999, DENALI_CTL_999_AXI8_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1000 [31:0] Offset: 0x0fa0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1000, DENALI_CTL_1000_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1000, DENALI_CTL_1000_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1001 [31:0] Offset: 0x0fa4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1001, DENALI_CTL_1001_AXI8_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1001, DENALI_CTL_1001_AXI8_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1002 [31:0] Offset: 0x0fa8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1002, DENALI_CTL_1002_AXI8_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1002, DENALI_CTL_1002_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1003 [31:0] Offset: 0x0fac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1003, DENALI_CTL_1003_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1003, DENALI_CTL_1003_AXI8_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1004 [31:0] Offset: 0x0fb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1004, DENALI_CTL_1004_AXI8_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1004, DENALI_CTL_1004_AXI8_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1005 [31:0] Offset: 0x0fb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1005, DENALI_CTL_1005_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1005, DENALI_CTL_1005_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1006 [31:0] Offset: 0x0fb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1006, DENALI_CTL_1006_AXI8_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1006, DENALI_CTL_1006_AXI8_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1007 [31:0] Offset: 0x0fbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1007, DENALI_CTL_1007_AXI8_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1007, DENALI_CTL_1007_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1008 [31:0] Offset: 0x0fc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1008, DENALI_CTL_1008_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1008, DENALI_CTL_1008_AXI8_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1009 [31:0] Offset: 0x0fc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1009, DENALI_CTL_1009_AXI8_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1009, DENALI_CTL_1009_AXI8_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1010 [31:0] Offset: 0x0fc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1010, DENALI_CTL_1010_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1010, DENALI_CTL_1010_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1011 [31:0] Offset: 0x0fcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1011, DENALI_CTL_1011_AXI8_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1011, DENALI_CTL_1011_AXI8_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1012 [31:0] Offset: 0x0fd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1012, DENALI_CTL_1012_AXI8_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1012, DENALI_CTL_1012_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1013 [31:0] Offset: 0x0fd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1013, DENALI_CTL_1013_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1013, DENALI_CTL_1013_AXI8_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1014 [31:0] Offset: 0x0fd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1014, DENALI_CTL_1014_AXI8_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1014, DENALI_CTL_1014_AXI8_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1015 [31:0] Offset: 0x0fdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1015, DENALI_CTL_1015_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1015, DENALI_CTL_1015_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1016 [31:0] Offset: 0x0fe0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1016, DENALI_CTL_1016_AXI8_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1016, DENALI_CTL_1016_AXI8_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1017 [31:0] Offset: 0x0fe4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1017, DENALI_CTL_1017_AXI8_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1017, DENALI_CTL_1017_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1018 [31:0] Offset: 0x0fe8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1018, DENALI_CTL_1018_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1018, DENALI_CTL_1018_AXI8_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1019 [31:0] Offset: 0x0fec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1019, DENALI_CTL_1019_AXI8_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1019, DENALI_CTL_1019_AXI8_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1020 [31:0] Offset: 0x0ff0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1020, DENALI_CTL_1020_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1020, DENALI_CTL_1020_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1021 [31:0] Offset: 0x0ff4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1021, DENALI_CTL_1021_AXI8_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1021, DENALI_CTL_1021_AXI8_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1022 [31:0] Offset: 0x0ff8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1022, DENALI_CTL_1022_AXI8_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1022, DENALI_CTL_1022_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1023 [31:0] Offset: 0x0ffc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1023, DENALI_CTL_1023_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1023, DENALI_CTL_1023_AXI8_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1024 [31:0] Offset: 0x1000
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1024, DENALI_CTL_1024_AXI8_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1024, DENALI_CTL_1024_AXI8_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1025 [31:0] Offset: 0x1004
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1025, DENALI_CTL_1025_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1025, DENALI_CTL_1025_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1026 [31:0] Offset: 0x1008
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1026, DENALI_CTL_1026_AXI8_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1026, DENALI_CTL_1026_AXI8_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1027 [31:0] Offset: 0x100c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1027, DENALI_CTL_1027_AXI8_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1027, DENALI_CTL_1027_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1028 [31:0] Offset: 0x1010
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1028, DENALI_CTL_1028_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1028, DENALI_CTL_1028_AXI8_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1029 [31:0] Offset: 0x1014
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1029, DENALI_CTL_1029_AXI8_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1029, DENALI_CTL_1029_AXI8_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1030 [31:0] Offset: 0x1018
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1030, DENALI_CTL_1030_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1030, DENALI_CTL_1030_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1031 [31:0] Offset: 0x101c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1031, DENALI_CTL_1031_AXI8_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1031, DENALI_CTL_1031_AXI8_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1032 [31:0] Offset: 0x1020
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1032, DENALI_CTL_1032_AXI8_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1032, DENALI_CTL_1032_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1033 [31:0] Offset: 0x1024
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1033, DENALI_CTL_1033_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1033, DENALI_CTL_1033_AXI8_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1034 [31:0] Offset: 0x1028
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1034, DENALI_CTL_1034_AXI8_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1034, DENALI_CTL_1034_AXI8_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1035 [31:0] Offset: 0x102c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1035, DENALI_CTL_1035_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1035, DENALI_CTL_1035_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1036 [31:0] Offset: 0x1030
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1036, DENALI_CTL_1036_AXI8_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1036, DENALI_CTL_1036_AXI8_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1037 [31:0] Offset: 0x1034
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1037, DENALI_CTL_1037_AXI8_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1037, DENALI_CTL_1037_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1038 [31:0] Offset: 0x1038
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1038, DENALI_CTL_1038_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1038, DENALI_CTL_1038_AXI9_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1039 [31:0] Offset: 0x103c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1039, DENALI_CTL_1039_AXI9_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1039, DENALI_CTL_1039_AXI9_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1040 [31:0] Offset: 0x1040
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1040, DENALI_CTL_1040_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1040, DENALI_CTL_1040_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1041 [31:0] Offset: 0x1044
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1041, DENALI_CTL_1041_AXI9_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1041, DENALI_CTL_1041_AXI9_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1042 [31:0] Offset: 0x1048
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1042, DENALI_CTL_1042_AXI9_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1042, DENALI_CTL_1042_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1043 [31:0] Offset: 0x104c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1043, DENALI_CTL_1043_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1043, DENALI_CTL_1043_AXI9_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1044 [31:0] Offset: 0x1050
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1044, DENALI_CTL_1044_AXI9_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1044, DENALI_CTL_1044_AXI9_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1045 [31:0] Offset: 0x1054
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1045, DENALI_CTL_1045_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1045, DENALI_CTL_1045_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1046 [31:0] Offset: 0x1058
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1046, DENALI_CTL_1046_AXI9_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1046, DENALI_CTL_1046_AXI9_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1047 [31:0] Offset: 0x105c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1047, DENALI_CTL_1047_AXI9_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1047, DENALI_CTL_1047_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1048 [31:0] Offset: 0x1060
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1048, DENALI_CTL_1048_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1048, DENALI_CTL_1048_AXI9_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1049 [31:0] Offset: 0x1064
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1049, DENALI_CTL_1049_AXI9_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1049, DENALI_CTL_1049_AXI9_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1050 [31:0] Offset: 0x1068
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1050, DENALI_CTL_1050_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1050, DENALI_CTL_1050_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1051 [31:0] Offset: 0x106c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1051, DENALI_CTL_1051_AXI9_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1051, DENALI_CTL_1051_AXI9_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1052 [31:0] Offset: 0x1070
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1052, DENALI_CTL_1052_AXI9_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1052, DENALI_CTL_1052_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1053 [31:0] Offset: 0x1074
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1053, DENALI_CTL_1053_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1053, DENALI_CTL_1053_AXI9_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1054 [31:0] Offset: 0x1078
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1054, DENALI_CTL_1054_AXI9_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1054, DENALI_CTL_1054_AXI9_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1055 [31:0] Offset: 0x107c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1055, DENALI_CTL_1055_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1055, DENALI_CTL_1055_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1056 [31:0] Offset: 0x1080
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1056, DENALI_CTL_1056_AXI9_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1056, DENALI_CTL_1056_AXI9_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1057 [31:0] Offset: 0x1084
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1057, DENALI_CTL_1057_AXI9_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1057, DENALI_CTL_1057_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1058 [31:0] Offset: 0x1088
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1058, DENALI_CTL_1058_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1058, DENALI_CTL_1058_AXI9_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1059 [31:0] Offset: 0x108c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1059, DENALI_CTL_1059_AXI9_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1059, DENALI_CTL_1059_AXI9_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1060 [31:0] Offset: 0x1090
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1060, DENALI_CTL_1060_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1060, DENALI_CTL_1060_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1061 [31:0] Offset: 0x1094
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1061, DENALI_CTL_1061_AXI9_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1061, DENALI_CTL_1061_AXI9_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1062 [31:0] Offset: 0x1098
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1062, DENALI_CTL_1062_AXI9_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1062, DENALI_CTL_1062_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1063 [31:0] Offset: 0x109c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1063, DENALI_CTL_1063_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1063, DENALI_CTL_1063_AXI9_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1064 [31:0] Offset: 0x10a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1064, DENALI_CTL_1064_AXI9_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1064, DENALI_CTL_1064_AXI9_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1065 [31:0] Offset: 0x10a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1065, DENALI_CTL_1065_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1065, DENALI_CTL_1065_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1066 [31:0] Offset: 0x10a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1066, DENALI_CTL_1066_AXI9_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1066, DENALI_CTL_1066_AXI9_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1067 [31:0] Offset: 0x10ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1067, DENALI_CTL_1067_AXI9_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1067, DENALI_CTL_1067_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1068 [31:0] Offset: 0x10b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1068, DENALI_CTL_1068_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1068, DENALI_CTL_1068_AXI9_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1069 [31:0] Offset: 0x10b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1069, DENALI_CTL_1069_AXI9_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1069, DENALI_CTL_1069_AXI9_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1070 [31:0] Offset: 0x10b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1070, DENALI_CTL_1070_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1070, DENALI_CTL_1070_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1071 [31:0] Offset: 0x10bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1071, DENALI_CTL_1071_AXI9_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1071, DENALI_CTL_1071_AXI9_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1072 [31:0] Offset: 0x10c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1072, DENALI_CTL_1072_AXI9_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1072, DENALI_CTL_1072_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1073 [31:0] Offset: 0x10c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1073, DENALI_CTL_1073_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1073, DENALI_CTL_1073_AXI9_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1074 [31:0] Offset: 0x10c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1074, DENALI_CTL_1074_AXI9_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1074, DENALI_CTL_1074_AXI9_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1075 [31:0] Offset: 0x10cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1075, DENALI_CTL_1075_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1075, DENALI_CTL_1075_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1076 [31:0] Offset: 0x10d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1076, DENALI_CTL_1076_AXI9_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1076, DENALI_CTL_1076_AXI9_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1077 [31:0] Offset: 0x10d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1077, DENALI_CTL_1077_AXI9_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1077, DENALI_CTL_1077_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1078 [31:0] Offset: 0x10d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1078, DENALI_CTL_1078_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1078, DENALI_CTL_1078_AXI10_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1079 [31:0] Offset: 0x10dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1079, DENALI_CTL_1079_AXI10_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1079, DENALI_CTL_1079_AXI10_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1080 [31:0] Offset: 0x10e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1080, DENALI_CTL_1080_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1080, DENALI_CTL_1080_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1081 [31:0] Offset: 0x10e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1081, DENALI_CTL_1081_AXI10_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1081, DENALI_CTL_1081_AXI10_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1082 [31:0] Offset: 0x10e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1082, DENALI_CTL_1082_AXI10_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1082, DENALI_CTL_1082_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1083 [31:0] Offset: 0x10ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1083, DENALI_CTL_1083_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1083, DENALI_CTL_1083_AXI10_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1084 [31:0] Offset: 0x10f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1084, DENALI_CTL_1084_AXI10_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1084, DENALI_CTL_1084_AXI10_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1085 [31:0] Offset: 0x10f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1085, DENALI_CTL_1085_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1085, DENALI_CTL_1085_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1086 [31:0] Offset: 0x10f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1086, DENALI_CTL_1086_AXI10_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1086, DENALI_CTL_1086_AXI10_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1087 [31:0] Offset: 0x10fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1087, DENALI_CTL_1087_AXI10_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1087, DENALI_CTL_1087_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1088 [31:0] Offset: 0x1100
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1088, DENALI_CTL_1088_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1088, DENALI_CTL_1088_AXI10_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1089 [31:0] Offset: 0x1104
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1089, DENALI_CTL_1089_AXI10_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1089, DENALI_CTL_1089_AXI10_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1090 [31:0] Offset: 0x1108
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1090, DENALI_CTL_1090_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1090, DENALI_CTL_1090_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1091 [31:0] Offset: 0x110c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1091, DENALI_CTL_1091_AXI10_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1091, DENALI_CTL_1091_AXI10_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1092 [31:0] Offset: 0x1110
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1092, DENALI_CTL_1092_AXI10_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1092, DENALI_CTL_1092_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1093 [31:0] Offset: 0x1114
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1093, DENALI_CTL_1093_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1093, DENALI_CTL_1093_AXI10_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1094 [31:0] Offset: 0x1118
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1094, DENALI_CTL_1094_AXI10_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1094, DENALI_CTL_1094_AXI10_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1095 [31:0] Offset: 0x111c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1095, DENALI_CTL_1095_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1095, DENALI_CTL_1095_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1096 [31:0] Offset: 0x1120
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1096, DENALI_CTL_1096_AXI10_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1096, DENALI_CTL_1096_AXI10_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1097 [31:0] Offset: 0x1124
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1097, DENALI_CTL_1097_AXI10_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1097, DENALI_CTL_1097_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1098 [31:0] Offset: 0x1128
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1098, DENALI_CTL_1098_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1098, DENALI_CTL_1098_AXI10_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1099 [31:0] Offset: 0x112c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1099, DENALI_CTL_1099_AXI10_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1099, DENALI_CTL_1099_AXI10_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1100 [31:0] Offset: 0x1130
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1100, DENALI_CTL_1100_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1100, DENALI_CTL_1100_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1101 [31:0] Offset: 0x1134
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1101, DENALI_CTL_1101_AXI10_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1101, DENALI_CTL_1101_AXI10_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1102 [31:0] Offset: 0x1138
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1102, DENALI_CTL_1102_AXI10_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1102, DENALI_CTL_1102_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1103 [31:0] Offset: 0x113c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1103, DENALI_CTL_1103_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1103, DENALI_CTL_1103_AXI10_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1104 [31:0] Offset: 0x1140
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1104, DENALI_CTL_1104_AXI10_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1104, DENALI_CTL_1104_AXI10_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1105 [31:0] Offset: 0x1144
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1105, DENALI_CTL_1105_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1105, DENALI_CTL_1105_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1106 [31:0] Offset: 0x1148
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1106, DENALI_CTL_1106_AXI10_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1106, DENALI_CTL_1106_AXI10_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1107 [31:0] Offset: 0x114c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1107, DENALI_CTL_1107_AXI10_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1107, DENALI_CTL_1107_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1108 [31:0] Offset: 0x1150
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1108, DENALI_CTL_1108_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1108, DENALI_CTL_1108_AXI10_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1109 [31:0] Offset: 0x1154
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1109, DENALI_CTL_1109_AXI10_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1109, DENALI_CTL_1109_AXI10_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1110 [31:0] Offset: 0x1158
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1110, DENALI_CTL_1110_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1110, DENALI_CTL_1110_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1111 [31:0] Offset: 0x115c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1111, DENALI_CTL_1111_AXI10_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1111, DENALI_CTL_1111_AXI10_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1112 [31:0] Offset: 0x1160
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1112, DENALI_CTL_1112_AXI10_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1112, DENALI_CTL_1112_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1113 [31:0] Offset: 0x1164
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1113, DENALI_CTL_1113_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1113, DENALI_CTL_1113_AXI10_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1114 [31:0] Offset: 0x1168
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1114, DENALI_CTL_1114_AXI10_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1114, DENALI_CTL_1114_AXI10_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1115 [31:0] Offset: 0x116c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1115, DENALI_CTL_1115_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1115, DENALI_CTL_1115_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1116 [31:0] Offset: 0x1170
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1116, DENALI_CTL_1116_AXI10_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1116, DENALI_CTL_1116_AXI10_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1117 [31:0] Offset: 0x1174
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1117, DENALI_CTL_1117_AXI10_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1117, DENALI_CTL_1117_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1118 [31:0] Offset: 0x1178
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1118, DENALI_CTL_1118_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1118, DENALI_CTL_1118_AXI11_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1119 [31:0] Offset: 0x117c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1119, DENALI_CTL_1119_AXI11_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1119, DENALI_CTL_1119_AXI11_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1120 [31:0] Offset: 0x1180
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1120, DENALI_CTL_1120_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1120, DENALI_CTL_1120_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1121 [31:0] Offset: 0x1184
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1121, DENALI_CTL_1121_AXI11_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1121, DENALI_CTL_1121_AXI11_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1122 [31:0] Offset: 0x1188
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1122, DENALI_CTL_1122_AXI11_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1122, DENALI_CTL_1122_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1123 [31:0] Offset: 0x118c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1123, DENALI_CTL_1123_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1123, DENALI_CTL_1123_AXI11_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1124 [31:0] Offset: 0x1190
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1124, DENALI_CTL_1124_AXI11_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1124, DENALI_CTL_1124_AXI11_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1125 [31:0] Offset: 0x1194
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1125, DENALI_CTL_1125_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1125, DENALI_CTL_1125_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1126 [31:0] Offset: 0x1198
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1126, DENALI_CTL_1126_AXI11_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1126, DENALI_CTL_1126_AXI11_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1127 [31:0] Offset: 0x119c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1127, DENALI_CTL_1127_AXI11_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1127, DENALI_CTL_1127_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1128 [31:0] Offset: 0x11a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1128, DENALI_CTL_1128_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1128, DENALI_CTL_1128_AXI11_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1129 [31:0] Offset: 0x11a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1129, DENALI_CTL_1129_AXI11_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1129, DENALI_CTL_1129_AXI11_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1130 [31:0] Offset: 0x11a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1130, DENALI_CTL_1130_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1130, DENALI_CTL_1130_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1131 [31:0] Offset: 0x11ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1131, DENALI_CTL_1131_AXI11_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1131, DENALI_CTL_1131_AXI11_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1132 [31:0] Offset: 0x11b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1132, DENALI_CTL_1132_AXI11_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1132, DENALI_CTL_1132_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1133 [31:0] Offset: 0x11b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1133, DENALI_CTL_1133_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1133, DENALI_CTL_1133_AXI11_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1134 [31:0] Offset: 0x11b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1134, DENALI_CTL_1134_AXI11_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1134, DENALI_CTL_1134_AXI11_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1135 [31:0] Offset: 0x11bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1135, DENALI_CTL_1135_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1135, DENALI_CTL_1135_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1136 [31:0] Offset: 0x11c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1136, DENALI_CTL_1136_AXI11_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1136, DENALI_CTL_1136_AXI11_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1137 [31:0] Offset: 0x11c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1137, DENALI_CTL_1137_AXI11_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1137, DENALI_CTL_1137_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1138 [31:0] Offset: 0x11c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1138, DENALI_CTL_1138_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1138, DENALI_CTL_1138_AXI11_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1139 [31:0] Offset: 0x11cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1139, DENALI_CTL_1139_AXI11_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1139, DENALI_CTL_1139_AXI11_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1140 [31:0] Offset: 0x11d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1140, DENALI_CTL_1140_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1140, DENALI_CTL_1140_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1141 [31:0] Offset: 0x11d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1141, DENALI_CTL_1141_AXI11_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1141, DENALI_CTL_1141_AXI11_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1142 [31:0] Offset: 0x11d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1142, DENALI_CTL_1142_AXI11_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1142, DENALI_CTL_1142_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1143 [31:0] Offset: 0x11dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1143, DENALI_CTL_1143_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1143, DENALI_CTL_1143_AXI11_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1144 [31:0] Offset: 0x11e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1144, DENALI_CTL_1144_AXI11_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1144, DENALI_CTL_1144_AXI11_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1145 [31:0] Offset: 0x11e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1145, DENALI_CTL_1145_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1145, DENALI_CTL_1145_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1146 [31:0] Offset: 0x11e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1146, DENALI_CTL_1146_AXI11_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1146, DENALI_CTL_1146_AXI11_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1147 [31:0] Offset: 0x11ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1147, DENALI_CTL_1147_AXI11_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1147, DENALI_CTL_1147_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1148 [31:0] Offset: 0x11f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1148, DENALI_CTL_1148_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1148, DENALI_CTL_1148_AXI11_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1149 [31:0] Offset: 0x11f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1149, DENALI_CTL_1149_AXI11_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1149, DENALI_CTL_1149_AXI11_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1150 [31:0] Offset: 0x11f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1150, DENALI_CTL_1150_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1150, DENALI_CTL_1150_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1151 [31:0] Offset: 0x11fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1151, DENALI_CTL_1151_AXI11_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1151, DENALI_CTL_1151_AXI11_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1152 [31:0] Offset: 0x1200
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1152, DENALI_CTL_1152_AXI11_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1152, DENALI_CTL_1152_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1153 [31:0] Offset: 0x1204
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1153, DENALI_CTL_1153_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1153, DENALI_CTL_1153_AXI11_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1154 [31:0] Offset: 0x1208
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1154, DENALI_CTL_1154_AXI11_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1154, DENALI_CTL_1154_AXI11_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1155 [31:0] Offset: 0x120c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1155, DENALI_CTL_1155_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1155, DENALI_CTL_1155_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1156 [31:0] Offset: 0x1210
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1156, DENALI_CTL_1156_AXI11_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1156, DENALI_CTL_1156_AXI11_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1157 [31:0] Offset: 0x1214
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1157, DENALI_CTL_1157_AXI11_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1157, DENALI_CTL_1157_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1158 [31:0] Offset: 0x1218
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1158, DENALI_CTL_1158_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1158, DENALI_CTL_1158_AXI12_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1159 [31:0] Offset: 0x121c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1159, DENALI_CTL_1159_AXI12_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1159, DENALI_CTL_1159_AXI12_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1160 [31:0] Offset: 0x1220
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1160, DENALI_CTL_1160_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1160, DENALI_CTL_1160_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1161 [31:0] Offset: 0x1224
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1161, DENALI_CTL_1161_AXI12_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1161, DENALI_CTL_1161_AXI12_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1162 [31:0] Offset: 0x1228
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1162, DENALI_CTL_1162_AXI12_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1162, DENALI_CTL_1162_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1163 [31:0] Offset: 0x122c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1163, DENALI_CTL_1163_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1163, DENALI_CTL_1163_AXI12_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1164 [31:0] Offset: 0x1230
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1164, DENALI_CTL_1164_AXI12_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1164, DENALI_CTL_1164_AXI12_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1165 [31:0] Offset: 0x1234
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1165, DENALI_CTL_1165_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1165, DENALI_CTL_1165_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1166 [31:0] Offset: 0x1238
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1166, DENALI_CTL_1166_AXI12_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1166, DENALI_CTL_1166_AXI12_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1167 [31:0] Offset: 0x123c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1167, DENALI_CTL_1167_AXI12_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1167, DENALI_CTL_1167_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1168 [31:0] Offset: 0x1240
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1168, DENALI_CTL_1168_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1168, DENALI_CTL_1168_AXI12_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1169 [31:0] Offset: 0x1244
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1169, DENALI_CTL_1169_AXI12_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1169, DENALI_CTL_1169_AXI12_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1170 [31:0] Offset: 0x1248
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1170, DENALI_CTL_1170_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1170, DENALI_CTL_1170_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1171 [31:0] Offset: 0x124c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1171, DENALI_CTL_1171_AXI12_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1171, DENALI_CTL_1171_AXI12_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1172 [31:0] Offset: 0x1250
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1172, DENALI_CTL_1172_AXI12_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1172, DENALI_CTL_1172_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1173 [31:0] Offset: 0x1254
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1173, DENALI_CTL_1173_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1173, DENALI_CTL_1173_AXI12_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1174 [31:0] Offset: 0x1258
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1174, DENALI_CTL_1174_AXI12_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1174, DENALI_CTL_1174_AXI12_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1175 [31:0] Offset: 0x125c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1175, DENALI_CTL_1175_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1175, DENALI_CTL_1175_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1176 [31:0] Offset: 0x1260
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1176, DENALI_CTL_1176_AXI12_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1176, DENALI_CTL_1176_AXI12_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1177 [31:0] Offset: 0x1264
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1177, DENALI_CTL_1177_AXI12_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1177, DENALI_CTL_1177_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1178 [31:0] Offset: 0x1268
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1178, DENALI_CTL_1178_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1178, DENALI_CTL_1178_AXI12_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1179 [31:0] Offset: 0x126c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1179, DENALI_CTL_1179_AXI12_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1179, DENALI_CTL_1179_AXI12_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1180 [31:0] Offset: 0x1270
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1180, DENALI_CTL_1180_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1180, DENALI_CTL_1180_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1181 [31:0] Offset: 0x1274
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1181, DENALI_CTL_1181_AXI12_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1181, DENALI_CTL_1181_AXI12_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1182 [31:0] Offset: 0x1278
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1182, DENALI_CTL_1182_AXI12_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1182, DENALI_CTL_1182_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1183 [31:0] Offset: 0x127c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1183, DENALI_CTL_1183_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1183, DENALI_CTL_1183_AXI12_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1184 [31:0] Offset: 0x1280
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1184, DENALI_CTL_1184_AXI12_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1184, DENALI_CTL_1184_AXI12_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1185 [31:0] Offset: 0x1284
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1185, DENALI_CTL_1185_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1185, DENALI_CTL_1185_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1186 [31:0] Offset: 0x1288
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1186, DENALI_CTL_1186_AXI12_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1186, DENALI_CTL_1186_AXI12_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1187 [31:0] Offset: 0x128c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1187, DENALI_CTL_1187_AXI12_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1187, DENALI_CTL_1187_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1188 [31:0] Offset: 0x1290
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1188, DENALI_CTL_1188_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1188, DENALI_CTL_1188_AXI12_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1189 [31:0] Offset: 0x1294
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1189, DENALI_CTL_1189_AXI12_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1189, DENALI_CTL_1189_AXI12_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1190 [31:0] Offset: 0x1298
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1190, DENALI_CTL_1190_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1190, DENALI_CTL_1190_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1191 [31:0] Offset: 0x129c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1191, DENALI_CTL_1191_AXI12_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1191, DENALI_CTL_1191_AXI12_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1192 [31:0] Offset: 0x12a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1192, DENALI_CTL_1192_AXI12_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1192, DENALI_CTL_1192_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1193 [31:0] Offset: 0x12a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1193, DENALI_CTL_1193_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1193, DENALI_CTL_1193_AXI12_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1194 [31:0] Offset: 0x12a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1194, DENALI_CTL_1194_AXI12_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1194, DENALI_CTL_1194_AXI12_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1195 [31:0] Offset: 0x12ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1195, DENALI_CTL_1195_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1195, DENALI_CTL_1195_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1196 [31:0] Offset: 0x12b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1196, DENALI_CTL_1196_AXI12_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1196, DENALI_CTL_1196_AXI12_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1197 [31:0] Offset: 0x12b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1197, DENALI_CTL_1197_AXI12_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1197, DENALI_CTL_1197_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1198 [31:0] Offset: 0x12b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1198, DENALI_CTL_1198_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1198, DENALI_CTL_1198_AXI13_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1199 [31:0] Offset: 0x12bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1199, DENALI_CTL_1199_AXI13_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1199, DENALI_CTL_1199_AXI13_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1200 [31:0] Offset: 0x12c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1200, DENALI_CTL_1200_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1200, DENALI_CTL_1200_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1201 [31:0] Offset: 0x12c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1201, DENALI_CTL_1201_AXI13_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1201, DENALI_CTL_1201_AXI13_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1202 [31:0] Offset: 0x12c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1202, DENALI_CTL_1202_AXI13_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1202, DENALI_CTL_1202_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1203 [31:0] Offset: 0x12cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1203, DENALI_CTL_1203_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1203, DENALI_CTL_1203_AXI13_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1204 [31:0] Offset: 0x12d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1204, DENALI_CTL_1204_AXI13_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1204, DENALI_CTL_1204_AXI13_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1205 [31:0] Offset: 0x12d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1205, DENALI_CTL_1205_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1205, DENALI_CTL_1205_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1206 [31:0] Offset: 0x12d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1206, DENALI_CTL_1206_AXI13_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1206, DENALI_CTL_1206_AXI13_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1207 [31:0] Offset: 0x12dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1207, DENALI_CTL_1207_AXI13_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1207, DENALI_CTL_1207_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1208 [31:0] Offset: 0x12e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1208, DENALI_CTL_1208_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1208, DENALI_CTL_1208_AXI13_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1209 [31:0] Offset: 0x12e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1209, DENALI_CTL_1209_AXI13_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1209, DENALI_CTL_1209_AXI13_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1210 [31:0] Offset: 0x12e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1210, DENALI_CTL_1210_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1210, DENALI_CTL_1210_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1211 [31:0] Offset: 0x12ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1211, DENALI_CTL_1211_AXI13_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1211, DENALI_CTL_1211_AXI13_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1212 [31:0] Offset: 0x12f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1212, DENALI_CTL_1212_AXI13_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1212, DENALI_CTL_1212_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1213 [31:0] Offset: 0x12f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1213, DENALI_CTL_1213_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1213, DENALI_CTL_1213_AXI13_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1214 [31:0] Offset: 0x12f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1214, DENALI_CTL_1214_AXI13_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1214, DENALI_CTL_1214_AXI13_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1215 [31:0] Offset: 0x12fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1215, DENALI_CTL_1215_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1215, DENALI_CTL_1215_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1216 [31:0] Offset: 0x1300
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1216, DENALI_CTL_1216_AXI13_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1216, DENALI_CTL_1216_AXI13_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1217 [31:0] Offset: 0x1304
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1217, DENALI_CTL_1217_AXI13_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1217, DENALI_CTL_1217_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1218 [31:0] Offset: 0x1308
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1218, DENALI_CTL_1218_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1218, DENALI_CTL_1218_AXI13_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1219 [31:0] Offset: 0x130c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1219, DENALI_CTL_1219_AXI13_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1219, DENALI_CTL_1219_AXI13_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1220 [31:0] Offset: 0x1310
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1220, DENALI_CTL_1220_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1220, DENALI_CTL_1220_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1221 [31:0] Offset: 0x1314
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1221, DENALI_CTL_1221_AXI13_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1221, DENALI_CTL_1221_AXI13_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1222 [31:0] Offset: 0x1318
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1222, DENALI_CTL_1222_AXI13_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1222, DENALI_CTL_1222_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1223 [31:0] Offset: 0x131c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1223, DENALI_CTL_1223_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1223, DENALI_CTL_1223_AXI13_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1224 [31:0] Offset: 0x1320
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1224, DENALI_CTL_1224_AXI13_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1224, DENALI_CTL_1224_AXI13_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1225 [31:0] Offset: 0x1324
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1225, DENALI_CTL_1225_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1225, DENALI_CTL_1225_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1226 [31:0] Offset: 0x1328
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1226, DENALI_CTL_1226_AXI13_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1226, DENALI_CTL_1226_AXI13_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1227 [31:0] Offset: 0x132c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1227, DENALI_CTL_1227_AXI13_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1227, DENALI_CTL_1227_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1228 [31:0] Offset: 0x1330
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1228, DENALI_CTL_1228_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1228, DENALI_CTL_1228_AXI13_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1229 [31:0] Offset: 0x1334
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1229, DENALI_CTL_1229_AXI13_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1229, DENALI_CTL_1229_AXI13_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1230 [31:0] Offset: 0x1338
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1230, DENALI_CTL_1230_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1230, DENALI_CTL_1230_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1231 [31:0] Offset: 0x133c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1231, DENALI_CTL_1231_AXI13_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1231, DENALI_CTL_1231_AXI13_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1232 [31:0] Offset: 0x1340
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1232, DENALI_CTL_1232_AXI13_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1232, DENALI_CTL_1232_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1233 [31:0] Offset: 0x1344
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1233, DENALI_CTL_1233_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1233, DENALI_CTL_1233_AXI13_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1234 [31:0] Offset: 0x1348
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1234, DENALI_CTL_1234_AXI13_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1234, DENALI_CTL_1234_AXI13_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1235 [31:0] Offset: 0x134c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1235, DENALI_CTL_1235_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1235, DENALI_CTL_1235_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1236 [31:0] Offset: 0x1350
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1236, DENALI_CTL_1236_AXI13_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1236, DENALI_CTL_1236_AXI13_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1237 [31:0] Offset: 0x1354
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1237, DENALI_CTL_1237_AXI13_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1237, DENALI_CTL_1237_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1238 [31:0] Offset: 0x1358
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1238, DENALI_CTL_1238_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1238, DENALI_CTL_1238_AXI14_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1239 [31:0] Offset: 0x135c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1239, DENALI_CTL_1239_AXI14_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1239, DENALI_CTL_1239_AXI14_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1240 [31:0] Offset: 0x1360
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1240, DENALI_CTL_1240_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1240, DENALI_CTL_1240_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1241 [31:0] Offset: 0x1364
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1241, DENALI_CTL_1241_AXI14_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1241, DENALI_CTL_1241_AXI14_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1242 [31:0] Offset: 0x1368
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1242, DENALI_CTL_1242_AXI14_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1242, DENALI_CTL_1242_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1243 [31:0] Offset: 0x136c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1243, DENALI_CTL_1243_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1243, DENALI_CTL_1243_AXI14_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1244 [31:0] Offset: 0x1370
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1244, DENALI_CTL_1244_AXI14_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1244, DENALI_CTL_1244_AXI14_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1245 [31:0] Offset: 0x1374
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1245, DENALI_CTL_1245_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1245, DENALI_CTL_1245_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1246 [31:0] Offset: 0x1378
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1246, DENALI_CTL_1246_AXI14_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1246, DENALI_CTL_1246_AXI14_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1247 [31:0] Offset: 0x137c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1247, DENALI_CTL_1247_AXI14_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1247, DENALI_CTL_1247_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1248 [31:0] Offset: 0x1380
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1248, DENALI_CTL_1248_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1248, DENALI_CTL_1248_AXI14_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1249 [31:0] Offset: 0x1384
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1249, DENALI_CTL_1249_AXI14_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1249, DENALI_CTL_1249_AXI14_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1250 [31:0] Offset: 0x1388
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1250, DENALI_CTL_1250_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1250, DENALI_CTL_1250_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1251 [31:0] Offset: 0x138c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1251, DENALI_CTL_1251_AXI14_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1251, DENALI_CTL_1251_AXI14_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1252 [31:0] Offset: 0x1390
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1252, DENALI_CTL_1252_AXI14_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1252, DENALI_CTL_1252_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1253 [31:0] Offset: 0x1394
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1253, DENALI_CTL_1253_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1253, DENALI_CTL_1253_AXI14_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1254 [31:0] Offset: 0x1398
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1254, DENALI_CTL_1254_AXI14_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1254, DENALI_CTL_1254_AXI14_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1255 [31:0] Offset: 0x139c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1255, DENALI_CTL_1255_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1255, DENALI_CTL_1255_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1256 [31:0] Offset: 0x13a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1256, DENALI_CTL_1256_AXI14_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1256, DENALI_CTL_1256_AXI14_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1257 [31:0] Offset: 0x13a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1257, DENALI_CTL_1257_AXI14_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1257, DENALI_CTL_1257_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1258 [31:0] Offset: 0x13a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1258, DENALI_CTL_1258_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1258, DENALI_CTL_1258_AXI14_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1259 [31:0] Offset: 0x13ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1259, DENALI_CTL_1259_AXI14_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1259, DENALI_CTL_1259_AXI14_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1260 [31:0] Offset: 0x13b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1260, DENALI_CTL_1260_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1260, DENALI_CTL_1260_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1261 [31:0] Offset: 0x13b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1261, DENALI_CTL_1261_AXI14_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1261, DENALI_CTL_1261_AXI14_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1262 [31:0] Offset: 0x13b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1262, DENALI_CTL_1262_AXI14_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1262, DENALI_CTL_1262_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1263 [31:0] Offset: 0x13bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1263, DENALI_CTL_1263_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1263, DENALI_CTL_1263_AXI14_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1264 [31:0] Offset: 0x13c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1264, DENALI_CTL_1264_AXI14_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1264, DENALI_CTL_1264_AXI14_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1265 [31:0] Offset: 0x13c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1265, DENALI_CTL_1265_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1265, DENALI_CTL_1265_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1266 [31:0] Offset: 0x13c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1266, DENALI_CTL_1266_AXI14_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1266, DENALI_CTL_1266_AXI14_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1267 [31:0] Offset: 0x13cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1267, DENALI_CTL_1267_AXI14_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1267, DENALI_CTL_1267_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1268 [31:0] Offset: 0x13d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1268, DENALI_CTL_1268_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1268, DENALI_CTL_1268_AXI14_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1269 [31:0] Offset: 0x13d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1269, DENALI_CTL_1269_AXI14_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1269, DENALI_CTL_1269_AXI14_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1270 [31:0] Offset: 0x13d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1270, DENALI_CTL_1270_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1270, DENALI_CTL_1270_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1271 [31:0] Offset: 0x13dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1271, DENALI_CTL_1271_AXI14_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1271, DENALI_CTL_1271_AXI14_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1272 [31:0] Offset: 0x13e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1272, DENALI_CTL_1272_AXI14_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1272, DENALI_CTL_1272_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1273 [31:0] Offset: 0x13e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1273, DENALI_CTL_1273_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1273, DENALI_CTL_1273_AXI14_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1274 [31:0] Offset: 0x13e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1274, DENALI_CTL_1274_AXI14_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1274, DENALI_CTL_1274_AXI14_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1275 [31:0] Offset: 0x13ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1275, DENALI_CTL_1275_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1275, DENALI_CTL_1275_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1276 [31:0] Offset: 0x13f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1276, DENALI_CTL_1276_AXI14_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1276, DENALI_CTL_1276_AXI14_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1277 [31:0] Offset: 0x13f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1277, DENALI_CTL_1277_AXI14_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1277, DENALI_CTL_1277_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1278 [31:0] Offset: 0x13f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1278, DENALI_CTL_1278_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
#endif // AXI Port settings


	// DENALI_CTL_1290 [31:0] Offset: 0x1428
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Minimum cycles required for DLL reset signal dll_rst_n to be held. If this signal is not being used by the PHY, this parameter may be ignored.
	//    SET_REG_FIELD( DENALI_CTL_1290, DENALI_CTL_1290_DLL_RST_DELAY, 0x0 );

	// DENALI_CTL_1291 [31:0] Offset: 0x142c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted. If this signal is not being used by the PHY, this parameter may be ignored.
	//    SET_REG_FIELD( DENALI_CTL_1291, DENALI_CTL_1291_DLL_RST_ADJ_DLY, 0x0 );
	// Type: RW_D ; Reset: 0x6 ; Desc: Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion.
	SET_REG_FIELD( DENALI_CTL_1291, DENALI_CTL_1291_TDFI_PHY_RDLAT, 0x14 );  /* UPDATED */

	// DENALI_CTL_1292 [31:0] Offset: 0x1430
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set value for the dfi_dram_clk_disable signal. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable.
	//    SET_REG_FIELD( DENALI_CTL_1292, DENALI_CTL_1292_DRAM_CLK_DISABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tCTRLUPD_MIN timing parameter (in DFI clocks), the minimum cycles that dfi_ctrlupd_req must be asserted.
	   SET_REG_FIELD( DENALI_CTL_1292, DENALI_CTL_1292_TDFI_CTRLUPD_MIN, 0x37 );  /* UPDATED, ver 0.1.1: 0x15 */

	// DENALI_CTL_1293 [31:0] Offset: 0x1434
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the UPDATE_ERROR_STATUS parameter.
	   SET_REG_FIELD( DENALI_CTL_1293, DENALI_CTL_1293_TDFI_CTRLUPD_MAX, 0x802 );  /* UPDATED, ver 0.1.1: 0x802 */

	// DENALI_CTL_1294 [31:0] Offset: 0x1438
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1294, 2000 );  /* UPDATED */

	// DENALI_CTL_1295 [31:0] Offset: 0x143c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (2) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1295, 50 );  /* UPDATED */

	// DENALI_CTL_1296 [31:0] Offset: 0x1440
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (3) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1296, 0x200 );  /* UPDATED */

	// DENALI_CTL_1297 [31:0] Offset: 0x1444
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit (4) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1297, 0x200 );  /* UPDATED */

	// DENALI_CTL_1298 [31:0] Offset: 0x1448
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (5) set in the UPDATE_ERROR_STATUS parameter.
	   SET_REG_FIELD( DENALI_CTL_1298, DENALI_CTL_1298_TDFI_PHYUPD_RESP, 0x30c0 );  /* UPDATED, 15ms */

	// DENALI_CTL_1299 [31:0] Offset: 0x144c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit (6) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1299, 0x1e780 );  /* UPDATED */

	// DENALI_CTL_1300 [31:0] Offset: 0x1450
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Adjustment value for PHY read timing.
	   SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_RDLAT_ADJ, ddr_setup->read_latency_adjust * 2  );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Adjustment value for PHY write timing.
	   SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_WRLAT_ADJ, ddr_setup->write_latency_adjust * 2  );  /* UPDATED */
	// Type: RW_D ; Reset: 0x2 ; Desc: Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command.
	   SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_TDFI_CTRL_DELAY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tDRAM_CLK_DISABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clock_disable assertion and the memory clock disable.
	//    SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_TDFI_DRAM_CLK_DISABLE, 0x0 );

	// DENALI_CTL_1301 [31:0] Offset: 0x1454
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tDRAM_CLK_ENABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clk_disable de-assertion and the memory clock enable.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_DRAM_CLK_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x1 ; Desc: Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_PHY_WRDATA, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_RDCSLAT, ddr_setup->cas_latency );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_WRCSLAT, ddr_setup->cas_write_latency );  /* UPDATED */

	// DENALI_CTL_1302 [31:0] Offset: 0x1458
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPARIN_LAT timing parameter (in DFI PHY clocks), the maximum cycles between a DFI command and a dfi_parity_in signal assertion.
	//    SET_REG_FIELD( DENALI_CTL_1302, DENALI_CTL_1302_TDFI_PARIN_LAT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the tWRDATA_DELAY timing parameter (in DFI PHY clocks), the maximum cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus.
	   SET_REG_FIELD( DENALI_CTL_1302, DENALI_CTL_1302_TDFI_WRDATA_DELAY, 0xc );  /* UPDATED */




	//   REG_WRITE(DENALI_CTL_1303, )

	// DENALI_CTL_1304 [31:0] Offset: 0x1460
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_USERIF parameter.
	//    SET_REG_FIELD( DENALI_CTL_1304, DENALI_CTL_1304_INT_ACK_USERIF, 0x0 );

	// DENALI_CTL_1305 [31:0] Offset: 0x1464
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_USERIF parameter
	//    SET_REG_FIELD( DENALI_CTL_1305, DENALI_CTL_1305_INT_MASK_USERIF, 0x0 );

#ifdef MC_AXI_PRIORITY_REL_PORT
	mc_setup_AXI_relative_priority();

#else
	// DENALI_CTL_1306 [31:0] Offset: 0x1468
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Free-running or limited WRR latency counters. Set to 1 for free-running.
	//    SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Per-port pair shared arbitration for WRR. Bit (0) controls ports 0 and 1, bit (1) controls ports 2 and 3, etc. Set each bit to 1 to link.
	//    SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_AXI0_PRIORITY0_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */

	// DENALI_CTL_1307 [31:0] Offset: 0x146c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY1_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY2_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY3_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY4_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */

	// DENALI_CTL_1308 [31:0] Offset: 0x1470
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY5_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY6_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY7_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 0.
	//    SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1309 [31:0] Offset: 0x1474
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 0.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI0_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI1_PRIORITY0_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI1_PRIORITY1_RELATIVE_PRIORITY, 0xa );  /* UPDATED */

	// DENALI_CTL_1310 [31:0] Offset: 0x1478
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY2_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY3_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY4_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY5_RELATIVE_PRIORITY, 0xa );  /* UPDATED */

	// DENALI_CTL_1311 [31:0] Offset: 0x147c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PRIORITY6_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PRIORITY7_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 1.
	//    SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1312 [31:0] Offset: 0x1480
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 1.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI1_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI2_PRIORITY0_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI2_PRIORITY1_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */

	// DENALI_CTL_1313 [31:0] Offset: 0x1484
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY2_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY3_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY4_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY5_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */

	// DENALI_CTL_1314 [31:0] Offset: 0x1488
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PRIORITY6_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PRIORITY7_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 2.
	//    SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1315 [31:0] Offset: 0x148c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 2.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI2_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI3_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI3_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1316 [31:0] Offset: 0x1490
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1317 [31:0] Offset: 0x1494
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 3.
	//    SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1318 [31:0] Offset: 0x1498
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 3.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI3_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1319 [31:0] Offset: 0x149c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1320 [31:0] Offset: 0x14a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 4.
	//    SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1321 [31:0] Offset: 0x14a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 4.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI4_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1322 [31:0] Offset: 0x14a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1323 [31:0] Offset: 0x14ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 5.
	//    SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1324 [31:0] Offset: 0x14b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 5.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI5_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1325 [31:0] Offset: 0x14b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1326 [31:0] Offset: 0x14b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 6.
	//    SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1327 [31:0] Offset: 0x14bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 6.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI6_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1328 [31:0] Offset: 0x14c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1329 [31:0] Offset: 0x14c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 7.
	//    SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1330 [31:0] Offset: 0x14c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 7.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI7_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1331 [31:0] Offset: 0x14cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1332 [31:0] Offset: 0x14d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 8.
	//    SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1333 [31:0] Offset: 0x14d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 8.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI8_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY0_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY1_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */

	// DENALI_CTL_1334 [31:0] Offset: 0x14d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY2_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY3_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY4_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY5_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */

	// DENALI_CTL_1335 [31:0] Offset: 0x14dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PRIORITY6_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PRIORITY7_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 9.
	//    SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1336 [31:0] Offset: 0x14e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 9.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI9_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI10_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI10_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1337 [31:0] Offset: 0x14e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1338 [31:0] Offset: 0x14e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 10.
	//    SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1339 [31:0] Offset: 0x14ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 10.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI10_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI11_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI11_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1340 [31:0] Offset: 0x14f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1341 [31:0] Offset: 0x14f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 11.
	//    SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1342 [31:0] Offset: 0x14f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 11.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI11_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI12_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI12_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1343 [31:0] Offset: 0x14fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1344 [31:0] Offset: 0x1500
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 12.
	//    SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1345 [31:0] Offset: 0x1504
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 12.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI12_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1346 [31:0] Offset: 0x1508
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1347 [31:0] Offset: 0x150c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 13.
	//    SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1348 [31:0] Offset: 0x1510
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 13.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI13_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1349 [31:0] Offset: 0x1514
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1350 [31:0] Offset: 0x1518
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 14.
	//    SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1351 [31:0] Offset: 0x151c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 14.
	   SET_REG_FIELD( DENALI_CTL_1351, DENALI_CTL_1351_AXI14_PRIORITY_RELAX, 0x64 );  /* UPDATED */
#endif //MC_AXI_PRIORITY_REL_PORT
	   return;

}
#endif



/*---------------------------------------------------------------------------------------------------------*/
/* Function:        mc_init_2133                                                                           */
/*                                                                                                         */
/* Parameters:                                                                                             */
/*                  ddr_setup -                                                                            */
/*                                                                                                         */
/* Returns:         none                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*                  This routine performs...                                                               */
/*---------------------------------------------------------------------------------------------------------*/
static void mc_init_2133 (DDR_Setup *ddr_setup)
{
	UINT32 temp_var = 0;

	//**************************************************************************
	// Only fields that need to be change from the reset value were UPDATED!
	//**************************************************************************

	// DENALI_CTL_0 [31:0] Offset: 0x0000
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Initiate command processing in the controller. Set to 1 to initiate.
	//    SET_REG_FIELD( DENALI_CTL_0, DENALI_CTL_0_START, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the class of DRAM memory which is connected to the controller.
	   SET_REG_FIELD( DENALI_CTL_0, DENALI_CTL_0_DRAM_CLASS, 0xa );  /* UPDATED */

	// DENALI_CTL_25 [31:0] Offset: 0x0064
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TINIT value in cycles.
	   SET_REG_FIELD( DENALI_CTL_25, DENALI_CTL_25_TINIT, 0xb6888 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable PHY independent training mode commands during initialization. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_25, DENALI_CTL_25_PHY_INDEP_TRAIN_MODE, 0x0 );

	// DENALI_CTL_26 [31:0] Offset: 0x0068
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the minimum time after a self-refresh exit command on the DFI bus that the Controller will wait for the PHY to assert the dfi_phymstr_req signal, before completing other commands. Used when the low power control logic is expected to pass control to the PHY for training when exiting SREF.
	   SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_TSREF2PHYMSTR, 0x32 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable PHY independent initailization mode commands during initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_PHY_INDEP_INIT_MODE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI bus frequency.
	//    SET_REG_FIELD( DENALI_CTL_26, DENALI_CTL_26_DFIBUS_FREQ, 0x0 );

	// DENALI_CTL_27 [31:0] Offset: 0x006c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Duration of memory reset during power-on initialization.
	   REG_WRITE( DENALI_CTL_27, 0x35000 );  /* UPDATED */

	// DENALI_CTL_28 [31:0] Offset: 0x0070
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles after reset before CKE will be active.
	   REG_WRITE( DENALI_CTL_28, 0x8f3ab );  /* UPDATED */

	// DENALI_CTL_29 [31:0] Offset: 0x0074
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TDLL value in cycles.
	   SET_REG_FIELD( DENALI_CTL_29, DENALI_CTL_29_TDLL, 0x302 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Sets latency from read command send to data receive from/to controller. Bit (0) is half-cycle increment and the upper bits define memory CAS latency for the controller.
	   SET_REG_FIELD( DENALI_CTL_29, DENALI_CTL_29_CASLAT_LIN, (ddr_setup->cas_latency << 1)  );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM WRLAT value in cycles.
	   SET_REG_FIELD( DENALI_CTL_29, DENALI_CTL_29_WRLAT, ddr_setup->cas_write_latency  );  /* UPDATED */

	// DENALI_CTL_30 [31:0] Offset: 0x0078
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM additive latency value in cycles.
	//    SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_ADDITIVE_LAT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: DRAM CA parity latency value in cycles.
	   SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_CA_PARITY_LAT, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TMOD value when CA parity is enabled in cycles.
	   SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_TMOD_PAR, 0x1c );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TMRD value when CA parity is enabled in cycles.
	   SET_REG_FIELD( DENALI_CTL_30, DENALI_CTL_30_TMRD_PAR, 0x1c );  /* UPDATED */

	// DENALI_CTL_31 [31:0] Offset: 0x007c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM burst interrupt interval value in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TBST_INT_INTERVAL, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM CAS-to-CAS value in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TCCD, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM CAS-to-CAS value within the same bank group in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TCCD_L, ddr_setup->phy_tCCD_L );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRRD value in cycles.
	   SET_REG_FIELD( DENALI_CTL_31, DENALI_CTL_31_TRRD, 0x6 );  /* UPDATED */

	// DENALI_CTL_32 [31:0] Offset: 0x0080
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRRD_L value in cycles.
	   SET_REG_FIELD( DENALI_CTL_32, DENALI_CTL_32_TRRD_L, 0x6 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRC value in cycles.
	   SET_REG_FIELD( DENALI_CTL_32, DENALI_CTL_32_TRC, 0x34 );  /* UPDATED */

	// DENALI_CTL_33 [31:0] Offset: 0x0084
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRAS_MIN value in cycles.
	   SET_REG_FIELD( DENALI_CTL_33, DENALI_CTL_33_TRAS_MIN, 0x24 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TWTR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_33, DENALI_CTL_33_TWTR, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TWTR_L value in cycles.
	   SET_REG_FIELD( DENALI_CTL_33, DENALI_CTL_33_TWTR_L, 0x8 );  /* UPDATED */

	// DENALI_CTL_34 [31:0] Offset: 0x0088
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRP value in cycles.
	   SET_REG_FIELD( DENALI_CTL_34, DENALI_CTL_34_TRP, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TFAW value in cycles.
	   SET_REG_FIELD( DENALI_CTL_34, DENALI_CTL_34_TFAW, 0x20 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRTP value in cycles.
	   SET_REG_FIELD( DENALI_CTL_34, DENALI_CTL_34_TRTP, 0x8 );  /* UPDATED */

	// DENALI_CTL_35 [31:0] Offset: 0x008c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRTP for auto-precharge value in cycles.
	   SET_REG_FIELD( DENALI_CTL_35, DENALI_CTL_35_TRTP_AP, 0x6 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TMRD value in cycles.
	   SET_REG_FIELD( DENALI_CTL_35, DENALI_CTL_35_TMRD, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles after MRS command and before any other command.
	   SET_REG_FIELD( DENALI_CTL_35, DENALI_CTL_35_TMOD, 0x18 );  /* UPDATED */

	// DENALI_CTL_36 [31:0] Offset: 0x0090
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRAS_MAX value in cycles.
	   SET_REG_FIELD( DENALI_CTL_36, DENALI_CTL_36_TRAS_MAX, 0x11bd4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Minimum CKE pulse width.
	   SET_REG_FIELD( DENALI_CTL_36, DENALI_CTL_36_TCKE, 0x6 );  /* UPDATED */

	// DENALI_CTL_37 [31:0] Offset: 0x0094
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Minimum CKE low pulse width during a self-refresh.
	   SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_TCKESR, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_MC_RESERVED0, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_MC_RESERVED1, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Allow controller to interrupt a write burst to the DRAMs with a read command. Set to 1 to allow interruption.
	//    SET_REG_FIELD( DENALI_CTL_37, DENALI_CTL_37_WRITEINTERP, 0x0 );

	// DENALI_CTL_38 [31:0] Offset: 0x0098
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRCD value in cycles.
	   SET_REG_FIELD( DENALI_CTL_38, DENALI_CTL_38_TRCD, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TWR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_38, DENALI_CTL_38_TWR, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the number of cycles of delay after a MRW command that changes VREF value to the next command.
	   SET_REG_FIELD( DENALI_CTL_38, DENALI_CTL_38_TVREF, 0xa0 );  /* UPDATED */

	// DENALI_CTL_39 [31:0] Offset: 0x009c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles after a per-DRAM addressable MRW command data is complete to the next command.
	   SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_TMRD_PDA, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable auto pre-charge mode of controller. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_AP, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: IF the DRAM supports it, this allows the controller to issue commands to other banks while a bank is in auto pre-charge. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_CONCURRENTAP, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: IF the DRAM supports it, this allows the controller to execute auto pre-charge commands before the TRAS_MIN parameter expires. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_39, DENALI_CTL_39_TRAS_LOCKOUT, 0x0 );

	// DENALI_CTL_40 [31:0] Offset: 0x00a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TDAL value in cycles.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_TDAL, 0x20 );  /* UPDATED */
	// Type: RW_D ; Reset: 0x2 ; Desc: Encoded burst length sent to DRAMs during initialization. Program to 1 for BL2, program to 2 for BL4, or program to 3 for BL8. All other settings are reserved.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_BSTLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRP all bank value in cycles.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_TRP_AB, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable registered DIMM operation of the controller. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_40, DENALI_CTL_40_REG_DIMM_ENABLE, 0x0 );  /* UPDATED */

	// DENALI_CTL_41 [31:0] Offset: 0x00a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables optimized RMODW logic in the controller. A value of 1 enables optimized RMODW operation. All RMODW operations are still supported in a non-optimal manner when the value is 0.
	   SET_REG_FIELD( DENALI_CTL_41, DENALI_CTL_41_OPTIMAL_RMODW_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_41, DENALI_CTL_41_MC_RESERVED2, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Indicates that the external DRAM does not support DM masking. Set to 1 for no DM masking at the DRAM.
	//    SET_REG_FIELD( DENALI_CTL_41, DENALI_CTL_41_NO_MEMORY_DM, 0x0 );

	// DENALI_CTL_42 [31:0] Offset: 0x00a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Selects bit to corrupt on the CA bus for CA parity error injection.
	//    SET_REG_FIELD( DENALI_CTL_42, DENALI_CTL_42_CA_PARITY_ERROR_INJECT, 0x0 );

	// DENALI_CTL_43 [31:0] Offset: 0x00ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Initiate auto-refresh at the end of the current burst boundary. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_43, DENALI_CTL_43_AREFRESH, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Issue auto-refresh commands to the DRAMs at the interval defined in the TREF parameter. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_43, DENALI_CTL_43_TREF_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_44 [31:0] Offset: 0x00b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_MC_RESERVED3, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the number of entries of the command queue that the refresh logic will consider for sending a refresh command. A non-zero value limits the decode to a subset of the full command pipeline.
	   SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_CS_COMPARISON_FOR_REFRESH_DEPTH, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TRFC value in cycles.
	   //SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_TRFC, 0x175 );  /* UPDATED */
	   SET_REG_FIELD( DENALI_CTL_44, DENALI_CTL_44_TRFC, 0x260 );  /* UPDATED, default for 2GB DRAM */

	// DENALI_CTL_45 [31:0] Offset: 0x00b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TREF value in cycles.
	   SET_REG_FIELD( DENALI_CTL_45, DENALI_CTL_45_TREF, 0x1FFE );  /* UPDATED */

	// DENALI_CTL_46 [31:0] Offset: 0x00b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TPDEX value in cycles.
	   SET_REG_FIELD( DENALI_CTL_46, DENALI_CTL_46_TPDEX, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXPDLL value in cycles.
	   SET_REG_FIELD( DENALI_CTL_46, DENALI_CTL_46_TXPDLL, 0x7 );  /* UPDATED */

	// DENALI_CTL_47 [31:0] Offset: 0x00bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXSR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_47, DENALI_CTL_47_TXSR, 0x320 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXSNR value in cycles.
	   SET_REG_FIELD( DENALI_CTL_47, DENALI_CTL_47_TXSNR, 0x180 );  /* UPDATED */

	// DENALI_CTL_48 [31:0] Offset: 0x00c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DRAM TXPR value in cycles.This parameter defines reset exit time from CKE HIGH to a valid command
	   SET_REG_FIELD( DENALI_CTL_48, DENALI_CTL_48_TXPR, 0x180 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Allow powerup via self-refresh instead of full memory initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_48, DENALI_CTL_48_PWRUP_SREFRESH_EXIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_48, DENALI_CTL_48_MC_RESERVED4, 0x0 );

	// DENALI_CTL_49 [31:0] Offset: 0x00c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allow user to interrupt memory initialization to enter self-refresh mode. Set to 1 to allow interruption.
	   SET_REG_FIELD( DENALI_CTL_49, DENALI_CTL_49_ENABLE_QUICK_SREFRESH, 0x0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Additional cycles to delay CKE for status reporting.
	//    SET_REG_FIELD( DENALI_CTL_49, DENALI_CTL_49_CKE_DELAY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_49, DENALI_CTL_49_MC_RESERVED5, 0x1 );  /* UPDATED */

	// DENALI_CTL_50 [31:0] Offset: 0x00c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED6, 0x21 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED7, 0x40 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED8, 0x10 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_50, DENALI_CTL_50_MC_RESERVED9, 0x80 );  /* UPDATED */

	// DENALI_CTL_51 [31:0] Offset: 0x00cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update number of long counts until the normal priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_51, DENALI_CTL_51_UPD_CTRLUPD_NORM_THRESHOLD, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update number of long counts until the high priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_51, DENALI_CTL_51_UPD_CTRLUPD_HIGH_THRESHOLD, 0x4 );  /* UPDATED */

	// DENALI_CTL_52 [31:0] Offset: 0x00d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update number of long counts until the timeout is asserted.
	   SET_REG_FIELD( DENALI_CTL_52, DENALI_CTL_52_UPD_CTRLUPD_TIMEOUT, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DFI control update SW promotion number of long counts until the high priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_52, DENALI_CTL_52_UPD_CTRLUPD_SW_PROMOTE_THRESHOLD, 0x4 );  /* UPDATED */

	// DENALI_CTL_53 [31:0] Offset: 0x00d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI PHY update DFI promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_53, DENALI_CTL_53_UPD_PHYUPD_DFI_PROMOTE_THRESHOLD, 0x0 );

	// DENALI_CTL_54 [31:0] Offset: 0x00d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the PHYMSTR_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_54, 0x7d0 );  /* UPDATED */

	// DENALI_CTL_55 [31:0] Offset: 0x00dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) to be set to 1 in the PHYMSTR_ERROR_STATUS parameter.
	   SET_REG_FIELD( DENALI_CTL_55, DENALI_CTL_55_TDFI_PHYMSTR_RESP, 0x7d0 );  /* UPDATED */

	// DENALI_CTL_56 [31:0] Offset: 0x00e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: DFI PHY master request promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_56, DENALI_CTL_56_PHYMSTR_DFI_PROMOTE_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Disables refreshes during the PHY master interface sequence. Set to 1 to disable. Refreshes during reset are only supported for DFI 4.0 and this parameter may be set or cleared for DFI 4.0. For all other DFI versions, this parameter must be set to 1.
	//    SET_REG_FIELD( DENALI_CTL_56, DENALI_CTL_56_PHYMSTR_NO_AREF, 0x0 );

	// DENALI_CTL_57 [31:0] Offset: 0x00e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the version of the DFI 4.0 specification supported. Clear to 0 for DFI 4.0 version 2 PHY Master Interface, or set to 1 for DFI 4.0 version 1 PHY Master Interface. Default is cleared to 0 for version 2.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PHYMSTR_DFI_VERSION_4P0V1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines how the PHY will use the PHY Master Interface for training. Clear to 0 to perform training without the PHY Master Interface, or set to 1 to use the PHY Master Interface to gain control over the DFI bus after the dfi_init_complete signal assertion for the initial training. Default is cleared to 0.
	SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PHYMSTR_TRAIN_AFTER_INIT_COMPLETE, 0x1 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables the post-package repair feature. Set to 1 to enable. This parameter may only be programmed before initialization begins.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PPR_CONTROL, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Specifies the type of PPR command. Program to 1 for pre-charge all, program to 2 for MRW, program to 3 for activate, or program to 5 for write. All other values are reserved.
	//    SET_REG_FIELD( DENALI_CTL_57, DENALI_CTL_57_PPR_COMMAND, 0x0 );

	// DENALI_CTL_58 [31:0] Offset: 0x00e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the mode register to be used. Clear to 0 for MRW0 or program to 4 for MRW4. All other values are reserved.
	//    SET_REG_FIELD( DENALI_CTL_58, DENALI_CTL_58_PPR_COMMAND_MRW_REGNUM, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the data for the mode register write.
	//    SET_REG_FIELD( DENALI_CTL_58, DENALI_CTL_58_PPR_COMMAND_MRW_DATA, 0x0 );

	// DENALI_CTL_59 [31:0] Offset: 0x00ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the encoded row address to be repaired.
	//    SET_REG_FIELD( DENALI_CTL_59, DENALI_CTL_59_PPR_ROW_ADDRESS, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the bank for the row to be repaired.
	//    SET_REG_FIELD( DENALI_CTL_59, DENALI_CTL_59_PPR_BANK_ADDRESS, 0x0 );

	// DENALI_CTL_60 [31:0] Offset: 0x00f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the chip select for the row to be repaired.
	//    SET_REG_FIELD( DENALI_CTL_60, DENALI_CTL_60_PPR_CS_ADDRESS, 0x0 );

	// DENALI_CTL_61 [31:0] Offset: 0x00f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories.
	//    SET_REG_FIELD( DENALI_CTL_61, DENALI_CTL_61_PPR_DATA_0, 0x0 );

	// DENALI_CTL_62 [31:0] Offset: 0x00f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories.
	//    SET_REG_FIELD( DENALI_CTL_62, DENALI_CTL_62_PPR_DATA_1, 0x0 );

	// DENALI_CTL_63 [31:0] Offset: 0x00fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable refreshes while in low power mode. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable.
	//    SET_REG_FIELD( DENALI_CTL_63, DENALI_CTL_63_LOWPOWER_REFRESH_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock hold delay on self-refresh entry.
	   SET_REG_FIELD( DENALI_CTL_63, DENALI_CTL_63_CKSRE, 0xb );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock stable delay on self-refresh exit.
	   SET_REG_FIELD( DENALI_CTL_63, DENALI_CTL_63_CKSRX, 0xb );  /* UPDATED */

	// DENALI_CTL_64 [31:0] Offset: 0x0100
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Low power software command request interface. Bit (0) controls exit, bit (1) controls entry, bits (4:2) define the low power state, bit (5) controls memory clock gating, bit (6) controls controller clock gating, and bit (7) controls lock.
	//    SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LP_CMD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when Controller is idle.
	//    SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LPI_IDLE_WAKEUP, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh short state (with or without memory clock gating).
	   SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LPI_SR_SHORT_WAKEUP, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long state (with or without memory clock gating).
	   SET_REG_FIELD( DENALI_CTL_64, DENALI_CTL_64_LPI_SR_LONG_WAKEUP, 0x9 );  /* UPDATED */

	// DENALI_CTL_65 [31:0] Offset: 0x0104
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self-refresh long with memory and controller clock gating state.
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_SR_LONG_MCCLK_GATE_WAKEUP, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in any of the power-down states (with or without memory clock gating).
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_PD_WAKEUP, 0xF );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires.
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_TIMER_WAKEUP, 0xe );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables the various low power state wakeup parameters for LPI request uses. Bit (0) enables controller idle wakeup, bit (1) enables power-down wakeup, bit (2) enables either self-refresh short or self-refresh long with or without mem clk gating, bit (3) enables self-refresh long with mem and ctlr clk gating, bit (4) enables the LPI timer expiry wakeup, and bit (5) is reserved. Set each bit to 1 to enable the respective LP_WAKEUP value for the LPI request.
	   SET_REG_FIELD( DENALI_CTL_65, DENALI_CTL_65_LPI_WAKEUP_EN, 0x2F );  /* UPDATED */

	// DENALI_CTL_66 [31:0] Offset: 0x0108
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables the dfi_lpi_ctrl_req signal for the LPI. This signal is only relevant for DFI versions 3.1 and beyond. Set to 1 to enable or clear to 0 to disable.
	   SET_REG_FIELD( DENALI_CTL_66, DENALI_CTL_66_LPI_CTRL_REQ_EN, 0x0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the LPI timer count, the number of clock cycles of idle time before transitioning the dfi_lp_wakeup signal to the LPI_TIMER_WAKEUP value.
	   SET_REG_FIELD( DENALI_CTL_66, DENALI_CTL_66_LPI_TIMER_COUNT, 0x3 );  /* UPDATED */

	// DENALI_CTL_67 [31:0] Offset: 0x010c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the LPI timeout time, the maximum cycles between a dfi_lp_req de-assertion and a dfi_lp_ack de-assertion. If this value is exceeded, an interrupt will occur.
	   SET_REG_FIELD( DENALI_CTL_67, DENALI_CTL_67_LPI_WAKEUP_TIMEOUT, 0x4 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tLP_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_lp_req assertion and a dfi_lp_ack assertion.
	   SET_REG_FIELD( DENALI_CTL_67, DENALI_CTL_67_TDFI_LP_RESP, 0x7 );  /* UPDATED */

	// DENALI_CTL_68 [31:0] Offset: 0x0110
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable auto entry into each of the low power states when the associated idle timer expires. Bit (0) controls power-down, bit (1) controls self-refresh long, bit (2) controls self-refresh long with memory and controller clock gating, and bit (3) controls self-refresh short. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_68, DENALI_CTL_68_LP_AUTO_ENTRY_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable auto exit from each of the low power states when a read or write command enters the command queue. Bit (0) controls power-down, bit (1) controls self-refresh long, bit (2) controls self-refresh long with memory and controller clock gating, and bit (3) controls self-refresh short. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_68, DENALI_CTL_68_LP_AUTO_EXIT_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable memory clock gating when entering a low power state via the auto low power counters. Bit (0) controls power-down, bit (1) controls self-refresh long, and bit (2) controls self-refresh short. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_68, DENALI_CTL_68_LP_AUTO_MEM_GATE_EN, 0x0 );

	// DENALI_CTL_69 [31:0] Offset: 0x0114
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in controller clocks) until the controller will automatically issue an entry into one of the power-down low power states.
	//    SET_REG_FIELD( DENALI_CTL_69, DENALI_CTL_69_LP_AUTO_PD_IDLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in controller clocks) until the controller will automatically issue an entry into the self-refresh short (with or without memory clock gating) low power states.
	//    SET_REG_FIELD( DENALI_CTL_69, DENALI_CTL_69_LP_AUTO_SR_SHORT_IDLE, 0x0 );

	// DENALI_CTL_70 [31:0] Offset: 0x0118
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in long counts) until the controller will automatically issue an entry into the self-refresh long (with or without memory clock gating) low power states.
	//    SET_REG_FIELD( DENALI_CTL_70, DENALI_CTL_70_LP_AUTO_SR_LONG_IDLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the idle time (in long counts) until the controller will automatically issue an entry into the self-refresh long with memory and controller clock gating low power state.
	//    SET_REG_FIELD( DENALI_CTL_70, DENALI_CTL_70_LP_AUTO_SR_LONG_MC_GATE_IDLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: HW interface promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_70, DENALI_CTL_70_HW_PROMOTE_THRESHOLD, 0x0 );

	// DENALI_CTL_71 [31:0] Offset: 0x011c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: LPC promotion number of long counts until the high priority request is asserted. Applies to SW and auto low power commands.
		 temp_var = REG_READ(DENALI_CTL_71);
	//    SET_REG_FIELD( DENALI_CTL_71, DENALI_CTL_71_LPC_PROMOTE_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a DFI control update on a self-refresh exit sequence. Set to 1 to enable.
	// 07.03.2021:
	// SET_REG_FIELD( DENALI_CTL_71, DENALI_CTL_71_LPC_SR_CTRLUPD_EN, 0x0 ); /*  BRINGUP UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a DFI PHY update on a self-refresh exit sequence. Set to 1 to enable.
// NTIL to test....
	SET_REG_FIELD( DENALI_CTL_71, DENALI_CTL_71_LPC_SR_PHYUPD_EN, 0x1 ); /*  BRINGUP UPDATED */

	// DENALI_CTL_72 [31:0] Offset: 0x0120
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a DFI PHY Master request on a self-refresh exit sequence. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_72, DENALI_CTL_72_LPC_SR_PHYMSTR_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable LPC to execute a ZQ calibration on a self-refresh exit sequence. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_72, DENALI_CTL_72_LPC_SR_ZQ_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_72, DENALI_CTL_72_MC_RESERVED10, 0x0 );

	// DENALI_CTL_73 [31:0] Offset: 0x0124
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW+ ; Reset: 0x0 ; Desc: Write memory mode register data to the DRAMs. Bits (7:0) define the memory mode register number if bit (23) is set, bits (15:8) define the chip select if bit (24) is clear, bits (23:16) define which memory mode register/s to write, bit (24) defines whether all chip selects will be written, and bit (25) triggers the write.
	   SET_REG_FIELD( DENALI_CTL_73, DENALI_CTL_73_WRITE_MODEREG, 0x0 );  /* UPDATED */

	// DENALI_CTL_74 [31:0] Offset: 0x0128
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: MRW promotion number of long counts until the high priority request is asserted. Applies to SW MRW commands.
	//    SET_REG_FIELD( DENALI_CTL_74, DENALI_CTL_74_MRW_PROMOTE_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_74, DENALI_CTL_74_MC_RESERVED11, 0x0 );

	// DENALI_CTL_75 [31:0] Offset: 0x012c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 0 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_75, DENALI_CTL_75_MR0_DATA_0, ddr_setup->MR0_DATA );  /* UPDATED */

	// DENALI_CTL_76 [31:0] Offset: 0x0130
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 1 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_76, DENALI_CTL_76_MR1_DATA_0, ddr_setup->MR1_DATA );   /*  BRINGUP UPDATED : ODT on DRAM. */

	// DENALI_CTL_77 [31:0] Offset: 0x0134
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 2 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_77, DENALI_CTL_77_MR2_DATA_0, ddr_setup->MR2_DATA );  /* UPDATED */

	// DENALI_CTL_78 [31:0] Offset: 0x0138
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register single write to chip select 0.
	   SET_REG_FIELD( DENALI_CTL_78, DENALI_CTL_78_MRSINGLE_DATA_0, 0x0 );  /* UPDATED */

	// DENALI_CTL_79 [31:0] Offset: 0x013c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 3 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_79, DENALI_CTL_79_MR3_DATA_0, 0x0 );  /* UPDATED */

	// DENALI_CTL_80 [31:0] Offset: 0x0140
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 4 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_80, DENALI_CTL_80_MR4_DATA_0, 0x0 );  /* UPDATED */

	// DENALI_CTL_81 [31:0] Offset: 0x0144
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 5 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_81, DENALI_CTL_81_MR5_DATA_0, 0x400 );  /* UPDATED, DM enabled, ddi disabled. */

	// DENALI_CTL_82 [31:0] Offset: 0x0148
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data to program into memory mode register 6 for chip select 0.
	   SET_REG_FIELD( DENALI_CTL_82, DENALI_CTL_82_MR6_DATA_0, ddr_setup->MR6_DATA );  /* UPDATED */
	// Type: WR ; Reset: 0x0 ; Desc: Initiate a BIST operation. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_82, DENALI_CTL_82_BIST_GO, 0x0 );

	// DENALI_CTL_83 [31:0] Offset: 0x014c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Sets the number of address bits to check during BIST operation.
	//    SET_REG_FIELD( DENALI_CTL_83, DENALI_CTL_83_ADDR_SPACE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable data checking with BIST operation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_83, DENALI_CTL_83_BIST_DATA_CHECK, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable address checking with BIST operation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_83, DENALI_CTL_83_BIST_ADDR_CHECK, 0x0 );

	// DENALI_CTL_84 [31:0] Offset: 0x0150
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start BIST checking at this address.
	//    SET_REG_FIELD( DENALI_CTL_84, DENALI_CTL_84_BIST_START_ADDRESS_0, 0x0 );

	// DENALI_CTL_85 [31:0] Offset: 0x0154
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start BIST checking at this address.
	//    SET_REG_FIELD( DENALI_CTL_85, DENALI_CTL_85_BIST_START_ADDRESS_1, 0x0 );

	// DENALI_CTL_86 [31:0] Offset: 0x0158
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask applied to data for BIST error checking. Bit (0) controls memory data path bit (0), bit (1) controls memory data path bit (1), etc. Set each bit to 1 to mask.
	//    SET_REG_FIELD( DENALI_CTL_86, DENALI_CTL_86_BIST_DATA_MASK, 0x0 );

	// DENALI_CTL_87 [31:0] Offset: 0x015c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Sets the BIST test mode. Value of 0 specifies standard BIST operation, value of 1 specifies a reduced BIST operation, value of 2 specifies a self-refresh retention test, value of 3 specifies an idle retention test, and value of 4 specifies memory initalization function. All other values are reserved.
	//    SET_REG_FIELD( DENALI_CTL_87, DENALI_CTL_87_BIST_TEST_MODE, 0x0 );

	// DENALI_CTL_88 [31:0] Offset: 0x0160
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4.
	//    SET_REG_FIELD( DENALI_CTL_88, DENALI_CTL_88_BIST_DATA_PATTERN_0, 0x0 );

	// DENALI_CTL_89 [31:0] Offset: 0x0164
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4.
	//    SET_REG_FIELD( DENALI_CTL_89, DENALI_CTL_89_BIST_DATA_PATTERN_1, 0x0 );

	// DENALI_CTL_90 [31:0] Offset: 0x0168
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Exit self-refresh or idle retention state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_90, DENALI_CTL_90_BIST_RET_STATE_EXIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3. A value of 0 will allow the test to run to completion.
	//    SET_REG_FIELD( DENALI_CTL_90, DENALI_CTL_90_BIST_ERR_STOP, 0x0 );

	// DENALI_CTL_91 [31:0] Offset: 0x016c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: ECC error checking and correcting control register. Clear to 0 to fully disable ECC, program to 1 to enable ECC with no error detection or error correction, program to 2 to enable ECC with error detection without error correction, or program to 3 to enable ECC with both error detection and error correction.
	//    SET_REG_FIELD( DENALI_CTL_91, DENALI_CTL_91_ECC_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Inline ECC Bank Offset defines the bank shift between data and ECC commands associated with the same sequence the bank is offset to prevent inefficiencies due to opening an closing the pages on the same bank during transition between data and ECC commands.


	// 07.03.2021:
	SET_REG_FIELD( DENALI_CTL_91, DENALI_CTL_91_INLINE_ECC_BANK_OFFSET, 0x1 ); /*  update bootblock 0.4.2 */


	SET_REG_FIELD(DENALI_CTL_91, DENALI_CTL_91_ECC_ENABLE, 0);



	// DENALI_CTL_92 [31:0] Offset: 0x0170
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_MC_RESERVED12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allows ECC read data already in one of the ECC buffers to be used when possible in place of issuing an ECC read command to memory. This implies that some ECC read commands will be dropped in the command queue when it can pull the read data from the buffer instead.
	    SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_ECC_READ_CACHING_EN, 0x1 );

	// Type: RW ; Reset: 0x0 ; Desc: Allows ECC write data within a given ECC buffer to be combined across commands so that in certain cases where we see multiple ECC writes to the same ECC address, the controller may end up only issuing one final ECC write command to memory.
	    SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_ECC_WRITE_COMBINING_EN, 0x1 );
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_92, DENALI_CTL_92_MC_RESERVED13, 0x8 );  /* UPDATED */

	// DENALI_CTL_93 [31:0] Offset: 0x0174
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_MC_RESERVED14, 0x1 );  /* UPDATED */
	// Type: RW+ ; Reset: 0x0 ; Desc: Force a write check. Xor the XOR_CHECK_BITS parameter with the ECC code and write to memory. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_FWC, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Value to xor with generated ECC codes for forced write check.
	//    SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_XOR_CHECK_BITS, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: ECC writeback will occur on detection of single bit errors for reads. The ECC_ENABLE parameter must be programmed to 3 for this to take any effect. Note that no writebacks will be issued during BIST.
	SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_ECC_WRITEBACK_EN, 0x0 );
	SET_REG_FIELD( DENALI_CTL_93, DENALI_CTL_93_ECC_WRITEBACK_EN, 0x1 );

	// DENALI_CTL_94 [31:0] Offset: 0x0178
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Controls auto-corruption of ECC when un-correctable errors occur in R/M/W operations. Set to 1 to disable corruption.
	//    SET_REG_FIELD( DENALI_CTL_94, DENALI_CTL_94_ECC_DISABLE_W_UC_ERR, 0x0 );

	// DENALI_CTL_104 [31:0] Offset: 0x01a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 0. The address written is 1Mbyte aligned.

	SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_NON_ECC_REGION_ENABLE,  0x0 );
	SET_REG_FIELD( DENALI_CTL_104, DENALI_CTL_104_NON_ECC_REGION_START_ADDR_0, 0 );
	SET_REG_FIELD( DENALI_CTL_104, DENALI_CTL_104_NON_ECC_REGION_END_ADDR_0, _2GB_ );



	// DENALI_CTL_106 [31:0] Offset: 0x01a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 2. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_106, DENALI_CTL_106_NON_ECC_REGION_START_ADDR_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 2. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_106, DENALI_CTL_106_NON_ECC_REGION_END_ADDR_2, 0x0 );

	// DENALI_CTL_107 [31:0] Offset: 0x01ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 3. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_107, DENALI_CTL_107_NON_ECC_REGION_START_ADDR_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 3. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_107, DENALI_CTL_107_NON_ECC_REGION_END_ADDR_3, 0x0 );

	// DENALI_CTL_108 [31:0] Offset: 0x01b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 4. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_108, DENALI_CTL_108_NON_ECC_REGION_START_ADDR_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 4. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_108, DENALI_CTL_108_NON_ECC_REGION_END_ADDR_4, 0x0 );

	// DENALI_CTL_109 [31:0] Offset: 0x01b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 5. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_109, DENALI_CTL_109_NON_ECC_REGION_START_ADDR_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 5. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_109, DENALI_CTL_109_NON_ECC_REGION_END_ADDR_5, 0x0 );

	// DENALI_CTL_110 [31:0] Offset: 0x01b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 6. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_110, DENALI_CTL_110_NON_ECC_REGION_START_ADDR_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 6. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_110, DENALI_CTL_110_NON_ECC_REGION_END_ADDR_6, 0x0 );

	// DENALI_CTL_111 [31:0] Offset: 0x01bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 7. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_111, DENALI_CTL_111_NON_ECC_REGION_START_ADDR_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Set the base address of the soft-designated non-ECC region 7. The address written is 1Mbyte aligned.
	//    SET_REG_FIELD( DENALI_CTL_111, DENALI_CTL_111_NON_ECC_REGION_END_ADDR_7, 0x0 );

	// DENALI_CTL_112 [31:0] Offset: 0x01c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables each soft-designated non-ECC region. Bit (0) correlates to region 0, bit (1) correlates to region 1, etc. Set each bit to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_NON_ECC_REGION_ENABLE, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: ECC scrubbing control. Set to 1 to kick start the scrubbing operation.
	//    SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_ECC_SCRUB_START, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the length of the ECC scrubbing read command that the controller will issue.
	   SET_REG_FIELD( DENALI_CTL_112, DENALI_CTL_112_ECC_SCRUB_LEN, 0x8 );  /* UPDATED */

	// DENALI_CTL_113 [31:0] Offset: 0x01c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines how often ECC scrubbing operations will occur. Clear to 0 to scrub at regular intervals as dictated by the ECC_SCRUB_INTERVAL parameter, or set to 1 to scrub only when the controller is idle.
	//    SET_REG_FIELD( DENALI_CTL_113, DENALI_CTL_113_ECC_SCRUB_MODE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: The minimum interval between two ECC scrubbing commands in number of controller clock cycles. Valid when the ECC_SCRUB_MODE parameter is cleared to 0.
	   SET_REG_FIELD( DENALI_CTL_113, DENALI_CTL_113_ECC_SCRUB_INTERVAL, 0x3e8 );  /* UPDATED */

	// DENALI_CTL_114 [31:0] Offset: 0x01c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The number of controller clock cycles that the scrubbing engine will wait in controller idle state before starting scrubbing operations. Valid when the ECC_SCRUB_MODE parameter is set to 1.
	   SET_REG_FIELD( DENALI_CTL_114, DENALI_CTL_114_ECC_SCRUB_IDLE_CNT, 0x64 );  /* UPDATED */

	// DENALI_CTL_115 [31:0] Offset: 0x01cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The starting address from where scrubbing operations will begin.
	//   SET_REG_FIELD( DENALI_CTL_115, DENALI_CTL_115_ECC_SCRUB_START_ADDR_0, 0x0 );

	// DENALI_CTL_116 [31:0] Offset: 0x01d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The starting address from where scrubbing operations will begin.
	//  SET_REG_FIELD( DENALI_CTL_116, DENALI_CTL_116_ECC_SCRUB_START_ADDR_1, 0x0 );

	// DENALI_CTL_117 [31:0] Offset: 0x01d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The end address where scrubbing operations will wrap around to the start address. If this parameter is cleared to 0, the maximum physical address will be considered as the end address.
	//    SET_REG_FIELD( DENALI_CTL_117, DENALI_CTL_117_ECC_SCRUB_END_ADDR_0, 0x0 );

	// DENALI_CTL_118 [31:0] Offset: 0x01d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: The end address where scrubbing operations will wrap around to the start address. If this parameter is cleared to 0, the maximum physical address will be considered as the end address.
	//    SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_ECC_SCRUB_END_ADDR_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Reduces the length of the long counter from 1024 cycles. The only supported values are 0x00 (1024 cycles), 0x10 (512 clocks), 0x18 (256 clocks), 0x1C (128 clocks), 0x1E (64 clocks) and 0x1F (32 clocks).
	//    SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_LONG_COUNT_MASK, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of pending refreshes until the normal priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_AREF_NORM_THRESHOLD, 0x11 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of pending refreshes until the high priority request is asserted.
	   SET_REG_FIELD( DENALI_CTL_118, DENALI_CTL_118_AREF_HIGH_THRESHOLD, 0x15 );  /* UPDATED */

	// DENALI_CTL_119 [31:0] Offset: 0x01dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of pending refreshes until the maximum number of refreshes has been exceeded.
	   SET_REG_FIELD( DENALI_CTL_119, DENALI_CTL_119_AREF_MAX_DEFICIT, 0x18 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: AREF number of posted refreshes until the maximum number of refresh credits has been reached.
	   SET_REG_FIELD( DENALI_CTL_119, DENALI_CTL_119_AREF_MAX_CREDIT, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Sets the maximum number of auto-refreshes that will be executed in a TREFI period - both normal and high priority. This does not prevent refreshes generated by sub-task requests such as a self-refresh exit and enter.
	   SET_REG_FIELD( DENALI_CTL_119, DENALI_CTL_119_AREF_CMD_MAX_PER_TREFI, 0x4 );  /* UPDATED */

	// DENALI_CTL_120 [31:0] Offset: 0x01e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: ZQ CS number of long counts until the normal priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_120, DENALI_CTL_120_ZQ_CS_NORM_THRESHOLD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: ZQ CS number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_120, DENALI_CTL_120_ZQ_CS_HIGH_THRESHOLD, 0x0 );

	// DENALI_CTL_121 [31:0] Offset: 0x01e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: ZQ CS number of long counts until the timeout is asserted.
	//    SET_REG_FIELD( DENALI_CTL_121, DENALI_CTL_121_ZQ_CS_TIMEOUT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: ZQ SW promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_121, DENALI_CTL_121_ZQ_PROMOTE_THRESHOLD, 0x0 );

	// DENALI_CTL_122 [31:0] Offset: 0x01e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	   SET_REG_FIELD( DENALI_CTL_122, DENALI_CTL_122_MC_RESERVED15, 0x3 );  /* UPDATED */
	// Type: RW_D ; Reset: 0x0 ; Desc: Number of cycles needed for a ZQINIT command.
	   SET_REG_FIELD( DENALI_CTL_122, DENALI_CTL_122_ZQINIT, 0xf00 );  /* UPDATED, ver 0.1.1: 750000*/

	// DENALI_CTL_123 [31:0] Offset: 0x01ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles needed for a ZQCL command.
	   SET_REG_FIELD( DENALI_CTL_123, DENALI_CTL_123_ZQCL, 0x400 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of cycles needed for a ZQCS command.
	   SET_REG_FIELD( DENALI_CTL_123, DENALI_CTL_123_ZQCS, 0x200 );  /* UPDATED */

		  if (ddr_setup->ddr_size > _1GB_)
		  {
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_BANK_DIFF, 0x1 );  /* UPDATED */
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ROW_DIFF, 0x0);  /* BRINGUP UPDATED : needed for 2 GB . */
					/* UPDATED */
		  }
		  else if (ddr_setup->ddr_size == _1GB_)
		  {

			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_BANK_DIFF, 0x1 );  /* UPDATED */
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ROW_DIFF, 0x1);  /* BRINGUP UPDATED : needed for 1 GB . if 3 DRAM is limited to 256MB */
		  }

		  else if (ddr_setup->ddr_size == _512MB_)
		  {

			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_BANK_DIFF, 0x1 );  /* UPDATED */
			  SET_REG_FIELD( DENALI_CTL_124, DENALI_CTL_124_ROW_DIFF, 0x2);  /* BRINGUP UPDATED : needed for 1 GB . if 3 DRAM is limited to 256MB */
		  }


	// DENALI_CTL_125 [31:0] Offset: 0x01f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Difference between number of column pins available and number being used.
	   SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_COL_DIFF, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the LSbit of the bank address within the page of the user address when the BANK_ADDR_INTLV_EN parameter is set.
	//    SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_BANK_START_BIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables the capability to interleave the bank address within the row address bits. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_BANK_ADDR_INTLV_EN, 0x0 );
	// Type: RW_D ; Reset: 0xa ; Desc: Location of the auto pre-charge bit in the DRAM address.
	   SET_REG_FIELD( DENALI_CTL_125, DENALI_CTL_125_APREBIT, 0xa ); 	/* Added with default value*/

	// DENALI_CTL_126 [31:0] Offset: 0x01f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Initial value of master aging-rate counter for command aging.
	   SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_AGE_COUNT, 0xff );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Initial value of individual command aging counters for command aging.
	   SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_COMMAND_AGE_COUNT, 0xff );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable address collision detection as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_ADDR_CMP_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Disable address collision detection extension using micro page mask for command queue placement and selection. Set to 1 to disable.
	//    SET_REG_FIELD( DENALI_CTL_126, DENALI_CTL_126_ADDR_COLLISION_MPM_DIS, 0x0 );

	// DENALI_CTL_127 [31:0] Offset: 0x01fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable bank splitting as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_BANK_SPLIT_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable placement logic for command queue. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_PLACEMENT_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable priority as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_PRIORITY_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable read/write grouping as a rule for command queue placement. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_127, DENALI_CTL_127_RW_SAME_EN, 0x1 );  /* UPDATED */

	// DENALI_CTL_128 [31:0] Offset: 0x0200
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable page grouping when read/write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_RW_SAME_PAGE_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Disables placement to read/write group when grouping creates a bank collision. Bit (0) controls placement next to bank conflict command and bit (1) controls placement 2 away from bank conflict command. Set each bit to 1 to disable.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_DISABLE_RW_GROUP_W_BNK_CONFLICT, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of queue entries in which ACT requests will be disabled. Programming to X will disable ACT requests from the X entries lowest in the command queue.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_NUM_Q_ENTRIES_ACT_DISABLE, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable command swapping logic in execution unit. Set to 1 to enable. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to 1, 2 or 3), the SWAP_EN parameter must be cleared to 0 because these two features are not supported together.
	   SET_REG_FIELD( DENALI_CTL_128, DENALI_CTL_128_SWAP_EN, 0x1 );  /* UPDATED */

	// DENALI_CTL_129 [31:0] Offset: 0x0204
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Disable read data interleaving for commands from the same port, regardless of the requestor ID. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to either of 1, 2 or 3), the DISABLE_RD_INTERLEAVE parameter must be cleared to 0 because these two features are not supported together.
	   SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_DISABLE_RD_INTERLEAVE, 0x0 );  /* UPDATED currently disabled due to issue */
	// Type: RW ; Reset: 0x0 ; Desc: Inhibit read/write command traffic and associated bank commands. Set to 1 to inhibit.
	//    SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_INHIBIT_DRAM_CMD, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies the burst-on-fly bit in the memory mode registers.
	   SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_BURST_ON_FLY_BIT, 0xc );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable the half datapath feature of the controller. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_129, DENALI_CTL_129_REDUC, 0x0 );

	// DENALI_CTL_130 [31:0] Offset: 0x0208
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the ratio of the DRAM device size on chip select 0 to the memory data width. Program with the log2 ratio of the memory data width to the device data width.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_MEMDATA_RATIO_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Quantity that determines when the command queue almost full signal will assert (q_almost_full). When cleared to 0, the q_almost_full signal will be driven to 0 irrespective of number of entries in the command queue.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_Q_FULLNESS, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Forces the controller to accept commands in the order in which they are placed in the command queue. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to 1, 2 or 3), the IN_ORDER_ACCEPT parameter must be set to 1.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_IN_ORDER_ACCEPT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Determines if the controller can re-order write commands from the same source ID and/or the same port. Bit (0) controls source ID usage and bit (1) controls port ID usage. Set each bit to 1 to enable usage in placement logic.
	//    SET_REG_FIELD( DENALI_CTL_130, DENALI_CTL_130_WR_ORDER_REQ, 0x0 );

	// DENALI_CTL_131 [31:0] Offset: 0x020c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Assert the DFI controller-initiated update request signal dfi_ctrlupd_req. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_131, DENALI_CTL_131_CTRLUPD_REQ, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable an automatic controller-initiated update (dfi_ctrlupd_req) after every refresh. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_131, DENALI_CTL_131_CTRLUPD_REQ_PER_AREF_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable an automatic controller-initiated update (dfi_ctrlupd_req) after every high priority refresh when executing as a subtask request. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_131, DENALI_CTL_131_CTRLUPD_AREF_HP_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_132 [31:0] Offset: 0x0210
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Selects the preamble for read and write burst transfers.
	//    SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_PREAMBLE_SUPPORT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable read preamble training during gate training. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_RD_PREAMBLE_TRAINING_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables controller support of DRAM DBI feature for write data with DDR4 devices. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_WR_DBI_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables controller support of DRAM DBI feature for read data with DDR4 devices. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_132, DENALI_CTL_132_RD_DBI_EN, 0x0 );

	// DENALI_CTL_133 [31:0] Offset: 0x0214
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enable bank group rotation. Set to 1 to enable.
	   SET_REG_FIELD( DENALI_CTL_133, DENALI_CTL_133_BG_ROTATE_EN, 0x1 );  /* UPDATED */

	// DENALI_CTL_134 [31:0] Offset: 0x0218
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_134, DENALI_CTL_134_MC_RESERVED16, 0x0 );

	// DENALI_CTL_136 [31:0] Offset: 0x0220
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Master mask register for interrupt status groups.
	//    SET_REG_FIELD( DENALI_CTL_136, DENALI_CTL_136_INT_MASK_MASTER, 0x0 );

	// DENALI_CTL_144 [31:0] Offset: 0x0240
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_TIMEOUT parameter.
	//    SET_REG_FIELD( DENALI_CTL_144, DENALI_CTL_144_INT_ACK_TIMEOUT, 0x0 );

	// DENALI_CTL_145 [31:0] Offset: 0x0244
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_ECC parameter.
	//    SET_REG_FIELD( DENALI_CTL_145, DENALI_CTL_145_INT_ACK_ECC, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_LOWPOWER parameter.
	//    SET_REG_FIELD( DENALI_CTL_145, DENALI_CTL_145_INT_ACK_LOWPOWER, 0x0 );

	// DENALI_CTL_146 [31:0] Offset: 0x0248
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_146, DENALI_CTL_146_MC_RESERVED22, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_146, DENALI_CTL_146_MC_RESERVED23, 0x0 );

	// DENALI_CTL_147 [31:0] Offset: 0x024c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_TRAINING parameter.
	//    SET_REG_FIELD( DENALI_CTL_147, DENALI_CTL_147_INT_ACK_TRAINING, 0x0 );

	// DENALI_CTL_148 [31:0] Offset: 0x0250
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_BIST parameter.
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_INT_ACK_BIST, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_MC_RESERVED24, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_DFI parameter.
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_INT_ACK_DFI, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_148, DENALI_CTL_148_MC_RESERVED25, 0x0 );

	// DENALI_CTL_149 [31:0] Offset: 0x0254
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_149, DENALI_CTL_149_MC_RESERVED26, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_INIT parameter.
	//    SET_REG_FIELD( DENALI_CTL_149, DENALI_CTL_149_INT_ACK_INIT, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_MISC parameter.
	//    SET_REG_FIELD( DENALI_CTL_149, DENALI_CTL_149_INT_ACK_MISC, 0x0 );

	// DENALI_CTL_150 [31:0] Offset: 0x0258
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_MODE parameter.
	//    SET_REG_FIELD( DENALI_CTL_150, DENALI_CTL_150_INT_ACK_MODE, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_PARITY parameter.
	//    SET_REG_FIELD( DENALI_CTL_150, DENALI_CTL_150_INT_ACK_PARITY, 0x0 );

	// DENALI_CTL_151 [31:0] Offset: 0x025c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_TIMEOUT parameter
	//    SET_REG_FIELD( DENALI_CTL_151, DENALI_CTL_151_INT_MASK_TIMEOUT, 0x0 );

	// DENALI_CTL_152 [31:0] Offset: 0x0260
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_ECC parameter
	//    SET_REG_FIELD( DENALI_CTL_152, DENALI_CTL_152_INT_MASK_ECC, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_LOWPOWER parameter
	//    SET_REG_FIELD( DENALI_CTL_152, DENALI_CTL_152_INT_MASK_LOWPOWER, 0x0 );

	// DENALI_CTL_153 [31:0] Offset: 0x0264
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_153, DENALI_CTL_153_MC_RESERVED27, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_153, DENALI_CTL_153_MC_RESERVED28, 0x0 );

	// DENALI_CTL_154 [31:0] Offset: 0x0268
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_TRAINING parameter
	//    SET_REG_FIELD( DENALI_CTL_154, DENALI_CTL_154_INT_MASK_TRAINING, 0x0 );

	// DENALI_CTL_155 [31:0] Offset: 0x026c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_BIST parameter
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_INT_MASK_BIST, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_MC_RESERVED29, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_DFI parameter
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_INT_MASK_DFI, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_155, DENALI_CTL_155_MC_RESERVED30, 0x0 );

	// DENALI_CTL_156 [31:0] Offset: 0x0270
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_156, DENALI_CTL_156_MC_RESERVED31, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_INIT parameter
	//    SET_REG_FIELD( DENALI_CTL_156, DENALI_CTL_156_INT_MASK_INIT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_MISC parameter
	//    SET_REG_FIELD( DENALI_CTL_156, DENALI_CTL_156_INT_MASK_MISC, 0x0 );

	// DENALI_CTL_157 [31:0] Offset: 0x0274
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_MODE parameter
	//    SET_REG_FIELD( DENALI_CTL_157, DENALI_CTL_157_INT_MASK_MODE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_PARITY parameter
	//    SET_REG_FIELD( DENALI_CTL_157, DENALI_CTL_157_INT_MASK_PARITY, 0x0 );

	// DENALI_CTL_169 [31:0] Offset: 0x02a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command.
	   SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_TODTL_2CMD, 0xd );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DRAM minimum ODT high time after an ODT assertion for a write command.
	   SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_TODTH_WR, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed.
	   SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_ODT_EN, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc:
	//    SET_REG_FIELD( DENALI_CTL_169, DENALI_CTL_169_MC_RESERVED32, 0x0 );

	// DENALI_CTL_170 [31:0] Offset: 0x02a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Additional delay to insert between two reads to the same chip select. Any value including 0 supported.
	    SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_R2R_SAMECS_DLY, 0x0 );
	// Type: RW_D ; Reset: 0x2 ; Desc: Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value.
	   SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_R2W_SAMECS_DLY, 0x4 );
	// Type: RW ; Reset: 0x0 ; Desc: Additional delay to insert between writes and reads to the same chip select.
	   SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_W2R_SAMECS_DLY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Additional delay to insert between two writes to the same chip select. Any value including 0 supported.
	    SET_REG_FIELD( DENALI_CTL_170, DENALI_CTL_170_W2W_SAMECS_DLY, 0x0 );

	// DENALI_CTL_171 [31:0] Offset: 0x02ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the leveling operation for software leveling. Clear to 0 for none, program to 1 for write leveling, program to 2 for data eye training, or program to 3 for gate training.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SW_LEVELING_MODE, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: User request to load delays and execute software leveling. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SWLVL_LOAD, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: User request to initiate software leveling of type in the SW_LEVELING_MODE parameter. Set to 1 to trigger.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SWLVL_START, 0x0 );
	// Type: WR ; Reset: 0x0 ; Desc: User request to exit software leveling. Set to 1 to exit.
	//    SET_REG_FIELD( DENALI_CTL_171, DENALI_CTL_171_SWLVL_EXIT, 0x0 );

	// DENALI_CTL_172 [31:0] Offset: 0x02b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Specifies the target chip select for the VREF training operation.
	   SET_REG_FIELD( DENALI_CTL_172, DENALI_CTL_172_VREF_CS, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enable VREF training during power-up initialization. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_172, DENALI_CTL_172_VREF_EN, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable per-DRAM addressability during VREF training. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_172, DENALI_CTL_172_VREF_PDA_EN, 0x0 );

	// DENALI_CTL_173 [31:0] Offset: 0x02b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the range and value for VREF training for DRAM 0 for CS 0. If the VREF_PDA_EN parameter is not set, the device 0 value is used for all devices.
	   SET_REG_FIELD( DENALI_CTL_173, DENALI_CTL_173_VREF_VAL_DEV0_0, 0x67 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the range and value for VREF training for DRAM 1 for CS 0. If the VREF_PDA_EN parameter is not set, the device 0 value is used for all devices.
	   SET_REG_FIELD( DENALI_CTL_173, DENALI_CTL_173_VREF_VAL_DEV1_0, 0x67 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: DFI VREF SW promotion number of long counts until the high priority request is asserted.
	//    SET_REG_FIELD( DENALI_CTL_173, DENALI_CTL_173_VREF_SW_PROMOTE_THRESHOLD, 0x0 );

#ifdef MC_AXI_PRIORITY_RELATIVE
	mc_setup_AXI_ranges();
	mc_setup_AXI_parameters();
#else
	// DENALI_CTL_174 [31:0] Offset: 0x02b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB4_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB4_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB5_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB5_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_175 [31:0] Offset: 0x02bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB6_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB6_RDLEN, MC_AHB_TIP_CP_RDLEN );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB7_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB7_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_176 [31:0] Offset: 0x02c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB8_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB8_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB9_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB9_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_177 [31:0] Offset: 0x02c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB10_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB10_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB11_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB11_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_178 [31:0] Offset: 0x02c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB12_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB12_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB13_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB13_RDLEN, MC_AHB_TIP_CP_RDLEN );  /* UPDATED */

	// DENALI_CTL_179 [31:0] Offset: 0x02cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AHB14_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AHB14_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 0. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 0 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.0._R_PRIORITY and AXI.0._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_180 [31:0] Offset: 0x02d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_R_PRIORITY, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_W_PRIORITY, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 0 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 1. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI1_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_181 [31:0] Offset: 0x02d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 1 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.1._R_PRIORITY and AXI.1._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 1 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_182 [31:0] Offset: 0x02d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 2. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 2 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.2._R_PRIORITY and AXI.2._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_W_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_183 [31:0] Offset: 0x02dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 2 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI2_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 3. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 3 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.3._R_PRIORITY and AXI.3._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_R_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_184 [31:0] Offset: 0x02e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI3_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 3 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI3_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 4. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 4 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.4._R_PRIORITY and AXI.4._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_185 [31:0] Offset: 0x02e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_R_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_W_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 4 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 5. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI5_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_186 [31:0] Offset: 0x02e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 5 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.5._R_PRIORITY and AXI.5._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_R_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_W_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 5 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_187 [31:0] Offset: 0x02ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 6. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 6 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.6._R_PRIORITY and AXI.6._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_W_PRIORITY, 0x0 );

	// DENALI_CTL_188 [31:0] Offset: 0x02f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 6 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI6_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 7. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 7 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.7._R_PRIORITY and AXI.7._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_R_PRIORITY, 0x0 );

	// DENALI_CTL_189 [31:0] Offset: 0x02f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI7_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 7 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI7_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 8. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 8 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.8._R_PRIORITY and AXI.8._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_190 [31:0] Offset: 0x02f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 8 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 9. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI9_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_191 [31:0] Offset: 0x02fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 9 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.9._R_PRIORITY and AXI.9._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 9 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_192 [31:0] Offset: 0x0300
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 10. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 10 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.10._R_PRIORITY and AXI.10._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_W_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_193 [31:0] Offset: 0x0304
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 10 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI10_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 11. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 11 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.11._R_PRIORITY and AXI.11._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_R_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_194 [31:0] Offset: 0x0308
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI11_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 11 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI11_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 12. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 12 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.12._R_PRIORITY and AXI.12._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_195 [31:0] Offset: 0x030c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_W_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 12 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 13. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI13_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_196 [31:0] Offset: 0x0310
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 13 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.13._R_PRIORITY and AXI.13._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_R_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_W_PRIORITY, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 13 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_197 [31:0] Offset: 0x0314
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 14. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 14 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.14._R_PRIORITY and AXI.14._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_R_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_W_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_198 [31:0] Offset: 0x0318
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 14 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_198, DENALI_CTL_198_AXI14_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable port address range protection logic and interrupt generation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_198, DENALI_CTL_198_PORT_ADDR_PROTECTION_EN, 0x0 );

	// DENALI_CTL_199 [31:0] Offset: 0x031c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_199, DENALI_CTL_199_AXI0_START_ADDR_0, 0x0 );

	// DENALI_CTL_200 [31:0] Offset: 0x0320
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_200, DENALI_CTL_200_AXI0_END_ADDR_0, 0x0 );

	// DENALI_CTL_201 [31:0] Offset: 0x0324
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_201, DENALI_CTL_201_AXI0_START_ADDR_1, 0x0 );

	// DENALI_CTL_202 [31:0] Offset: 0x0328
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_202, DENALI_CTL_202_AXI0_END_ADDR_1, 0x0 );

	// DENALI_CTL_203 [31:0] Offset: 0x032c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_203, DENALI_CTL_203_AXI0_START_ADDR_2, 0x0 );

	// DENALI_CTL_204 [31:0] Offset: 0x0330
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_204, DENALI_CTL_204_AXI0_END_ADDR_2, 0x0 );

	// DENALI_CTL_205 [31:0] Offset: 0x0334
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_205, DENALI_CTL_205_AXI0_START_ADDR_3, 0x0 );

	// DENALI_CTL_206 [31:0] Offset: 0x0338
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_206, DENALI_CTL_206_AXI0_END_ADDR_3, 0x0 );

	// DENALI_CTL_207 [31:0] Offset: 0x033c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_207, DENALI_CTL_207_AXI0_START_ADDR_4, 0x0 );

	// DENALI_CTL_208 [31:0] Offset: 0x0340
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_208, DENALI_CTL_208_AXI0_END_ADDR_4, 0x0 );

	// DENALI_CTL_209 [31:0] Offset: 0x0344
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_209, DENALI_CTL_209_AXI0_START_ADDR_5, 0x0 );

	// DENALI_CTL_210 [31:0] Offset: 0x0348
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_210, DENALI_CTL_210_AXI0_END_ADDR_5, 0x0 );

	// DENALI_CTL_211 [31:0] Offset: 0x034c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_211, DENALI_CTL_211_AXI0_START_ADDR_6, 0x0 );

	// DENALI_CTL_212 [31:0] Offset: 0x0350
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_212, DENALI_CTL_212_AXI0_END_ADDR_6, 0x0 );

	// DENALI_CTL_213 [31:0] Offset: 0x0354
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_213, DENALI_CTL_213_AXI0_START_ADDR_7, 0x0 );

	// DENALI_CTL_214 [31:0] Offset: 0x0358
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_214, DENALI_CTL_214_AXI0_END_ADDR_7, 0x0 );

	// DENALI_CTL_215 [31:0] Offset: 0x035c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_215, DENALI_CTL_215_AXI0_START_ADDR_8, 0x0 );

	// DENALI_CTL_216 [31:0] Offset: 0x0360
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_216, DENALI_CTL_216_AXI0_END_ADDR_8, 0x0 );

	// DENALI_CTL_217 [31:0] Offset: 0x0364
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_217, DENALI_CTL_217_AXI0_START_ADDR_9, 0x0 );

	// DENALI_CTL_218 [31:0] Offset: 0x0368
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_218, DENALI_CTL_218_AXI0_END_ADDR_9, 0x0 );

	// DENALI_CTL_219 [31:0] Offset: 0x036c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_219, DENALI_CTL_219_AXI0_START_ADDR_10, 0x0 );

	// DENALI_CTL_220 [31:0] Offset: 0x0370
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_220, DENALI_CTL_220_AXI0_END_ADDR_10, 0x0 );

	// DENALI_CTL_221 [31:0] Offset: 0x0374
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_221, DENALI_CTL_221_AXI0_START_ADDR_11, 0x0 );

	// DENALI_CTL_222 [31:0] Offset: 0x0378
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_222, DENALI_CTL_222_AXI0_END_ADDR_11, 0x0 );

	// DENALI_CTL_223 [31:0] Offset: 0x037c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_223, DENALI_CTL_223_AXI0_START_ADDR_12, 0x0 );

	// DENALI_CTL_224 [31:0] Offset: 0x0380
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_224, DENALI_CTL_224_AXI0_END_ADDR_12, 0x0 );

	// DENALI_CTL_225 [31:0] Offset: 0x0384
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_225, DENALI_CTL_225_AXI0_START_ADDR_13, 0x0 );

	// DENALI_CTL_226 [31:0] Offset: 0x0388
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_226, DENALI_CTL_226_AXI0_END_ADDR_13, 0x0 );

	// DENALI_CTL_227 [31:0] Offset: 0x038c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_227, DENALI_CTL_227_AXI0_START_ADDR_14, 0x0 );

	// DENALI_CTL_228 [31:0] Offset: 0x0390
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_228, DENALI_CTL_228_AXI0_END_ADDR_14, 0x0 );

	// DENALI_CTL_229 [31:0] Offset: 0x0394
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_229, DENALI_CTL_229_AXI0_START_ADDR_15, 0x0 );

	// DENALI_CTL_230 [31:0] Offset: 0x0398
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_230, DENALI_CTL_230_AXI0_END_ADDR_15, 0x0 );

	// DENALI_CTL_231 [31:0] Offset: 0x039c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_231, DENALI_CTL_231_AXI1_START_ADDR_0, 0x0 );

	// DENALI_CTL_232 [31:0] Offset: 0x03a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_232, DENALI_CTL_232_AXI1_END_ADDR_0, 0x0 );

	// DENALI_CTL_233 [31:0] Offset: 0x03a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_233, DENALI_CTL_233_AXI1_START_ADDR_1, 0x0 );

	// DENALI_CTL_234 [31:0] Offset: 0x03a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_234, DENALI_CTL_234_AXI1_END_ADDR_1, 0x0 );

	// DENALI_CTL_235 [31:0] Offset: 0x03ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_235, DENALI_CTL_235_AXI1_START_ADDR_2, 0x0 );

	// DENALI_CTL_236 [31:0] Offset: 0x03b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_236, DENALI_CTL_236_AXI1_END_ADDR_2, 0x0 );

	// DENALI_CTL_237 [31:0] Offset: 0x03b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_237, DENALI_CTL_237_AXI1_START_ADDR_3, 0x0 );

	// DENALI_CTL_238 [31:0] Offset: 0x03b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_238, DENALI_CTL_238_AXI1_END_ADDR_3, 0x0 );

	// DENALI_CTL_239 [31:0] Offset: 0x03bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_239, DENALI_CTL_239_AXI1_START_ADDR_4, 0x0 );

	// DENALI_CTL_240 [31:0] Offset: 0x03c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_240, DENALI_CTL_240_AXI1_END_ADDR_4, 0x0 );

	// DENALI_CTL_241 [31:0] Offset: 0x03c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_241, DENALI_CTL_241_AXI1_START_ADDR_5, 0x0 );

	// DENALI_CTL_242 [31:0] Offset: 0x03c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_242, DENALI_CTL_242_AXI1_END_ADDR_5, 0x0 );

	// DENALI_CTL_243 [31:0] Offset: 0x03cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_243, DENALI_CTL_243_AXI1_START_ADDR_6, 0x0 );

	// DENALI_CTL_244 [31:0] Offset: 0x03d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_244, DENALI_CTL_244_AXI1_END_ADDR_6, 0x0 );

	// DENALI_CTL_245 [31:0] Offset: 0x03d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_245, DENALI_CTL_245_AXI1_START_ADDR_7, 0x0 );

	// DENALI_CTL_246 [31:0] Offset: 0x03d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_246, DENALI_CTL_246_AXI1_END_ADDR_7, 0x0 );

	// DENALI_CTL_247 [31:0] Offset: 0x03dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_247, DENALI_CTL_247_AXI1_START_ADDR_8, 0x0 );

	// DENALI_CTL_248 [31:0] Offset: 0x03e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_248, DENALI_CTL_248_AXI1_END_ADDR_8, 0x0 );

	// DENALI_CTL_249 [31:0] Offset: 0x03e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_249, DENALI_CTL_249_AXI1_START_ADDR_9, 0x0 );

	// DENALI_CTL_250 [31:0] Offset: 0x03e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_250, DENALI_CTL_250_AXI1_END_ADDR_9, 0x0 );

	// DENALI_CTL_251 [31:0] Offset: 0x03ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_251, DENALI_CTL_251_AXI1_START_ADDR_10, 0x0 );

	// DENALI_CTL_252 [31:0] Offset: 0x03f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_252, DENALI_CTL_252_AXI1_END_ADDR_10, 0x0 );

	// DENALI_CTL_253 [31:0] Offset: 0x03f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_253, DENALI_CTL_253_AXI1_START_ADDR_11, 0x0 );

	// DENALI_CTL_254 [31:0] Offset: 0x03f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_254, DENALI_CTL_254_AXI1_END_ADDR_11, 0x0 );

	// DENALI_CTL_255 [31:0] Offset: 0x03fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_255, DENALI_CTL_255_AXI1_START_ADDR_12, 0x0 );

	// DENALI_CTL_256 [31:0] Offset: 0x0400
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_256, DENALI_CTL_256_AXI1_END_ADDR_12, 0x0 );

	// DENALI_CTL_257 [31:0] Offset: 0x0404
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_257, DENALI_CTL_257_AXI1_START_ADDR_13, 0x0 );

	// DENALI_CTL_258 [31:0] Offset: 0x0408
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_258, DENALI_CTL_258_AXI1_END_ADDR_13, 0x0 );

	// DENALI_CTL_259 [31:0] Offset: 0x040c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_259, DENALI_CTL_259_AXI1_START_ADDR_14, 0x0 );

	// DENALI_CTL_260 [31:0] Offset: 0x0410
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_260, DENALI_CTL_260_AXI1_END_ADDR_14, 0x0 );

	// DENALI_CTL_261 [31:0] Offset: 0x0414
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_261, DENALI_CTL_261_AXI1_START_ADDR_15, 0x0 );

	// DENALI_CTL_262 [31:0] Offset: 0x0418
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_262, DENALI_CTL_262_AXI1_END_ADDR_15, 0x0 );

	// DENALI_CTL_263 [31:0] Offset: 0x041c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_263, DENALI_CTL_263_AXI2_START_ADDR_0, 0x0 );

	// DENALI_CTL_264 [31:0] Offset: 0x0420
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_264, DENALI_CTL_264_AXI2_END_ADDR_0, 0x0 );

	// DENALI_CTL_265 [31:0] Offset: 0x0424
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_265, DENALI_CTL_265_AXI2_START_ADDR_1, 0x0 );

	// DENALI_CTL_266 [31:0] Offset: 0x0428
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_266, DENALI_CTL_266_AXI2_END_ADDR_1, 0x0 );

	// DENALI_CTL_267 [31:0] Offset: 0x042c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_267, DENALI_CTL_267_AXI2_START_ADDR_2, 0x0 );

	// DENALI_CTL_268 [31:0] Offset: 0x0430
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_268, DENALI_CTL_268_AXI2_END_ADDR_2, 0x0 );

	// DENALI_CTL_269 [31:0] Offset: 0x0434
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_269, DENALI_CTL_269_AXI2_START_ADDR_3, 0x0 );

	// DENALI_CTL_270 [31:0] Offset: 0x0438
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_270, DENALI_CTL_270_AXI2_END_ADDR_3, 0x0 );

	// DENALI_CTL_271 [31:0] Offset: 0x043c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_271, DENALI_CTL_271_AXI2_START_ADDR_4, 0x0 );

	// DENALI_CTL_272 [31:0] Offset: 0x0440
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_272, DENALI_CTL_272_AXI2_END_ADDR_4, 0x0 );

	// DENALI_CTL_273 [31:0] Offset: 0x0444
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_273, DENALI_CTL_273_AXI2_START_ADDR_5, 0x0 );

	// DENALI_CTL_274 [31:0] Offset: 0x0448
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_274, DENALI_CTL_274_AXI2_END_ADDR_5, 0x0 );

	// DENALI_CTL_275 [31:0] Offset: 0x044c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_275, DENALI_CTL_275_AXI2_START_ADDR_6, 0x0 );

	// DENALI_CTL_276 [31:0] Offset: 0x0450
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_276, DENALI_CTL_276_AXI2_END_ADDR_6, 0x0 );

	// DENALI_CTL_277 [31:0] Offset: 0x0454
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_277, DENALI_CTL_277_AXI2_START_ADDR_7, 0x0 );

	// DENALI_CTL_278 [31:0] Offset: 0x0458
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_278, DENALI_CTL_278_AXI2_END_ADDR_7, 0x0 );

	// DENALI_CTL_279 [31:0] Offset: 0x045c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_279, DENALI_CTL_279_AXI2_START_ADDR_8, 0x0 );

	// DENALI_CTL_280 [31:0] Offset: 0x0460
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_280, DENALI_CTL_280_AXI2_END_ADDR_8, 0x0 );

	// DENALI_CTL_281 [31:0] Offset: 0x0464
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_281, DENALI_CTL_281_AXI2_START_ADDR_9, 0x0 );

	// DENALI_CTL_282 [31:0] Offset: 0x0468
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_282, DENALI_CTL_282_AXI2_END_ADDR_9, 0x0 );

	// DENALI_CTL_283 [31:0] Offset: 0x046c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_283, DENALI_CTL_283_AXI2_START_ADDR_10, 0x0 );

	// DENALI_CTL_284 [31:0] Offset: 0x0470
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_284, DENALI_CTL_284_AXI2_END_ADDR_10, 0x0 );

	// DENALI_CTL_285 [31:0] Offset: 0x0474
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_285, DENALI_CTL_285_AXI2_START_ADDR_11, 0x0 );

	// DENALI_CTL_286 [31:0] Offset: 0x0478
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_286, DENALI_CTL_286_AXI2_END_ADDR_11, 0x0 );

	// DENALI_CTL_287 [31:0] Offset: 0x047c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_287, DENALI_CTL_287_AXI2_START_ADDR_12, 0x0 );

	// DENALI_CTL_288 [31:0] Offset: 0x0480
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_288, DENALI_CTL_288_AXI2_END_ADDR_12, 0x0 );

	// DENALI_CTL_289 [31:0] Offset: 0x0484
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_289, DENALI_CTL_289_AXI2_START_ADDR_13, 0x0 );

	// DENALI_CTL_290 [31:0] Offset: 0x0488
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_290, DENALI_CTL_290_AXI2_END_ADDR_13, 0x0 );

	// DENALI_CTL_291 [31:0] Offset: 0x048c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_291, DENALI_CTL_291_AXI2_START_ADDR_14, 0x0 );

	// DENALI_CTL_292 [31:0] Offset: 0x0490
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_292, DENALI_CTL_292_AXI2_END_ADDR_14, 0x0 );

	// DENALI_CTL_293 [31:0] Offset: 0x0494
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_293, DENALI_CTL_293_AXI2_START_ADDR_15, 0x0 );

	// DENALI_CTL_294 [31:0] Offset: 0x0498
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_294, DENALI_CTL_294_AXI2_END_ADDR_15, 0x0 );

	// DENALI_CTL_295 [31:0] Offset: 0x049c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_295, DENALI_CTL_295_AXI3_START_ADDR_0, 0x0 );

	// DENALI_CTL_296 [31:0] Offset: 0x04a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_296, DENALI_CTL_296_AXI3_END_ADDR_0, 0x0 );

	// DENALI_CTL_297 [31:0] Offset: 0x04a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_297, DENALI_CTL_297_AXI3_START_ADDR_1, 0x0 );

	// DENALI_CTL_298 [31:0] Offset: 0x04a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_298, DENALI_CTL_298_AXI3_END_ADDR_1, 0x0 );

	// DENALI_CTL_299 [31:0] Offset: 0x04ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_299, DENALI_CTL_299_AXI3_START_ADDR_2, 0x0 );

	// DENALI_CTL_300 [31:0] Offset: 0x04b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_300, DENALI_CTL_300_AXI3_END_ADDR_2, 0x0 );

	// DENALI_CTL_301 [31:0] Offset: 0x04b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_301, DENALI_CTL_301_AXI3_START_ADDR_3, 0x0 );

	// DENALI_CTL_302 [31:0] Offset: 0x04b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_302, DENALI_CTL_302_AXI3_END_ADDR_3, 0x0 );

	// DENALI_CTL_303 [31:0] Offset: 0x04bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_303, DENALI_CTL_303_AXI3_START_ADDR_4, 0x0 );

	// DENALI_CTL_304 [31:0] Offset: 0x04c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_304, DENALI_CTL_304_AXI3_END_ADDR_4, 0x0 );

	// DENALI_CTL_305 [31:0] Offset: 0x04c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_305, DENALI_CTL_305_AXI3_START_ADDR_5, 0x0 );

	// DENALI_CTL_306 [31:0] Offset: 0x04c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_306, DENALI_CTL_306_AXI3_END_ADDR_5, 0x0 );

	// DENALI_CTL_307 [31:0] Offset: 0x04cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_307, DENALI_CTL_307_AXI3_START_ADDR_6, 0x0 );

	// DENALI_CTL_308 [31:0] Offset: 0x04d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_308, DENALI_CTL_308_AXI3_END_ADDR_6, 0x0 );

	// DENALI_CTL_309 [31:0] Offset: 0x04d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_309, DENALI_CTL_309_AXI3_START_ADDR_7, 0x0 );

	// DENALI_CTL_310 [31:0] Offset: 0x04d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_310, DENALI_CTL_310_AXI3_END_ADDR_7, 0x0 );

	// DENALI_CTL_311 [31:0] Offset: 0x04dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_311, DENALI_CTL_311_AXI3_START_ADDR_8, 0x0 );

	// DENALI_CTL_312 [31:0] Offset: 0x04e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_312, DENALI_CTL_312_AXI3_END_ADDR_8, 0x0 );

	// DENALI_CTL_313 [31:0] Offset: 0x04e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_313, DENALI_CTL_313_AXI3_START_ADDR_9, 0x0 );

	// DENALI_CTL_314 [31:0] Offset: 0x04e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_314, DENALI_CTL_314_AXI3_END_ADDR_9, 0x0 );

	// DENALI_CTL_315 [31:0] Offset: 0x04ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_315, DENALI_CTL_315_AXI3_START_ADDR_10, 0x0 );

	// DENALI_CTL_316 [31:0] Offset: 0x04f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_316, DENALI_CTL_316_AXI3_END_ADDR_10, 0x0 );

	// DENALI_CTL_317 [31:0] Offset: 0x04f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_317, DENALI_CTL_317_AXI3_START_ADDR_11, 0x0 );

	// DENALI_CTL_318 [31:0] Offset: 0x04f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_318, DENALI_CTL_318_AXI3_END_ADDR_11, 0x0 );

	// DENALI_CTL_319 [31:0] Offset: 0x04fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_319, DENALI_CTL_319_AXI3_START_ADDR_12, 0x0 );

	// DENALI_CTL_320 [31:0] Offset: 0x0500
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_320, DENALI_CTL_320_AXI3_END_ADDR_12, 0x0 );

	// DENALI_CTL_321 [31:0] Offset: 0x0504
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_321, DENALI_CTL_321_AXI3_START_ADDR_13, 0x0 );

	// DENALI_CTL_322 [31:0] Offset: 0x0508
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_322, DENALI_CTL_322_AXI3_END_ADDR_13, 0x0 );

	// DENALI_CTL_323 [31:0] Offset: 0x050c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_323, DENALI_CTL_323_AXI3_START_ADDR_14, 0x0 );

	// DENALI_CTL_324 [31:0] Offset: 0x0510
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_324, DENALI_CTL_324_AXI3_END_ADDR_14, 0x0 );

	// DENALI_CTL_325 [31:0] Offset: 0x0514
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_325, DENALI_CTL_325_AXI3_START_ADDR_15, 0x0 );

	// DENALI_CTL_326 [31:0] Offset: 0x0518
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_326, DENALI_CTL_326_AXI3_END_ADDR_15, 0x0 );

	// DENALI_CTL_327 [31:0] Offset: 0x051c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_327, DENALI_CTL_327_AXI4_START_ADDR_0, 0x0 );

	// DENALI_CTL_328 [31:0] Offset: 0x0520
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_328, DENALI_CTL_328_AXI4_END_ADDR_0, 0x0 );

	// DENALI_CTL_329 [31:0] Offset: 0x0524
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_329, DENALI_CTL_329_AXI4_START_ADDR_1, 0x0 );

	// DENALI_CTL_330 [31:0] Offset: 0x0528
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_330, DENALI_CTL_330_AXI4_END_ADDR_1, 0x0 );

	// DENALI_CTL_331 [31:0] Offset: 0x052c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_331, DENALI_CTL_331_AXI4_START_ADDR_2, 0x0 );

	// DENALI_CTL_332 [31:0] Offset: 0x0530
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_332, DENALI_CTL_332_AXI4_END_ADDR_2, 0x0 );

	// DENALI_CTL_333 [31:0] Offset: 0x0534
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_333, DENALI_CTL_333_AXI4_START_ADDR_3, 0x0 );

	// DENALI_CTL_334 [31:0] Offset: 0x0538
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_334, DENALI_CTL_334_AXI4_END_ADDR_3, 0x0 );

	// DENALI_CTL_335 [31:0] Offset: 0x053c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_335, DENALI_CTL_335_AXI4_START_ADDR_4, 0x0 );

	// DENALI_CTL_336 [31:0] Offset: 0x0540
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_336, DENALI_CTL_336_AXI4_END_ADDR_4, 0x0 );

	// DENALI_CTL_337 [31:0] Offset: 0x0544
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_337, DENALI_CTL_337_AXI4_START_ADDR_5, 0x0 );

	// DENALI_CTL_338 [31:0] Offset: 0x0548
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_338, DENALI_CTL_338_AXI4_END_ADDR_5, 0x0 );

	// DENALI_CTL_339 [31:0] Offset: 0x054c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_339, DENALI_CTL_339_AXI4_START_ADDR_6, 0x0 );

	// DENALI_CTL_340 [31:0] Offset: 0x0550
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_340, DENALI_CTL_340_AXI4_END_ADDR_6, 0x0 );

	// DENALI_CTL_341 [31:0] Offset: 0x0554
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_341, DENALI_CTL_341_AXI4_START_ADDR_7, 0x0 );

	// DENALI_CTL_342 [31:0] Offset: 0x0558
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_342, DENALI_CTL_342_AXI4_END_ADDR_7, 0x0 );

	// DENALI_CTL_343 [31:0] Offset: 0x055c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_343, DENALI_CTL_343_AXI4_START_ADDR_8, 0x0 );

	// DENALI_CTL_344 [31:0] Offset: 0x0560
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_344, DENALI_CTL_344_AXI4_END_ADDR_8, 0x0 );

	// DENALI_CTL_345 [31:0] Offset: 0x0564
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_345, DENALI_CTL_345_AXI4_START_ADDR_9, 0x0 );

	// DENALI_CTL_346 [31:0] Offset: 0x0568
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_346, DENALI_CTL_346_AXI4_END_ADDR_9, 0x0 );

	// DENALI_CTL_347 [31:0] Offset: 0x056c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_347, DENALI_CTL_347_AXI4_START_ADDR_10, 0x0 );

	// DENALI_CTL_348 [31:0] Offset: 0x0570
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_348, DENALI_CTL_348_AXI4_END_ADDR_10, 0x0 );

	// DENALI_CTL_349 [31:0] Offset: 0x0574
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_349, DENALI_CTL_349_AXI4_START_ADDR_11, 0x0 );

	// DENALI_CTL_350 [31:0] Offset: 0x0578
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_350, DENALI_CTL_350_AXI4_END_ADDR_11, 0x0 );

	// DENALI_CTL_351 [31:0] Offset: 0x057c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_351, DENALI_CTL_351_AXI4_START_ADDR_12, 0x0 );

	// DENALI_CTL_352 [31:0] Offset: 0x0580
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_352, DENALI_CTL_352_AXI4_END_ADDR_12, 0x0 );

	// DENALI_CTL_353 [31:0] Offset: 0x0584
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_353, DENALI_CTL_353_AXI4_START_ADDR_13, 0x0 );

	// DENALI_CTL_354 [31:0] Offset: 0x0588
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_354, DENALI_CTL_354_AXI4_END_ADDR_13, 0x0 );

	// DENALI_CTL_355 [31:0] Offset: 0x058c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_355, DENALI_CTL_355_AXI4_START_ADDR_14, 0x0 );

	// DENALI_CTL_356 [31:0] Offset: 0x0590
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_356, DENALI_CTL_356_AXI4_END_ADDR_14, 0x0 );

	// DENALI_CTL_357 [31:0] Offset: 0x0594
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_357, DENALI_CTL_357_AXI4_START_ADDR_15, 0x0 );

	// DENALI_CTL_358 [31:0] Offset: 0x0598
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_358, DENALI_CTL_358_AXI4_END_ADDR_15, 0x0 );

	// DENALI_CTL_359 [31:0] Offset: 0x059c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_359, DENALI_CTL_359_AXI5_START_ADDR_0, 0x0 );

	// DENALI_CTL_360 [31:0] Offset: 0x05a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_360, DENALI_CTL_360_AXI5_END_ADDR_0, 0x0 );

	// DENALI_CTL_361 [31:0] Offset: 0x05a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_361, DENALI_CTL_361_AXI5_START_ADDR_1, 0x0 );

	// DENALI_CTL_362 [31:0] Offset: 0x05a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_362, DENALI_CTL_362_AXI5_END_ADDR_1, 0x0 );

	// DENALI_CTL_363 [31:0] Offset: 0x05ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_363, DENALI_CTL_363_AXI5_START_ADDR_2, 0x0 );

	// DENALI_CTL_364 [31:0] Offset: 0x05b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_364, DENALI_CTL_364_AXI5_END_ADDR_2, 0x0 );

	// DENALI_CTL_365 [31:0] Offset: 0x05b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_365, DENALI_CTL_365_AXI5_START_ADDR_3, 0x0 );

	// DENALI_CTL_366 [31:0] Offset: 0x05b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_366, DENALI_CTL_366_AXI5_END_ADDR_3, 0x0 );

	// DENALI_CTL_367 [31:0] Offset: 0x05bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_367, DENALI_CTL_367_AXI5_START_ADDR_4, 0x0 );

	// DENALI_CTL_368 [31:0] Offset: 0x05c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_368, DENALI_CTL_368_AXI5_END_ADDR_4, 0x0 );

	// DENALI_CTL_369 [31:0] Offset: 0x05c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_369, DENALI_CTL_369_AXI5_START_ADDR_5, 0x0 );

	// DENALI_CTL_370 [31:0] Offset: 0x05c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_370, DENALI_CTL_370_AXI5_END_ADDR_5, 0x0 );

	// DENALI_CTL_371 [31:0] Offset: 0x05cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_371, DENALI_CTL_371_AXI5_START_ADDR_6, 0x0 );

	// DENALI_CTL_372 [31:0] Offset: 0x05d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_372, DENALI_CTL_372_AXI5_END_ADDR_6, 0x0 );

	// DENALI_CTL_373 [31:0] Offset: 0x05d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_373, DENALI_CTL_373_AXI5_START_ADDR_7, 0x0 );

	// DENALI_CTL_374 [31:0] Offset: 0x05d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_374, DENALI_CTL_374_AXI5_END_ADDR_7, 0x0 );

	// DENALI_CTL_375 [31:0] Offset: 0x05dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_375, DENALI_CTL_375_AXI5_START_ADDR_8, 0x0 );

	// DENALI_CTL_376 [31:0] Offset: 0x05e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_376, DENALI_CTL_376_AXI5_END_ADDR_8, 0x0 );

	// DENALI_CTL_377 [31:0] Offset: 0x05e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_377, DENALI_CTL_377_AXI5_START_ADDR_9, 0x0 );

	// DENALI_CTL_378 [31:0] Offset: 0x05e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_378, DENALI_CTL_378_AXI5_END_ADDR_9, 0x0 );

	// DENALI_CTL_379 [31:0] Offset: 0x05ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_379, DENALI_CTL_379_AXI5_START_ADDR_10, 0x0 );

	// DENALI_CTL_380 [31:0] Offset: 0x05f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_380, DENALI_CTL_380_AXI5_END_ADDR_10, 0x0 );

	// DENALI_CTL_381 [31:0] Offset: 0x05f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_381, DENALI_CTL_381_AXI5_START_ADDR_11, 0x0 );

	// DENALI_CTL_382 [31:0] Offset: 0x05f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_382, DENALI_CTL_382_AXI5_END_ADDR_11, 0x0 );

	// DENALI_CTL_383 [31:0] Offset: 0x05fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_383, DENALI_CTL_383_AXI5_START_ADDR_12, 0x0 );

	// DENALI_CTL_384 [31:0] Offset: 0x0600
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_384, DENALI_CTL_384_AXI5_END_ADDR_12, 0x0 );

	// DENALI_CTL_385 [31:0] Offset: 0x0604
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_385, DENALI_CTL_385_AXI5_START_ADDR_13, 0x0 );

	// DENALI_CTL_386 [31:0] Offset: 0x0608
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_386, DENALI_CTL_386_AXI5_END_ADDR_13, 0x0 );

	// DENALI_CTL_387 [31:0] Offset: 0x060c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_387, DENALI_CTL_387_AXI5_START_ADDR_14, 0x0 );

	// DENALI_CTL_388 [31:0] Offset: 0x0610
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_388, DENALI_CTL_388_AXI5_END_ADDR_14, 0x0 );

	// DENALI_CTL_389 [31:0] Offset: 0x0614
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_389, DENALI_CTL_389_AXI5_START_ADDR_15, 0x0 );

	// DENALI_CTL_390 [31:0] Offset: 0x0618
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_390, DENALI_CTL_390_AXI5_END_ADDR_15, 0x0 );

	// DENALI_CTL_391 [31:0] Offset: 0x061c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_391, DENALI_CTL_391_AXI6_START_ADDR_0, 0x0 );

	// DENALI_CTL_392 [31:0] Offset: 0x0620
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_392, DENALI_CTL_392_AXI6_END_ADDR_0, 0x0 );

	// DENALI_CTL_393 [31:0] Offset: 0x0624
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_393, DENALI_CTL_393_AXI6_START_ADDR_1, 0x0 );

	// DENALI_CTL_394 [31:0] Offset: 0x0628
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_394, DENALI_CTL_394_AXI6_END_ADDR_1, 0x0 );

	// DENALI_CTL_395 [31:0] Offset: 0x062c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_395, DENALI_CTL_395_AXI6_START_ADDR_2, 0x0 );

	// DENALI_CTL_396 [31:0] Offset: 0x0630
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_396, DENALI_CTL_396_AXI6_END_ADDR_2, 0x0 );

	// DENALI_CTL_397 [31:0] Offset: 0x0634
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_397, DENALI_CTL_397_AXI6_START_ADDR_3, 0x0 );

	// DENALI_CTL_398 [31:0] Offset: 0x0638
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_398, DENALI_CTL_398_AXI6_END_ADDR_3, 0x0 );

	// DENALI_CTL_399 [31:0] Offset: 0x063c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_399, DENALI_CTL_399_AXI6_START_ADDR_4, 0x0 );

	// DENALI_CTL_400 [31:0] Offset: 0x0640
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_400, DENALI_CTL_400_AXI6_END_ADDR_4, 0x0 );

	// DENALI_CTL_401 [31:0] Offset: 0x0644
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_401, DENALI_CTL_401_AXI6_START_ADDR_5, 0x0 );

	// DENALI_CTL_402 [31:0] Offset: 0x0648
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_402, DENALI_CTL_402_AXI6_END_ADDR_5, 0x0 );

	// DENALI_CTL_403 [31:0] Offset: 0x064c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_403, DENALI_CTL_403_AXI6_START_ADDR_6, 0x0 );

	// DENALI_CTL_404 [31:0] Offset: 0x0650
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_404, DENALI_CTL_404_AXI6_END_ADDR_6, 0x0 );

	// DENALI_CTL_405 [31:0] Offset: 0x0654
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_405, DENALI_CTL_405_AXI6_START_ADDR_7, 0x0 );

	// DENALI_CTL_406 [31:0] Offset: 0x0658
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_406, DENALI_CTL_406_AXI6_END_ADDR_7, 0x0 );

	// DENALI_CTL_407 [31:0] Offset: 0x065c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_407, DENALI_CTL_407_AXI6_START_ADDR_8, 0x0 );

	// DENALI_CTL_408 [31:0] Offset: 0x0660
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_408, DENALI_CTL_408_AXI6_END_ADDR_8, 0x0 );

	// DENALI_CTL_409 [31:0] Offset: 0x0664
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_409, DENALI_CTL_409_AXI6_START_ADDR_9, 0x0 );

	// DENALI_CTL_410 [31:0] Offset: 0x0668
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_410, DENALI_CTL_410_AXI6_END_ADDR_9, 0x0 );

	// DENALI_CTL_411 [31:0] Offset: 0x066c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_411, DENALI_CTL_411_AXI6_START_ADDR_10, 0x0 );

	// DENALI_CTL_412 [31:0] Offset: 0x0670
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_412, DENALI_CTL_412_AXI6_END_ADDR_10, 0x0 );

	// DENALI_CTL_413 [31:0] Offset: 0x0674
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_413, DENALI_CTL_413_AXI6_START_ADDR_11, 0x0 );

	// DENALI_CTL_414 [31:0] Offset: 0x0678
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_414, DENALI_CTL_414_AXI6_END_ADDR_11, 0x0 );

	// DENALI_CTL_415 [31:0] Offset: 0x067c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_415, DENALI_CTL_415_AXI6_START_ADDR_12, 0x0 );

	// DENALI_CTL_416 [31:0] Offset: 0x0680
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_416, DENALI_CTL_416_AXI6_END_ADDR_12, 0x0 );

	// DENALI_CTL_417 [31:0] Offset: 0x0684
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_417, DENALI_CTL_417_AXI6_START_ADDR_13, 0x0 );

	// DENALI_CTL_418 [31:0] Offset: 0x0688
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_418, DENALI_CTL_418_AXI6_END_ADDR_13, 0x0 );

	// DENALI_CTL_419 [31:0] Offset: 0x068c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_419, DENALI_CTL_419_AXI6_START_ADDR_14, 0x0 );

	// DENALI_CTL_420 [31:0] Offset: 0x0690
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_420, DENALI_CTL_420_AXI6_END_ADDR_14, 0x0 );

	// DENALI_CTL_421 [31:0] Offset: 0x0694
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_421, DENALI_CTL_421_AXI6_START_ADDR_15, 0x0 );

	// DENALI_CTL_422 [31:0] Offset: 0x0698
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_422, DENALI_CTL_422_AXI6_END_ADDR_15, 0x0 );

	// DENALI_CTL_423 [31:0] Offset: 0x069c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_423, DENALI_CTL_423_AXI7_START_ADDR_0, 0x0 );

	// DENALI_CTL_424 [31:0] Offset: 0x06a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_424, DENALI_CTL_424_AXI7_END_ADDR_0, 0x0 );

	// DENALI_CTL_425 [31:0] Offset: 0x06a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_425, DENALI_CTL_425_AXI7_START_ADDR_1, 0x0 );

	// DENALI_CTL_426 [31:0] Offset: 0x06a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_426, DENALI_CTL_426_AXI7_END_ADDR_1, 0x0 );

	// DENALI_CTL_427 [31:0] Offset: 0x06ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_427, DENALI_CTL_427_AXI7_START_ADDR_2, 0x0 );

	// DENALI_CTL_428 [31:0] Offset: 0x06b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_428, DENALI_CTL_428_AXI7_END_ADDR_2, 0x0 );

	// DENALI_CTL_429 [31:0] Offset: 0x06b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_429, DENALI_CTL_429_AXI7_START_ADDR_3, 0x0 );

	// DENALI_CTL_430 [31:0] Offset: 0x06b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_430, DENALI_CTL_430_AXI7_END_ADDR_3, 0x0 );

	// DENALI_CTL_431 [31:0] Offset: 0x06bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_431, DENALI_CTL_431_AXI7_START_ADDR_4, 0x0 );

	// DENALI_CTL_432 [31:0] Offset: 0x06c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_432, DENALI_CTL_432_AXI7_END_ADDR_4, 0x0 );

	// DENALI_CTL_433 [31:0] Offset: 0x06c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_433, DENALI_CTL_433_AXI7_START_ADDR_5, 0x0 );

	// DENALI_CTL_434 [31:0] Offset: 0x06c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_434, DENALI_CTL_434_AXI7_END_ADDR_5, 0x0 );

	// DENALI_CTL_435 [31:0] Offset: 0x06cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_435, DENALI_CTL_435_AXI7_START_ADDR_6, 0x0 );

	// DENALI_CTL_436 [31:0] Offset: 0x06d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_436, DENALI_CTL_436_AXI7_END_ADDR_6, 0x0 );

	// DENALI_CTL_437 [31:0] Offset: 0x06d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_437, DENALI_CTL_437_AXI7_START_ADDR_7, 0x0 );

	// DENALI_CTL_438 [31:0] Offset: 0x06d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_438, DENALI_CTL_438_AXI7_END_ADDR_7, 0x0 );

	// DENALI_CTL_439 [31:0] Offset: 0x06dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_439, DENALI_CTL_439_AXI7_START_ADDR_8, 0x0 );

	// DENALI_CTL_440 [31:0] Offset: 0x06e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_440, DENALI_CTL_440_AXI7_END_ADDR_8, 0x0 );

	// DENALI_CTL_441 [31:0] Offset: 0x06e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_441, DENALI_CTL_441_AXI7_START_ADDR_9, 0x0 );

	// DENALI_CTL_442 [31:0] Offset: 0x06e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_442, DENALI_CTL_442_AXI7_END_ADDR_9, 0x0 );

	// DENALI_CTL_443 [31:0] Offset: 0x06ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_443, DENALI_CTL_443_AXI7_START_ADDR_10, 0x0 );

	// DENALI_CTL_444 [31:0] Offset: 0x06f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_444, DENALI_CTL_444_AXI7_END_ADDR_10, 0x0 );

	// DENALI_CTL_445 [31:0] Offset: 0x06f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_445, DENALI_CTL_445_AXI7_START_ADDR_11, 0x0 );

	// DENALI_CTL_446 [31:0] Offset: 0x06f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_446, DENALI_CTL_446_AXI7_END_ADDR_11, 0x0 );

	// DENALI_CTL_447 [31:0] Offset: 0x06fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_447, DENALI_CTL_447_AXI7_START_ADDR_12, 0x0 );

	// DENALI_CTL_448 [31:0] Offset: 0x0700
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_448, DENALI_CTL_448_AXI7_END_ADDR_12, 0x0 );

	// DENALI_CTL_449 [31:0] Offset: 0x0704
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_449, DENALI_CTL_449_AXI7_START_ADDR_13, 0x0 );

	// DENALI_CTL_450 [31:0] Offset: 0x0708
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_450, DENALI_CTL_450_AXI7_END_ADDR_13, 0x0 );

	// DENALI_CTL_451 [31:0] Offset: 0x070c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_451, DENALI_CTL_451_AXI7_START_ADDR_14, 0x0 );

	// DENALI_CTL_452 [31:0] Offset: 0x0710
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_452, DENALI_CTL_452_AXI7_END_ADDR_14, 0x0 );

	// DENALI_CTL_453 [31:0] Offset: 0x0714
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_453, DENALI_CTL_453_AXI7_START_ADDR_15, 0x0 );

	// DENALI_CTL_454 [31:0] Offset: 0x0718
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_454, DENALI_CTL_454_AXI7_END_ADDR_15, 0x0 );

	// DENALI_CTL_455 [31:0] Offset: 0x071c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_455, DENALI_CTL_455_AXI8_START_ADDR_0, 0x0 );

	// DENALI_CTL_456 [31:0] Offset: 0x0720
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_456, DENALI_CTL_456_AXI8_END_ADDR_0, 0x0 );

	// DENALI_CTL_457 [31:0] Offset: 0x0724
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_457, DENALI_CTL_457_AXI8_START_ADDR_1, 0x0 );

	// DENALI_CTL_458 [31:0] Offset: 0x0728
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_458, DENALI_CTL_458_AXI8_END_ADDR_1, 0x0 );

	// DENALI_CTL_459 [31:0] Offset: 0x072c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_459, DENALI_CTL_459_AXI8_START_ADDR_2, 0x0 );

	// DENALI_CTL_460 [31:0] Offset: 0x0730
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_460, DENALI_CTL_460_AXI8_END_ADDR_2, 0x0 );

	// DENALI_CTL_461 [31:0] Offset: 0x0734
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_461, DENALI_CTL_461_AXI8_START_ADDR_3, 0x0 );

	// DENALI_CTL_462 [31:0] Offset: 0x0738
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_462, DENALI_CTL_462_AXI8_END_ADDR_3, 0x0 );

	// DENALI_CTL_463 [31:0] Offset: 0x073c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_463, DENALI_CTL_463_AXI8_START_ADDR_4, 0x0 );

	// DENALI_CTL_464 [31:0] Offset: 0x0740
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_464, DENALI_CTL_464_AXI8_END_ADDR_4, 0x0 );

	// DENALI_CTL_465 [31:0] Offset: 0x0744
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_465, DENALI_CTL_465_AXI8_START_ADDR_5, 0x0 );

	// DENALI_CTL_466 [31:0] Offset: 0x0748
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_466, DENALI_CTL_466_AXI8_END_ADDR_5, 0x0 );

	// DENALI_CTL_467 [31:0] Offset: 0x074c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_467, DENALI_CTL_467_AXI8_START_ADDR_6, 0x0 );

	// DENALI_CTL_468 [31:0] Offset: 0x0750
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_468, DENALI_CTL_468_AXI8_END_ADDR_6, 0x0 );

	// DENALI_CTL_469 [31:0] Offset: 0x0754
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_469, DENALI_CTL_469_AXI8_START_ADDR_7, 0x0 );

	// DENALI_CTL_470 [31:0] Offset: 0x0758
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_470, DENALI_CTL_470_AXI8_END_ADDR_7, 0x0 );

	// DENALI_CTL_471 [31:0] Offset: 0x075c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_471, DENALI_CTL_471_AXI8_START_ADDR_8, 0x0 );

	// DENALI_CTL_472 [31:0] Offset: 0x0760
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_472, DENALI_CTL_472_AXI8_END_ADDR_8, 0x0 );

	// DENALI_CTL_473 [31:0] Offset: 0x0764
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_473, DENALI_CTL_473_AXI8_START_ADDR_9, 0x0 );

	// DENALI_CTL_474 [31:0] Offset: 0x0768
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_474, DENALI_CTL_474_AXI8_END_ADDR_9, 0x0 );

	// DENALI_CTL_475 [31:0] Offset: 0x076c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_475, DENALI_CTL_475_AXI8_START_ADDR_10, 0x0 );

	// DENALI_CTL_476 [31:0] Offset: 0x0770
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_476, DENALI_CTL_476_AXI8_END_ADDR_10, 0x0 );

	// DENALI_CTL_477 [31:0] Offset: 0x0774
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_477, DENALI_CTL_477_AXI8_START_ADDR_11, 0x0 );

	// DENALI_CTL_478 [31:0] Offset: 0x0778
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_478, DENALI_CTL_478_AXI8_END_ADDR_11, 0x0 );

	// DENALI_CTL_479 [31:0] Offset: 0x077c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_479, DENALI_CTL_479_AXI8_START_ADDR_12, 0x0 );

	// DENALI_CTL_480 [31:0] Offset: 0x0780
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_480, DENALI_CTL_480_AXI8_END_ADDR_12, 0x0 );

	// DENALI_CTL_481 [31:0] Offset: 0x0784
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_481, DENALI_CTL_481_AXI8_START_ADDR_13, 0x0 );

	// DENALI_CTL_482 [31:0] Offset: 0x0788
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_482, DENALI_CTL_482_AXI8_END_ADDR_13, 0x0 );

	// DENALI_CTL_483 [31:0] Offset: 0x078c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_483, DENALI_CTL_483_AXI8_START_ADDR_14, 0x0 );

	// DENALI_CTL_484 [31:0] Offset: 0x0790
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_484, DENALI_CTL_484_AXI8_END_ADDR_14, 0x0 );

	// DENALI_CTL_485 [31:0] Offset: 0x0794
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_485, DENALI_CTL_485_AXI8_START_ADDR_15, 0x0 );

	// DENALI_CTL_486 [31:0] Offset: 0x0798
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_486, DENALI_CTL_486_AXI8_END_ADDR_15, 0x0 );

	// DENALI_CTL_487 [31:0] Offset: 0x079c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_487, DENALI_CTL_487_AXI9_START_ADDR_0, 0x0 );

	// DENALI_CTL_488 [31:0] Offset: 0x07a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_488, DENALI_CTL_488_AXI9_END_ADDR_0, 0x0 );

	// DENALI_CTL_489 [31:0] Offset: 0x07a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_489, DENALI_CTL_489_AXI9_START_ADDR_1, 0x0 );

	// DENALI_CTL_490 [31:0] Offset: 0x07a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_490, DENALI_CTL_490_AXI9_END_ADDR_1, 0x0 );

	// DENALI_CTL_491 [31:0] Offset: 0x07ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_491, DENALI_CTL_491_AXI9_START_ADDR_2, 0x0 );

	// DENALI_CTL_492 [31:0] Offset: 0x07b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_492, DENALI_CTL_492_AXI9_END_ADDR_2, 0x0 );

	// DENALI_CTL_493 [31:0] Offset: 0x07b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_493, DENALI_CTL_493_AXI9_START_ADDR_3, 0x0 );

	// DENALI_CTL_494 [31:0] Offset: 0x07b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_494, DENALI_CTL_494_AXI9_END_ADDR_3, 0x0 );

	// DENALI_CTL_495 [31:0] Offset: 0x07bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_495, DENALI_CTL_495_AXI9_START_ADDR_4, 0x0 );

	// DENALI_CTL_496 [31:0] Offset: 0x07c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_496, DENALI_CTL_496_AXI9_END_ADDR_4, 0x0 );

	// DENALI_CTL_497 [31:0] Offset: 0x07c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_497, DENALI_CTL_497_AXI9_START_ADDR_5, 0x0 );

	// DENALI_CTL_498 [31:0] Offset: 0x07c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_498, DENALI_CTL_498_AXI9_END_ADDR_5, 0x0 );

	// DENALI_CTL_499 [31:0] Offset: 0x07cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_499, DENALI_CTL_499_AXI9_START_ADDR_6, 0x0 );

	// DENALI_CTL_500 [31:0] Offset: 0x07d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_500, DENALI_CTL_500_AXI9_END_ADDR_6, 0x0 );

	// DENALI_CTL_501 [31:0] Offset: 0x07d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_501, DENALI_CTL_501_AXI9_START_ADDR_7, 0x0 );

	// DENALI_CTL_502 [31:0] Offset: 0x07d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_502, DENALI_CTL_502_AXI9_END_ADDR_7, 0x0 );

	// DENALI_CTL_503 [31:0] Offset: 0x07dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_503, DENALI_CTL_503_AXI9_START_ADDR_8, 0x0 );

	// DENALI_CTL_504 [31:0] Offset: 0x07e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_504, DENALI_CTL_504_AXI9_END_ADDR_8, 0x0 );

	// DENALI_CTL_505 [31:0] Offset: 0x07e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_505, DENALI_CTL_505_AXI9_START_ADDR_9, 0x0 );

	// DENALI_CTL_506 [31:0] Offset: 0x07e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_506, DENALI_CTL_506_AXI9_END_ADDR_9, 0x0 );

	// DENALI_CTL_507 [31:0] Offset: 0x07ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_507, DENALI_CTL_507_AXI9_START_ADDR_10, 0x0 );

	// DENALI_CTL_508 [31:0] Offset: 0x07f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_508, DENALI_CTL_508_AXI9_END_ADDR_10, 0x0 );

	// DENALI_CTL_509 [31:0] Offset: 0x07f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_509, DENALI_CTL_509_AXI9_START_ADDR_11, 0x0 );

	// DENALI_CTL_510 [31:0] Offset: 0x07f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_510, DENALI_CTL_510_AXI9_END_ADDR_11, 0x0 );

	// DENALI_CTL_511 [31:0] Offset: 0x07fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_511, DENALI_CTL_511_AXI9_START_ADDR_12, 0x0 );

	// DENALI_CTL_512 [31:0] Offset: 0x0800
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_512, DENALI_CTL_512_AXI9_END_ADDR_12, 0x0 );

	// DENALI_CTL_513 [31:0] Offset: 0x0804
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_513, DENALI_CTL_513_AXI9_START_ADDR_13, 0x0 );

	// DENALI_CTL_514 [31:0] Offset: 0x0808
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_514, DENALI_CTL_514_AXI9_END_ADDR_13, 0x0 );

	// DENALI_CTL_515 [31:0] Offset: 0x080c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_515, DENALI_CTL_515_AXI9_START_ADDR_14, 0x0 );

	// DENALI_CTL_516 [31:0] Offset: 0x0810
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_516, DENALI_CTL_516_AXI9_END_ADDR_14, 0x0 );

	// DENALI_CTL_517 [31:0] Offset: 0x0814
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_517, DENALI_CTL_517_AXI9_START_ADDR_15, 0x0 );

	// DENALI_CTL_518 [31:0] Offset: 0x0818
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_518, DENALI_CTL_518_AXI9_END_ADDR_15, 0x0 );

	// DENALI_CTL_519 [31:0] Offset: 0x081c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_519, DENALI_CTL_519_AXI10_START_ADDR_0, 0x0 );

	// DENALI_CTL_520 [31:0] Offset: 0x0820
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_520, DENALI_CTL_520_AXI10_END_ADDR_0, 0x0 );

	// DENALI_CTL_521 [31:0] Offset: 0x0824
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_521, DENALI_CTL_521_AXI10_START_ADDR_1, 0x0 );

	// DENALI_CTL_522 [31:0] Offset: 0x0828
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_522, DENALI_CTL_522_AXI10_END_ADDR_1, 0x0 );

	// DENALI_CTL_523 [31:0] Offset: 0x082c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_523, DENALI_CTL_523_AXI10_START_ADDR_2, 0x0 );

	// DENALI_CTL_524 [31:0] Offset: 0x0830
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_524, DENALI_CTL_524_AXI10_END_ADDR_2, 0x0 );

	// DENALI_CTL_525 [31:0] Offset: 0x0834
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_525, DENALI_CTL_525_AXI10_START_ADDR_3, 0x0 );

	// DENALI_CTL_526 [31:0] Offset: 0x0838
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_526, DENALI_CTL_526_AXI10_END_ADDR_3, 0x0 );

	// DENALI_CTL_527 [31:0] Offset: 0x083c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_527, DENALI_CTL_527_AXI10_START_ADDR_4, 0x0 );

	// DENALI_CTL_528 [31:0] Offset: 0x0840
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_528, DENALI_CTL_528_AXI10_END_ADDR_4, 0x0 );

	// DENALI_CTL_529 [31:0] Offset: 0x0844
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_529, DENALI_CTL_529_AXI10_START_ADDR_5, 0x0 );

	// DENALI_CTL_530 [31:0] Offset: 0x0848
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_530, DENALI_CTL_530_AXI10_END_ADDR_5, 0x0 );

	// DENALI_CTL_531 [31:0] Offset: 0x084c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_531, DENALI_CTL_531_AXI10_START_ADDR_6, 0x0 );

	// DENALI_CTL_532 [31:0] Offset: 0x0850
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_532, DENALI_CTL_532_AXI10_END_ADDR_6, 0x0 );

	// DENALI_CTL_533 [31:0] Offset: 0x0854
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_533, DENALI_CTL_533_AXI10_START_ADDR_7, 0x0 );

	// DENALI_CTL_534 [31:0] Offset: 0x0858
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_534, DENALI_CTL_534_AXI10_END_ADDR_7, 0x0 );

	// DENALI_CTL_535 [31:0] Offset: 0x085c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_535, DENALI_CTL_535_AXI10_START_ADDR_8, 0x0 );

	// DENALI_CTL_536 [31:0] Offset: 0x0860
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_536, DENALI_CTL_536_AXI10_END_ADDR_8, 0x0 );

	// DENALI_CTL_537 [31:0] Offset: 0x0864
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_537, DENALI_CTL_537_AXI10_START_ADDR_9, 0x0 );

	// DENALI_CTL_538 [31:0] Offset: 0x0868
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_538, DENALI_CTL_538_AXI10_END_ADDR_9, 0x0 );

	// DENALI_CTL_539 [31:0] Offset: 0x086c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_539, DENALI_CTL_539_AXI10_START_ADDR_10, 0x0 );

	// DENALI_CTL_540 [31:0] Offset: 0x0870
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_540, DENALI_CTL_540_AXI10_END_ADDR_10, 0x0 );

	// DENALI_CTL_541 [31:0] Offset: 0x0874
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_541, DENALI_CTL_541_AXI10_START_ADDR_11, 0x0 );

	// DENALI_CTL_542 [31:0] Offset: 0x0878
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_542, DENALI_CTL_542_AXI10_END_ADDR_11, 0x0 );

	// DENALI_CTL_543 [31:0] Offset: 0x087c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_543, DENALI_CTL_543_AXI10_START_ADDR_12, 0x0 );

	// DENALI_CTL_544 [31:0] Offset: 0x0880
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_544, DENALI_CTL_544_AXI10_END_ADDR_12, 0x0 );

	// DENALI_CTL_545 [31:0] Offset: 0x0884
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_545, DENALI_CTL_545_AXI10_START_ADDR_13, 0x0 );

	// DENALI_CTL_546 [31:0] Offset: 0x0888
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_546, DENALI_CTL_546_AXI10_END_ADDR_13, 0x0 );

	// DENALI_CTL_547 [31:0] Offset: 0x088c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_547, DENALI_CTL_547_AXI10_START_ADDR_14, 0x0 );

	// DENALI_CTL_548 [31:0] Offset: 0x0890
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_548, DENALI_CTL_548_AXI10_END_ADDR_14, 0x0 );

	// DENALI_CTL_549 [31:0] Offset: 0x0894
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_549, DENALI_CTL_549_AXI10_START_ADDR_15, 0x0 );

	// DENALI_CTL_550 [31:0] Offset: 0x0898
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_550, DENALI_CTL_550_AXI10_END_ADDR_15, 0x0 );

	// DENALI_CTL_551 [31:0] Offset: 0x089c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_551, DENALI_CTL_551_AXI11_START_ADDR_0, 0x0 );

	// DENALI_CTL_552 [31:0] Offset: 0x08a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_552, DENALI_CTL_552_AXI11_END_ADDR_0, 0x0 );

	// DENALI_CTL_553 [31:0] Offset: 0x08a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_553, DENALI_CTL_553_AXI11_START_ADDR_1, 0x0 );

	// DENALI_CTL_554 [31:0] Offset: 0x08a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_554, DENALI_CTL_554_AXI11_END_ADDR_1, 0x0 );

	// DENALI_CTL_555 [31:0] Offset: 0x08ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_555, DENALI_CTL_555_AXI11_START_ADDR_2, 0x0 );

	// DENALI_CTL_556 [31:0] Offset: 0x08b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_556, DENALI_CTL_556_AXI11_END_ADDR_2, 0x0 );

	// DENALI_CTL_557 [31:0] Offset: 0x08b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_557, DENALI_CTL_557_AXI11_START_ADDR_3, 0x0 );

	// DENALI_CTL_558 [31:0] Offset: 0x08b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_558, DENALI_CTL_558_AXI11_END_ADDR_3, 0x0 );

	// DENALI_CTL_559 [31:0] Offset: 0x08bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_559, DENALI_CTL_559_AXI11_START_ADDR_4, 0x0 );

	// DENALI_CTL_560 [31:0] Offset: 0x08c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_560, DENALI_CTL_560_AXI11_END_ADDR_4, 0x0 );

	// DENALI_CTL_561 [31:0] Offset: 0x08c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_561, DENALI_CTL_561_AXI11_START_ADDR_5, 0x0 );

	// DENALI_CTL_562 [31:0] Offset: 0x08c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_562, DENALI_CTL_562_AXI11_END_ADDR_5, 0x0 );

	// DENALI_CTL_563 [31:0] Offset: 0x08cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_563, DENALI_CTL_563_AXI11_START_ADDR_6, 0x0 );

	// DENALI_CTL_564 [31:0] Offset: 0x08d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_564, DENALI_CTL_564_AXI11_END_ADDR_6, 0x0 );

	// DENALI_CTL_565 [31:0] Offset: 0x08d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_565, DENALI_CTL_565_AXI11_START_ADDR_7, 0x0 );

	// DENALI_CTL_566 [31:0] Offset: 0x08d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_566, DENALI_CTL_566_AXI11_END_ADDR_7, 0x0 );

	// DENALI_CTL_567 [31:0] Offset: 0x08dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_567, DENALI_CTL_567_AXI11_START_ADDR_8, 0x0 );

	// DENALI_CTL_568 [31:0] Offset: 0x08e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_568, DENALI_CTL_568_AXI11_END_ADDR_8, 0x0 );

	// DENALI_CTL_569 [31:0] Offset: 0x08e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_569, DENALI_CTL_569_AXI11_START_ADDR_9, 0x0 );

	// DENALI_CTL_570 [31:0] Offset: 0x08e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_570, DENALI_CTL_570_AXI11_END_ADDR_9, 0x0 );

	// DENALI_CTL_571 [31:0] Offset: 0x08ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_571, DENALI_CTL_571_AXI11_START_ADDR_10, 0x0 );

	// DENALI_CTL_572 [31:0] Offset: 0x08f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_572, DENALI_CTL_572_AXI11_END_ADDR_10, 0x0 );

	// DENALI_CTL_573 [31:0] Offset: 0x08f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_573, DENALI_CTL_573_AXI11_START_ADDR_11, 0x0 );

	// DENALI_CTL_574 [31:0] Offset: 0x08f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_574, DENALI_CTL_574_AXI11_END_ADDR_11, 0x0 );

	// DENALI_CTL_575 [31:0] Offset: 0x08fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_575, DENALI_CTL_575_AXI11_START_ADDR_12, 0x0 );

	// DENALI_CTL_576 [31:0] Offset: 0x0900
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_576, DENALI_CTL_576_AXI11_END_ADDR_12, 0x0 );

	// DENALI_CTL_577 [31:0] Offset: 0x0904
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_577, DENALI_CTL_577_AXI11_START_ADDR_13, 0x0 );

	// DENALI_CTL_578 [31:0] Offset: 0x0908
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_578, DENALI_CTL_578_AXI11_END_ADDR_13, 0x0 );

	// DENALI_CTL_579 [31:0] Offset: 0x090c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_579, DENALI_CTL_579_AXI11_START_ADDR_14, 0x0 );

	// DENALI_CTL_580 [31:0] Offset: 0x0910
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_580, DENALI_CTL_580_AXI11_END_ADDR_14, 0x0 );

	// DENALI_CTL_581 [31:0] Offset: 0x0914
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_581, DENALI_CTL_581_AXI11_START_ADDR_15, 0x0 );

	// DENALI_CTL_582 [31:0] Offset: 0x0918
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_582, DENALI_CTL_582_AXI11_END_ADDR_15, 0x0 );

	// DENALI_CTL_583 [31:0] Offset: 0x091c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_583, DENALI_CTL_583_AXI12_START_ADDR_0, 0x0 );

	// DENALI_CTL_584 [31:0] Offset: 0x0920
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_584, DENALI_CTL_584_AXI12_END_ADDR_0, 0x0 );

	// DENALI_CTL_585 [31:0] Offset: 0x0924
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_585, DENALI_CTL_585_AXI12_START_ADDR_1, 0x0 );

	// DENALI_CTL_586 [31:0] Offset: 0x0928
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_586, DENALI_CTL_586_AXI12_END_ADDR_1, 0x0 );

	// DENALI_CTL_587 [31:0] Offset: 0x092c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_587, DENALI_CTL_587_AXI12_START_ADDR_2, 0x0 );

	// DENALI_CTL_588 [31:0] Offset: 0x0930
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_588, DENALI_CTL_588_AXI12_END_ADDR_2, 0x0 );

	// DENALI_CTL_589 [31:0] Offset: 0x0934
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_589, DENALI_CTL_589_AXI12_START_ADDR_3, 0x0 );

	// DENALI_CTL_590 [31:0] Offset: 0x0938
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_590, DENALI_CTL_590_AXI12_END_ADDR_3, 0x0 );

	// DENALI_CTL_591 [31:0] Offset: 0x093c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_591, DENALI_CTL_591_AXI12_START_ADDR_4, 0x0 );

	// DENALI_CTL_592 [31:0] Offset: 0x0940
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_592, DENALI_CTL_592_AXI12_END_ADDR_4, 0x0 );

	// DENALI_CTL_593 [31:0] Offset: 0x0944
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_593, DENALI_CTL_593_AXI12_START_ADDR_5, 0x0 );

	// DENALI_CTL_594 [31:0] Offset: 0x0948
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_594, DENALI_CTL_594_AXI12_END_ADDR_5, 0x0 );

	// DENALI_CTL_595 [31:0] Offset: 0x094c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_595, DENALI_CTL_595_AXI12_START_ADDR_6, 0x0 );

	// DENALI_CTL_596 [31:0] Offset: 0x0950
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_596, DENALI_CTL_596_AXI12_END_ADDR_6, 0x0 );

	// DENALI_CTL_597 [31:0] Offset: 0x0954
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_597, DENALI_CTL_597_AXI12_START_ADDR_7, 0x0 );

	// DENALI_CTL_598 [31:0] Offset: 0x0958
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_598, DENALI_CTL_598_AXI12_END_ADDR_7, 0x0 );

	// DENALI_CTL_599 [31:0] Offset: 0x095c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_599, DENALI_CTL_599_AXI12_START_ADDR_8, 0x0 );

	// DENALI_CTL_600 [31:0] Offset: 0x0960
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_600, DENALI_CTL_600_AXI12_END_ADDR_8, 0x0 );

	// DENALI_CTL_601 [31:0] Offset: 0x0964
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_601, DENALI_CTL_601_AXI12_START_ADDR_9, 0x0 );

	// DENALI_CTL_602 [31:0] Offset: 0x0968
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_602, DENALI_CTL_602_AXI12_END_ADDR_9, 0x0 );

	// DENALI_CTL_603 [31:0] Offset: 0x096c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_603, DENALI_CTL_603_AXI12_START_ADDR_10, 0x0 );

	// DENALI_CTL_604 [31:0] Offset: 0x0970
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_604, DENALI_CTL_604_AXI12_END_ADDR_10, 0x0 );

	// DENALI_CTL_605 [31:0] Offset: 0x0974
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_605, DENALI_CTL_605_AXI12_START_ADDR_11, 0x0 );

	// DENALI_CTL_606 [31:0] Offset: 0x0978
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_606, DENALI_CTL_606_AXI12_END_ADDR_11, 0x0 );

	// DENALI_CTL_607 [31:0] Offset: 0x097c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_607, DENALI_CTL_607_AXI12_START_ADDR_12, 0x0 );

	// DENALI_CTL_608 [31:0] Offset: 0x0980
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_608, DENALI_CTL_608_AXI12_END_ADDR_12, 0x0 );

	// DENALI_CTL_609 [31:0] Offset: 0x0984
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_609, DENALI_CTL_609_AXI12_START_ADDR_13, 0x0 );

	// DENALI_CTL_610 [31:0] Offset: 0x0988
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_610, DENALI_CTL_610_AXI12_END_ADDR_13, 0x0 );

	// DENALI_CTL_611 [31:0] Offset: 0x098c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_611, DENALI_CTL_611_AXI12_START_ADDR_14, 0x0 );

	// DENALI_CTL_612 [31:0] Offset: 0x0990
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_612, DENALI_CTL_612_AXI12_END_ADDR_14, 0x0 );

	// DENALI_CTL_613 [31:0] Offset: 0x0994
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_613, DENALI_CTL_613_AXI12_START_ADDR_15, 0x0 );

	// DENALI_CTL_614 [31:0] Offset: 0x0998
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_614, DENALI_CTL_614_AXI12_END_ADDR_15, 0x0 );

	// DENALI_CTL_615 [31:0] Offset: 0x099c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_615, DENALI_CTL_615_AXI13_START_ADDR_0, 0x0 );

	// DENALI_CTL_616 [31:0] Offset: 0x09a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_616, DENALI_CTL_616_AXI13_END_ADDR_0, 0x0 );

	// DENALI_CTL_617 [31:0] Offset: 0x09a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_617, DENALI_CTL_617_AXI13_START_ADDR_1, 0x0 );

	// DENALI_CTL_618 [31:0] Offset: 0x09a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_618, DENALI_CTL_618_AXI13_END_ADDR_1, 0x0 );

	// DENALI_CTL_619 [31:0] Offset: 0x09ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_619, DENALI_CTL_619_AXI13_START_ADDR_2, 0x0 );

	// DENALI_CTL_620 [31:0] Offset: 0x09b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_620, DENALI_CTL_620_AXI13_END_ADDR_2, 0x0 );

	// DENALI_CTL_621 [31:0] Offset: 0x09b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_621, DENALI_CTL_621_AXI13_START_ADDR_3, 0x0 );

	// DENALI_CTL_622 [31:0] Offset: 0x09b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_622, DENALI_CTL_622_AXI13_END_ADDR_3, 0x0 );

	// DENALI_CTL_623 [31:0] Offset: 0x09bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_623, DENALI_CTL_623_AXI13_START_ADDR_4, 0x0 );

	// DENALI_CTL_624 [31:0] Offset: 0x09c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_624, DENALI_CTL_624_AXI13_END_ADDR_4, 0x0 );

	// DENALI_CTL_625 [31:0] Offset: 0x09c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_625, DENALI_CTL_625_AXI13_START_ADDR_5, 0x0 );

	// DENALI_CTL_626 [31:0] Offset: 0x09c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_626, DENALI_CTL_626_AXI13_END_ADDR_5, 0x0 );

	// DENALI_CTL_627 [31:0] Offset: 0x09cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_627, DENALI_CTL_627_AXI13_START_ADDR_6, 0x0 );

	// DENALI_CTL_628 [31:0] Offset: 0x09d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_628, DENALI_CTL_628_AXI13_END_ADDR_6, 0x0 );

	// DENALI_CTL_629 [31:0] Offset: 0x09d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_629, DENALI_CTL_629_AXI13_START_ADDR_7, 0x0 );

	// DENALI_CTL_630 [31:0] Offset: 0x09d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_630, DENALI_CTL_630_AXI13_END_ADDR_7, 0x0 );

	// DENALI_CTL_631 [31:0] Offset: 0x09dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_631, DENALI_CTL_631_AXI13_START_ADDR_8, 0x0 );

	// DENALI_CTL_632 [31:0] Offset: 0x09e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_632, DENALI_CTL_632_AXI13_END_ADDR_8, 0x0 );

	// DENALI_CTL_633 [31:0] Offset: 0x09e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_633, DENALI_CTL_633_AXI13_START_ADDR_9, 0x0 );

	// DENALI_CTL_634 [31:0] Offset: 0x09e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_634, DENALI_CTL_634_AXI13_END_ADDR_9, 0x0 );

	// DENALI_CTL_635 [31:0] Offset: 0x09ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_635, DENALI_CTL_635_AXI13_START_ADDR_10, 0x0 );

	// DENALI_CTL_636 [31:0] Offset: 0x09f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_636, DENALI_CTL_636_AXI13_END_ADDR_10, 0x0 );

	// DENALI_CTL_637 [31:0] Offset: 0x09f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_637, DENALI_CTL_637_AXI13_START_ADDR_11, 0x0 );

	// DENALI_CTL_638 [31:0] Offset: 0x09f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_638, DENALI_CTL_638_AXI13_END_ADDR_11, 0x0 );

	// DENALI_CTL_639 [31:0] Offset: 0x09fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_639, DENALI_CTL_639_AXI13_START_ADDR_12, 0x0 );

	// DENALI_CTL_640 [31:0] Offset: 0x0a00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_640, DENALI_CTL_640_AXI13_END_ADDR_12, 0x0 );

	// DENALI_CTL_641 [31:0] Offset: 0x0a04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_641, DENALI_CTL_641_AXI13_START_ADDR_13, 0x0 );

	// DENALI_CTL_642 [31:0] Offset: 0x0a08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_642, DENALI_CTL_642_AXI13_END_ADDR_13, 0x0 );

	// DENALI_CTL_643 [31:0] Offset: 0x0a0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_643, DENALI_CTL_643_AXI13_START_ADDR_14, 0x0 );

	// DENALI_CTL_644 [31:0] Offset: 0x0a10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_644, DENALI_CTL_644_AXI13_END_ADDR_14, 0x0 );

	// DENALI_CTL_645 [31:0] Offset: 0x0a14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_645, DENALI_CTL_645_AXI13_START_ADDR_15, 0x0 );

	// DENALI_CTL_646 [31:0] Offset: 0x0a18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_646, DENALI_CTL_646_AXI13_END_ADDR_15, 0x0 );

	// DENALI_CTL_647 [31:0] Offset: 0x0a1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_647, DENALI_CTL_647_AXI14_START_ADDR_0, 0x0 );

	// DENALI_CTL_648 [31:0] Offset: 0x0a20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_648, DENALI_CTL_648_AXI14_END_ADDR_0, 0x0 );

	// DENALI_CTL_649 [31:0] Offset: 0x0a24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_649, DENALI_CTL_649_AXI14_START_ADDR_1, 0x0 );

	// DENALI_CTL_650 [31:0] Offset: 0x0a28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_650, DENALI_CTL_650_AXI14_END_ADDR_1, 0x0 );

	// DENALI_CTL_651 [31:0] Offset: 0x0a2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_651, DENALI_CTL_651_AXI14_START_ADDR_2, 0x0 );

	// DENALI_CTL_652 [31:0] Offset: 0x0a30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_652, DENALI_CTL_652_AXI14_END_ADDR_2, 0x0 );

	// DENALI_CTL_653 [31:0] Offset: 0x0a34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_653, DENALI_CTL_653_AXI14_START_ADDR_3, 0x0 );

	// DENALI_CTL_654 [31:0] Offset: 0x0a38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_654, DENALI_CTL_654_AXI14_END_ADDR_3, 0x0 );

	// DENALI_CTL_655 [31:0] Offset: 0x0a3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_655, DENALI_CTL_655_AXI14_START_ADDR_4, 0x0 );

	// DENALI_CTL_656 [31:0] Offset: 0x0a40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_656, DENALI_CTL_656_AXI14_END_ADDR_4, 0x0 );

	// DENALI_CTL_657 [31:0] Offset: 0x0a44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_657, DENALI_CTL_657_AXI14_START_ADDR_5, 0x0 );

	// DENALI_CTL_658 [31:0] Offset: 0x0a48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_658, DENALI_CTL_658_AXI14_END_ADDR_5, 0x0 );

	// DENALI_CTL_659 [31:0] Offset: 0x0a4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_659, DENALI_CTL_659_AXI14_START_ADDR_6, 0x0 );

	// DENALI_CTL_660 [31:0] Offset: 0x0a50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_660, DENALI_CTL_660_AXI14_END_ADDR_6, 0x0 );

	// DENALI_CTL_661 [31:0] Offset: 0x0a54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_661, DENALI_CTL_661_AXI14_START_ADDR_7, 0x0 );

	// DENALI_CTL_662 [31:0] Offset: 0x0a58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_662, DENALI_CTL_662_AXI14_END_ADDR_7, 0x0 );

	// DENALI_CTL_663 [31:0] Offset: 0x0a5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_663, DENALI_CTL_663_AXI14_START_ADDR_8, 0x0 );

	// DENALI_CTL_664 [31:0] Offset: 0x0a60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_664, DENALI_CTL_664_AXI14_END_ADDR_8, 0x0 );

	// DENALI_CTL_665 [31:0] Offset: 0x0a64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_665, DENALI_CTL_665_AXI14_START_ADDR_9, 0x0 );

	// DENALI_CTL_666 [31:0] Offset: 0x0a68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_666, DENALI_CTL_666_AXI14_END_ADDR_9, 0x0 );

	// DENALI_CTL_667 [31:0] Offset: 0x0a6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_667, DENALI_CTL_667_AXI14_START_ADDR_10, 0x0 );

	// DENALI_CTL_668 [31:0] Offset: 0x0a70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_668, DENALI_CTL_668_AXI14_END_ADDR_10, 0x0 );

	// DENALI_CTL_669 [31:0] Offset: 0x0a74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_669, DENALI_CTL_669_AXI14_START_ADDR_11, 0x0 );

	// DENALI_CTL_670 [31:0] Offset: 0x0a78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_670, DENALI_CTL_670_AXI14_END_ADDR_11, 0x0 );

	// DENALI_CTL_671 [31:0] Offset: 0x0a7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_671, DENALI_CTL_671_AXI14_START_ADDR_12, 0x0 );

	// DENALI_CTL_672 [31:0] Offset: 0x0a80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_672, DENALI_CTL_672_AXI14_END_ADDR_12, 0x0 );

	// DENALI_CTL_673 [31:0] Offset: 0x0a84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_673, DENALI_CTL_673_AXI14_START_ADDR_13, 0x0 );

	// DENALI_CTL_674 [31:0] Offset: 0x0a88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_674, DENALI_CTL_674_AXI14_END_ADDR_13, 0x0 );

	// DENALI_CTL_675 [31:0] Offset: 0x0a8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_675, DENALI_CTL_675_AXI14_START_ADDR_14, 0x0 );

	// DENALI_CTL_676 [31:0] Offset: 0x0a90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_676, DENALI_CTL_676_AXI14_END_ADDR_14, 0x0 );

	// DENALI_CTL_677 [31:0] Offset: 0x0a94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_677, DENALI_CTL_677_AXI14_START_ADDR_15, 0x0 );

	// DENALI_CTL_678 [31:0] Offset: 0x0a98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_678, DENALI_CTL_678_AXI14_END_ADDR_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_678, DENALI_CTL_678_AXI0_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_679 [31:0] Offset: 0x0a9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_679, DENALI_CTL_679_AXI0_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_679, DENALI_CTL_679_AXI0_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_680 [31:0] Offset: 0x0aa0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_680, DENALI_CTL_680_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_680, DENALI_CTL_680_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_681 [31:0] Offset: 0x0aa4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_681, DENALI_CTL_681_AXI0_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_681, DENALI_CTL_681_AXI0_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_682 [31:0] Offset: 0x0aa8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_682, DENALI_CTL_682_AXI0_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_682, DENALI_CTL_682_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_683 [31:0] Offset: 0x0aac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_683, DENALI_CTL_683_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_683, DENALI_CTL_683_AXI0_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_684 [31:0] Offset: 0x0ab0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_684, DENALI_CTL_684_AXI0_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_684, DENALI_CTL_684_AXI0_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_685 [31:0] Offset: 0x0ab4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_685, DENALI_CTL_685_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_685, DENALI_CTL_685_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_686 [31:0] Offset: 0x0ab8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_686, DENALI_CTL_686_AXI0_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_686, DENALI_CTL_686_AXI0_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_687 [31:0] Offset: 0x0abc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_687, DENALI_CTL_687_AXI0_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_687, DENALI_CTL_687_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_688 [31:0] Offset: 0x0ac0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_688, DENALI_CTL_688_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_688, DENALI_CTL_688_AXI0_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_689 [31:0] Offset: 0x0ac4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_689, DENALI_CTL_689_AXI0_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_689, DENALI_CTL_689_AXI0_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_690 [31:0] Offset: 0x0ac8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_690, DENALI_CTL_690_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_690, DENALI_CTL_690_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_691 [31:0] Offset: 0x0acc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_691, DENALI_CTL_691_AXI0_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_691, DENALI_CTL_691_AXI0_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_692 [31:0] Offset: 0x0ad0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_692, DENALI_CTL_692_AXI0_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_692, DENALI_CTL_692_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_693 [31:0] Offset: 0x0ad4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_693, DENALI_CTL_693_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_693, DENALI_CTL_693_AXI0_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_694 [31:0] Offset: 0x0ad8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_694, DENALI_CTL_694_AXI0_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_694, DENALI_CTL_694_AXI0_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_695 [31:0] Offset: 0x0adc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_695, DENALI_CTL_695_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_695, DENALI_CTL_695_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_696 [31:0] Offset: 0x0ae0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_696, DENALI_CTL_696_AXI0_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_696, DENALI_CTL_696_AXI0_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_697 [31:0] Offset: 0x0ae4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_697, DENALI_CTL_697_AXI0_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_697, DENALI_CTL_697_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_698 [31:0] Offset: 0x0ae8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_698, DENALI_CTL_698_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_698, DENALI_CTL_698_AXI0_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_699 [31:0] Offset: 0x0aec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_699, DENALI_CTL_699_AXI0_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_699, DENALI_CTL_699_AXI0_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_700 [31:0] Offset: 0x0af0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_700, DENALI_CTL_700_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_700, DENALI_CTL_700_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_701 [31:0] Offset: 0x0af4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_701, DENALI_CTL_701_AXI0_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_701, DENALI_CTL_701_AXI0_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_702 [31:0] Offset: 0x0af8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_702, DENALI_CTL_702_AXI0_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_702, DENALI_CTL_702_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_703 [31:0] Offset: 0x0afc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_703, DENALI_CTL_703_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_703, DENALI_CTL_703_AXI0_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_704 [31:0] Offset: 0x0b00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_704, DENALI_CTL_704_AXI0_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_704, DENALI_CTL_704_AXI0_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_705 [31:0] Offset: 0x0b04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_705, DENALI_CTL_705_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_705, DENALI_CTL_705_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_706 [31:0] Offset: 0x0b08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_706, DENALI_CTL_706_AXI0_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_706, DENALI_CTL_706_AXI0_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_707 [31:0] Offset: 0x0b0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_707, DENALI_CTL_707_AXI0_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_707, DENALI_CTL_707_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_708 [31:0] Offset: 0x0b10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_708, DENALI_CTL_708_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_708, DENALI_CTL_708_AXI0_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_709 [31:0] Offset: 0x0b14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_709, DENALI_CTL_709_AXI0_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_709, DENALI_CTL_709_AXI0_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_710 [31:0] Offset: 0x0b18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_710, DENALI_CTL_710_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_710, DENALI_CTL_710_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_711 [31:0] Offset: 0x0b1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_711, DENALI_CTL_711_AXI0_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_711, DENALI_CTL_711_AXI0_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_712 [31:0] Offset: 0x0b20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_712, DENALI_CTL_712_AXI0_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_712, DENALI_CTL_712_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_713 [31:0] Offset: 0x0b24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_713, DENALI_CTL_713_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_713, DENALI_CTL_713_AXI0_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_714 [31:0] Offset: 0x0b28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_714, DENALI_CTL_714_AXI0_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_714, DENALI_CTL_714_AXI0_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_715 [31:0] Offset: 0x0b2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_715, DENALI_CTL_715_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_715, DENALI_CTL_715_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_716 [31:0] Offset: 0x0b30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_716, DENALI_CTL_716_AXI0_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_716, DENALI_CTL_716_AXI0_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_717 [31:0] Offset: 0x0b34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_717, DENALI_CTL_717_AXI0_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_717, DENALI_CTL_717_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_718 [31:0] Offset: 0x0b38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_718, DENALI_CTL_718_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_718, DENALI_CTL_718_AXI1_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_719 [31:0] Offset: 0x0b3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_719, DENALI_CTL_719_AXI1_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_719, DENALI_CTL_719_AXI1_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_720 [31:0] Offset: 0x0b40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_720, DENALI_CTL_720_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_720, DENALI_CTL_720_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_721 [31:0] Offset: 0x0b44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_721, DENALI_CTL_721_AXI1_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_721, DENALI_CTL_721_AXI1_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_722 [31:0] Offset: 0x0b48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_722, DENALI_CTL_722_AXI1_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_722, DENALI_CTL_722_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_723 [31:0] Offset: 0x0b4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_723, DENALI_CTL_723_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_723, DENALI_CTL_723_AXI1_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_724 [31:0] Offset: 0x0b50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_724, DENALI_CTL_724_AXI1_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_724, DENALI_CTL_724_AXI1_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_725 [31:0] Offset: 0x0b54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_725, DENALI_CTL_725_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_725, DENALI_CTL_725_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_726 [31:0] Offset: 0x0b58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_726, DENALI_CTL_726_AXI1_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_726, DENALI_CTL_726_AXI1_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_727 [31:0] Offset: 0x0b5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_727, DENALI_CTL_727_AXI1_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_727, DENALI_CTL_727_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_728 [31:0] Offset: 0x0b60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_728, DENALI_CTL_728_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_728, DENALI_CTL_728_AXI1_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_729 [31:0] Offset: 0x0b64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_729, DENALI_CTL_729_AXI1_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_729, DENALI_CTL_729_AXI1_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_730 [31:0] Offset: 0x0b68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_730, DENALI_CTL_730_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_730, DENALI_CTL_730_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_731 [31:0] Offset: 0x0b6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_731, DENALI_CTL_731_AXI1_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_731, DENALI_CTL_731_AXI1_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_732 [31:0] Offset: 0x0b70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_732, DENALI_CTL_732_AXI1_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_732, DENALI_CTL_732_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_733 [31:0] Offset: 0x0b74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_733, DENALI_CTL_733_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_733, DENALI_CTL_733_AXI1_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_734 [31:0] Offset: 0x0b78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_734, DENALI_CTL_734_AXI1_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_734, DENALI_CTL_734_AXI1_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_735 [31:0] Offset: 0x0b7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_735, DENALI_CTL_735_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_735, DENALI_CTL_735_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_736 [31:0] Offset: 0x0b80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_736, DENALI_CTL_736_AXI1_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_736, DENALI_CTL_736_AXI1_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_737 [31:0] Offset: 0x0b84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_737, DENALI_CTL_737_AXI1_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_737, DENALI_CTL_737_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_738 [31:0] Offset: 0x0b88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_738, DENALI_CTL_738_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_738, DENALI_CTL_738_AXI1_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_739 [31:0] Offset: 0x0b8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_739, DENALI_CTL_739_AXI1_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_739, DENALI_CTL_739_AXI1_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_740 [31:0] Offset: 0x0b90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_740, DENALI_CTL_740_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_740, DENALI_CTL_740_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_741 [31:0] Offset: 0x0b94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_741, DENALI_CTL_741_AXI1_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_741, DENALI_CTL_741_AXI1_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_742 [31:0] Offset: 0x0b98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_742, DENALI_CTL_742_AXI1_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_742, DENALI_CTL_742_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_743 [31:0] Offset: 0x0b9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_743, DENALI_CTL_743_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_743, DENALI_CTL_743_AXI1_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_744 [31:0] Offset: 0x0ba0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_744, DENALI_CTL_744_AXI1_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_744, DENALI_CTL_744_AXI1_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_745 [31:0] Offset: 0x0ba4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_745, DENALI_CTL_745_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_745, DENALI_CTL_745_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_746 [31:0] Offset: 0x0ba8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_746, DENALI_CTL_746_AXI1_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_746, DENALI_CTL_746_AXI1_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_747 [31:0] Offset: 0x0bac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_747, DENALI_CTL_747_AXI1_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_747, DENALI_CTL_747_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_748 [31:0] Offset: 0x0bb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_748, DENALI_CTL_748_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_748, DENALI_CTL_748_AXI1_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_749 [31:0] Offset: 0x0bb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_749, DENALI_CTL_749_AXI1_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_749, DENALI_CTL_749_AXI1_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_750 [31:0] Offset: 0x0bb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_750, DENALI_CTL_750_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_750, DENALI_CTL_750_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_751 [31:0] Offset: 0x0bbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_751, DENALI_CTL_751_AXI1_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_751, DENALI_CTL_751_AXI1_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_752 [31:0] Offset: 0x0bc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_752, DENALI_CTL_752_AXI1_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_752, DENALI_CTL_752_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_753 [31:0] Offset: 0x0bc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_753, DENALI_CTL_753_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_753, DENALI_CTL_753_AXI1_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_754 [31:0] Offset: 0x0bc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_754, DENALI_CTL_754_AXI1_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_754, DENALI_CTL_754_AXI1_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_755 [31:0] Offset: 0x0bcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_755, DENALI_CTL_755_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_755, DENALI_CTL_755_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_756 [31:0] Offset: 0x0bd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_756, DENALI_CTL_756_AXI1_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_756, DENALI_CTL_756_AXI1_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_757 [31:0] Offset: 0x0bd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_757, DENALI_CTL_757_AXI1_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_757, DENALI_CTL_757_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_758 [31:0] Offset: 0x0bd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_758, DENALI_CTL_758_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_758, DENALI_CTL_758_AXI2_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_759 [31:0] Offset: 0x0bdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_759, DENALI_CTL_759_AXI2_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_759, DENALI_CTL_759_AXI2_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_760 [31:0] Offset: 0x0be0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_760, DENALI_CTL_760_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_760, DENALI_CTL_760_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_761 [31:0] Offset: 0x0be4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_761, DENALI_CTL_761_AXI2_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_761, DENALI_CTL_761_AXI2_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_762 [31:0] Offset: 0x0be8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_762, DENALI_CTL_762_AXI2_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_762, DENALI_CTL_762_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_763 [31:0] Offset: 0x0bec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_763, DENALI_CTL_763_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_763, DENALI_CTL_763_AXI2_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_764 [31:0] Offset: 0x0bf0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_764, DENALI_CTL_764_AXI2_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_764, DENALI_CTL_764_AXI2_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_765 [31:0] Offset: 0x0bf4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_765, DENALI_CTL_765_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_765, DENALI_CTL_765_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_766 [31:0] Offset: 0x0bf8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_766, DENALI_CTL_766_AXI2_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_766, DENALI_CTL_766_AXI2_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_767 [31:0] Offset: 0x0bfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_767, DENALI_CTL_767_AXI2_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_767, DENALI_CTL_767_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_768 [31:0] Offset: 0x0c00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_768, DENALI_CTL_768_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_768, DENALI_CTL_768_AXI2_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_769 [31:0] Offset: 0x0c04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_769, DENALI_CTL_769_AXI2_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_769, DENALI_CTL_769_AXI2_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_770 [31:0] Offset: 0x0c08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_770, DENALI_CTL_770_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_770, DENALI_CTL_770_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_771 [31:0] Offset: 0x0c0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_771, DENALI_CTL_771_AXI2_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_771, DENALI_CTL_771_AXI2_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_772 [31:0] Offset: 0x0c10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_772, DENALI_CTL_772_AXI2_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_772, DENALI_CTL_772_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_773 [31:0] Offset: 0x0c14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_773, DENALI_CTL_773_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_773, DENALI_CTL_773_AXI2_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_774 [31:0] Offset: 0x0c18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_774, DENALI_CTL_774_AXI2_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_774, DENALI_CTL_774_AXI2_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_775 [31:0] Offset: 0x0c1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_775, DENALI_CTL_775_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_775, DENALI_CTL_775_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_776 [31:0] Offset: 0x0c20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_776, DENALI_CTL_776_AXI2_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_776, DENALI_CTL_776_AXI2_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_777 [31:0] Offset: 0x0c24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_777, DENALI_CTL_777_AXI2_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_777, DENALI_CTL_777_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_778 [31:0] Offset: 0x0c28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_778, DENALI_CTL_778_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_778, DENALI_CTL_778_AXI2_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_779 [31:0] Offset: 0x0c2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_779, DENALI_CTL_779_AXI2_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_779, DENALI_CTL_779_AXI2_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_780 [31:0] Offset: 0x0c30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_780, DENALI_CTL_780_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_780, DENALI_CTL_780_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_781 [31:0] Offset: 0x0c34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_781, DENALI_CTL_781_AXI2_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_781, DENALI_CTL_781_AXI2_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_782 [31:0] Offset: 0x0c38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_782, DENALI_CTL_782_AXI2_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_782, DENALI_CTL_782_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_783 [31:0] Offset: 0x0c3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_783, DENALI_CTL_783_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_783, DENALI_CTL_783_AXI2_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_784 [31:0] Offset: 0x0c40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_784, DENALI_CTL_784_AXI2_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_784, DENALI_CTL_784_AXI2_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_785 [31:0] Offset: 0x0c44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_785, DENALI_CTL_785_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_785, DENALI_CTL_785_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_786 [31:0] Offset: 0x0c48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_786, DENALI_CTL_786_AXI2_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_786, DENALI_CTL_786_AXI2_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_787 [31:0] Offset: 0x0c4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_787, DENALI_CTL_787_AXI2_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_787, DENALI_CTL_787_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_788 [31:0] Offset: 0x0c50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_788, DENALI_CTL_788_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_788, DENALI_CTL_788_AXI2_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_789 [31:0] Offset: 0x0c54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_789, DENALI_CTL_789_AXI2_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_789, DENALI_CTL_789_AXI2_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_790 [31:0] Offset: 0x0c58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_790, DENALI_CTL_790_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_790, DENALI_CTL_790_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_791 [31:0] Offset: 0x0c5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_791, DENALI_CTL_791_AXI2_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_791, DENALI_CTL_791_AXI2_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_792 [31:0] Offset: 0x0c60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_792, DENALI_CTL_792_AXI2_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_792, DENALI_CTL_792_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_793 [31:0] Offset: 0x0c64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_793, DENALI_CTL_793_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_793, DENALI_CTL_793_AXI2_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_794 [31:0] Offset: 0x0c68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_794, DENALI_CTL_794_AXI2_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_794, DENALI_CTL_794_AXI2_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_795 [31:0] Offset: 0x0c6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_795, DENALI_CTL_795_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_795, DENALI_CTL_795_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_796 [31:0] Offset: 0x0c70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_796, DENALI_CTL_796_AXI2_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_796, DENALI_CTL_796_AXI2_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_797 [31:0] Offset: 0x0c74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_797, DENALI_CTL_797_AXI2_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_797, DENALI_CTL_797_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_798 [31:0] Offset: 0x0c78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_798, DENALI_CTL_798_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_798, DENALI_CTL_798_AXI3_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_799 [31:0] Offset: 0x0c7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_799, DENALI_CTL_799_AXI3_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_799, DENALI_CTL_799_AXI3_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_800 [31:0] Offset: 0x0c80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_800, DENALI_CTL_800_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_800, DENALI_CTL_800_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_801 [31:0] Offset: 0x0c84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_801, DENALI_CTL_801_AXI3_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_801, DENALI_CTL_801_AXI3_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_802 [31:0] Offset: 0x0c88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_802, DENALI_CTL_802_AXI3_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_802, DENALI_CTL_802_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_803 [31:0] Offset: 0x0c8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_803, DENALI_CTL_803_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_803, DENALI_CTL_803_AXI3_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_804 [31:0] Offset: 0x0c90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_804, DENALI_CTL_804_AXI3_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_804, DENALI_CTL_804_AXI3_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_805 [31:0] Offset: 0x0c94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_805, DENALI_CTL_805_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_805, DENALI_CTL_805_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_806 [31:0] Offset: 0x0c98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_806, DENALI_CTL_806_AXI3_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_806, DENALI_CTL_806_AXI3_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_807 [31:0] Offset: 0x0c9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_807, DENALI_CTL_807_AXI3_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_807, DENALI_CTL_807_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_808 [31:0] Offset: 0x0ca0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_808, DENALI_CTL_808_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_808, DENALI_CTL_808_AXI3_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_809 [31:0] Offset: 0x0ca4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_809, DENALI_CTL_809_AXI3_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_809, DENALI_CTL_809_AXI3_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_810 [31:0] Offset: 0x0ca8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_810, DENALI_CTL_810_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_810, DENALI_CTL_810_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_811 [31:0] Offset: 0x0cac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_811, DENALI_CTL_811_AXI3_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_811, DENALI_CTL_811_AXI3_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_812 [31:0] Offset: 0x0cb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_812, DENALI_CTL_812_AXI3_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_812, DENALI_CTL_812_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_813 [31:0] Offset: 0x0cb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_813, DENALI_CTL_813_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_813, DENALI_CTL_813_AXI3_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_814 [31:0] Offset: 0x0cb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_814, DENALI_CTL_814_AXI3_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_814, DENALI_CTL_814_AXI3_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_815 [31:0] Offset: 0x0cbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_815, DENALI_CTL_815_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_815, DENALI_CTL_815_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_816 [31:0] Offset: 0x0cc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_816, DENALI_CTL_816_AXI3_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_816, DENALI_CTL_816_AXI3_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_817 [31:0] Offset: 0x0cc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_817, DENALI_CTL_817_AXI3_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_817, DENALI_CTL_817_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_818 [31:0] Offset: 0x0cc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_818, DENALI_CTL_818_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_818, DENALI_CTL_818_AXI3_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_819 [31:0] Offset: 0x0ccc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_819, DENALI_CTL_819_AXI3_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_819, DENALI_CTL_819_AXI3_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_820 [31:0] Offset: 0x0cd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_820, DENALI_CTL_820_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_820, DENALI_CTL_820_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_821 [31:0] Offset: 0x0cd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_821, DENALI_CTL_821_AXI3_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_821, DENALI_CTL_821_AXI3_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_822 [31:0] Offset: 0x0cd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_822, DENALI_CTL_822_AXI3_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_822, DENALI_CTL_822_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_823 [31:0] Offset: 0x0cdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_823, DENALI_CTL_823_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_823, DENALI_CTL_823_AXI3_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_824 [31:0] Offset: 0x0ce0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_824, DENALI_CTL_824_AXI3_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_824, DENALI_CTL_824_AXI3_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_825 [31:0] Offset: 0x0ce4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_825, DENALI_CTL_825_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_825, DENALI_CTL_825_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_826 [31:0] Offset: 0x0ce8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_826, DENALI_CTL_826_AXI3_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_826, DENALI_CTL_826_AXI3_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_827 [31:0] Offset: 0x0cec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_827, DENALI_CTL_827_AXI3_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_827, DENALI_CTL_827_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_828 [31:0] Offset: 0x0cf0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_828, DENALI_CTL_828_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_828, DENALI_CTL_828_AXI3_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_829 [31:0] Offset: 0x0cf4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_829, DENALI_CTL_829_AXI3_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_829, DENALI_CTL_829_AXI3_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_830 [31:0] Offset: 0x0cf8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_830, DENALI_CTL_830_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_830, DENALI_CTL_830_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_831 [31:0] Offset: 0x0cfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_831, DENALI_CTL_831_AXI3_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_831, DENALI_CTL_831_AXI3_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_832 [31:0] Offset: 0x0d00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_832, DENALI_CTL_832_AXI3_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_832, DENALI_CTL_832_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_833 [31:0] Offset: 0x0d04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_833, DENALI_CTL_833_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_833, DENALI_CTL_833_AXI3_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_834 [31:0] Offset: 0x0d08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_834, DENALI_CTL_834_AXI3_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_834, DENALI_CTL_834_AXI3_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_835 [31:0] Offset: 0x0d0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_835, DENALI_CTL_835_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_835, DENALI_CTL_835_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_836 [31:0] Offset: 0x0d10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_836, DENALI_CTL_836_AXI3_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_836, DENALI_CTL_836_AXI3_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_837 [31:0] Offset: 0x0d14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_837, DENALI_CTL_837_AXI3_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_837, DENALI_CTL_837_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_838 [31:0] Offset: 0x0d18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_838, DENALI_CTL_838_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_838, DENALI_CTL_838_AXI4_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_839 [31:0] Offset: 0x0d1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_839, DENALI_CTL_839_AXI4_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_839, DENALI_CTL_839_AXI4_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_840 [31:0] Offset: 0x0d20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_840, DENALI_CTL_840_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_840, DENALI_CTL_840_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_841 [31:0] Offset: 0x0d24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_841, DENALI_CTL_841_AXI4_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_841, DENALI_CTL_841_AXI4_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_842 [31:0] Offset: 0x0d28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_842, DENALI_CTL_842_AXI4_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_842, DENALI_CTL_842_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_843 [31:0] Offset: 0x0d2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_843, DENALI_CTL_843_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_843, DENALI_CTL_843_AXI4_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_844 [31:0] Offset: 0x0d30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_844, DENALI_CTL_844_AXI4_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_844, DENALI_CTL_844_AXI4_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_845 [31:0] Offset: 0x0d34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_845, DENALI_CTL_845_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_845, DENALI_CTL_845_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_846 [31:0] Offset: 0x0d38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_846, DENALI_CTL_846_AXI4_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_846, DENALI_CTL_846_AXI4_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_847 [31:0] Offset: 0x0d3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_847, DENALI_CTL_847_AXI4_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_847, DENALI_CTL_847_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_848 [31:0] Offset: 0x0d40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_848, DENALI_CTL_848_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_848, DENALI_CTL_848_AXI4_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_849 [31:0] Offset: 0x0d44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_849, DENALI_CTL_849_AXI4_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_849, DENALI_CTL_849_AXI4_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_850 [31:0] Offset: 0x0d48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_850, DENALI_CTL_850_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_850, DENALI_CTL_850_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_851 [31:0] Offset: 0x0d4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_851, DENALI_CTL_851_AXI4_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_851, DENALI_CTL_851_AXI4_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_852 [31:0] Offset: 0x0d50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_852, DENALI_CTL_852_AXI4_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_852, DENALI_CTL_852_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_853 [31:0] Offset: 0x0d54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_853, DENALI_CTL_853_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_853, DENALI_CTL_853_AXI4_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_854 [31:0] Offset: 0x0d58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_854, DENALI_CTL_854_AXI4_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_854, DENALI_CTL_854_AXI4_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_855 [31:0] Offset: 0x0d5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_855, DENALI_CTL_855_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_855, DENALI_CTL_855_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_856 [31:0] Offset: 0x0d60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_856, DENALI_CTL_856_AXI4_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_856, DENALI_CTL_856_AXI4_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_857 [31:0] Offset: 0x0d64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_857, DENALI_CTL_857_AXI4_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_857, DENALI_CTL_857_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_858 [31:0] Offset: 0x0d68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_858, DENALI_CTL_858_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_858, DENALI_CTL_858_AXI4_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_859 [31:0] Offset: 0x0d6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_859, DENALI_CTL_859_AXI4_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_859, DENALI_CTL_859_AXI4_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_860 [31:0] Offset: 0x0d70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_860, DENALI_CTL_860_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_860, DENALI_CTL_860_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_861 [31:0] Offset: 0x0d74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_861, DENALI_CTL_861_AXI4_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_861, DENALI_CTL_861_AXI4_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_862 [31:0] Offset: 0x0d78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_862, DENALI_CTL_862_AXI4_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_862, DENALI_CTL_862_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_863 [31:0] Offset: 0x0d7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_863, DENALI_CTL_863_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_863, DENALI_CTL_863_AXI4_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_864 [31:0] Offset: 0x0d80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_864, DENALI_CTL_864_AXI4_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_864, DENALI_CTL_864_AXI4_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_865 [31:0] Offset: 0x0d84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_865, DENALI_CTL_865_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_865, DENALI_CTL_865_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_866 [31:0] Offset: 0x0d88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_866, DENALI_CTL_866_AXI4_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_866, DENALI_CTL_866_AXI4_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_867 [31:0] Offset: 0x0d8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_867, DENALI_CTL_867_AXI4_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_867, DENALI_CTL_867_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_868 [31:0] Offset: 0x0d90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_868, DENALI_CTL_868_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_868, DENALI_CTL_868_AXI4_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_869 [31:0] Offset: 0x0d94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_869, DENALI_CTL_869_AXI4_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_869, DENALI_CTL_869_AXI4_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_870 [31:0] Offset: 0x0d98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_870, DENALI_CTL_870_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_870, DENALI_CTL_870_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_871 [31:0] Offset: 0x0d9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_871, DENALI_CTL_871_AXI4_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_871, DENALI_CTL_871_AXI4_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_872 [31:0] Offset: 0x0da0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_872, DENALI_CTL_872_AXI4_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_872, DENALI_CTL_872_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_873 [31:0] Offset: 0x0da4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_873, DENALI_CTL_873_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_873, DENALI_CTL_873_AXI4_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_874 [31:0] Offset: 0x0da8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_874, DENALI_CTL_874_AXI4_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_874, DENALI_CTL_874_AXI4_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_875 [31:0] Offset: 0x0dac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_875, DENALI_CTL_875_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_875, DENALI_CTL_875_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_876 [31:0] Offset: 0x0db0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_876, DENALI_CTL_876_AXI4_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_876, DENALI_CTL_876_AXI4_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_877 [31:0] Offset: 0x0db4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_877, DENALI_CTL_877_AXI4_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_877, DENALI_CTL_877_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_878 [31:0] Offset: 0x0db8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_878, DENALI_CTL_878_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_878, DENALI_CTL_878_AXI5_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_879 [31:0] Offset: 0x0dbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_879, DENALI_CTL_879_AXI5_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_879, DENALI_CTL_879_AXI5_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_880 [31:0] Offset: 0x0dc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_880, DENALI_CTL_880_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_880, DENALI_CTL_880_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_881 [31:0] Offset: 0x0dc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_881, DENALI_CTL_881_AXI5_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_881, DENALI_CTL_881_AXI5_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_882 [31:0] Offset: 0x0dc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_882, DENALI_CTL_882_AXI5_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_882, DENALI_CTL_882_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_883 [31:0] Offset: 0x0dcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_883, DENALI_CTL_883_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_883, DENALI_CTL_883_AXI5_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_884 [31:0] Offset: 0x0dd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_884, DENALI_CTL_884_AXI5_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_884, DENALI_CTL_884_AXI5_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_885 [31:0] Offset: 0x0dd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_885, DENALI_CTL_885_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_885, DENALI_CTL_885_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_886 [31:0] Offset: 0x0dd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_886, DENALI_CTL_886_AXI5_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_886, DENALI_CTL_886_AXI5_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_887 [31:0] Offset: 0x0ddc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_887, DENALI_CTL_887_AXI5_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_887, DENALI_CTL_887_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_888 [31:0] Offset: 0x0de0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_888, DENALI_CTL_888_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_888, DENALI_CTL_888_AXI5_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_889 [31:0] Offset: 0x0de4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_889, DENALI_CTL_889_AXI5_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_889, DENALI_CTL_889_AXI5_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_890 [31:0] Offset: 0x0de8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_890, DENALI_CTL_890_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_890, DENALI_CTL_890_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_891 [31:0] Offset: 0x0dec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_891, DENALI_CTL_891_AXI5_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_891, DENALI_CTL_891_AXI5_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_892 [31:0] Offset: 0x0df0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_892, DENALI_CTL_892_AXI5_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_892, DENALI_CTL_892_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_893 [31:0] Offset: 0x0df4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_893, DENALI_CTL_893_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_893, DENALI_CTL_893_AXI5_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_894 [31:0] Offset: 0x0df8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_894, DENALI_CTL_894_AXI5_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_894, DENALI_CTL_894_AXI5_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_895 [31:0] Offset: 0x0dfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_895, DENALI_CTL_895_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_895, DENALI_CTL_895_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_896 [31:0] Offset: 0x0e00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_896, DENALI_CTL_896_AXI5_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_896, DENALI_CTL_896_AXI5_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_897 [31:0] Offset: 0x0e04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_897, DENALI_CTL_897_AXI5_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_897, DENALI_CTL_897_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_898 [31:0] Offset: 0x0e08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_898, DENALI_CTL_898_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_898, DENALI_CTL_898_AXI5_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_899 [31:0] Offset: 0x0e0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_899, DENALI_CTL_899_AXI5_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_899, DENALI_CTL_899_AXI5_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_900 [31:0] Offset: 0x0e10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_900, DENALI_CTL_900_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_900, DENALI_CTL_900_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_901 [31:0] Offset: 0x0e14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_901, DENALI_CTL_901_AXI5_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_901, DENALI_CTL_901_AXI5_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_902 [31:0] Offset: 0x0e18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_902, DENALI_CTL_902_AXI5_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_902, DENALI_CTL_902_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_903 [31:0] Offset: 0x0e1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_903, DENALI_CTL_903_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_903, DENALI_CTL_903_AXI5_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_904 [31:0] Offset: 0x0e20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_904, DENALI_CTL_904_AXI5_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_904, DENALI_CTL_904_AXI5_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_905 [31:0] Offset: 0x0e24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_905, DENALI_CTL_905_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_905, DENALI_CTL_905_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_906 [31:0] Offset: 0x0e28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_906, DENALI_CTL_906_AXI5_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_906, DENALI_CTL_906_AXI5_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_907 [31:0] Offset: 0x0e2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_907, DENALI_CTL_907_AXI5_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_907, DENALI_CTL_907_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_908 [31:0] Offset: 0x0e30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_908, DENALI_CTL_908_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_908, DENALI_CTL_908_AXI5_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_909 [31:0] Offset: 0x0e34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_909, DENALI_CTL_909_AXI5_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_909, DENALI_CTL_909_AXI5_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_910 [31:0] Offset: 0x0e38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_910, DENALI_CTL_910_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_910, DENALI_CTL_910_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_911 [31:0] Offset: 0x0e3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_911, DENALI_CTL_911_AXI5_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_911, DENALI_CTL_911_AXI5_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_912 [31:0] Offset: 0x0e40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_912, DENALI_CTL_912_AXI5_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_912, DENALI_CTL_912_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_913 [31:0] Offset: 0x0e44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_913, DENALI_CTL_913_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_913, DENALI_CTL_913_AXI5_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_914 [31:0] Offset: 0x0e48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_914, DENALI_CTL_914_AXI5_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_914, DENALI_CTL_914_AXI5_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_915 [31:0] Offset: 0x0e4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_915, DENALI_CTL_915_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_915, DENALI_CTL_915_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_916 [31:0] Offset: 0x0e50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_916, DENALI_CTL_916_AXI5_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_916, DENALI_CTL_916_AXI5_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_917 [31:0] Offset: 0x0e54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_917, DENALI_CTL_917_AXI5_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_917, DENALI_CTL_917_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_918 [31:0] Offset: 0x0e58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_918, DENALI_CTL_918_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_918, DENALI_CTL_918_AXI6_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_919 [31:0] Offset: 0x0e5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_919, DENALI_CTL_919_AXI6_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_919, DENALI_CTL_919_AXI6_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_920 [31:0] Offset: 0x0e60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_920, DENALI_CTL_920_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_920, DENALI_CTL_920_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_921 [31:0] Offset: 0x0e64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_921, DENALI_CTL_921_AXI6_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_921, DENALI_CTL_921_AXI6_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_922 [31:0] Offset: 0x0e68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_922, DENALI_CTL_922_AXI6_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_922, DENALI_CTL_922_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_923 [31:0] Offset: 0x0e6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_923, DENALI_CTL_923_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_923, DENALI_CTL_923_AXI6_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_924 [31:0] Offset: 0x0e70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_924, DENALI_CTL_924_AXI6_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_924, DENALI_CTL_924_AXI6_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_925 [31:0] Offset: 0x0e74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_925, DENALI_CTL_925_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_925, DENALI_CTL_925_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_926 [31:0] Offset: 0x0e78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_926, DENALI_CTL_926_AXI6_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_926, DENALI_CTL_926_AXI6_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_927 [31:0] Offset: 0x0e7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_927, DENALI_CTL_927_AXI6_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_927, DENALI_CTL_927_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_928 [31:0] Offset: 0x0e80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_928, DENALI_CTL_928_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_928, DENALI_CTL_928_AXI6_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_929 [31:0] Offset: 0x0e84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_929, DENALI_CTL_929_AXI6_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_929, DENALI_CTL_929_AXI6_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_930 [31:0] Offset: 0x0e88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_930, DENALI_CTL_930_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_930, DENALI_CTL_930_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_931 [31:0] Offset: 0x0e8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_931, DENALI_CTL_931_AXI6_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_931, DENALI_CTL_931_AXI6_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_932 [31:0] Offset: 0x0e90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_932, DENALI_CTL_932_AXI6_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_932, DENALI_CTL_932_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_933 [31:0] Offset: 0x0e94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_933, DENALI_CTL_933_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_933, DENALI_CTL_933_AXI6_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_934 [31:0] Offset: 0x0e98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_934, DENALI_CTL_934_AXI6_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_934, DENALI_CTL_934_AXI6_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_935 [31:0] Offset: 0x0e9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_935, DENALI_CTL_935_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_935, DENALI_CTL_935_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_936 [31:0] Offset: 0x0ea0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_936, DENALI_CTL_936_AXI6_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_936, DENALI_CTL_936_AXI6_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_937 [31:0] Offset: 0x0ea4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_937, DENALI_CTL_937_AXI6_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_937, DENALI_CTL_937_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_938 [31:0] Offset: 0x0ea8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_938, DENALI_CTL_938_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_938, DENALI_CTL_938_AXI6_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_939 [31:0] Offset: 0x0eac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_939, DENALI_CTL_939_AXI6_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_939, DENALI_CTL_939_AXI6_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_940 [31:0] Offset: 0x0eb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_940, DENALI_CTL_940_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_940, DENALI_CTL_940_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_941 [31:0] Offset: 0x0eb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_941, DENALI_CTL_941_AXI6_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_941, DENALI_CTL_941_AXI6_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_942 [31:0] Offset: 0x0eb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_942, DENALI_CTL_942_AXI6_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_942, DENALI_CTL_942_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_943 [31:0] Offset: 0x0ebc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_943, DENALI_CTL_943_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_943, DENALI_CTL_943_AXI6_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_944 [31:0] Offset: 0x0ec0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_944, DENALI_CTL_944_AXI6_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_944, DENALI_CTL_944_AXI6_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_945 [31:0] Offset: 0x0ec4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_945, DENALI_CTL_945_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_945, DENALI_CTL_945_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_946 [31:0] Offset: 0x0ec8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_946, DENALI_CTL_946_AXI6_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_946, DENALI_CTL_946_AXI6_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_947 [31:0] Offset: 0x0ecc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_947, DENALI_CTL_947_AXI6_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_947, DENALI_CTL_947_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_948 [31:0] Offset: 0x0ed0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_948, DENALI_CTL_948_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_948, DENALI_CTL_948_AXI6_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_949 [31:0] Offset: 0x0ed4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_949, DENALI_CTL_949_AXI6_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_949, DENALI_CTL_949_AXI6_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_950 [31:0] Offset: 0x0ed8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_950, DENALI_CTL_950_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_950, DENALI_CTL_950_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_951 [31:0] Offset: 0x0edc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_951, DENALI_CTL_951_AXI6_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_951, DENALI_CTL_951_AXI6_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_952 [31:0] Offset: 0x0ee0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_952, DENALI_CTL_952_AXI6_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_952, DENALI_CTL_952_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_953 [31:0] Offset: 0x0ee4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_953, DENALI_CTL_953_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_953, DENALI_CTL_953_AXI6_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_954 [31:0] Offset: 0x0ee8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_954, DENALI_CTL_954_AXI6_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_954, DENALI_CTL_954_AXI6_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_955 [31:0] Offset: 0x0eec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_955, DENALI_CTL_955_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_955, DENALI_CTL_955_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_956 [31:0] Offset: 0x0ef0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_956, DENALI_CTL_956_AXI6_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_956, DENALI_CTL_956_AXI6_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_957 [31:0] Offset: 0x0ef4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_957, DENALI_CTL_957_AXI6_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_957, DENALI_CTL_957_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_958 [31:0] Offset: 0x0ef8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_958, DENALI_CTL_958_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_958, DENALI_CTL_958_AXI7_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_959 [31:0] Offset: 0x0efc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_959, DENALI_CTL_959_AXI7_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_959, DENALI_CTL_959_AXI7_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_960 [31:0] Offset: 0x0f00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_960, DENALI_CTL_960_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_960, DENALI_CTL_960_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_961 [31:0] Offset: 0x0f04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_961, DENALI_CTL_961_AXI7_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_961, DENALI_CTL_961_AXI7_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_962 [31:0] Offset: 0x0f08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_962, DENALI_CTL_962_AXI7_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_962, DENALI_CTL_962_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_963 [31:0] Offset: 0x0f0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_963, DENALI_CTL_963_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_963, DENALI_CTL_963_AXI7_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_964 [31:0] Offset: 0x0f10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_964, DENALI_CTL_964_AXI7_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_964, DENALI_CTL_964_AXI7_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_965 [31:0] Offset: 0x0f14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_965, DENALI_CTL_965_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_965, DENALI_CTL_965_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_966 [31:0] Offset: 0x0f18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_966, DENALI_CTL_966_AXI7_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_966, DENALI_CTL_966_AXI7_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_967 [31:0] Offset: 0x0f1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_967, DENALI_CTL_967_AXI7_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_967, DENALI_CTL_967_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_968 [31:0] Offset: 0x0f20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_968, DENALI_CTL_968_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_968, DENALI_CTL_968_AXI7_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_969 [31:0] Offset: 0x0f24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_969, DENALI_CTL_969_AXI7_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_969, DENALI_CTL_969_AXI7_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_970 [31:0] Offset: 0x0f28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_970, DENALI_CTL_970_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_970, DENALI_CTL_970_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_971 [31:0] Offset: 0x0f2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_971, DENALI_CTL_971_AXI7_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_971, DENALI_CTL_971_AXI7_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_972 [31:0] Offset: 0x0f30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_972, DENALI_CTL_972_AXI7_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_972, DENALI_CTL_972_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_973 [31:0] Offset: 0x0f34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_973, DENALI_CTL_973_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_973, DENALI_CTL_973_AXI7_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_974 [31:0] Offset: 0x0f38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_974, DENALI_CTL_974_AXI7_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_974, DENALI_CTL_974_AXI7_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_975 [31:0] Offset: 0x0f3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_975, DENALI_CTL_975_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_975, DENALI_CTL_975_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_976 [31:0] Offset: 0x0f40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_976, DENALI_CTL_976_AXI7_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_976, DENALI_CTL_976_AXI7_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_977 [31:0] Offset: 0x0f44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_977, DENALI_CTL_977_AXI7_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_977, DENALI_CTL_977_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_978 [31:0] Offset: 0x0f48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_978, DENALI_CTL_978_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_978, DENALI_CTL_978_AXI7_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_979 [31:0] Offset: 0x0f4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_979, DENALI_CTL_979_AXI7_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_979, DENALI_CTL_979_AXI7_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_980 [31:0] Offset: 0x0f50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_980, DENALI_CTL_980_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_980, DENALI_CTL_980_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_981 [31:0] Offset: 0x0f54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_981, DENALI_CTL_981_AXI7_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_981, DENALI_CTL_981_AXI7_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_982 [31:0] Offset: 0x0f58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_982, DENALI_CTL_982_AXI7_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_982, DENALI_CTL_982_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_983 [31:0] Offset: 0x0f5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_983, DENALI_CTL_983_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_983, DENALI_CTL_983_AXI7_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_984 [31:0] Offset: 0x0f60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_984, DENALI_CTL_984_AXI7_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_984, DENALI_CTL_984_AXI7_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_985 [31:0] Offset: 0x0f64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_985, DENALI_CTL_985_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_985, DENALI_CTL_985_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_986 [31:0] Offset: 0x0f68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_986, DENALI_CTL_986_AXI7_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_986, DENALI_CTL_986_AXI7_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_987 [31:0] Offset: 0x0f6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_987, DENALI_CTL_987_AXI7_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_987, DENALI_CTL_987_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_988 [31:0] Offset: 0x0f70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_988, DENALI_CTL_988_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_988, DENALI_CTL_988_AXI7_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_989 [31:0] Offset: 0x0f74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_989, DENALI_CTL_989_AXI7_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_989, DENALI_CTL_989_AXI7_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_990 [31:0] Offset: 0x0f78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_990, DENALI_CTL_990_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_990, DENALI_CTL_990_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_991 [31:0] Offset: 0x0f7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_991, DENALI_CTL_991_AXI7_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_991, DENALI_CTL_991_AXI7_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_992 [31:0] Offset: 0x0f80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_992, DENALI_CTL_992_AXI7_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_992, DENALI_CTL_992_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_993 [31:0] Offset: 0x0f84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_993, DENALI_CTL_993_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_993, DENALI_CTL_993_AXI7_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_994 [31:0] Offset: 0x0f88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_994, DENALI_CTL_994_AXI7_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_994, DENALI_CTL_994_AXI7_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_995 [31:0] Offset: 0x0f8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_995, DENALI_CTL_995_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_995, DENALI_CTL_995_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_996 [31:0] Offset: 0x0f90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_996, DENALI_CTL_996_AXI7_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_996, DENALI_CTL_996_AXI7_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_997 [31:0] Offset: 0x0f94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_997, DENALI_CTL_997_AXI7_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_997, DENALI_CTL_997_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_998 [31:0] Offset: 0x0f98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_998, DENALI_CTL_998_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_998, DENALI_CTL_998_AXI8_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_999 [31:0] Offset: 0x0f9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_999, DENALI_CTL_999_AXI8_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_999, DENALI_CTL_999_AXI8_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1000 [31:0] Offset: 0x0fa0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1000, DENALI_CTL_1000_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1000, DENALI_CTL_1000_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1001 [31:0] Offset: 0x0fa4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1001, DENALI_CTL_1001_AXI8_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1001, DENALI_CTL_1001_AXI8_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1002 [31:0] Offset: 0x0fa8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1002, DENALI_CTL_1002_AXI8_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1002, DENALI_CTL_1002_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1003 [31:0] Offset: 0x0fac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1003, DENALI_CTL_1003_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1003, DENALI_CTL_1003_AXI8_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1004 [31:0] Offset: 0x0fb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1004, DENALI_CTL_1004_AXI8_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1004, DENALI_CTL_1004_AXI8_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1005 [31:0] Offset: 0x0fb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1005, DENALI_CTL_1005_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1005, DENALI_CTL_1005_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1006 [31:0] Offset: 0x0fb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1006, DENALI_CTL_1006_AXI8_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1006, DENALI_CTL_1006_AXI8_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1007 [31:0] Offset: 0x0fbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1007, DENALI_CTL_1007_AXI8_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1007, DENALI_CTL_1007_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1008 [31:0] Offset: 0x0fc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1008, DENALI_CTL_1008_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1008, DENALI_CTL_1008_AXI8_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1009 [31:0] Offset: 0x0fc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1009, DENALI_CTL_1009_AXI8_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1009, DENALI_CTL_1009_AXI8_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1010 [31:0] Offset: 0x0fc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1010, DENALI_CTL_1010_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1010, DENALI_CTL_1010_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1011 [31:0] Offset: 0x0fcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1011, DENALI_CTL_1011_AXI8_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1011, DENALI_CTL_1011_AXI8_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1012 [31:0] Offset: 0x0fd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1012, DENALI_CTL_1012_AXI8_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1012, DENALI_CTL_1012_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1013 [31:0] Offset: 0x0fd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1013, DENALI_CTL_1013_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1013, DENALI_CTL_1013_AXI8_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1014 [31:0] Offset: 0x0fd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1014, DENALI_CTL_1014_AXI8_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1014, DENALI_CTL_1014_AXI8_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1015 [31:0] Offset: 0x0fdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1015, DENALI_CTL_1015_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1015, DENALI_CTL_1015_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1016 [31:0] Offset: 0x0fe0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1016, DENALI_CTL_1016_AXI8_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1016, DENALI_CTL_1016_AXI8_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1017 [31:0] Offset: 0x0fe4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1017, DENALI_CTL_1017_AXI8_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1017, DENALI_CTL_1017_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1018 [31:0] Offset: 0x0fe8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1018, DENALI_CTL_1018_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1018, DENALI_CTL_1018_AXI8_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1019 [31:0] Offset: 0x0fec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1019, DENALI_CTL_1019_AXI8_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1019, DENALI_CTL_1019_AXI8_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1020 [31:0] Offset: 0x0ff0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1020, DENALI_CTL_1020_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1020, DENALI_CTL_1020_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1021 [31:0] Offset: 0x0ff4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1021, DENALI_CTL_1021_AXI8_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1021, DENALI_CTL_1021_AXI8_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1022 [31:0] Offset: 0x0ff8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1022, DENALI_CTL_1022_AXI8_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1022, DENALI_CTL_1022_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1023 [31:0] Offset: 0x0ffc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1023, DENALI_CTL_1023_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1023, DENALI_CTL_1023_AXI8_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1024 [31:0] Offset: 0x1000
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1024, DENALI_CTL_1024_AXI8_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1024, DENALI_CTL_1024_AXI8_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1025 [31:0] Offset: 0x1004
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1025, DENALI_CTL_1025_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1025, DENALI_CTL_1025_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1026 [31:0] Offset: 0x1008
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1026, DENALI_CTL_1026_AXI8_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1026, DENALI_CTL_1026_AXI8_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1027 [31:0] Offset: 0x100c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1027, DENALI_CTL_1027_AXI8_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1027, DENALI_CTL_1027_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1028 [31:0] Offset: 0x1010
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1028, DENALI_CTL_1028_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1028, DENALI_CTL_1028_AXI8_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1029 [31:0] Offset: 0x1014
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1029, DENALI_CTL_1029_AXI8_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1029, DENALI_CTL_1029_AXI8_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1030 [31:0] Offset: 0x1018
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1030, DENALI_CTL_1030_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1030, DENALI_CTL_1030_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1031 [31:0] Offset: 0x101c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1031, DENALI_CTL_1031_AXI8_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1031, DENALI_CTL_1031_AXI8_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1032 [31:0] Offset: 0x1020
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1032, DENALI_CTL_1032_AXI8_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1032, DENALI_CTL_1032_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1033 [31:0] Offset: 0x1024
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1033, DENALI_CTL_1033_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1033, DENALI_CTL_1033_AXI8_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1034 [31:0] Offset: 0x1028
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1034, DENALI_CTL_1034_AXI8_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1034, DENALI_CTL_1034_AXI8_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1035 [31:0] Offset: 0x102c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1035, DENALI_CTL_1035_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1035, DENALI_CTL_1035_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1036 [31:0] Offset: 0x1030
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1036, DENALI_CTL_1036_AXI8_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1036, DENALI_CTL_1036_AXI8_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1037 [31:0] Offset: 0x1034
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1037, DENALI_CTL_1037_AXI8_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1037, DENALI_CTL_1037_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1038 [31:0] Offset: 0x1038
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1038, DENALI_CTL_1038_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1038, DENALI_CTL_1038_AXI9_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1039 [31:0] Offset: 0x103c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1039, DENALI_CTL_1039_AXI9_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1039, DENALI_CTL_1039_AXI9_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1040 [31:0] Offset: 0x1040
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1040, DENALI_CTL_1040_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1040, DENALI_CTL_1040_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1041 [31:0] Offset: 0x1044
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1041, DENALI_CTL_1041_AXI9_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1041, DENALI_CTL_1041_AXI9_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1042 [31:0] Offset: 0x1048
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1042, DENALI_CTL_1042_AXI9_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1042, DENALI_CTL_1042_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1043 [31:0] Offset: 0x104c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1043, DENALI_CTL_1043_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1043, DENALI_CTL_1043_AXI9_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1044 [31:0] Offset: 0x1050
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1044, DENALI_CTL_1044_AXI9_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1044, DENALI_CTL_1044_AXI9_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1045 [31:0] Offset: 0x1054
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1045, DENALI_CTL_1045_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1045, DENALI_CTL_1045_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1046 [31:0] Offset: 0x1058
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1046, DENALI_CTL_1046_AXI9_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1046, DENALI_CTL_1046_AXI9_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1047 [31:0] Offset: 0x105c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1047, DENALI_CTL_1047_AXI9_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1047, DENALI_CTL_1047_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1048 [31:0] Offset: 0x1060
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1048, DENALI_CTL_1048_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1048, DENALI_CTL_1048_AXI9_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1049 [31:0] Offset: 0x1064
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1049, DENALI_CTL_1049_AXI9_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1049, DENALI_CTL_1049_AXI9_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1050 [31:0] Offset: 0x1068
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1050, DENALI_CTL_1050_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1050, DENALI_CTL_1050_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1051 [31:0] Offset: 0x106c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1051, DENALI_CTL_1051_AXI9_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1051, DENALI_CTL_1051_AXI9_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1052 [31:0] Offset: 0x1070
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1052, DENALI_CTL_1052_AXI9_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1052, DENALI_CTL_1052_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1053 [31:0] Offset: 0x1074
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1053, DENALI_CTL_1053_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1053, DENALI_CTL_1053_AXI9_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1054 [31:0] Offset: 0x1078
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1054, DENALI_CTL_1054_AXI9_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1054, DENALI_CTL_1054_AXI9_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1055 [31:0] Offset: 0x107c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1055, DENALI_CTL_1055_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1055, DENALI_CTL_1055_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1056 [31:0] Offset: 0x1080
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1056, DENALI_CTL_1056_AXI9_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1056, DENALI_CTL_1056_AXI9_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1057 [31:0] Offset: 0x1084
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1057, DENALI_CTL_1057_AXI9_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1057, DENALI_CTL_1057_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1058 [31:0] Offset: 0x1088
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1058, DENALI_CTL_1058_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1058, DENALI_CTL_1058_AXI9_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1059 [31:0] Offset: 0x108c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1059, DENALI_CTL_1059_AXI9_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1059, DENALI_CTL_1059_AXI9_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1060 [31:0] Offset: 0x1090
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1060, DENALI_CTL_1060_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1060, DENALI_CTL_1060_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1061 [31:0] Offset: 0x1094
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1061, DENALI_CTL_1061_AXI9_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1061, DENALI_CTL_1061_AXI9_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1062 [31:0] Offset: 0x1098
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1062, DENALI_CTL_1062_AXI9_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1062, DENALI_CTL_1062_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1063 [31:0] Offset: 0x109c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1063, DENALI_CTL_1063_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1063, DENALI_CTL_1063_AXI9_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1064 [31:0] Offset: 0x10a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1064, DENALI_CTL_1064_AXI9_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1064, DENALI_CTL_1064_AXI9_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1065 [31:0] Offset: 0x10a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1065, DENALI_CTL_1065_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1065, DENALI_CTL_1065_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1066 [31:0] Offset: 0x10a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1066, DENALI_CTL_1066_AXI9_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1066, DENALI_CTL_1066_AXI9_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1067 [31:0] Offset: 0x10ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1067, DENALI_CTL_1067_AXI9_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1067, DENALI_CTL_1067_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1068 [31:0] Offset: 0x10b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1068, DENALI_CTL_1068_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1068, DENALI_CTL_1068_AXI9_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1069 [31:0] Offset: 0x10b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1069, DENALI_CTL_1069_AXI9_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1069, DENALI_CTL_1069_AXI9_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1070 [31:0] Offset: 0x10b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1070, DENALI_CTL_1070_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1070, DENALI_CTL_1070_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1071 [31:0] Offset: 0x10bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1071, DENALI_CTL_1071_AXI9_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1071, DENALI_CTL_1071_AXI9_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1072 [31:0] Offset: 0x10c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1072, DENALI_CTL_1072_AXI9_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1072, DENALI_CTL_1072_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1073 [31:0] Offset: 0x10c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1073, DENALI_CTL_1073_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1073, DENALI_CTL_1073_AXI9_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1074 [31:0] Offset: 0x10c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1074, DENALI_CTL_1074_AXI9_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1074, DENALI_CTL_1074_AXI9_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1075 [31:0] Offset: 0x10cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1075, DENALI_CTL_1075_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1075, DENALI_CTL_1075_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1076 [31:0] Offset: 0x10d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1076, DENALI_CTL_1076_AXI9_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1076, DENALI_CTL_1076_AXI9_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1077 [31:0] Offset: 0x10d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1077, DENALI_CTL_1077_AXI9_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1077, DENALI_CTL_1077_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1078 [31:0] Offset: 0x10d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1078, DENALI_CTL_1078_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1078, DENALI_CTL_1078_AXI10_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1079 [31:0] Offset: 0x10dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1079, DENALI_CTL_1079_AXI10_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1079, DENALI_CTL_1079_AXI10_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1080 [31:0] Offset: 0x10e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1080, DENALI_CTL_1080_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1080, DENALI_CTL_1080_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1081 [31:0] Offset: 0x10e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1081, DENALI_CTL_1081_AXI10_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1081, DENALI_CTL_1081_AXI10_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1082 [31:0] Offset: 0x10e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1082, DENALI_CTL_1082_AXI10_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1082, DENALI_CTL_1082_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1083 [31:0] Offset: 0x10ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1083, DENALI_CTL_1083_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1083, DENALI_CTL_1083_AXI10_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1084 [31:0] Offset: 0x10f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1084, DENALI_CTL_1084_AXI10_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1084, DENALI_CTL_1084_AXI10_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1085 [31:0] Offset: 0x10f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1085, DENALI_CTL_1085_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1085, DENALI_CTL_1085_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1086 [31:0] Offset: 0x10f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1086, DENALI_CTL_1086_AXI10_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1086, DENALI_CTL_1086_AXI10_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1087 [31:0] Offset: 0x10fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1087, DENALI_CTL_1087_AXI10_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1087, DENALI_CTL_1087_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1088 [31:0] Offset: 0x1100
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1088, DENALI_CTL_1088_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1088, DENALI_CTL_1088_AXI10_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1089 [31:0] Offset: 0x1104
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1089, DENALI_CTL_1089_AXI10_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1089, DENALI_CTL_1089_AXI10_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1090 [31:0] Offset: 0x1108
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1090, DENALI_CTL_1090_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1090, DENALI_CTL_1090_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1091 [31:0] Offset: 0x110c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1091, DENALI_CTL_1091_AXI10_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1091, DENALI_CTL_1091_AXI10_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1092 [31:0] Offset: 0x1110
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1092, DENALI_CTL_1092_AXI10_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1092, DENALI_CTL_1092_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1093 [31:0] Offset: 0x1114
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1093, DENALI_CTL_1093_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1093, DENALI_CTL_1093_AXI10_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1094 [31:0] Offset: 0x1118
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1094, DENALI_CTL_1094_AXI10_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1094, DENALI_CTL_1094_AXI10_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1095 [31:0] Offset: 0x111c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1095, DENALI_CTL_1095_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1095, DENALI_CTL_1095_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1096 [31:0] Offset: 0x1120
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1096, DENALI_CTL_1096_AXI10_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1096, DENALI_CTL_1096_AXI10_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1097 [31:0] Offset: 0x1124
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1097, DENALI_CTL_1097_AXI10_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1097, DENALI_CTL_1097_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1098 [31:0] Offset: 0x1128
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1098, DENALI_CTL_1098_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1098, DENALI_CTL_1098_AXI10_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1099 [31:0] Offset: 0x112c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1099, DENALI_CTL_1099_AXI10_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1099, DENALI_CTL_1099_AXI10_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1100 [31:0] Offset: 0x1130
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1100, DENALI_CTL_1100_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1100, DENALI_CTL_1100_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1101 [31:0] Offset: 0x1134
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1101, DENALI_CTL_1101_AXI10_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1101, DENALI_CTL_1101_AXI10_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1102 [31:0] Offset: 0x1138
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1102, DENALI_CTL_1102_AXI10_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1102, DENALI_CTL_1102_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1103 [31:0] Offset: 0x113c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1103, DENALI_CTL_1103_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1103, DENALI_CTL_1103_AXI10_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1104 [31:0] Offset: 0x1140
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1104, DENALI_CTL_1104_AXI10_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1104, DENALI_CTL_1104_AXI10_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1105 [31:0] Offset: 0x1144
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1105, DENALI_CTL_1105_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1105, DENALI_CTL_1105_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1106 [31:0] Offset: 0x1148
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1106, DENALI_CTL_1106_AXI10_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1106, DENALI_CTL_1106_AXI10_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1107 [31:0] Offset: 0x114c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1107, DENALI_CTL_1107_AXI10_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1107, DENALI_CTL_1107_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1108 [31:0] Offset: 0x1150
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1108, DENALI_CTL_1108_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1108, DENALI_CTL_1108_AXI10_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1109 [31:0] Offset: 0x1154
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1109, DENALI_CTL_1109_AXI10_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1109, DENALI_CTL_1109_AXI10_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1110 [31:0] Offset: 0x1158
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1110, DENALI_CTL_1110_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1110, DENALI_CTL_1110_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1111 [31:0] Offset: 0x115c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1111, DENALI_CTL_1111_AXI10_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1111, DENALI_CTL_1111_AXI10_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1112 [31:0] Offset: 0x1160
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1112, DENALI_CTL_1112_AXI10_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1112, DENALI_CTL_1112_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1113 [31:0] Offset: 0x1164
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1113, DENALI_CTL_1113_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1113, DENALI_CTL_1113_AXI10_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1114 [31:0] Offset: 0x1168
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1114, DENALI_CTL_1114_AXI10_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1114, DENALI_CTL_1114_AXI10_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1115 [31:0] Offset: 0x116c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1115, DENALI_CTL_1115_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1115, DENALI_CTL_1115_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1116 [31:0] Offset: 0x1170
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1116, DENALI_CTL_1116_AXI10_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1116, DENALI_CTL_1116_AXI10_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1117 [31:0] Offset: 0x1174
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1117, DENALI_CTL_1117_AXI10_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1117, DENALI_CTL_1117_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1118 [31:0] Offset: 0x1178
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1118, DENALI_CTL_1118_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1118, DENALI_CTL_1118_AXI11_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1119 [31:0] Offset: 0x117c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1119, DENALI_CTL_1119_AXI11_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1119, DENALI_CTL_1119_AXI11_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1120 [31:0] Offset: 0x1180
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1120, DENALI_CTL_1120_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1120, DENALI_CTL_1120_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1121 [31:0] Offset: 0x1184
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1121, DENALI_CTL_1121_AXI11_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1121, DENALI_CTL_1121_AXI11_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1122 [31:0] Offset: 0x1188
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1122, DENALI_CTL_1122_AXI11_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1122, DENALI_CTL_1122_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1123 [31:0] Offset: 0x118c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1123, DENALI_CTL_1123_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1123, DENALI_CTL_1123_AXI11_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1124 [31:0] Offset: 0x1190
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1124, DENALI_CTL_1124_AXI11_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1124, DENALI_CTL_1124_AXI11_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1125 [31:0] Offset: 0x1194
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1125, DENALI_CTL_1125_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1125, DENALI_CTL_1125_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1126 [31:0] Offset: 0x1198
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1126, DENALI_CTL_1126_AXI11_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1126, DENALI_CTL_1126_AXI11_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1127 [31:0] Offset: 0x119c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1127, DENALI_CTL_1127_AXI11_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1127, DENALI_CTL_1127_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1128 [31:0] Offset: 0x11a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1128, DENALI_CTL_1128_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1128, DENALI_CTL_1128_AXI11_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1129 [31:0] Offset: 0x11a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1129, DENALI_CTL_1129_AXI11_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1129, DENALI_CTL_1129_AXI11_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1130 [31:0] Offset: 0x11a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1130, DENALI_CTL_1130_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1130, DENALI_CTL_1130_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1131 [31:0] Offset: 0x11ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1131, DENALI_CTL_1131_AXI11_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1131, DENALI_CTL_1131_AXI11_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1132 [31:0] Offset: 0x11b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1132, DENALI_CTL_1132_AXI11_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1132, DENALI_CTL_1132_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1133 [31:0] Offset: 0x11b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1133, DENALI_CTL_1133_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1133, DENALI_CTL_1133_AXI11_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1134 [31:0] Offset: 0x11b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1134, DENALI_CTL_1134_AXI11_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1134, DENALI_CTL_1134_AXI11_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1135 [31:0] Offset: 0x11bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1135, DENALI_CTL_1135_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1135, DENALI_CTL_1135_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1136 [31:0] Offset: 0x11c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1136, DENALI_CTL_1136_AXI11_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1136, DENALI_CTL_1136_AXI11_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1137 [31:0] Offset: 0x11c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1137, DENALI_CTL_1137_AXI11_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1137, DENALI_CTL_1137_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1138 [31:0] Offset: 0x11c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1138, DENALI_CTL_1138_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1138, DENALI_CTL_1138_AXI11_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1139 [31:0] Offset: 0x11cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1139, DENALI_CTL_1139_AXI11_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1139, DENALI_CTL_1139_AXI11_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1140 [31:0] Offset: 0x11d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1140, DENALI_CTL_1140_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1140, DENALI_CTL_1140_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1141 [31:0] Offset: 0x11d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1141, DENALI_CTL_1141_AXI11_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1141, DENALI_CTL_1141_AXI11_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1142 [31:0] Offset: 0x11d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1142, DENALI_CTL_1142_AXI11_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1142, DENALI_CTL_1142_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1143 [31:0] Offset: 0x11dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1143, DENALI_CTL_1143_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1143, DENALI_CTL_1143_AXI11_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1144 [31:0] Offset: 0x11e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1144, DENALI_CTL_1144_AXI11_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1144, DENALI_CTL_1144_AXI11_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1145 [31:0] Offset: 0x11e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1145, DENALI_CTL_1145_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1145, DENALI_CTL_1145_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1146 [31:0] Offset: 0x11e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1146, DENALI_CTL_1146_AXI11_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1146, DENALI_CTL_1146_AXI11_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1147 [31:0] Offset: 0x11ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1147, DENALI_CTL_1147_AXI11_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1147, DENALI_CTL_1147_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1148 [31:0] Offset: 0x11f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1148, DENALI_CTL_1148_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1148, DENALI_CTL_1148_AXI11_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1149 [31:0] Offset: 0x11f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1149, DENALI_CTL_1149_AXI11_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1149, DENALI_CTL_1149_AXI11_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1150 [31:0] Offset: 0x11f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1150, DENALI_CTL_1150_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1150, DENALI_CTL_1150_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1151 [31:0] Offset: 0x11fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1151, DENALI_CTL_1151_AXI11_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1151, DENALI_CTL_1151_AXI11_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1152 [31:0] Offset: 0x1200
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1152, DENALI_CTL_1152_AXI11_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1152, DENALI_CTL_1152_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1153 [31:0] Offset: 0x1204
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1153, DENALI_CTL_1153_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1153, DENALI_CTL_1153_AXI11_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1154 [31:0] Offset: 0x1208
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1154, DENALI_CTL_1154_AXI11_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1154, DENALI_CTL_1154_AXI11_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1155 [31:0] Offset: 0x120c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1155, DENALI_CTL_1155_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1155, DENALI_CTL_1155_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1156 [31:0] Offset: 0x1210
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1156, DENALI_CTL_1156_AXI11_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1156, DENALI_CTL_1156_AXI11_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1157 [31:0] Offset: 0x1214
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1157, DENALI_CTL_1157_AXI11_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1157, DENALI_CTL_1157_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1158 [31:0] Offset: 0x1218
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1158, DENALI_CTL_1158_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1158, DENALI_CTL_1158_AXI12_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1159 [31:0] Offset: 0x121c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1159, DENALI_CTL_1159_AXI12_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1159, DENALI_CTL_1159_AXI12_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1160 [31:0] Offset: 0x1220
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1160, DENALI_CTL_1160_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1160, DENALI_CTL_1160_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1161 [31:0] Offset: 0x1224
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1161, DENALI_CTL_1161_AXI12_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1161, DENALI_CTL_1161_AXI12_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1162 [31:0] Offset: 0x1228
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1162, DENALI_CTL_1162_AXI12_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1162, DENALI_CTL_1162_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1163 [31:0] Offset: 0x122c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1163, DENALI_CTL_1163_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1163, DENALI_CTL_1163_AXI12_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1164 [31:0] Offset: 0x1230
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1164, DENALI_CTL_1164_AXI12_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1164, DENALI_CTL_1164_AXI12_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1165 [31:0] Offset: 0x1234
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1165, DENALI_CTL_1165_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1165, DENALI_CTL_1165_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1166 [31:0] Offset: 0x1238
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1166, DENALI_CTL_1166_AXI12_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1166, DENALI_CTL_1166_AXI12_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1167 [31:0] Offset: 0x123c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1167, DENALI_CTL_1167_AXI12_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1167, DENALI_CTL_1167_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1168 [31:0] Offset: 0x1240
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1168, DENALI_CTL_1168_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1168, DENALI_CTL_1168_AXI12_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1169 [31:0] Offset: 0x1244
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1169, DENALI_CTL_1169_AXI12_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1169, DENALI_CTL_1169_AXI12_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1170 [31:0] Offset: 0x1248
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1170, DENALI_CTL_1170_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1170, DENALI_CTL_1170_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1171 [31:0] Offset: 0x124c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1171, DENALI_CTL_1171_AXI12_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1171, DENALI_CTL_1171_AXI12_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1172 [31:0] Offset: 0x1250
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1172, DENALI_CTL_1172_AXI12_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1172, DENALI_CTL_1172_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1173 [31:0] Offset: 0x1254
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1173, DENALI_CTL_1173_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1173, DENALI_CTL_1173_AXI12_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1174 [31:0] Offset: 0x1258
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1174, DENALI_CTL_1174_AXI12_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1174, DENALI_CTL_1174_AXI12_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1175 [31:0] Offset: 0x125c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1175, DENALI_CTL_1175_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1175, DENALI_CTL_1175_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1176 [31:0] Offset: 0x1260
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1176, DENALI_CTL_1176_AXI12_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1176, DENALI_CTL_1176_AXI12_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1177 [31:0] Offset: 0x1264
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1177, DENALI_CTL_1177_AXI12_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1177, DENALI_CTL_1177_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1178 [31:0] Offset: 0x1268
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1178, DENALI_CTL_1178_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1178, DENALI_CTL_1178_AXI12_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1179 [31:0] Offset: 0x126c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1179, DENALI_CTL_1179_AXI12_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1179, DENALI_CTL_1179_AXI12_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1180 [31:0] Offset: 0x1270
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1180, DENALI_CTL_1180_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1180, DENALI_CTL_1180_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1181 [31:0] Offset: 0x1274
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1181, DENALI_CTL_1181_AXI12_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1181, DENALI_CTL_1181_AXI12_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1182 [31:0] Offset: 0x1278
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1182, DENALI_CTL_1182_AXI12_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1182, DENALI_CTL_1182_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1183 [31:0] Offset: 0x127c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1183, DENALI_CTL_1183_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1183, DENALI_CTL_1183_AXI12_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1184 [31:0] Offset: 0x1280
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1184, DENALI_CTL_1184_AXI12_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1184, DENALI_CTL_1184_AXI12_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1185 [31:0] Offset: 0x1284
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1185, DENALI_CTL_1185_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1185, DENALI_CTL_1185_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1186 [31:0] Offset: 0x1288
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1186, DENALI_CTL_1186_AXI12_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1186, DENALI_CTL_1186_AXI12_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1187 [31:0] Offset: 0x128c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1187, DENALI_CTL_1187_AXI12_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1187, DENALI_CTL_1187_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1188 [31:0] Offset: 0x1290
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1188, DENALI_CTL_1188_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1188, DENALI_CTL_1188_AXI12_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1189 [31:0] Offset: 0x1294
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1189, DENALI_CTL_1189_AXI12_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1189, DENALI_CTL_1189_AXI12_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1190 [31:0] Offset: 0x1298
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1190, DENALI_CTL_1190_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1190, DENALI_CTL_1190_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1191 [31:0] Offset: 0x129c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1191, DENALI_CTL_1191_AXI12_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1191, DENALI_CTL_1191_AXI12_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1192 [31:0] Offset: 0x12a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1192, DENALI_CTL_1192_AXI12_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1192, DENALI_CTL_1192_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1193 [31:0] Offset: 0x12a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1193, DENALI_CTL_1193_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1193, DENALI_CTL_1193_AXI12_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1194 [31:0] Offset: 0x12a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1194, DENALI_CTL_1194_AXI12_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1194, DENALI_CTL_1194_AXI12_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1195 [31:0] Offset: 0x12ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1195, DENALI_CTL_1195_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1195, DENALI_CTL_1195_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1196 [31:0] Offset: 0x12b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1196, DENALI_CTL_1196_AXI12_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1196, DENALI_CTL_1196_AXI12_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1197 [31:0] Offset: 0x12b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1197, DENALI_CTL_1197_AXI12_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1197, DENALI_CTL_1197_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1198 [31:0] Offset: 0x12b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1198, DENALI_CTL_1198_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1198, DENALI_CTL_1198_AXI13_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1199 [31:0] Offset: 0x12bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1199, DENALI_CTL_1199_AXI13_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1199, DENALI_CTL_1199_AXI13_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1200 [31:0] Offset: 0x12c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1200, DENALI_CTL_1200_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1200, DENALI_CTL_1200_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1201 [31:0] Offset: 0x12c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1201, DENALI_CTL_1201_AXI13_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1201, DENALI_CTL_1201_AXI13_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1202 [31:0] Offset: 0x12c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1202, DENALI_CTL_1202_AXI13_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1202, DENALI_CTL_1202_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1203 [31:0] Offset: 0x12cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1203, DENALI_CTL_1203_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1203, DENALI_CTL_1203_AXI13_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1204 [31:0] Offset: 0x12d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1204, DENALI_CTL_1204_AXI13_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1204, DENALI_CTL_1204_AXI13_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1205 [31:0] Offset: 0x12d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1205, DENALI_CTL_1205_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1205, DENALI_CTL_1205_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1206 [31:0] Offset: 0x12d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1206, DENALI_CTL_1206_AXI13_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1206, DENALI_CTL_1206_AXI13_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1207 [31:0] Offset: 0x12dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1207, DENALI_CTL_1207_AXI13_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1207, DENALI_CTL_1207_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1208 [31:0] Offset: 0x12e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1208, DENALI_CTL_1208_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1208, DENALI_CTL_1208_AXI13_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1209 [31:0] Offset: 0x12e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1209, DENALI_CTL_1209_AXI13_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1209, DENALI_CTL_1209_AXI13_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1210 [31:0] Offset: 0x12e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1210, DENALI_CTL_1210_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1210, DENALI_CTL_1210_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1211 [31:0] Offset: 0x12ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1211, DENALI_CTL_1211_AXI13_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1211, DENALI_CTL_1211_AXI13_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1212 [31:0] Offset: 0x12f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1212, DENALI_CTL_1212_AXI13_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1212, DENALI_CTL_1212_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1213 [31:0] Offset: 0x12f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1213, DENALI_CTL_1213_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1213, DENALI_CTL_1213_AXI13_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1214 [31:0] Offset: 0x12f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1214, DENALI_CTL_1214_AXI13_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1214, DENALI_CTL_1214_AXI13_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1215 [31:0] Offset: 0x12fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1215, DENALI_CTL_1215_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1215, DENALI_CTL_1215_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1216 [31:0] Offset: 0x1300
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1216, DENALI_CTL_1216_AXI13_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1216, DENALI_CTL_1216_AXI13_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1217 [31:0] Offset: 0x1304
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1217, DENALI_CTL_1217_AXI13_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1217, DENALI_CTL_1217_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1218 [31:0] Offset: 0x1308
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1218, DENALI_CTL_1218_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1218, DENALI_CTL_1218_AXI13_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1219 [31:0] Offset: 0x130c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1219, DENALI_CTL_1219_AXI13_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1219, DENALI_CTL_1219_AXI13_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1220 [31:0] Offset: 0x1310
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1220, DENALI_CTL_1220_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1220, DENALI_CTL_1220_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1221 [31:0] Offset: 0x1314
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1221, DENALI_CTL_1221_AXI13_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1221, DENALI_CTL_1221_AXI13_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1222 [31:0] Offset: 0x1318
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1222, DENALI_CTL_1222_AXI13_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1222, DENALI_CTL_1222_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1223 [31:0] Offset: 0x131c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1223, DENALI_CTL_1223_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1223, DENALI_CTL_1223_AXI13_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1224 [31:0] Offset: 0x1320
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1224, DENALI_CTL_1224_AXI13_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1224, DENALI_CTL_1224_AXI13_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1225 [31:0] Offset: 0x1324
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1225, DENALI_CTL_1225_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1225, DENALI_CTL_1225_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1226 [31:0] Offset: 0x1328
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1226, DENALI_CTL_1226_AXI13_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1226, DENALI_CTL_1226_AXI13_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1227 [31:0] Offset: 0x132c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1227, DENALI_CTL_1227_AXI13_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1227, DENALI_CTL_1227_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1228 [31:0] Offset: 0x1330
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1228, DENALI_CTL_1228_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1228, DENALI_CTL_1228_AXI13_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1229 [31:0] Offset: 0x1334
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1229, DENALI_CTL_1229_AXI13_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1229, DENALI_CTL_1229_AXI13_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1230 [31:0] Offset: 0x1338
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1230, DENALI_CTL_1230_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1230, DENALI_CTL_1230_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1231 [31:0] Offset: 0x133c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1231, DENALI_CTL_1231_AXI13_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1231, DENALI_CTL_1231_AXI13_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1232 [31:0] Offset: 0x1340
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1232, DENALI_CTL_1232_AXI13_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1232, DENALI_CTL_1232_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1233 [31:0] Offset: 0x1344
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1233, DENALI_CTL_1233_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1233, DENALI_CTL_1233_AXI13_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1234 [31:0] Offset: 0x1348
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1234, DENALI_CTL_1234_AXI13_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1234, DENALI_CTL_1234_AXI13_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1235 [31:0] Offset: 0x134c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1235, DENALI_CTL_1235_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1235, DENALI_CTL_1235_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1236 [31:0] Offset: 0x1350
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1236, DENALI_CTL_1236_AXI13_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1236, DENALI_CTL_1236_AXI13_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1237 [31:0] Offset: 0x1354
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1237, DENALI_CTL_1237_AXI13_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1237, DENALI_CTL_1237_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1238 [31:0] Offset: 0x1358
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1238, DENALI_CTL_1238_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1238, DENALI_CTL_1238_AXI14_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1239 [31:0] Offset: 0x135c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1239, DENALI_CTL_1239_AXI14_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1239, DENALI_CTL_1239_AXI14_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1240 [31:0] Offset: 0x1360
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1240, DENALI_CTL_1240_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1240, DENALI_CTL_1240_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1241 [31:0] Offset: 0x1364
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1241, DENALI_CTL_1241_AXI14_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1241, DENALI_CTL_1241_AXI14_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1242 [31:0] Offset: 0x1368
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1242, DENALI_CTL_1242_AXI14_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1242, DENALI_CTL_1242_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1243 [31:0] Offset: 0x136c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1243, DENALI_CTL_1243_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1243, DENALI_CTL_1243_AXI14_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1244 [31:0] Offset: 0x1370
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1244, DENALI_CTL_1244_AXI14_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1244, DENALI_CTL_1244_AXI14_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1245 [31:0] Offset: 0x1374
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1245, DENALI_CTL_1245_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1245, DENALI_CTL_1245_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1246 [31:0] Offset: 0x1378
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1246, DENALI_CTL_1246_AXI14_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1246, DENALI_CTL_1246_AXI14_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1247 [31:0] Offset: 0x137c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1247, DENALI_CTL_1247_AXI14_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1247, DENALI_CTL_1247_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1248 [31:0] Offset: 0x1380
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1248, DENALI_CTL_1248_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1248, DENALI_CTL_1248_AXI14_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1249 [31:0] Offset: 0x1384
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1249, DENALI_CTL_1249_AXI14_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1249, DENALI_CTL_1249_AXI14_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1250 [31:0] Offset: 0x1388
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1250, DENALI_CTL_1250_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1250, DENALI_CTL_1250_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1251 [31:0] Offset: 0x138c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1251, DENALI_CTL_1251_AXI14_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1251, DENALI_CTL_1251_AXI14_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1252 [31:0] Offset: 0x1390
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1252, DENALI_CTL_1252_AXI14_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1252, DENALI_CTL_1252_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1253 [31:0] Offset: 0x1394
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1253, DENALI_CTL_1253_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1253, DENALI_CTL_1253_AXI14_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1254 [31:0] Offset: 0x1398
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1254, DENALI_CTL_1254_AXI14_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1254, DENALI_CTL_1254_AXI14_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1255 [31:0] Offset: 0x139c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1255, DENALI_CTL_1255_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1255, DENALI_CTL_1255_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1256 [31:0] Offset: 0x13a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1256, DENALI_CTL_1256_AXI14_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1256, DENALI_CTL_1256_AXI14_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1257 [31:0] Offset: 0x13a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1257, DENALI_CTL_1257_AXI14_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1257, DENALI_CTL_1257_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1258 [31:0] Offset: 0x13a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1258, DENALI_CTL_1258_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1258, DENALI_CTL_1258_AXI14_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1259 [31:0] Offset: 0x13ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1259, DENALI_CTL_1259_AXI14_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1259, DENALI_CTL_1259_AXI14_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1260 [31:0] Offset: 0x13b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1260, DENALI_CTL_1260_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1260, DENALI_CTL_1260_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1261 [31:0] Offset: 0x13b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1261, DENALI_CTL_1261_AXI14_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1261, DENALI_CTL_1261_AXI14_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1262 [31:0] Offset: 0x13b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1262, DENALI_CTL_1262_AXI14_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1262, DENALI_CTL_1262_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1263 [31:0] Offset: 0x13bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1263, DENALI_CTL_1263_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1263, DENALI_CTL_1263_AXI14_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1264 [31:0] Offset: 0x13c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1264, DENALI_CTL_1264_AXI14_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1264, DENALI_CTL_1264_AXI14_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1265 [31:0] Offset: 0x13c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1265, DENALI_CTL_1265_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1265, DENALI_CTL_1265_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1266 [31:0] Offset: 0x13c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1266, DENALI_CTL_1266_AXI14_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1266, DENALI_CTL_1266_AXI14_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1267 [31:0] Offset: 0x13cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1267, DENALI_CTL_1267_AXI14_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1267, DENALI_CTL_1267_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1268 [31:0] Offset: 0x13d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1268, DENALI_CTL_1268_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1268, DENALI_CTL_1268_AXI14_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1269 [31:0] Offset: 0x13d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1269, DENALI_CTL_1269_AXI14_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1269, DENALI_CTL_1269_AXI14_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1270 [31:0] Offset: 0x13d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1270, DENALI_CTL_1270_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1270, DENALI_CTL_1270_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1271 [31:0] Offset: 0x13dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1271, DENALI_CTL_1271_AXI14_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1271, DENALI_CTL_1271_AXI14_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1272 [31:0] Offset: 0x13e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1272, DENALI_CTL_1272_AXI14_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1272, DENALI_CTL_1272_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1273 [31:0] Offset: 0x13e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1273, DENALI_CTL_1273_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1273, DENALI_CTL_1273_AXI14_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1274 [31:0] Offset: 0x13e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1274, DENALI_CTL_1274_AXI14_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1274, DENALI_CTL_1274_AXI14_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1275 [31:0] Offset: 0x13ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1275, DENALI_CTL_1275_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1275, DENALI_CTL_1275_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1276 [31:0] Offset: 0x13f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1276, DENALI_CTL_1276_AXI14_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1276, DENALI_CTL_1276_AXI14_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1277 [31:0] Offset: 0x13f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1277, DENALI_CTL_1277_AXI14_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1277, DENALI_CTL_1277_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1278 [31:0] Offset: 0x13f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1278, DENALI_CTL_1278_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
#endif // MC_AXI_PRIORITY_RELATIVE: OLD AXI Port settings


	// DENALI_CTL_1290 [31:0] Offset: 0x1428
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Minimum cycles required for DLL reset signal dll_rst_n to be held. If this signal is not being used by the PHY, this parameter may be ignored.
	//    SET_REG_FIELD( DENALI_CTL_1290, DENALI_CTL_1290_DLL_RST_DELAY, 0x0 );

	// DENALI_CTL_1291 [31:0] Offset: 0x142c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted. If this signal is not being used by the PHY, this parameter may be ignored.
	//    SET_REG_FIELD( DENALI_CTL_1291, DENALI_CTL_1291_DLL_RST_ADJ_DLY, 0x0 );
	// Type: RW_D ; Reset: 0x6 ; Desc: Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion.
	   SET_REG_FIELD( DENALI_CTL_1291, DENALI_CTL_1291_TDFI_PHY_RDLAT, 0x20 );  /* UPDATED */

	// DENALI_CTL_1292 [31:0] Offset: 0x1430
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Set value for the dfi_dram_clk_disable signal. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable.
	//    SET_REG_FIELD( DENALI_CTL_1292, DENALI_CTL_1292_DRAM_CLK_DISABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tCTRLUPD_MIN timing parameter (in DFI clocks), the minimum cycles that dfi_ctrlupd_req must be asserted.
	   SET_REG_FIELD( DENALI_CTL_1292, DENALI_CTL_1292_TDFI_CTRLUPD_MIN, 0x37 );  /* UPDATED,  ver 0.1.1: 0x15 */

	// DENALI_CTL_1293 [31:0] Offset: 0x1434
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the UPDATE_ERROR_STATUS parameter.
	   SET_REG_FIELD( DENALI_CTL_1293, DENALI_CTL_1293_TDFI_CTRLUPD_MAX, 0x802 );  /* UPDATED,  ver 0.1.1: 0x30C0 */

	// DENALI_CTL_1294 [31:0] Offset: 0x1438
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1294, 2000 );  /* UPDATED */

	// DENALI_CTL_1295 [31:0] Offset: 0x143c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (2) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1295, 50 );  /* UPDATED */

	// DENALI_CTL_1296 [31:0] Offset: 0x1440
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (3) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1296, 0x200 );  /* UPDATED */

	// DENALI_CTL_1297 [31:0] Offset: 0x1444
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit (4) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1297, 0x200 );  /* UPDATED */

	// DENALI_CTL_1298 [31:0] Offset: 0x1448
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (5) set in the UPDATE_ERROR_STATUS parameter.
	   SET_REG_FIELD( DENALI_CTL_1298, DENALI_CTL_1298_TDFI_PHYUPD_RESP, 0x30c0 );  /* UPDATED */

	// DENALI_CTL_1299 [31:0] Offset: 0x144c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit (6) set in the UPDATE_ERROR_STATUS parameter.
	   REG_WRITE( DENALI_CTL_1299, 0x1e780 );  /* UPDATED */

	// DENALI_CTL_1300 [31:0] Offset: 0x1450
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Adjustment value for PHY read timing.

	   SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_RDLAT_ADJ,  ddr_setup->read_latency_adjust * 2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Adjustment value for PHY write timing.
	   SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_WRLAT_ADJ, ddr_setup->write_latency_adjust * 2 );  /* UPDATED
	// Type: RW_D ; Reset: 0x2 ; Desc: Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command.
	   SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_TDFI_CTRL_DELAY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tDRAM_CLK_DISABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clock_disable assertion and the memory clock disable.
	//    SET_REG_FIELD( DENALI_CTL_1300, DENALI_CTL_1300_TDFI_DRAM_CLK_DISABLE, 0x0 );

	// DENALI_CTL_1301 [31:0] Offset: 0x1454
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tDRAM_CLK_ENABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clk_disable de-assertion and the memory clock enable.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_DRAM_CLK_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x1 ; Desc: Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_PHY_WRDATA, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_RDCSLAT, ddr_setup->cas_latency );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion.
	   SET_REG_FIELD( DENALI_CTL_1301, DENALI_CTL_1301_TDFI_WRCSLAT, ddr_setup->cas_write_latency );  /* UPDATED */

	// DENALI_CTL_1302 [31:0] Offset: 0x1458
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the DFI tPARIN_LAT timing parameter (in DFI PHY clocks), the maximum cycles between a DFI command and a dfi_parity_in signal assertion.
	//    SET_REG_FIELD( DENALI_CTL_1302, DENALI_CTL_1302_TDFI_PARIN_LAT, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the tWRDATA_DELAY timing parameter (in DFI PHY clocks), the maximum cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus.
	   SET_REG_FIELD( DENALI_CTL_1302, DENALI_CTL_1302_TDFI_WRDATA_DELAY, 0x18 );  /* UPDATED */

	// DENALI_CTL_1304 [31:0] Offset: 0x1460
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: WR ; Reset: 0x0 ; Desc: Clear status of the INT_STATUS_USERIF parameter.
	//    SET_REG_FIELD( DENALI_CTL_1304, DENALI_CTL_1304_INT_ACK_USERIF, 0x0 );

	// DENALI_CTL_1305 [31:0] Offset: 0x1464
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Mask for the controller_int signal from the INT_MASK_USERIF parameter
	//    SET_REG_FIELD( DENALI_CTL_1305, DENALI_CTL_1305_INT_MASK_USERIF, 0x0 );


#ifdef MC_AXI_PRIORITY_REL_PORT
	mc_setup_AXI_relative_priority();
#else
	// DENALI_CTL_1306 [31:0] Offset: 0x1468
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Free-running or limited WRR latency counters. Set to 1 for free-running.
	//    SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Per-port pair shared arbitration for WRR. Bit (0) controls ports 0 and 1, bit (1) controls ports 2 and 3, etc. Set each bit to 1 to link.
	//    SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_AXI0_PRIORITY0_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */

	// DENALI_CTL_1307 [31:0] Offset: 0x146c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY1_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY2_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY3_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY4_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */

	// DENALI_CTL_1308 [31:0] Offset: 0x1470
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY5_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY6_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY7_RELATIVE_PRIORITY, 0x7 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 0.
	//    SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1309 [31:0] Offset: 0x1474
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 0.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI0_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI1_PRIORITY0_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI1_PRIORITY1_RELATIVE_PRIORITY, 0xa );  /* UPDATED */

	// DENALI_CTL_1310 [31:0] Offset: 0x1478
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY2_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY3_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY4_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY5_RELATIVE_PRIORITY, 0xa );  /* UPDATED */

	// DENALI_CTL_1311 [31:0] Offset: 0x147c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PRIORITY6_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PRIORITY7_RELATIVE_PRIORITY, 0xa );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 1.
	//    SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1312 [31:0] Offset: 0x1480
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 1.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI1_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI2_PRIORITY0_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI2_PRIORITY1_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */

	// DENALI_CTL_1313 [31:0] Offset: 0x1484
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY2_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY3_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY4_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY5_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */

	// DENALI_CTL_1314 [31:0] Offset: 0x1488
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PRIORITY6_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PRIORITY7_RELATIVE_PRIORITY, 0x5 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 2.
	//    SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1315 [31:0] Offset: 0x148c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 2.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI2_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI3_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI3_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1316 [31:0] Offset: 0x1490
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1317 [31:0] Offset: 0x1494
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 3.
	//    SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1318 [31:0] Offset: 0x1498
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 3.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI3_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1319 [31:0] Offset: 0x149c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1320 [31:0] Offset: 0x14a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 4.
	//    SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1321 [31:0] Offset: 0x14a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 4.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI4_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1322 [31:0] Offset: 0x14a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1323 [31:0] Offset: 0x14ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 5.
	//    SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1324 [31:0] Offset: 0x14b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 5.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI5_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1325 [31:0] Offset: 0x14b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1326 [31:0] Offset: 0x14b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 6.
	//    SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1327 [31:0] Offset: 0x14bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 6.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI6_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1328 [31:0] Offset: 0x14c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1329 [31:0] Offset: 0x14c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 7.
	//    SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1330 [31:0] Offset: 0x14c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 7.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI7_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1331 [31:0] Offset: 0x14cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1332 [31:0] Offset: 0x14d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 8.
	//    SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1333 [31:0] Offset: 0x14d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 8.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI8_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY0_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY1_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */

	// DENALI_CTL_1334 [31:0] Offset: 0x14d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY2_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY3_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY4_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY5_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */

	// DENALI_CTL_1335 [31:0] Offset: 0x14dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PRIORITY6_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PRIORITY7_RELATIVE_PRIORITY, 0x8 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 9.
	//    SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1336 [31:0] Offset: 0x14e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 9.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI9_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI10_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI10_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1337 [31:0] Offset: 0x14e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1338 [31:0] Offset: 0x14e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 10.
	//    SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1339 [31:0] Offset: 0x14ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 10.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI10_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI11_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI11_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1340 [31:0] Offset: 0x14f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1341 [31:0] Offset: 0x14f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 11.
	//    SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1342 [31:0] Offset: 0x14f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 11.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI11_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI12_PRIORITY0_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI12_PRIORITY1_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1343 [31:0] Offset: 0x14fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY2_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY3_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY4_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY5_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */

	// DENALI_CTL_1344 [31:0] Offset: 0x1500
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PRIORITY6_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PRIORITY7_RELATIVE_PRIORITY, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 12.
	//    SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1345 [31:0] Offset: 0x1504
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 12.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI12_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1346 [31:0] Offset: 0x1508
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1347 [31:0] Offset: 0x150c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 13.
	//    SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PORT_ORDERING, 0x0 );
#if BB_0_0_2
	// DENALI_CTL_1348 [31:0] Offset: 0x1510
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 13.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI13_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY0_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY1_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1349 [31:0] Offset: 0x1514
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY2_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY3_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY4_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY5_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */

	// DENALI_CTL_1350 [31:0] Offset: 0x1518
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PRIORITY6_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PRIORITY7_RELATIVE_PRIORITY, 0x2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 14.
	//    SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1351 [31:0] Offset: 0x151c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 14.
	   SET_REG_FIELD( DENALI_CTL_1351, DENALI_CTL_1351_AXI14_PRIORITY_RELAX, 0x64 );  /* UPDATED */
#endif // BB_0_0_2
#endif // MC_AXI_PRIORITY_REL_PORT



}


/*---------------------------------------------------------------------------------------------------------*/
/* Function:        MC_write_mr_regs_all                                                                   */
/*                                                                                                         */
/* Parameters:      none                                                                                   */
/* Returns:         void                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*          send all the MRS commands using MC controller (according to DENALI_CTL_75 : 78                 */
/*---------------------------------------------------------------------------------------------------------*/
static void MC_write_mr_regs_all (void)
{
	UINT32 temp_var = REG_READ(DENALI_CTL_74);
	HAL_PRINT_DBG("MC_write_mr_regs_all: Status is 0x%X\n", temp_var);
	MC_ClearInterrupts();
	temp_var = (1 << 24) | (1 << 25) | (1 << 16);
	REG_WRITE(DENALI_CTL_73, temp_var);

	do
	{
		temp_var = REG_READ(DENALI_CTL_143);
	} while ((temp_var & 0x08) == 0);

	MC_write_mr_regs_single(0, REG_READ(DENALI_CTL_75) | 1<<8); // set bit 8 for DLL Reset (must be exec after DLL enable), this bit is auto clear

}

/*---------------------------------------------------------------------------------------------------------*/
/* Function:        MC_write_mr_regs_single                                                                */
/*                                                                                                         */
/* Parameters:      none                                                                                   */
/* Returns:         void                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*          send all the MRS commands using MC controller (according to DENALI_CTL_75 : 78                 */
/*---------------------------------------------------------------------------------------------------------*/
static void     MC_write_mr_regs_single (UINT8 Index, UINT32 Data)
{
	// DENALI_CTL_70:
	// 23=1 => bits 7:0 define the memory mode register number (data is plbaced at MRSINGLE_DATA_0, we have only one CS)
	// 17=1 => write to all mode registers (DDR4), bits 7:0 are ignored (data are placed at mr0_data_fN_0 to mr6_data_fN_0, we have only one CS)
	// 16=1 => write to all mode registers (DDR3), bits 7:0 are ignored (data are placed at mr0_data_fN_0 to mr3_data_fN_0, we have only one CS)
	// 24=0 => 15:8 CS number (valid only when bit 24 is clear)
	// 24=1 => write to all CSs, 15:8 are ignored.
	// 25: trigger

	MC_ClearInterrupts();
	HAL_PRINT_DBG ("Write to MR%u data %#010lx\n", Index, Data);

	UINT32 temp_var = REG_READ(DENALI_CTL_78);
	SET_VAR_FIELD(temp_var, DENALI_CTL_78_MRSINGLE_DATA_0, Data);					/* UPDATED */
	REG_WRITE(DENALI_CTL_78, temp_var);

	//prepare command
	UINT32  WRITE_MODEREG = (UINT32)1 << 25 | (UINT32)1 << 23 | Index; // write to CS 0, to MR specify in bits 7:0
	REG_WRITE(DENALI_CTL_73, WRITE_MODEREG);

	do
	{
		temp_var = REG_READ(DENALI_CTL_143);
	} while ((temp_var & 0x08) == 0);

	return;
}


/*---------------------------------------------------------------------------------------------------------*/
/* Function:        mc_setup_AXI_parameters                                                                */
/*                                                                                                         */
/* Parameters:      none                                                                                   */
/* Returns:         void                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*          Initializes the AXI/AHB parameters i.e. ranges, priority (DENALI_CTL_174 - DENALI_CTL_1278)    */
/*---------------------------------------------------------------------------------------------------------*/
static void mc_setup_AXI_parameters (void)
{

	// DENALI_CTL_174 [31:0] Offset: 0x02b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB4_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB4_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB5_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_174, DENALI_CTL_174_AHB5_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_175 [31:0] Offset: 0x02bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB6_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB6_RDLEN, MC_AHB_TIP_CP_RDLEN );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB7_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_175, DENALI_CTL_175_AHB7_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_176 [31:0] Offset: 0x02c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB8_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB8_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB9_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_176, DENALI_CTL_176_AHB9_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_177 [31:0] Offset: 0x02c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB10_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB10_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB11_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_177, DENALI_CTL_177_AHB11_RDLEN, 0x3 );  /* UPDATED */

	// DENALI_CTL_178 [31:0] Offset: 0x02c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB12_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB12_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB13_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_178, DENALI_CTL_178_AHB13_RDLEN, MC_AHB_TIP_CP_RDLEN );  /* UPDATED */

	// DENALI_CTL_179 [31:0] Offset: 0x02cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR write command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AHB14_WRLEN, 0xf );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Number of beats minus one for an INCR read command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AHB14_RDLEN, 0x3 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 0. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 0 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.0._R_PRIORITY and AXI.0._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_FIXED_PORT_PRIORITY_ENABLE, 0x0 );  /* UPDATED */

	// DENALI_CTL_180 [31:0] Offset: 0x02d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_R_PRIORITY, PRTY_GRP_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_W_PRIORITY, PRTY_GRP_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 0 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 0 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.0._R_PRIORITY and AXI.0._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_179, DENALI_CTL_179_AXI0_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	//    SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI0_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 1. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_180, DENALI_CTL_180_AXI1_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_181 [31:0] Offset: 0x02d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 1 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.1._R_PRIORITY and AXI.1._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIXED_PORT_PRIORITY_ENABLE, 0x0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_R_PRIORITY, PRTY_GRP_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_W_PRIORITY, PRTY_GRP_AXI1_BMC );  /* UPDATED */
	   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 1 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.1._R_PRIORITY and AXI.1._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIXED_PORT_PRIORITY_ENABLE, 0x1);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 1 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_181, DENALI_CTL_181_AXI1_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_182 [31:0] Offset: 0x02d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 2. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 2 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.2._R_PRIORITY and AXI.2._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_FIXED_PORT_PRIORITY_ENABLE, 0x0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_R_PRIORITY, PRTY_GRP_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_W_PRIORITY, PRTY_GRP_AXI2_GFX0 );  /* UPDATED */
   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 1 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.1._R_PRIORITY and AXI.1._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_182, DENALI_CTL_182_AXI2_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// DENALI_CTL_183 [31:0] Offset: 0x02dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 2 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI2_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 3. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 3 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.3._R_PRIORITY and AXI.3._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_FIXED_PORT_PRIORITY_ENABLE, 0x0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_R_PRIORITY, PRTY_GRP_AXI3_PCIERC );  /* UPDATED */

	// DENALI_CTL_184 [31:0] Offset: 0x02e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI3_W_PRIORITY, PRTY_GRP_AXI3_PCIERC );  /* UPDATED */
	   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 3 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.3._R_PRIORITY and AXI.3._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_183, DENALI_CTL_183_AXI3_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 3 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI3_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 4. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 4 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.4._R_PRIORITY and AXI.4._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */

	// DENALI_CTL_185 [31:0] Offset: 0x02e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_R_PRIORITY, PRTY_GRP_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_W_PRIORITY, PRTY_GRP_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 4 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
		// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 4 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.4._R_PRIORITY and AXI.4._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_184, DENALI_CTL_184_AXI4_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	//    SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI4_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 5. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_185, DENALI_CTL_185_AXI5_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_186 [31:0] Offset: 0x02e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 5 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.5._R_PRIORITY and AXI.5._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_R_PRIORITY, PRTY_GRP_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_W_PRIORITY, PRTY_GRP_AXI5_USBH );  /* UPDATED */
	   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 5 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.5._R_PRIORITY and AXI.5._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 5 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_186, DENALI_CTL_186_AXI5_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_187 [31:0] Offset: 0x02ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 6. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 6 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.6._R_PRIORITY and AXI.6._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_R_PRIORITY, PRTY_GRP_AXI6_COP);
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_W_PRIORITY, PRTY_GRP_AXI6_COP );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 6 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.6._R_PRIORITY and AXI.6._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_187, DENALI_CTL_187_AXI6_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */


	// DENALI_CTL_188 [31:0] Offset: 0x02f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 6 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI6_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 7. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 7 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.7._R_PRIORITY and AXI.7._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_FIXED_PORT_PRIORITY_ENABLE, 0x0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_R_PRIORITY, PRTY_GRP_AXI7_GMAC1_RD );

	// DENALI_CTL_189 [31:0] Offset: 0x02f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI7_W_PRIORITY, PRTY_GRP_AXI7_GMAC1_WR );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 7 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	 //   SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI7_FIFO_TYPE_REG, 0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 7 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.7._R_PRIORITY and AXI.7._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_188, DENALI_CTL_188_AXI7_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 8. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 8 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.8._R_PRIORITY and AXI.8._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */

	// DENALI_CTL_190 [31:0] Offset: 0x02f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_R_PRIORITY, PRTY_GRP_AXI8_GMAC2_RD);
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_W_PRIORITY, PRTY_GRP_AXI8_GMAC2_WR );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 8 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 8 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.8._R_PRIORITY and AXI.8._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_189, DENALI_CTL_189_AXI8_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI8_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 9. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_190, DENALI_CTL_190_AXI9_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_191 [31:0] Offset: 0x02fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 9 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.9._R_PRIORITY and AXI.9._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_R_PRIORITY, PRTY_GRP_AXI9_GMAC34_GDMA_VDMA );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_W_PRIORITY, PRTY_GRP_AXI9_GMAC34_GDMA_VDMA );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 9 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.9._R_PRIORITY and AXI.9._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */

	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 9 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_191, DENALI_CTL_191_AXI9_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_192 [31:0] Offset: 0x0300
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 10. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 10 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.10._R_PRIORITY and AXI.10._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_R_PRIORITY, PRTY_GRP_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_W_PRIORITY, PRTY_GRP_AXI10_ECE );  /* UPDATED */
// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 10 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.10._R_PRIORITY and AXI.10._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_192, DENALI_CTL_192_AXI10_FIXED_PORT_PRIORITY_ENABLE, 0x1);  /* UPDATED */

	// DENALI_CTL_193 [31:0] Offset: 0x0304
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 10 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI10_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 11. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 11 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.11._R_PRIORITY and AXI.11._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_R_PRIORITY, PRTY_GRP_AXI11_VCD );  /* UPDATED */

	// DENALI_CTL_194 [31:0] Offset: 0x0308
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI11_W_PRIORITY, PRTY_GRP_AXI11_VCD );  /* UPDATED */
	   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 11 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.11._R_PRIORITY and AXI.11._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_193, DENALI_CTL_193_AXI11_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 11 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI11_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 12. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 12 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.12._R_PRIORITY and AXI.12._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */

	// DENALI_CTL_195 [31:0] Offset: 0x030c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_R_PRIORITY, PRTY_GRP_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_W_PRIORITY, PRTY_GRP_AXI12_VCD );  /* UPDATED */
	   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 12 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.12._R_PRIORITY and AXI.12._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_194, DENALI_CTL_194_AXI12_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 12 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI12_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 13. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_195, DENALI_CTL_195_AXI13_ALL_STROBES_USED_ENABLE, 0x0 );

	// DENALI_CTL_196 [31:0] Offset: 0x0310
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 13 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.13._R_PRIORITY and AXI.13._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIXED_PORT_PRIORITY_ENABLE, 0x0);/* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_R_PRIORITY, PRTY_GRP_AXI13_TIP );
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_W_PRIORITY, PRTY_GRP_AXI13_TIP );
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 13 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 13 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.13._R_PRIORITY and AXI.13._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */
	//    SET_REG_FIELD( DENALI_CTL_196, DENALI_CTL_196_AXI13_FIFO_TYPE_REG, 0x0 );

	// DENALI_CTL_197 [31:0] Offset: 0x0314
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Enables use of the AWALLSTRB signal for AXI port 14. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_ALL_STROBES_USED_ENABLE, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 14 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.14._R_PRIORITY and AXI.14._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_FIXED_PORT_PRIORITY_ENABLE, 0x0);  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of read commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_R_PRIORITY, PRTY_GRP_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Priority of write commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_W_PRIORITY, PRTY_GRP_AXI14_FLM );  /* UPDATED */
	   // Type: RW ; Reset: 0x0 ; Desc: Defines the priority control for AXI port 14 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.14._R_PRIORITY and AXI.14._W_PRIORITY parameters. Clear to 0 for per-command.
	   SET_REG_FIELD( DENALI_CTL_197, DENALI_CTL_197_AXI14_FIXED_PORT_PRIORITY_ENABLE, 0x1 );  /* UPDATED */


	// DENALI_CTL_198 [31:0] Offset: 0x0318
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Clock domain relativity between AXI port 14 and the controller core. Clear to 0 for asynchronous, program to 1 for 2:1 port:core pseudo-sync, program to 2 for 1:2 port:core pseudo-sync, or program to 3 for synchronous.
	//    SET_REG_FIELD( DENALI_CTL_198, DENALI_CTL_198_AXI14_FIFO_TYPE_REG, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Enable port address range protection logic and interrupt generation. Set to 1 to enable.
	//    SET_REG_FIELD( DENALI_CTL_198, DENALI_CTL_198_PORT_ADDR_PROTECTION_EN, 0x0 );

	// DENALI_CTL_199 [31:0] Offset: 0x031c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_199, DENALI_CTL_199_AXI0_START_ADDR_0, 0x0 );

	// DENALI_CTL_200 [31:0] Offset: 0x0320
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_200, DENALI_CTL_200_AXI0_END_ADDR_0, 0x0 );

	// DENALI_CTL_201 [31:0] Offset: 0x0324
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_201, DENALI_CTL_201_AXI0_START_ADDR_1, 0x0 );

	// DENALI_CTL_202 [31:0] Offset: 0x0328
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_202, DENALI_CTL_202_AXI0_END_ADDR_1, 0x0 );

	// DENALI_CTL_203 [31:0] Offset: 0x032c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_203, DENALI_CTL_203_AXI0_START_ADDR_2, 0x0 );

	// DENALI_CTL_204 [31:0] Offset: 0x0330
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_204, DENALI_CTL_204_AXI0_END_ADDR_2, 0x0 );

	// DENALI_CTL_205 [31:0] Offset: 0x0334
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_205, DENALI_CTL_205_AXI0_START_ADDR_3, 0x0 );

	// DENALI_CTL_206 [31:0] Offset: 0x0338
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_206, DENALI_CTL_206_AXI0_END_ADDR_3, 0x0 );

	// DENALI_CTL_207 [31:0] Offset: 0x033c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_207, DENALI_CTL_207_AXI0_START_ADDR_4, 0x0 );

	// DENALI_CTL_208 [31:0] Offset: 0x0340
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_208, DENALI_CTL_208_AXI0_END_ADDR_4, 0x0 );

	// DENALI_CTL_209 [31:0] Offset: 0x0344
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_209, DENALI_CTL_209_AXI0_START_ADDR_5, 0x0 );

	// DENALI_CTL_210 [31:0] Offset: 0x0348
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_210, DENALI_CTL_210_AXI0_END_ADDR_5, 0x0 );

	// DENALI_CTL_211 [31:0] Offset: 0x034c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_211, DENALI_CTL_211_AXI0_START_ADDR_6, 0x0 );

	// DENALI_CTL_212 [31:0] Offset: 0x0350
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_212, DENALI_CTL_212_AXI0_END_ADDR_6, 0x0 );

	// DENALI_CTL_213 [31:0] Offset: 0x0354
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_213, DENALI_CTL_213_AXI0_START_ADDR_7, 0x0 );

	// DENALI_CTL_214 [31:0] Offset: 0x0358
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_214, DENALI_CTL_214_AXI0_END_ADDR_7, 0x0 );

	// DENALI_CTL_215 [31:0] Offset: 0x035c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_215, DENALI_CTL_215_AXI0_START_ADDR_8, 0x0 );

	// DENALI_CTL_216 [31:0] Offset: 0x0360
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_216, DENALI_CTL_216_AXI0_END_ADDR_8, 0x0 );

	// DENALI_CTL_217 [31:0] Offset: 0x0364
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_217, DENALI_CTL_217_AXI0_START_ADDR_9, 0x0 );

	// DENALI_CTL_218 [31:0] Offset: 0x0368
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_218, DENALI_CTL_218_AXI0_END_ADDR_9, 0x0 );

	// DENALI_CTL_219 [31:0] Offset: 0x036c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_219, DENALI_CTL_219_AXI0_START_ADDR_10, 0x0 );

	// DENALI_CTL_220 [31:0] Offset: 0x0370
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_220, DENALI_CTL_220_AXI0_END_ADDR_10, 0x0 );

	// DENALI_CTL_221 [31:0] Offset: 0x0374
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_221, DENALI_CTL_221_AXI0_START_ADDR_11, 0x0 );

	// DENALI_CTL_222 [31:0] Offset: 0x0378
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_222, DENALI_CTL_222_AXI0_END_ADDR_11, 0x0 );

	// DENALI_CTL_223 [31:0] Offset: 0x037c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_223, DENALI_CTL_223_AXI0_START_ADDR_12, 0x0 );

	// DENALI_CTL_224 [31:0] Offset: 0x0380
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_224, DENALI_CTL_224_AXI0_END_ADDR_12, 0x0 );

	// DENALI_CTL_225 [31:0] Offset: 0x0384
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_225, DENALI_CTL_225_AXI0_START_ADDR_13, 0x0 );

	// DENALI_CTL_226 [31:0] Offset: 0x0388
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_226, DENALI_CTL_226_AXI0_END_ADDR_13, 0x0 );

	// DENALI_CTL_227 [31:0] Offset: 0x038c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_227, DENALI_CTL_227_AXI0_START_ADDR_14, 0x0 );

	// DENALI_CTL_228 [31:0] Offset: 0x0390
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_228, DENALI_CTL_228_AXI0_END_ADDR_14, 0x0 );

	// DENALI_CTL_229 [31:0] Offset: 0x0394
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_229, DENALI_CTL_229_AXI0_START_ADDR_15, 0x0 );

	// DENALI_CTL_230 [31:0] Offset: 0x0398
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_230, DENALI_CTL_230_AXI0_END_ADDR_15, 0x0 );

	// DENALI_CTL_231 [31:0] Offset: 0x039c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_231, DENALI_CTL_231_AXI1_START_ADDR_0, 0x0 );

	// DENALI_CTL_232 [31:0] Offset: 0x03a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_232, DENALI_CTL_232_AXI1_END_ADDR_0, 0x0 );

	// DENALI_CTL_233 [31:0] Offset: 0x03a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_233, DENALI_CTL_233_AXI1_START_ADDR_1, 0x0 );

	// DENALI_CTL_234 [31:0] Offset: 0x03a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_234, DENALI_CTL_234_AXI1_END_ADDR_1, 0x0 );

	// DENALI_CTL_235 [31:0] Offset: 0x03ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_235, DENALI_CTL_235_AXI1_START_ADDR_2, 0x0 );

	// DENALI_CTL_236 [31:0] Offset: 0x03b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_236, DENALI_CTL_236_AXI1_END_ADDR_2, 0x0 );

	// DENALI_CTL_237 [31:0] Offset: 0x03b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_237, DENALI_CTL_237_AXI1_START_ADDR_3, 0x0 );

	// DENALI_CTL_238 [31:0] Offset: 0x03b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_238, DENALI_CTL_238_AXI1_END_ADDR_3, 0x0 );

	// DENALI_CTL_239 [31:0] Offset: 0x03bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_239, DENALI_CTL_239_AXI1_START_ADDR_4, 0x0 );

	// DENALI_CTL_240 [31:0] Offset: 0x03c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_240, DENALI_CTL_240_AXI1_END_ADDR_4, 0x0 );

	// DENALI_CTL_241 [31:0] Offset: 0x03c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_241, DENALI_CTL_241_AXI1_START_ADDR_5, 0x0 );

	// DENALI_CTL_242 [31:0] Offset: 0x03c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_242, DENALI_CTL_242_AXI1_END_ADDR_5, 0x0 );

	// DENALI_CTL_243 [31:0] Offset: 0x03cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_243, DENALI_CTL_243_AXI1_START_ADDR_6, 0x0 );

	// DENALI_CTL_244 [31:0] Offset: 0x03d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_244, DENALI_CTL_244_AXI1_END_ADDR_6, 0x0 );

	// DENALI_CTL_245 [31:0] Offset: 0x03d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_245, DENALI_CTL_245_AXI1_START_ADDR_7, 0x0 );

	// DENALI_CTL_246 [31:0] Offset: 0x03d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_246, DENALI_CTL_246_AXI1_END_ADDR_7, 0x0 );

	// DENALI_CTL_247 [31:0] Offset: 0x03dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_247, DENALI_CTL_247_AXI1_START_ADDR_8, 0x0 );

	// DENALI_CTL_248 [31:0] Offset: 0x03e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_248, DENALI_CTL_248_AXI1_END_ADDR_8, 0x0 );

	// DENALI_CTL_249 [31:0] Offset: 0x03e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_249, DENALI_CTL_249_AXI1_START_ADDR_9, 0x0 );

	// DENALI_CTL_250 [31:0] Offset: 0x03e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_250, DENALI_CTL_250_AXI1_END_ADDR_9, 0x0 );

	// DENALI_CTL_251 [31:0] Offset: 0x03ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_251, DENALI_CTL_251_AXI1_START_ADDR_10, 0x0 );

	// DENALI_CTL_252 [31:0] Offset: 0x03f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_252, DENALI_CTL_252_AXI1_END_ADDR_10, 0x0 );

	// DENALI_CTL_253 [31:0] Offset: 0x03f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_253, DENALI_CTL_253_AXI1_START_ADDR_11, 0x0 );

	// DENALI_CTL_254 [31:0] Offset: 0x03f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_254, DENALI_CTL_254_AXI1_END_ADDR_11, 0x0 );

	// DENALI_CTL_255 [31:0] Offset: 0x03fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_255, DENALI_CTL_255_AXI1_START_ADDR_12, 0x0 );

	// DENALI_CTL_256 [31:0] Offset: 0x0400
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_256, DENALI_CTL_256_AXI1_END_ADDR_12, 0x0 );

	// DENALI_CTL_257 [31:0] Offset: 0x0404
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_257, DENALI_CTL_257_AXI1_START_ADDR_13, 0x0 );

	// DENALI_CTL_258 [31:0] Offset: 0x0408
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_258, DENALI_CTL_258_AXI1_END_ADDR_13, 0x0 );

	// DENALI_CTL_259 [31:0] Offset: 0x040c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_259, DENALI_CTL_259_AXI1_START_ADDR_14, 0x0 );

	// DENALI_CTL_260 [31:0] Offset: 0x0410
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_260, DENALI_CTL_260_AXI1_END_ADDR_14, 0x0 );

	// DENALI_CTL_261 [31:0] Offset: 0x0414
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_261, DENALI_CTL_261_AXI1_START_ADDR_15, 0x0 );

	// DENALI_CTL_262 [31:0] Offset: 0x0418
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_262, DENALI_CTL_262_AXI1_END_ADDR_15, 0x0 );

	// DENALI_CTL_263 [31:0] Offset: 0x041c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_263, DENALI_CTL_263_AXI2_START_ADDR_0, 0x0 );

	// DENALI_CTL_264 [31:0] Offset: 0x0420
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_264, DENALI_CTL_264_AXI2_END_ADDR_0, 0x0 );

	// DENALI_CTL_265 [31:0] Offset: 0x0424
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_265, DENALI_CTL_265_AXI2_START_ADDR_1, 0x0 );

	// DENALI_CTL_266 [31:0] Offset: 0x0428
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_266, DENALI_CTL_266_AXI2_END_ADDR_1, 0x0 );

	// DENALI_CTL_267 [31:0] Offset: 0x042c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_267, DENALI_CTL_267_AXI2_START_ADDR_2, 0x0 );

	// DENALI_CTL_268 [31:0] Offset: 0x0430
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_268, DENALI_CTL_268_AXI2_END_ADDR_2, 0x0 );

	// DENALI_CTL_269 [31:0] Offset: 0x0434
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_269, DENALI_CTL_269_AXI2_START_ADDR_3, 0x0 );

	// DENALI_CTL_270 [31:0] Offset: 0x0438
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_270, DENALI_CTL_270_AXI2_END_ADDR_3, 0x0 );

	// DENALI_CTL_271 [31:0] Offset: 0x043c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_271, DENALI_CTL_271_AXI2_START_ADDR_4, 0x0 );

	// DENALI_CTL_272 [31:0] Offset: 0x0440
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_272, DENALI_CTL_272_AXI2_END_ADDR_4, 0x0 );

	// DENALI_CTL_273 [31:0] Offset: 0x0444
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_273, DENALI_CTL_273_AXI2_START_ADDR_5, 0x0 );

	// DENALI_CTL_274 [31:0] Offset: 0x0448
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_274, DENALI_CTL_274_AXI2_END_ADDR_5, 0x0 );

	// DENALI_CTL_275 [31:0] Offset: 0x044c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_275, DENALI_CTL_275_AXI2_START_ADDR_6, 0x0 );

	// DENALI_CTL_276 [31:0] Offset: 0x0450
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_276, DENALI_CTL_276_AXI2_END_ADDR_6, 0x0 );

	// DENALI_CTL_277 [31:0] Offset: 0x0454
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_277, DENALI_CTL_277_AXI2_START_ADDR_7, 0x0 );

	// DENALI_CTL_278 [31:0] Offset: 0x0458
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_278, DENALI_CTL_278_AXI2_END_ADDR_7, 0x0 );

	// DENALI_CTL_279 [31:0] Offset: 0x045c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_279, DENALI_CTL_279_AXI2_START_ADDR_8, 0x0 );

	// DENALI_CTL_280 [31:0] Offset: 0x0460
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_280, DENALI_CTL_280_AXI2_END_ADDR_8, 0x0 );

	// DENALI_CTL_281 [31:0] Offset: 0x0464
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_281, DENALI_CTL_281_AXI2_START_ADDR_9, 0x0 );

	// DENALI_CTL_282 [31:0] Offset: 0x0468
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_282, DENALI_CTL_282_AXI2_END_ADDR_9, 0x0 );

	// DENALI_CTL_283 [31:0] Offset: 0x046c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_283, DENALI_CTL_283_AXI2_START_ADDR_10, 0x0 );

	// DENALI_CTL_284 [31:0] Offset: 0x0470
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_284, DENALI_CTL_284_AXI2_END_ADDR_10, 0x0 );

	// DENALI_CTL_285 [31:0] Offset: 0x0474
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_285, DENALI_CTL_285_AXI2_START_ADDR_11, 0x0 );

	// DENALI_CTL_286 [31:0] Offset: 0x0478
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_286, DENALI_CTL_286_AXI2_END_ADDR_11, 0x0 );

	// DENALI_CTL_287 [31:0] Offset: 0x047c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_287, DENALI_CTL_287_AXI2_START_ADDR_12, 0x0 );

	// DENALI_CTL_288 [31:0] Offset: 0x0480
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_288, DENALI_CTL_288_AXI2_END_ADDR_12, 0x0 );

	// DENALI_CTL_289 [31:0] Offset: 0x0484
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_289, DENALI_CTL_289_AXI2_START_ADDR_13, 0x0 );

	// DENALI_CTL_290 [31:0] Offset: 0x0488
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_290, DENALI_CTL_290_AXI2_END_ADDR_13, 0x0 );

	// DENALI_CTL_291 [31:0] Offset: 0x048c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_291, DENALI_CTL_291_AXI2_START_ADDR_14, 0x0 );

	// DENALI_CTL_292 [31:0] Offset: 0x0490
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_292, DENALI_CTL_292_AXI2_END_ADDR_14, 0x0 );

	// DENALI_CTL_293 [31:0] Offset: 0x0494
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_293, DENALI_CTL_293_AXI2_START_ADDR_15, 0x0 );

	// DENALI_CTL_294 [31:0] Offset: 0x0498
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_294, DENALI_CTL_294_AXI2_END_ADDR_15, 0x0 );

	// DENALI_CTL_295 [31:0] Offset: 0x049c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_295, DENALI_CTL_295_AXI3_START_ADDR_0, 0x0 );

	// DENALI_CTL_296 [31:0] Offset: 0x04a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_296, DENALI_CTL_296_AXI3_END_ADDR_0, 0x0 );

	// DENALI_CTL_297 [31:0] Offset: 0x04a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_297, DENALI_CTL_297_AXI3_START_ADDR_1, 0x0 );

	// DENALI_CTL_298 [31:0] Offset: 0x04a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_298, DENALI_CTL_298_AXI3_END_ADDR_1, 0x0 );

	// DENALI_CTL_299 [31:0] Offset: 0x04ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_299, DENALI_CTL_299_AXI3_START_ADDR_2, 0x0 );

	// DENALI_CTL_300 [31:0] Offset: 0x04b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_300, DENALI_CTL_300_AXI3_END_ADDR_2, 0x0 );

	// DENALI_CTL_301 [31:0] Offset: 0x04b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_301, DENALI_CTL_301_AXI3_START_ADDR_3, 0x0 );

	// DENALI_CTL_302 [31:0] Offset: 0x04b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_302, DENALI_CTL_302_AXI3_END_ADDR_3, 0x0 );

	// DENALI_CTL_303 [31:0] Offset: 0x04bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_303, DENALI_CTL_303_AXI3_START_ADDR_4, 0x0 );

	// DENALI_CTL_304 [31:0] Offset: 0x04c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_304, DENALI_CTL_304_AXI3_END_ADDR_4, 0x0 );

	// DENALI_CTL_305 [31:0] Offset: 0x04c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_305, DENALI_CTL_305_AXI3_START_ADDR_5, 0x0 );

	// DENALI_CTL_306 [31:0] Offset: 0x04c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_306, DENALI_CTL_306_AXI3_END_ADDR_5, 0x0 );

	// DENALI_CTL_307 [31:0] Offset: 0x04cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_307, DENALI_CTL_307_AXI3_START_ADDR_6, 0x0 );

	// DENALI_CTL_308 [31:0] Offset: 0x04d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_308, DENALI_CTL_308_AXI3_END_ADDR_6, 0x0 );

	// DENALI_CTL_309 [31:0] Offset: 0x04d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_309, DENALI_CTL_309_AXI3_START_ADDR_7, 0x0 );

	// DENALI_CTL_310 [31:0] Offset: 0x04d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_310, DENALI_CTL_310_AXI3_END_ADDR_7, 0x0 );

	// DENALI_CTL_311 [31:0] Offset: 0x04dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_311, DENALI_CTL_311_AXI3_START_ADDR_8, 0x0 );

	// DENALI_CTL_312 [31:0] Offset: 0x04e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_312, DENALI_CTL_312_AXI3_END_ADDR_8, 0x0 );

	// DENALI_CTL_313 [31:0] Offset: 0x04e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_313, DENALI_CTL_313_AXI3_START_ADDR_9, 0x0 );

	// DENALI_CTL_314 [31:0] Offset: 0x04e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_314, DENALI_CTL_314_AXI3_END_ADDR_9, 0x0 );

	// DENALI_CTL_315 [31:0] Offset: 0x04ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_315, DENALI_CTL_315_AXI3_START_ADDR_10, 0x0 );

	// DENALI_CTL_316 [31:0] Offset: 0x04f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_316, DENALI_CTL_316_AXI3_END_ADDR_10, 0x0 );

	// DENALI_CTL_317 [31:0] Offset: 0x04f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_317, DENALI_CTL_317_AXI3_START_ADDR_11, 0x0 );

	// DENALI_CTL_318 [31:0] Offset: 0x04f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_318, DENALI_CTL_318_AXI3_END_ADDR_11, 0x0 );

	// DENALI_CTL_319 [31:0] Offset: 0x04fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_319, DENALI_CTL_319_AXI3_START_ADDR_12, 0x0 );

	// DENALI_CTL_320 [31:0] Offset: 0x0500
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_320, DENALI_CTL_320_AXI3_END_ADDR_12, 0x0 );

	// DENALI_CTL_321 [31:0] Offset: 0x0504
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_321, DENALI_CTL_321_AXI3_START_ADDR_13, 0x0 );

	// DENALI_CTL_322 [31:0] Offset: 0x0508
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_322, DENALI_CTL_322_AXI3_END_ADDR_13, 0x0 );

	// DENALI_CTL_323 [31:0] Offset: 0x050c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_323, DENALI_CTL_323_AXI3_START_ADDR_14, 0x0 );

	// DENALI_CTL_324 [31:0] Offset: 0x0510
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_324, DENALI_CTL_324_AXI3_END_ADDR_14, 0x0 );

	// DENALI_CTL_325 [31:0] Offset: 0x0514
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_325, DENALI_CTL_325_AXI3_START_ADDR_15, 0x0 );

	// DENALI_CTL_326 [31:0] Offset: 0x0518
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_326, DENALI_CTL_326_AXI3_END_ADDR_15, 0x0 );

	// DENALI_CTL_327 [31:0] Offset: 0x051c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_327, DENALI_CTL_327_AXI4_START_ADDR_0, 0x0 );

	// DENALI_CTL_328 [31:0] Offset: 0x0520
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_328, DENALI_CTL_328_AXI4_END_ADDR_0, 0x0 );

	// DENALI_CTL_329 [31:0] Offset: 0x0524
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_329, DENALI_CTL_329_AXI4_START_ADDR_1, 0x0 );

	// DENALI_CTL_330 [31:0] Offset: 0x0528
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_330, DENALI_CTL_330_AXI4_END_ADDR_1, 0x0 );

	// DENALI_CTL_331 [31:0] Offset: 0x052c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_331, DENALI_CTL_331_AXI4_START_ADDR_2, 0x0 );

	// DENALI_CTL_332 [31:0] Offset: 0x0530
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_332, DENALI_CTL_332_AXI4_END_ADDR_2, 0x0 );

	// DENALI_CTL_333 [31:0] Offset: 0x0534
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_333, DENALI_CTL_333_AXI4_START_ADDR_3, 0x0 );

	// DENALI_CTL_334 [31:0] Offset: 0x0538
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_334, DENALI_CTL_334_AXI4_END_ADDR_3, 0x0 );

	// DENALI_CTL_335 [31:0] Offset: 0x053c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_335, DENALI_CTL_335_AXI4_START_ADDR_4, 0x0 );

	// DENALI_CTL_336 [31:0] Offset: 0x0540
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_336, DENALI_CTL_336_AXI4_END_ADDR_4, 0x0 );

	// DENALI_CTL_337 [31:0] Offset: 0x0544
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_337, DENALI_CTL_337_AXI4_START_ADDR_5, 0x0 );

	// DENALI_CTL_338 [31:0] Offset: 0x0548
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_338, DENALI_CTL_338_AXI4_END_ADDR_5, 0x0 );

	// DENALI_CTL_339 [31:0] Offset: 0x054c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_339, DENALI_CTL_339_AXI4_START_ADDR_6, 0x0 );

	// DENALI_CTL_340 [31:0] Offset: 0x0550
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_340, DENALI_CTL_340_AXI4_END_ADDR_6, 0x0 );

	// DENALI_CTL_341 [31:0] Offset: 0x0554
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_341, DENALI_CTL_341_AXI4_START_ADDR_7, 0x0 );

	// DENALI_CTL_342 [31:0] Offset: 0x0558
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_342, DENALI_CTL_342_AXI4_END_ADDR_7, 0x0 );

	// DENALI_CTL_343 [31:0] Offset: 0x055c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_343, DENALI_CTL_343_AXI4_START_ADDR_8, 0x0 );

	// DENALI_CTL_344 [31:0] Offset: 0x0560
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_344, DENALI_CTL_344_AXI4_END_ADDR_8, 0x0 );

	// DENALI_CTL_345 [31:0] Offset: 0x0564
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_345, DENALI_CTL_345_AXI4_START_ADDR_9, 0x0 );

	// DENALI_CTL_346 [31:0] Offset: 0x0568
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_346, DENALI_CTL_346_AXI4_END_ADDR_9, 0x0 );

	// DENALI_CTL_347 [31:0] Offset: 0x056c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_347, DENALI_CTL_347_AXI4_START_ADDR_10, 0x0 );

	// DENALI_CTL_348 [31:0] Offset: 0x0570
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_348, DENALI_CTL_348_AXI4_END_ADDR_10, 0x0 );

	// DENALI_CTL_349 [31:0] Offset: 0x0574
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_349, DENALI_CTL_349_AXI4_START_ADDR_11, 0x0 );

	// DENALI_CTL_350 [31:0] Offset: 0x0578
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_350, DENALI_CTL_350_AXI4_END_ADDR_11, 0x0 );

	// DENALI_CTL_351 [31:0] Offset: 0x057c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_351, DENALI_CTL_351_AXI4_START_ADDR_12, 0x0 );

	// DENALI_CTL_352 [31:0] Offset: 0x0580
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_352, DENALI_CTL_352_AXI4_END_ADDR_12, 0x0 );

	// DENALI_CTL_353 [31:0] Offset: 0x0584
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_353, DENALI_CTL_353_AXI4_START_ADDR_13, 0x0 );

	// DENALI_CTL_354 [31:0] Offset: 0x0588
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_354, DENALI_CTL_354_AXI4_END_ADDR_13, 0x0 );

	// DENALI_CTL_355 [31:0] Offset: 0x058c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_355, DENALI_CTL_355_AXI4_START_ADDR_14, 0x0 );

	// DENALI_CTL_356 [31:0] Offset: 0x0590
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_356, DENALI_CTL_356_AXI4_END_ADDR_14, 0x0 );

	// DENALI_CTL_357 [31:0] Offset: 0x0594
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_357, DENALI_CTL_357_AXI4_START_ADDR_15, 0x0 );

	// DENALI_CTL_358 [31:0] Offset: 0x0598
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_358, DENALI_CTL_358_AXI4_END_ADDR_15, 0x0 );

	// DENALI_CTL_359 [31:0] Offset: 0x059c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_359, DENALI_CTL_359_AXI5_START_ADDR_0, 0x0 );

	// DENALI_CTL_360 [31:0] Offset: 0x05a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_360, DENALI_CTL_360_AXI5_END_ADDR_0, 0x0 );

	// DENALI_CTL_361 [31:0] Offset: 0x05a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_361, DENALI_CTL_361_AXI5_START_ADDR_1, 0x0 );

	// DENALI_CTL_362 [31:0] Offset: 0x05a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_362, DENALI_CTL_362_AXI5_END_ADDR_1, 0x0 );

	// DENALI_CTL_363 [31:0] Offset: 0x05ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_363, DENALI_CTL_363_AXI5_START_ADDR_2, 0x0 );

	// DENALI_CTL_364 [31:0] Offset: 0x05b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_364, DENALI_CTL_364_AXI5_END_ADDR_2, 0x0 );

	// DENALI_CTL_365 [31:0] Offset: 0x05b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_365, DENALI_CTL_365_AXI5_START_ADDR_3, 0x0 );

	// DENALI_CTL_366 [31:0] Offset: 0x05b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_366, DENALI_CTL_366_AXI5_END_ADDR_3, 0x0 );

	// DENALI_CTL_367 [31:0] Offset: 0x05bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_367, DENALI_CTL_367_AXI5_START_ADDR_4, 0x0 );

	// DENALI_CTL_368 [31:0] Offset: 0x05c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_368, DENALI_CTL_368_AXI5_END_ADDR_4, 0x0 );

	// DENALI_CTL_369 [31:0] Offset: 0x05c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_369, DENALI_CTL_369_AXI5_START_ADDR_5, 0x0 );

	// DENALI_CTL_370 [31:0] Offset: 0x05c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_370, DENALI_CTL_370_AXI5_END_ADDR_5, 0x0 );

	// DENALI_CTL_371 [31:0] Offset: 0x05cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_371, DENALI_CTL_371_AXI5_START_ADDR_6, 0x0 );

	// DENALI_CTL_372 [31:0] Offset: 0x05d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_372, DENALI_CTL_372_AXI5_END_ADDR_6, 0x0 );

	// DENALI_CTL_373 [31:0] Offset: 0x05d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_373, DENALI_CTL_373_AXI5_START_ADDR_7, 0x0 );

	// DENALI_CTL_374 [31:0] Offset: 0x05d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_374, DENALI_CTL_374_AXI5_END_ADDR_7, 0x0 );

	// DENALI_CTL_375 [31:0] Offset: 0x05dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_375, DENALI_CTL_375_AXI5_START_ADDR_8, 0x0 );

	// DENALI_CTL_376 [31:0] Offset: 0x05e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_376, DENALI_CTL_376_AXI5_END_ADDR_8, 0x0 );

	// DENALI_CTL_377 [31:0] Offset: 0x05e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_377, DENALI_CTL_377_AXI5_START_ADDR_9, 0x0 );

	// DENALI_CTL_378 [31:0] Offset: 0x05e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_378, DENALI_CTL_378_AXI5_END_ADDR_9, 0x0 );

	// DENALI_CTL_379 [31:0] Offset: 0x05ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_379, DENALI_CTL_379_AXI5_START_ADDR_10, 0x0 );

	// DENALI_CTL_380 [31:0] Offset: 0x05f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_380, DENALI_CTL_380_AXI5_END_ADDR_10, 0x0 );

	// DENALI_CTL_381 [31:0] Offset: 0x05f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_381, DENALI_CTL_381_AXI5_START_ADDR_11, 0x0 );

	// DENALI_CTL_382 [31:0] Offset: 0x05f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_382, DENALI_CTL_382_AXI5_END_ADDR_11, 0x0 );

	// DENALI_CTL_383 [31:0] Offset: 0x05fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_383, DENALI_CTL_383_AXI5_START_ADDR_12, 0x0 );

	// DENALI_CTL_384 [31:0] Offset: 0x0600
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_384, DENALI_CTL_384_AXI5_END_ADDR_12, 0x0 );

	// DENALI_CTL_385 [31:0] Offset: 0x0604
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_385, DENALI_CTL_385_AXI5_START_ADDR_13, 0x0 );

	// DENALI_CTL_386 [31:0] Offset: 0x0608
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_386, DENALI_CTL_386_AXI5_END_ADDR_13, 0x0 );

	// DENALI_CTL_387 [31:0] Offset: 0x060c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_387, DENALI_CTL_387_AXI5_START_ADDR_14, 0x0 );

	// DENALI_CTL_388 [31:0] Offset: 0x0610
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_388, DENALI_CTL_388_AXI5_END_ADDR_14, 0x0 );

	// DENALI_CTL_389 [31:0] Offset: 0x0614
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_389, DENALI_CTL_389_AXI5_START_ADDR_15, 0x0 );

	// DENALI_CTL_390 [31:0] Offset: 0x0618
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_390, DENALI_CTL_390_AXI5_END_ADDR_15, 0x0 );

	// DENALI_CTL_391 [31:0] Offset: 0x061c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_391, DENALI_CTL_391_AXI6_START_ADDR_0, 0x0 );

	// DENALI_CTL_392 [31:0] Offset: 0x0620
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_392, DENALI_CTL_392_AXI6_END_ADDR_0, 0x0 );

	// DENALI_CTL_393 [31:0] Offset: 0x0624
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_393, DENALI_CTL_393_AXI6_START_ADDR_1, 0x0 );

	// DENALI_CTL_394 [31:0] Offset: 0x0628
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_394, DENALI_CTL_394_AXI6_END_ADDR_1, 0x0 );

	// DENALI_CTL_395 [31:0] Offset: 0x062c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_395, DENALI_CTL_395_AXI6_START_ADDR_2, 0x0 );

	// DENALI_CTL_396 [31:0] Offset: 0x0630
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_396, DENALI_CTL_396_AXI6_END_ADDR_2, 0x0 );

	// DENALI_CTL_397 [31:0] Offset: 0x0634
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_397, DENALI_CTL_397_AXI6_START_ADDR_3, 0x0 );

	// DENALI_CTL_398 [31:0] Offset: 0x0638
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_398, DENALI_CTL_398_AXI6_END_ADDR_3, 0x0 );

	// DENALI_CTL_399 [31:0] Offset: 0x063c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_399, DENALI_CTL_399_AXI6_START_ADDR_4, 0x0 );

	// DENALI_CTL_400 [31:0] Offset: 0x0640
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_400, DENALI_CTL_400_AXI6_END_ADDR_4, 0x0 );

	// DENALI_CTL_401 [31:0] Offset: 0x0644
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_401, DENALI_CTL_401_AXI6_START_ADDR_5, 0x0 );

	// DENALI_CTL_402 [31:0] Offset: 0x0648
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_402, DENALI_CTL_402_AXI6_END_ADDR_5, 0x0 );

	// DENALI_CTL_403 [31:0] Offset: 0x064c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_403, DENALI_CTL_403_AXI6_START_ADDR_6, 0x0 );

	// DENALI_CTL_404 [31:0] Offset: 0x0650
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_404, DENALI_CTL_404_AXI6_END_ADDR_6, 0x0 );

	// DENALI_CTL_405 [31:0] Offset: 0x0654
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_405, DENALI_CTL_405_AXI6_START_ADDR_7, 0x0 );

	// DENALI_CTL_406 [31:0] Offset: 0x0658
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_406, DENALI_CTL_406_AXI6_END_ADDR_7, 0x0 );

	// DENALI_CTL_407 [31:0] Offset: 0x065c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_407, DENALI_CTL_407_AXI6_START_ADDR_8, 0x0 );

	// DENALI_CTL_408 [31:0] Offset: 0x0660
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_408, DENALI_CTL_408_AXI6_END_ADDR_8, 0x0 );

	// DENALI_CTL_409 [31:0] Offset: 0x0664
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_409, DENALI_CTL_409_AXI6_START_ADDR_9, 0x0 );

	// DENALI_CTL_410 [31:0] Offset: 0x0668
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_410, DENALI_CTL_410_AXI6_END_ADDR_9, 0x0 );

	// DENALI_CTL_411 [31:0] Offset: 0x066c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_411, DENALI_CTL_411_AXI6_START_ADDR_10, 0x0 );

	// DENALI_CTL_412 [31:0] Offset: 0x0670
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_412, DENALI_CTL_412_AXI6_END_ADDR_10, 0x0 );

	// DENALI_CTL_413 [31:0] Offset: 0x0674
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_413, DENALI_CTL_413_AXI6_START_ADDR_11, 0x0 );

	// DENALI_CTL_414 [31:0] Offset: 0x0678
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_414, DENALI_CTL_414_AXI6_END_ADDR_11, 0x0 );

	// DENALI_CTL_415 [31:0] Offset: 0x067c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_415, DENALI_CTL_415_AXI6_START_ADDR_12, 0x0 );

	// DENALI_CTL_416 [31:0] Offset: 0x0680
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_416, DENALI_CTL_416_AXI6_END_ADDR_12, 0x0 );

	// DENALI_CTL_417 [31:0] Offset: 0x0684
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_417, DENALI_CTL_417_AXI6_START_ADDR_13, 0x0 );

	// DENALI_CTL_418 [31:0] Offset: 0x0688
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_418, DENALI_CTL_418_AXI6_END_ADDR_13, 0x0 );

	// DENALI_CTL_419 [31:0] Offset: 0x068c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_419, DENALI_CTL_419_AXI6_START_ADDR_14, 0x0 );

	// DENALI_CTL_420 [31:0] Offset: 0x0690
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_420, DENALI_CTL_420_AXI6_END_ADDR_14, 0x0 );

	// DENALI_CTL_421 [31:0] Offset: 0x0694
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_421, DENALI_CTL_421_AXI6_START_ADDR_15, 0x0 );

	// DENALI_CTL_422 [31:0] Offset: 0x0698
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_422, DENALI_CTL_422_AXI6_END_ADDR_15, 0x0 );

	// DENALI_CTL_423 [31:0] Offset: 0x069c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_423, DENALI_CTL_423_AXI7_START_ADDR_0, 0x0 );

	// DENALI_CTL_424 [31:0] Offset: 0x06a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_424, DENALI_CTL_424_AXI7_END_ADDR_0, 0x0 );

	// DENALI_CTL_425 [31:0] Offset: 0x06a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_425, DENALI_CTL_425_AXI7_START_ADDR_1, 0x0 );

	// DENALI_CTL_426 [31:0] Offset: 0x06a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_426, DENALI_CTL_426_AXI7_END_ADDR_1, 0x0 );

	// DENALI_CTL_427 [31:0] Offset: 0x06ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_427, DENALI_CTL_427_AXI7_START_ADDR_2, 0x0 );

	// DENALI_CTL_428 [31:0] Offset: 0x06b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_428, DENALI_CTL_428_AXI7_END_ADDR_2, 0x0 );

	// DENALI_CTL_429 [31:0] Offset: 0x06b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_429, DENALI_CTL_429_AXI7_START_ADDR_3, 0x0 );

	// DENALI_CTL_430 [31:0] Offset: 0x06b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_430, DENALI_CTL_430_AXI7_END_ADDR_3, 0x0 );

	// DENALI_CTL_431 [31:0] Offset: 0x06bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_431, DENALI_CTL_431_AXI7_START_ADDR_4, 0x0 );

	// DENALI_CTL_432 [31:0] Offset: 0x06c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_432, DENALI_CTL_432_AXI7_END_ADDR_4, 0x0 );

	// DENALI_CTL_433 [31:0] Offset: 0x06c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_433, DENALI_CTL_433_AXI7_START_ADDR_5, 0x0 );

	// DENALI_CTL_434 [31:0] Offset: 0x06c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_434, DENALI_CTL_434_AXI7_END_ADDR_5, 0x0 );

	// DENALI_CTL_435 [31:0] Offset: 0x06cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_435, DENALI_CTL_435_AXI7_START_ADDR_6, 0x0 );

	// DENALI_CTL_436 [31:0] Offset: 0x06d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_436, DENALI_CTL_436_AXI7_END_ADDR_6, 0x0 );

	// DENALI_CTL_437 [31:0] Offset: 0x06d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_437, DENALI_CTL_437_AXI7_START_ADDR_7, 0x0 );

	// DENALI_CTL_438 [31:0] Offset: 0x06d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_438, DENALI_CTL_438_AXI7_END_ADDR_7, 0x0 );

	// DENALI_CTL_439 [31:0] Offset: 0x06dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_439, DENALI_CTL_439_AXI7_START_ADDR_8, 0x0 );

	// DENALI_CTL_440 [31:0] Offset: 0x06e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_440, DENALI_CTL_440_AXI7_END_ADDR_8, 0x0 );

	// DENALI_CTL_441 [31:0] Offset: 0x06e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_441, DENALI_CTL_441_AXI7_START_ADDR_9, 0x0 );

	// DENALI_CTL_442 [31:0] Offset: 0x06e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_442, DENALI_CTL_442_AXI7_END_ADDR_9, 0x0 );

	// DENALI_CTL_443 [31:0] Offset: 0x06ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_443, DENALI_CTL_443_AXI7_START_ADDR_10, 0x0 );

	// DENALI_CTL_444 [31:0] Offset: 0x06f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_444, DENALI_CTL_444_AXI7_END_ADDR_10, 0x0 );

	// DENALI_CTL_445 [31:0] Offset: 0x06f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_445, DENALI_CTL_445_AXI7_START_ADDR_11, 0x0 );

	// DENALI_CTL_446 [31:0] Offset: 0x06f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_446, DENALI_CTL_446_AXI7_END_ADDR_11, 0x0 );

	// DENALI_CTL_447 [31:0] Offset: 0x06fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_447, DENALI_CTL_447_AXI7_START_ADDR_12, 0x0 );

	// DENALI_CTL_448 [31:0] Offset: 0x0700
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_448, DENALI_CTL_448_AXI7_END_ADDR_12, 0x0 );

	// DENALI_CTL_449 [31:0] Offset: 0x0704
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_449, DENALI_CTL_449_AXI7_START_ADDR_13, 0x0 );

	// DENALI_CTL_450 [31:0] Offset: 0x0708
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_450, DENALI_CTL_450_AXI7_END_ADDR_13, 0x0 );

	// DENALI_CTL_451 [31:0] Offset: 0x070c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_451, DENALI_CTL_451_AXI7_START_ADDR_14, 0x0 );

	// DENALI_CTL_452 [31:0] Offset: 0x0710
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_452, DENALI_CTL_452_AXI7_END_ADDR_14, 0x0 );

	// DENALI_CTL_453 [31:0] Offset: 0x0714
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_453, DENALI_CTL_453_AXI7_START_ADDR_15, 0x0 );

	// DENALI_CTL_454 [31:0] Offset: 0x0718
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_454, DENALI_CTL_454_AXI7_END_ADDR_15, 0x0 );

	// DENALI_CTL_455 [31:0] Offset: 0x071c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_455, DENALI_CTL_455_AXI8_START_ADDR_0, 0x0 );

	// DENALI_CTL_456 [31:0] Offset: 0x0720
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_456, DENALI_CTL_456_AXI8_END_ADDR_0, 0x0 );

	// DENALI_CTL_457 [31:0] Offset: 0x0724
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_457, DENALI_CTL_457_AXI8_START_ADDR_1, 0x0 );

	// DENALI_CTL_458 [31:0] Offset: 0x0728
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_458, DENALI_CTL_458_AXI8_END_ADDR_1, 0x0 );

	// DENALI_CTL_459 [31:0] Offset: 0x072c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_459, DENALI_CTL_459_AXI8_START_ADDR_2, 0x0 );

	// DENALI_CTL_460 [31:0] Offset: 0x0730
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_460, DENALI_CTL_460_AXI8_END_ADDR_2, 0x0 );

	// DENALI_CTL_461 [31:0] Offset: 0x0734
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_461, DENALI_CTL_461_AXI8_START_ADDR_3, 0x0 );

	// DENALI_CTL_462 [31:0] Offset: 0x0738
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_462, DENALI_CTL_462_AXI8_END_ADDR_3, 0x0 );

	// DENALI_CTL_463 [31:0] Offset: 0x073c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_463, DENALI_CTL_463_AXI8_START_ADDR_4, 0x0 );

	// DENALI_CTL_464 [31:0] Offset: 0x0740
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_464, DENALI_CTL_464_AXI8_END_ADDR_4, 0x0 );

	// DENALI_CTL_465 [31:0] Offset: 0x0744
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_465, DENALI_CTL_465_AXI8_START_ADDR_5, 0x0 );

	// DENALI_CTL_466 [31:0] Offset: 0x0748
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_466, DENALI_CTL_466_AXI8_END_ADDR_5, 0x0 );

	// DENALI_CTL_467 [31:0] Offset: 0x074c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_467, DENALI_CTL_467_AXI8_START_ADDR_6, 0x0 );

	// DENALI_CTL_468 [31:0] Offset: 0x0750
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_468, DENALI_CTL_468_AXI8_END_ADDR_6, 0x0 );

	// DENALI_CTL_469 [31:0] Offset: 0x0754
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_469, DENALI_CTL_469_AXI8_START_ADDR_7, 0x0 );

	// DENALI_CTL_470 [31:0] Offset: 0x0758
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_470, DENALI_CTL_470_AXI8_END_ADDR_7, 0x0 );

	// DENALI_CTL_471 [31:0] Offset: 0x075c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_471, DENALI_CTL_471_AXI8_START_ADDR_8, 0x0 );

	// DENALI_CTL_472 [31:0] Offset: 0x0760
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_472, DENALI_CTL_472_AXI8_END_ADDR_8, 0x0 );

	// DENALI_CTL_473 [31:0] Offset: 0x0764
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_473, DENALI_CTL_473_AXI8_START_ADDR_9, 0x0 );

	// DENALI_CTL_474 [31:0] Offset: 0x0768
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_474, DENALI_CTL_474_AXI8_END_ADDR_9, 0x0 );

	// DENALI_CTL_475 [31:0] Offset: 0x076c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_475, DENALI_CTL_475_AXI8_START_ADDR_10, 0x0 );

	// DENALI_CTL_476 [31:0] Offset: 0x0770
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_476, DENALI_CTL_476_AXI8_END_ADDR_10, 0x0 );

	// DENALI_CTL_477 [31:0] Offset: 0x0774
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_477, DENALI_CTL_477_AXI8_START_ADDR_11, 0x0 );

	// DENALI_CTL_478 [31:0] Offset: 0x0778
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_478, DENALI_CTL_478_AXI8_END_ADDR_11, 0x0 );

	// DENALI_CTL_479 [31:0] Offset: 0x077c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_479, DENALI_CTL_479_AXI8_START_ADDR_12, 0x0 );

	// DENALI_CTL_480 [31:0] Offset: 0x0780
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_480, DENALI_CTL_480_AXI8_END_ADDR_12, 0x0 );

	// DENALI_CTL_481 [31:0] Offset: 0x0784
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_481, DENALI_CTL_481_AXI8_START_ADDR_13, 0x0 );

	// DENALI_CTL_482 [31:0] Offset: 0x0788
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_482, DENALI_CTL_482_AXI8_END_ADDR_13, 0x0 );

	// DENALI_CTL_483 [31:0] Offset: 0x078c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_483, DENALI_CTL_483_AXI8_START_ADDR_14, 0x0 );

	// DENALI_CTL_484 [31:0] Offset: 0x0790
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_484, DENALI_CTL_484_AXI8_END_ADDR_14, 0x0 );

	// DENALI_CTL_485 [31:0] Offset: 0x0794
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_485, DENALI_CTL_485_AXI8_START_ADDR_15, 0x0 );

	// DENALI_CTL_486 [31:0] Offset: 0x0798
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_486, DENALI_CTL_486_AXI8_END_ADDR_15, 0x0 );

	// DENALI_CTL_487 [31:0] Offset: 0x079c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_487, DENALI_CTL_487_AXI9_START_ADDR_0, 0x0 );

	// DENALI_CTL_488 [31:0] Offset: 0x07a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_488, DENALI_CTL_488_AXI9_END_ADDR_0, 0x0 );

	// DENALI_CTL_489 [31:0] Offset: 0x07a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_489, DENALI_CTL_489_AXI9_START_ADDR_1, 0x0 );

	// DENALI_CTL_490 [31:0] Offset: 0x07a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_490, DENALI_CTL_490_AXI9_END_ADDR_1, 0x0 );

	// DENALI_CTL_491 [31:0] Offset: 0x07ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_491, DENALI_CTL_491_AXI9_START_ADDR_2, 0x0 );

	// DENALI_CTL_492 [31:0] Offset: 0x07b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_492, DENALI_CTL_492_AXI9_END_ADDR_2, 0x0 );

	// DENALI_CTL_493 [31:0] Offset: 0x07b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_493, DENALI_CTL_493_AXI9_START_ADDR_3, 0x0 );

	// DENALI_CTL_494 [31:0] Offset: 0x07b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_494, DENALI_CTL_494_AXI9_END_ADDR_3, 0x0 );

	// DENALI_CTL_495 [31:0] Offset: 0x07bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_495, DENALI_CTL_495_AXI9_START_ADDR_4, 0x0 );

	// DENALI_CTL_496 [31:0] Offset: 0x07c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_496, DENALI_CTL_496_AXI9_END_ADDR_4, 0x0 );

	// DENALI_CTL_497 [31:0] Offset: 0x07c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_497, DENALI_CTL_497_AXI9_START_ADDR_5, 0x0 );

	// DENALI_CTL_498 [31:0] Offset: 0x07c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_498, DENALI_CTL_498_AXI9_END_ADDR_5, 0x0 );

	// DENALI_CTL_499 [31:0] Offset: 0x07cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_499, DENALI_CTL_499_AXI9_START_ADDR_6, 0x0 );

	// DENALI_CTL_500 [31:0] Offset: 0x07d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_500, DENALI_CTL_500_AXI9_END_ADDR_6, 0x0 );

	// DENALI_CTL_501 [31:0] Offset: 0x07d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_501, DENALI_CTL_501_AXI9_START_ADDR_7, 0x0 );

	// DENALI_CTL_502 [31:0] Offset: 0x07d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_502, DENALI_CTL_502_AXI9_END_ADDR_7, 0x0 );

	// DENALI_CTL_503 [31:0] Offset: 0x07dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_503, DENALI_CTL_503_AXI9_START_ADDR_8, 0x0 );

	// DENALI_CTL_504 [31:0] Offset: 0x07e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_504, DENALI_CTL_504_AXI9_END_ADDR_8, 0x0 );

	// DENALI_CTL_505 [31:0] Offset: 0x07e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_505, DENALI_CTL_505_AXI9_START_ADDR_9, 0x0 );

	// DENALI_CTL_506 [31:0] Offset: 0x07e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_506, DENALI_CTL_506_AXI9_END_ADDR_9, 0x0 );

	// DENALI_CTL_507 [31:0] Offset: 0x07ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_507, DENALI_CTL_507_AXI9_START_ADDR_10, 0x0 );

	// DENALI_CTL_508 [31:0] Offset: 0x07f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_508, DENALI_CTL_508_AXI9_END_ADDR_10, 0x0 );

	// DENALI_CTL_509 [31:0] Offset: 0x07f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_509, DENALI_CTL_509_AXI9_START_ADDR_11, 0x0 );

	// DENALI_CTL_510 [31:0] Offset: 0x07f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_510, DENALI_CTL_510_AXI9_END_ADDR_11, 0x0 );

	// DENALI_CTL_511 [31:0] Offset: 0x07fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_511, DENALI_CTL_511_AXI9_START_ADDR_12, 0x0 );

	// DENALI_CTL_512 [31:0] Offset: 0x0800
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_512, DENALI_CTL_512_AXI9_END_ADDR_12, 0x0 );

	// DENALI_CTL_513 [31:0] Offset: 0x0804
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_513, DENALI_CTL_513_AXI9_START_ADDR_13, 0x0 );

	// DENALI_CTL_514 [31:0] Offset: 0x0808
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_514, DENALI_CTL_514_AXI9_END_ADDR_13, 0x0 );

	// DENALI_CTL_515 [31:0] Offset: 0x080c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_515, DENALI_CTL_515_AXI9_START_ADDR_14, 0x0 );

	// DENALI_CTL_516 [31:0] Offset: 0x0810
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_516, DENALI_CTL_516_AXI9_END_ADDR_14, 0x0 );

	// DENALI_CTL_517 [31:0] Offset: 0x0814
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_517, DENALI_CTL_517_AXI9_START_ADDR_15, 0x0 );

	// DENALI_CTL_518 [31:0] Offset: 0x0818
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_518, DENALI_CTL_518_AXI9_END_ADDR_15, 0x0 );

	// DENALI_CTL_519 [31:0] Offset: 0x081c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_519, DENALI_CTL_519_AXI10_START_ADDR_0, 0x0 );

	// DENALI_CTL_520 [31:0] Offset: 0x0820
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_520, DENALI_CTL_520_AXI10_END_ADDR_0, 0x0 );

	// DENALI_CTL_521 [31:0] Offset: 0x0824
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_521, DENALI_CTL_521_AXI10_START_ADDR_1, 0x0 );

	// DENALI_CTL_522 [31:0] Offset: 0x0828
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_522, DENALI_CTL_522_AXI10_END_ADDR_1, 0x0 );

	// DENALI_CTL_523 [31:0] Offset: 0x082c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_523, DENALI_CTL_523_AXI10_START_ADDR_2, 0x0 );

	// DENALI_CTL_524 [31:0] Offset: 0x0830
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_524, DENALI_CTL_524_AXI10_END_ADDR_2, 0x0 );

	// DENALI_CTL_525 [31:0] Offset: 0x0834
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_525, DENALI_CTL_525_AXI10_START_ADDR_3, 0x0 );

	// DENALI_CTL_526 [31:0] Offset: 0x0838
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_526, DENALI_CTL_526_AXI10_END_ADDR_3, 0x0 );

	// DENALI_CTL_527 [31:0] Offset: 0x083c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_527, DENALI_CTL_527_AXI10_START_ADDR_4, 0x0 );

	// DENALI_CTL_528 [31:0] Offset: 0x0840
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_528, DENALI_CTL_528_AXI10_END_ADDR_4, 0x0 );

	// DENALI_CTL_529 [31:0] Offset: 0x0844
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_529, DENALI_CTL_529_AXI10_START_ADDR_5, 0x0 );

	// DENALI_CTL_530 [31:0] Offset: 0x0848
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_530, DENALI_CTL_530_AXI10_END_ADDR_5, 0x0 );

	// DENALI_CTL_531 [31:0] Offset: 0x084c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_531, DENALI_CTL_531_AXI10_START_ADDR_6, 0x0 );

	// DENALI_CTL_532 [31:0] Offset: 0x0850
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_532, DENALI_CTL_532_AXI10_END_ADDR_6, 0x0 );

	// DENALI_CTL_533 [31:0] Offset: 0x0854
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_533, DENALI_CTL_533_AXI10_START_ADDR_7, 0x0 );

	// DENALI_CTL_534 [31:0] Offset: 0x0858
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_534, DENALI_CTL_534_AXI10_END_ADDR_7, 0x0 );

	// DENALI_CTL_535 [31:0] Offset: 0x085c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_535, DENALI_CTL_535_AXI10_START_ADDR_8, 0x0 );

	// DENALI_CTL_536 [31:0] Offset: 0x0860
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_536, DENALI_CTL_536_AXI10_END_ADDR_8, 0x0 );

	// DENALI_CTL_537 [31:0] Offset: 0x0864
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_537, DENALI_CTL_537_AXI10_START_ADDR_9, 0x0 );

	// DENALI_CTL_538 [31:0] Offset: 0x0868
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_538, DENALI_CTL_538_AXI10_END_ADDR_9, 0x0 );

	// DENALI_CTL_539 [31:0] Offset: 0x086c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_539, DENALI_CTL_539_AXI10_START_ADDR_10, 0x0 );

	// DENALI_CTL_540 [31:0] Offset: 0x0870
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_540, DENALI_CTL_540_AXI10_END_ADDR_10, 0x0 );

	// DENALI_CTL_541 [31:0] Offset: 0x0874
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_541, DENALI_CTL_541_AXI10_START_ADDR_11, 0x0 );

	// DENALI_CTL_542 [31:0] Offset: 0x0878
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_542, DENALI_CTL_542_AXI10_END_ADDR_11, 0x0 );

	// DENALI_CTL_543 [31:0] Offset: 0x087c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_543, DENALI_CTL_543_AXI10_START_ADDR_12, 0x0 );

	// DENALI_CTL_544 [31:0] Offset: 0x0880
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_544, DENALI_CTL_544_AXI10_END_ADDR_12, 0x0 );

	// DENALI_CTL_545 [31:0] Offset: 0x0884
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_545, DENALI_CTL_545_AXI10_START_ADDR_13, 0x0 );

	// DENALI_CTL_546 [31:0] Offset: 0x0888
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_546, DENALI_CTL_546_AXI10_END_ADDR_13, 0x0 );

	// DENALI_CTL_547 [31:0] Offset: 0x088c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_547, DENALI_CTL_547_AXI10_START_ADDR_14, 0x0 );

	// DENALI_CTL_548 [31:0] Offset: 0x0890
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_548, DENALI_CTL_548_AXI10_END_ADDR_14, 0x0 );

	// DENALI_CTL_549 [31:0] Offset: 0x0894
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_549, DENALI_CTL_549_AXI10_START_ADDR_15, 0x0 );

	// DENALI_CTL_550 [31:0] Offset: 0x0898
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_550, DENALI_CTL_550_AXI10_END_ADDR_15, 0x0 );

	// DENALI_CTL_551 [31:0] Offset: 0x089c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_551, DENALI_CTL_551_AXI11_START_ADDR_0, 0x0 );

	// DENALI_CTL_552 [31:0] Offset: 0x08a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_552, DENALI_CTL_552_AXI11_END_ADDR_0, 0x0 );

	// DENALI_CTL_553 [31:0] Offset: 0x08a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_553, DENALI_CTL_553_AXI11_START_ADDR_1, 0x0 );

	// DENALI_CTL_554 [31:0] Offset: 0x08a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_554, DENALI_CTL_554_AXI11_END_ADDR_1, 0x0 );

	// DENALI_CTL_555 [31:0] Offset: 0x08ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_555, DENALI_CTL_555_AXI11_START_ADDR_2, 0x0 );

	// DENALI_CTL_556 [31:0] Offset: 0x08b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_556, DENALI_CTL_556_AXI11_END_ADDR_2, 0x0 );

	// DENALI_CTL_557 [31:0] Offset: 0x08b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_557, DENALI_CTL_557_AXI11_START_ADDR_3, 0x0 );

	// DENALI_CTL_558 [31:0] Offset: 0x08b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_558, DENALI_CTL_558_AXI11_END_ADDR_3, 0x0 );

	// DENALI_CTL_559 [31:0] Offset: 0x08bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_559, DENALI_CTL_559_AXI11_START_ADDR_4, 0x0 );

	// DENALI_CTL_560 [31:0] Offset: 0x08c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_560, DENALI_CTL_560_AXI11_END_ADDR_4, 0x0 );

	// DENALI_CTL_561 [31:0] Offset: 0x08c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_561, DENALI_CTL_561_AXI11_START_ADDR_5, 0x0 );

	// DENALI_CTL_562 [31:0] Offset: 0x08c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_562, DENALI_CTL_562_AXI11_END_ADDR_5, 0x0 );

	// DENALI_CTL_563 [31:0] Offset: 0x08cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_563, DENALI_CTL_563_AXI11_START_ADDR_6, 0x0 );

	// DENALI_CTL_564 [31:0] Offset: 0x08d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_564, DENALI_CTL_564_AXI11_END_ADDR_6, 0x0 );

	// DENALI_CTL_565 [31:0] Offset: 0x08d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_565, DENALI_CTL_565_AXI11_START_ADDR_7, 0x0 );

	// DENALI_CTL_566 [31:0] Offset: 0x08d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_566, DENALI_CTL_566_AXI11_END_ADDR_7, 0x0 );

	// DENALI_CTL_567 [31:0] Offset: 0x08dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_567, DENALI_CTL_567_AXI11_START_ADDR_8, 0x0 );

	// DENALI_CTL_568 [31:0] Offset: 0x08e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_568, DENALI_CTL_568_AXI11_END_ADDR_8, 0x0 );

	// DENALI_CTL_569 [31:0] Offset: 0x08e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_569, DENALI_CTL_569_AXI11_START_ADDR_9, 0x0 );

	// DENALI_CTL_570 [31:0] Offset: 0x08e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_570, DENALI_CTL_570_AXI11_END_ADDR_9, 0x0 );

	// DENALI_CTL_571 [31:0] Offset: 0x08ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_571, DENALI_CTL_571_AXI11_START_ADDR_10, 0x0 );

	// DENALI_CTL_572 [31:0] Offset: 0x08f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_572, DENALI_CTL_572_AXI11_END_ADDR_10, 0x0 );

	// DENALI_CTL_573 [31:0] Offset: 0x08f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_573, DENALI_CTL_573_AXI11_START_ADDR_11, 0x0 );

	// DENALI_CTL_574 [31:0] Offset: 0x08f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_574, DENALI_CTL_574_AXI11_END_ADDR_11, 0x0 );

	// DENALI_CTL_575 [31:0] Offset: 0x08fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_575, DENALI_CTL_575_AXI11_START_ADDR_12, 0x0 );

	// DENALI_CTL_576 [31:0] Offset: 0x0900
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_576, DENALI_CTL_576_AXI11_END_ADDR_12, 0x0 );

	// DENALI_CTL_577 [31:0] Offset: 0x0904
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_577, DENALI_CTL_577_AXI11_START_ADDR_13, 0x0 );

	// DENALI_CTL_578 [31:0] Offset: 0x0908
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_578, DENALI_CTL_578_AXI11_END_ADDR_13, 0x0 );

	// DENALI_CTL_579 [31:0] Offset: 0x090c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_579, DENALI_CTL_579_AXI11_START_ADDR_14, 0x0 );

	// DENALI_CTL_580 [31:0] Offset: 0x0910
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_580, DENALI_CTL_580_AXI11_END_ADDR_14, 0x0 );

	// DENALI_CTL_581 [31:0] Offset: 0x0914
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_581, DENALI_CTL_581_AXI11_START_ADDR_15, 0x0 );

	// DENALI_CTL_582 [31:0] Offset: 0x0918
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_582, DENALI_CTL_582_AXI11_END_ADDR_15, 0x0 );

	// DENALI_CTL_583 [31:0] Offset: 0x091c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_583, DENALI_CTL_583_AXI12_START_ADDR_0, 0x0 );

	// DENALI_CTL_584 [31:0] Offset: 0x0920
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_584, DENALI_CTL_584_AXI12_END_ADDR_0, 0x0 );

	// DENALI_CTL_585 [31:0] Offset: 0x0924
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_585, DENALI_CTL_585_AXI12_START_ADDR_1, 0x0 );

	// DENALI_CTL_586 [31:0] Offset: 0x0928
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_586, DENALI_CTL_586_AXI12_END_ADDR_1, 0x0 );

	// DENALI_CTL_587 [31:0] Offset: 0x092c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_587, DENALI_CTL_587_AXI12_START_ADDR_2, 0x0 );

	// DENALI_CTL_588 [31:0] Offset: 0x0930
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_588, DENALI_CTL_588_AXI12_END_ADDR_2, 0x0 );

	// DENALI_CTL_589 [31:0] Offset: 0x0934
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_589, DENALI_CTL_589_AXI12_START_ADDR_3, 0x0 );

	// DENALI_CTL_590 [31:0] Offset: 0x0938
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_590, DENALI_CTL_590_AXI12_END_ADDR_3, 0x0 );

	// DENALI_CTL_591 [31:0] Offset: 0x093c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_591, DENALI_CTL_591_AXI12_START_ADDR_4, 0x0 );

	// DENALI_CTL_592 [31:0] Offset: 0x0940
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_592, DENALI_CTL_592_AXI12_END_ADDR_4, 0x0 );

	// DENALI_CTL_593 [31:0] Offset: 0x0944
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_593, DENALI_CTL_593_AXI12_START_ADDR_5, 0x0 );

	// DENALI_CTL_594 [31:0] Offset: 0x0948
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_594, DENALI_CTL_594_AXI12_END_ADDR_5, 0x0 );

	// DENALI_CTL_595 [31:0] Offset: 0x094c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_595, DENALI_CTL_595_AXI12_START_ADDR_6, 0x0 );

	// DENALI_CTL_596 [31:0] Offset: 0x0950
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_596, DENALI_CTL_596_AXI12_END_ADDR_6, 0x0 );

	// DENALI_CTL_597 [31:0] Offset: 0x0954
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_597, DENALI_CTL_597_AXI12_START_ADDR_7, 0x0 );

	// DENALI_CTL_598 [31:0] Offset: 0x0958
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_598, DENALI_CTL_598_AXI12_END_ADDR_7, 0x0 );

	// DENALI_CTL_599 [31:0] Offset: 0x095c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_599, DENALI_CTL_599_AXI12_START_ADDR_8, 0x0 );

	// DENALI_CTL_600 [31:0] Offset: 0x0960
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_600, DENALI_CTL_600_AXI12_END_ADDR_8, 0x0 );

	// DENALI_CTL_601 [31:0] Offset: 0x0964
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_601, DENALI_CTL_601_AXI12_START_ADDR_9, 0x0 );

	// DENALI_CTL_602 [31:0] Offset: 0x0968
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_602, DENALI_CTL_602_AXI12_END_ADDR_9, 0x0 );

	// DENALI_CTL_603 [31:0] Offset: 0x096c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_603, DENALI_CTL_603_AXI12_START_ADDR_10, 0x0 );

	// DENALI_CTL_604 [31:0] Offset: 0x0970
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_604, DENALI_CTL_604_AXI12_END_ADDR_10, 0x0 );

	// DENALI_CTL_605 [31:0] Offset: 0x0974
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_605, DENALI_CTL_605_AXI12_START_ADDR_11, 0x0 );

	// DENALI_CTL_606 [31:0] Offset: 0x0978
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_606, DENALI_CTL_606_AXI12_END_ADDR_11, 0x0 );

	// DENALI_CTL_607 [31:0] Offset: 0x097c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_607, DENALI_CTL_607_AXI12_START_ADDR_12, 0x0 );

	// DENALI_CTL_608 [31:0] Offset: 0x0980
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_608, DENALI_CTL_608_AXI12_END_ADDR_12, 0x0 );

	// DENALI_CTL_609 [31:0] Offset: 0x0984
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_609, DENALI_CTL_609_AXI12_START_ADDR_13, 0x0 );

	// DENALI_CTL_610 [31:0] Offset: 0x0988
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_610, DENALI_CTL_610_AXI12_END_ADDR_13, 0x0 );

	// DENALI_CTL_611 [31:0] Offset: 0x098c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_611, DENALI_CTL_611_AXI12_START_ADDR_14, 0x0 );

	// DENALI_CTL_612 [31:0] Offset: 0x0990
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_612, DENALI_CTL_612_AXI12_END_ADDR_14, 0x0 );

	// DENALI_CTL_613 [31:0] Offset: 0x0994
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_613, DENALI_CTL_613_AXI12_START_ADDR_15, 0x0 );

	// DENALI_CTL_614 [31:0] Offset: 0x0998
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_614, DENALI_CTL_614_AXI12_END_ADDR_15, 0x0 );

	// DENALI_CTL_615 [31:0] Offset: 0x099c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_615, DENALI_CTL_615_AXI13_START_ADDR_0, 0x0 );

	// DENALI_CTL_616 [31:0] Offset: 0x09a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_616, DENALI_CTL_616_AXI13_END_ADDR_0, 0x0 );

	// DENALI_CTL_617 [31:0] Offset: 0x09a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_617, DENALI_CTL_617_AXI13_START_ADDR_1, 0x0 );

	// DENALI_CTL_618 [31:0] Offset: 0x09a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_618, DENALI_CTL_618_AXI13_END_ADDR_1, 0x0 );

	// DENALI_CTL_619 [31:0] Offset: 0x09ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_619, DENALI_CTL_619_AXI13_START_ADDR_2, 0x0 );

	// DENALI_CTL_620 [31:0] Offset: 0x09b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_620, DENALI_CTL_620_AXI13_END_ADDR_2, 0x0 );

	// DENALI_CTL_621 [31:0] Offset: 0x09b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_621, DENALI_CTL_621_AXI13_START_ADDR_3, 0x0 );

	// DENALI_CTL_622 [31:0] Offset: 0x09b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_622, DENALI_CTL_622_AXI13_END_ADDR_3, 0x0 );

	// DENALI_CTL_623 [31:0] Offset: 0x09bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_623, DENALI_CTL_623_AXI13_START_ADDR_4, 0x0 );

	// DENALI_CTL_624 [31:0] Offset: 0x09c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_624, DENALI_CTL_624_AXI13_END_ADDR_4, 0x0 );

	// DENALI_CTL_625 [31:0] Offset: 0x09c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_625, DENALI_CTL_625_AXI13_START_ADDR_5, 0x0 );

	// DENALI_CTL_626 [31:0] Offset: 0x09c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_626, DENALI_CTL_626_AXI13_END_ADDR_5, 0x0 );

	// DENALI_CTL_627 [31:0] Offset: 0x09cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_627, DENALI_CTL_627_AXI13_START_ADDR_6, 0x0 );

	// DENALI_CTL_628 [31:0] Offset: 0x09d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_628, DENALI_CTL_628_AXI13_END_ADDR_6, 0x0 );

	// DENALI_CTL_629 [31:0] Offset: 0x09d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_629, DENALI_CTL_629_AXI13_START_ADDR_7, 0x0 );

	// DENALI_CTL_630 [31:0] Offset: 0x09d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_630, DENALI_CTL_630_AXI13_END_ADDR_7, 0x0 );

	// DENALI_CTL_631 [31:0] Offset: 0x09dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_631, DENALI_CTL_631_AXI13_START_ADDR_8, 0x0 );

	// DENALI_CTL_632 [31:0] Offset: 0x09e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_632, DENALI_CTL_632_AXI13_END_ADDR_8, 0x0 );

	// DENALI_CTL_633 [31:0] Offset: 0x09e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_633, DENALI_CTL_633_AXI13_START_ADDR_9, 0x0 );

	// DENALI_CTL_634 [31:0] Offset: 0x09e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_634, DENALI_CTL_634_AXI13_END_ADDR_9, 0x0 );

	// DENALI_CTL_635 [31:0] Offset: 0x09ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_635, DENALI_CTL_635_AXI13_START_ADDR_10, 0x0 );

	// DENALI_CTL_636 [31:0] Offset: 0x09f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_636, DENALI_CTL_636_AXI13_END_ADDR_10, 0x0 );

	// DENALI_CTL_637 [31:0] Offset: 0x09f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_637, DENALI_CTL_637_AXI13_START_ADDR_11, 0x0 );

	// DENALI_CTL_638 [31:0] Offset: 0x09f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_638, DENALI_CTL_638_AXI13_END_ADDR_11, 0x0 );

	// DENALI_CTL_639 [31:0] Offset: 0x09fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_639, DENALI_CTL_639_AXI13_START_ADDR_12, 0x0 );

	// DENALI_CTL_640 [31:0] Offset: 0x0a00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_640, DENALI_CTL_640_AXI13_END_ADDR_12, 0x0 );

	// DENALI_CTL_641 [31:0] Offset: 0x0a04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_641, DENALI_CTL_641_AXI13_START_ADDR_13, 0x0 );

	// DENALI_CTL_642 [31:0] Offset: 0x0a08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_642, DENALI_CTL_642_AXI13_END_ADDR_13, 0x0 );

	// DENALI_CTL_643 [31:0] Offset: 0x0a0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_643, DENALI_CTL_643_AXI13_START_ADDR_14, 0x0 );

	// DENALI_CTL_644 [31:0] Offset: 0x0a10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_644, DENALI_CTL_644_AXI13_END_ADDR_14, 0x0 );

	// DENALI_CTL_645 [31:0] Offset: 0x0a14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_645, DENALI_CTL_645_AXI13_START_ADDR_15, 0x0 );

	// DENALI_CTL_646 [31:0] Offset: 0x0a18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_646, DENALI_CTL_646_AXI13_END_ADDR_15, 0x0 );

	// DENALI_CTL_647 [31:0] Offset: 0x0a1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_647, DENALI_CTL_647_AXI14_START_ADDR_0, 0x0 );

	// DENALI_CTL_648 [31:0] Offset: 0x0a20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_648, DENALI_CTL_648_AXI14_END_ADDR_0, 0x0 );

	// DENALI_CTL_649 [31:0] Offset: 0x0a24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_649, DENALI_CTL_649_AXI14_START_ADDR_1, 0x0 );

	// DENALI_CTL_650 [31:0] Offset: 0x0a28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_650, DENALI_CTL_650_AXI14_END_ADDR_1, 0x0 );

	// DENALI_CTL_651 [31:0] Offset: 0x0a2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_651, DENALI_CTL_651_AXI14_START_ADDR_2, 0x0 );

	// DENALI_CTL_652 [31:0] Offset: 0x0a30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_652, DENALI_CTL_652_AXI14_END_ADDR_2, 0x0 );

	// DENALI_CTL_653 [31:0] Offset: 0x0a34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_653, DENALI_CTL_653_AXI14_START_ADDR_3, 0x0 );

	// DENALI_CTL_654 [31:0] Offset: 0x0a38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_654, DENALI_CTL_654_AXI14_END_ADDR_3, 0x0 );

	// DENALI_CTL_655 [31:0] Offset: 0x0a3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_655, DENALI_CTL_655_AXI14_START_ADDR_4, 0x0 );

	// DENALI_CTL_656 [31:0] Offset: 0x0a40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_656, DENALI_CTL_656_AXI14_END_ADDR_4, 0x0 );

	// DENALI_CTL_657 [31:0] Offset: 0x0a44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_657, DENALI_CTL_657_AXI14_START_ADDR_5, 0x0 );

	// DENALI_CTL_658 [31:0] Offset: 0x0a48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_658, DENALI_CTL_658_AXI14_END_ADDR_5, 0x0 );

	// DENALI_CTL_659 [31:0] Offset: 0x0a4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_659, DENALI_CTL_659_AXI14_START_ADDR_6, 0x0 );

	// DENALI_CTL_660 [31:0] Offset: 0x0a50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_660, DENALI_CTL_660_AXI14_END_ADDR_6, 0x0 );

	// DENALI_CTL_661 [31:0] Offset: 0x0a54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_661, DENALI_CTL_661_AXI14_START_ADDR_7, 0x0 );

	// DENALI_CTL_662 [31:0] Offset: 0x0a58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_662, DENALI_CTL_662_AXI14_END_ADDR_7, 0x0 );

	// DENALI_CTL_663 [31:0] Offset: 0x0a5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_663, DENALI_CTL_663_AXI14_START_ADDR_8, 0x0 );

	// DENALI_CTL_664 [31:0] Offset: 0x0a60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_664, DENALI_CTL_664_AXI14_END_ADDR_8, 0x0 );

	// DENALI_CTL_665 [31:0] Offset: 0x0a64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_665, DENALI_CTL_665_AXI14_START_ADDR_9, 0x0 );

	// DENALI_CTL_666 [31:0] Offset: 0x0a68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_666, DENALI_CTL_666_AXI14_END_ADDR_9, 0x0 );

	// DENALI_CTL_667 [31:0] Offset: 0x0a6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_667, DENALI_CTL_667_AXI14_START_ADDR_10, 0x0 );

	// DENALI_CTL_668 [31:0] Offset: 0x0a70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_668, DENALI_CTL_668_AXI14_END_ADDR_10, 0x0 );

	// DENALI_CTL_669 [31:0] Offset: 0x0a74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_669, DENALI_CTL_669_AXI14_START_ADDR_11, 0x0 );

	// DENALI_CTL_670 [31:0] Offset: 0x0a78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_670, DENALI_CTL_670_AXI14_END_ADDR_11, 0x0 );

	// DENALI_CTL_671 [31:0] Offset: 0x0a7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_671, DENALI_CTL_671_AXI14_START_ADDR_12, 0x0 );

	// DENALI_CTL_672 [31:0] Offset: 0x0a80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_672, DENALI_CTL_672_AXI14_END_ADDR_12, 0x0 );

	// DENALI_CTL_673 [31:0] Offset: 0x0a84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_673, DENALI_CTL_673_AXI14_START_ADDR_13, 0x0 );

	// DENALI_CTL_674 [31:0] Offset: 0x0a88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_674, DENALI_CTL_674_AXI14_END_ADDR_13, 0x0 );

	// DENALI_CTL_675 [31:0] Offset: 0x0a8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_675, DENALI_CTL_675_AXI14_START_ADDR_14, 0x0 );

	// DENALI_CTL_676 [31:0] Offset: 0x0a90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_676, DENALI_CTL_676_AXI14_END_ADDR_14, 0x0 );

	// DENALI_CTL_677 [31:0] Offset: 0x0a94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Start address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_677, DENALI_CTL_677_AXI14_START_ADDR_15, 0x0 );

	// DENALI_CTL_678 [31:0] Offset: 0x0a98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: End address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_678, DENALI_CTL_678_AXI14_END_ADDR_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_678, DENALI_CTL_678_AXI0_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_679 [31:0] Offset: 0x0a9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_679, DENALI_CTL_679_AXI0_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_679, DENALI_CTL_679_AXI0_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_680 [31:0] Offset: 0x0aa0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_680, DENALI_CTL_680_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_680, DENALI_CTL_680_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_681 [31:0] Offset: 0x0aa4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_681, DENALI_CTL_681_AXI0_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_681, DENALI_CTL_681_AXI0_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_682 [31:0] Offset: 0x0aa8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_682, DENALI_CTL_682_AXI0_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_682, DENALI_CTL_682_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_683 [31:0] Offset: 0x0aac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_683, DENALI_CTL_683_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_683, DENALI_CTL_683_AXI0_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_684 [31:0] Offset: 0x0ab0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_684, DENALI_CTL_684_AXI0_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_684, DENALI_CTL_684_AXI0_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_685 [31:0] Offset: 0x0ab4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_685, DENALI_CTL_685_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_685, DENALI_CTL_685_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_686 [31:0] Offset: 0x0ab8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_686, DENALI_CTL_686_AXI0_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_686, DENALI_CTL_686_AXI0_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_687 [31:0] Offset: 0x0abc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_687, DENALI_CTL_687_AXI0_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_687, DENALI_CTL_687_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_688 [31:0] Offset: 0x0ac0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_688, DENALI_CTL_688_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_688, DENALI_CTL_688_AXI0_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_689 [31:0] Offset: 0x0ac4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_689, DENALI_CTL_689_AXI0_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_689, DENALI_CTL_689_AXI0_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_690 [31:0] Offset: 0x0ac8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_690, DENALI_CTL_690_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_690, DENALI_CTL_690_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_691 [31:0] Offset: 0x0acc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_691, DENALI_CTL_691_AXI0_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_691, DENALI_CTL_691_AXI0_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_692 [31:0] Offset: 0x0ad0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_692, DENALI_CTL_692_AXI0_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_692, DENALI_CTL_692_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_693 [31:0] Offset: 0x0ad4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_693, DENALI_CTL_693_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_693, DENALI_CTL_693_AXI0_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_694 [31:0] Offset: 0x0ad8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_694, DENALI_CTL_694_AXI0_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_694, DENALI_CTL_694_AXI0_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_695 [31:0] Offset: 0x0adc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_695, DENALI_CTL_695_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_695, DENALI_CTL_695_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_696 [31:0] Offset: 0x0ae0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_696, DENALI_CTL_696_AXI0_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_696, DENALI_CTL_696_AXI0_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_697 [31:0] Offset: 0x0ae4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_697, DENALI_CTL_697_AXI0_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_697, DENALI_CTL_697_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_698 [31:0] Offset: 0x0ae8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_698, DENALI_CTL_698_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_698, DENALI_CTL_698_AXI0_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_699 [31:0] Offset: 0x0aec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_699, DENALI_CTL_699_AXI0_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_699, DENALI_CTL_699_AXI0_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_700 [31:0] Offset: 0x0af0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_700, DENALI_CTL_700_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_700, DENALI_CTL_700_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_701 [31:0] Offset: 0x0af4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_701, DENALI_CTL_701_AXI0_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_701, DENALI_CTL_701_AXI0_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_702 [31:0] Offset: 0x0af8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_702, DENALI_CTL_702_AXI0_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_702, DENALI_CTL_702_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_703 [31:0] Offset: 0x0afc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_703, DENALI_CTL_703_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_703, DENALI_CTL_703_AXI0_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_704 [31:0] Offset: 0x0b00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_704, DENALI_CTL_704_AXI0_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_704, DENALI_CTL_704_AXI0_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_705 [31:0] Offset: 0x0b04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_705, DENALI_CTL_705_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_705, DENALI_CTL_705_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_706 [31:0] Offset: 0x0b08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_706, DENALI_CTL_706_AXI0_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_706, DENALI_CTL_706_AXI0_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_707 [31:0] Offset: 0x0b0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_707, DENALI_CTL_707_AXI0_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_707, DENALI_CTL_707_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_708 [31:0] Offset: 0x0b10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_708, DENALI_CTL_708_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_708, DENALI_CTL_708_AXI0_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_709 [31:0] Offset: 0x0b14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_709, DENALI_CTL_709_AXI0_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_709, DENALI_CTL_709_AXI0_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_710 [31:0] Offset: 0x0b18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_710, DENALI_CTL_710_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_710, DENALI_CTL_710_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_711 [31:0] Offset: 0x0b1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_711, DENALI_CTL_711_AXI0_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_711, DENALI_CTL_711_AXI0_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_712 [31:0] Offset: 0x0b20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_712, DENALI_CTL_712_AXI0_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_712, DENALI_CTL_712_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_713 [31:0] Offset: 0x0b24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_713, DENALI_CTL_713_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_713, DENALI_CTL_713_AXI0_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_714 [31:0] Offset: 0x0b28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_714, DENALI_CTL_714_AXI0_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_714, DENALI_CTL_714_AXI0_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_715 [31:0] Offset: 0x0b2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_715, DENALI_CTL_715_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_715, DENALI_CTL_715_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_716 [31:0] Offset: 0x0b30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 0 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_716, DENALI_CTL_716_AXI0_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_716, DENALI_CTL_716_AXI0_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_717 [31:0] Offset: 0x0b34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_717, DENALI_CTL_717_AXI0_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_717, DENALI_CTL_717_AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_718 [31:0] Offset: 0x0b38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_718, DENALI_CTL_718_AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_718, DENALI_CTL_718_AXI1_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_719 [31:0] Offset: 0x0b3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_719, DENALI_CTL_719_AXI1_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_719, DENALI_CTL_719_AXI1_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_720 [31:0] Offset: 0x0b40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_720, DENALI_CTL_720_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_720, DENALI_CTL_720_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_721 [31:0] Offset: 0x0b44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_721, DENALI_CTL_721_AXI1_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_721, DENALI_CTL_721_AXI1_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_722 [31:0] Offset: 0x0b48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_722, DENALI_CTL_722_AXI1_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_722, DENALI_CTL_722_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_723 [31:0] Offset: 0x0b4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_723, DENALI_CTL_723_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_723, DENALI_CTL_723_AXI1_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_724 [31:0] Offset: 0x0b50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_724, DENALI_CTL_724_AXI1_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_724, DENALI_CTL_724_AXI1_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_725 [31:0] Offset: 0x0b54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_725, DENALI_CTL_725_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_725, DENALI_CTL_725_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_726 [31:0] Offset: 0x0b58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_726, DENALI_CTL_726_AXI1_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_726, DENALI_CTL_726_AXI1_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_727 [31:0] Offset: 0x0b5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_727, DENALI_CTL_727_AXI1_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_727, DENALI_CTL_727_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_728 [31:0] Offset: 0x0b60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_728, DENALI_CTL_728_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_728, DENALI_CTL_728_AXI1_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_729 [31:0] Offset: 0x0b64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_729, DENALI_CTL_729_AXI1_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_729, DENALI_CTL_729_AXI1_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_730 [31:0] Offset: 0x0b68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_730, DENALI_CTL_730_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_730, DENALI_CTL_730_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_731 [31:0] Offset: 0x0b6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_731, DENALI_CTL_731_AXI1_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_731, DENALI_CTL_731_AXI1_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_732 [31:0] Offset: 0x0b70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_732, DENALI_CTL_732_AXI1_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_732, DENALI_CTL_732_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_733 [31:0] Offset: 0x0b74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_733, DENALI_CTL_733_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_733, DENALI_CTL_733_AXI1_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_734 [31:0] Offset: 0x0b78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_734, DENALI_CTL_734_AXI1_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_734, DENALI_CTL_734_AXI1_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_735 [31:0] Offset: 0x0b7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_735, DENALI_CTL_735_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_735, DENALI_CTL_735_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_736 [31:0] Offset: 0x0b80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_736, DENALI_CTL_736_AXI1_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_736, DENALI_CTL_736_AXI1_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_737 [31:0] Offset: 0x0b84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_737, DENALI_CTL_737_AXI1_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_737, DENALI_CTL_737_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_738 [31:0] Offset: 0x0b88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_738, DENALI_CTL_738_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_738, DENALI_CTL_738_AXI1_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_739 [31:0] Offset: 0x0b8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_739, DENALI_CTL_739_AXI1_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_739, DENALI_CTL_739_AXI1_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_740 [31:0] Offset: 0x0b90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_740, DENALI_CTL_740_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_740, DENALI_CTL_740_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_741 [31:0] Offset: 0x0b94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_741, DENALI_CTL_741_AXI1_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_741, DENALI_CTL_741_AXI1_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_742 [31:0] Offset: 0x0b98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_742, DENALI_CTL_742_AXI1_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_742, DENALI_CTL_742_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_743 [31:0] Offset: 0x0b9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_743, DENALI_CTL_743_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_743, DENALI_CTL_743_AXI1_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_744 [31:0] Offset: 0x0ba0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_744, DENALI_CTL_744_AXI1_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_744, DENALI_CTL_744_AXI1_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_745 [31:0] Offset: 0x0ba4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_745, DENALI_CTL_745_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_745, DENALI_CTL_745_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_746 [31:0] Offset: 0x0ba8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_746, DENALI_CTL_746_AXI1_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_746, DENALI_CTL_746_AXI1_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_747 [31:0] Offset: 0x0bac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_747, DENALI_CTL_747_AXI1_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_747, DENALI_CTL_747_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_748 [31:0] Offset: 0x0bb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_748, DENALI_CTL_748_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_748, DENALI_CTL_748_AXI1_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_749 [31:0] Offset: 0x0bb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_749, DENALI_CTL_749_AXI1_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_749, DENALI_CTL_749_AXI1_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_750 [31:0] Offset: 0x0bb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_750, DENALI_CTL_750_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_750, DENALI_CTL_750_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_751 [31:0] Offset: 0x0bbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_751, DENALI_CTL_751_AXI1_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_751, DENALI_CTL_751_AXI1_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_752 [31:0] Offset: 0x0bc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_752, DENALI_CTL_752_AXI1_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_752, DENALI_CTL_752_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_753 [31:0] Offset: 0x0bc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_753, DENALI_CTL_753_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_753, DENALI_CTL_753_AXI1_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_754 [31:0] Offset: 0x0bc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_754, DENALI_CTL_754_AXI1_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_754, DENALI_CTL_754_AXI1_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_755 [31:0] Offset: 0x0bcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_755, DENALI_CTL_755_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_755, DENALI_CTL_755_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_756 [31:0] Offset: 0x0bd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 1 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_756, DENALI_CTL_756_AXI1_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_756, DENALI_CTL_756_AXI1_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_757 [31:0] Offset: 0x0bd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_757, DENALI_CTL_757_AXI1_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_757, DENALI_CTL_757_AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_758 [31:0] Offset: 0x0bd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_758, DENALI_CTL_758_AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_758, DENALI_CTL_758_AXI2_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_759 [31:0] Offset: 0x0bdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_759, DENALI_CTL_759_AXI2_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_759, DENALI_CTL_759_AXI2_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_760 [31:0] Offset: 0x0be0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_760, DENALI_CTL_760_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_760, DENALI_CTL_760_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_761 [31:0] Offset: 0x0be4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_761, DENALI_CTL_761_AXI2_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_761, DENALI_CTL_761_AXI2_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_762 [31:0] Offset: 0x0be8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_762, DENALI_CTL_762_AXI2_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_762, DENALI_CTL_762_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_763 [31:0] Offset: 0x0bec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_763, DENALI_CTL_763_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_763, DENALI_CTL_763_AXI2_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_764 [31:0] Offset: 0x0bf0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_764, DENALI_CTL_764_AXI2_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_764, DENALI_CTL_764_AXI2_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_765 [31:0] Offset: 0x0bf4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_765, DENALI_CTL_765_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_765, DENALI_CTL_765_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_766 [31:0] Offset: 0x0bf8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_766, DENALI_CTL_766_AXI2_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_766, DENALI_CTL_766_AXI2_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_767 [31:0] Offset: 0x0bfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_767, DENALI_CTL_767_AXI2_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_767, DENALI_CTL_767_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_768 [31:0] Offset: 0x0c00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_768, DENALI_CTL_768_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_768, DENALI_CTL_768_AXI2_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_769 [31:0] Offset: 0x0c04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_769, DENALI_CTL_769_AXI2_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_769, DENALI_CTL_769_AXI2_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_770 [31:0] Offset: 0x0c08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_770, DENALI_CTL_770_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_770, DENALI_CTL_770_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_771 [31:0] Offset: 0x0c0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_771, DENALI_CTL_771_AXI2_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_771, DENALI_CTL_771_AXI2_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_772 [31:0] Offset: 0x0c10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_772, DENALI_CTL_772_AXI2_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_772, DENALI_CTL_772_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_773 [31:0] Offset: 0x0c14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_773, DENALI_CTL_773_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_773, DENALI_CTL_773_AXI2_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_774 [31:0] Offset: 0x0c18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_774, DENALI_CTL_774_AXI2_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_774, DENALI_CTL_774_AXI2_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_775 [31:0] Offset: 0x0c1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_775, DENALI_CTL_775_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_775, DENALI_CTL_775_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_776 [31:0] Offset: 0x0c20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_776, DENALI_CTL_776_AXI2_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_776, DENALI_CTL_776_AXI2_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_777 [31:0] Offset: 0x0c24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_777, DENALI_CTL_777_AXI2_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_777, DENALI_CTL_777_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_778 [31:0] Offset: 0x0c28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_778, DENALI_CTL_778_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_778, DENALI_CTL_778_AXI2_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_779 [31:0] Offset: 0x0c2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_779, DENALI_CTL_779_AXI2_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_779, DENALI_CTL_779_AXI2_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_780 [31:0] Offset: 0x0c30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_780, DENALI_CTL_780_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_780, DENALI_CTL_780_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_781 [31:0] Offset: 0x0c34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_781, DENALI_CTL_781_AXI2_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_781, DENALI_CTL_781_AXI2_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_782 [31:0] Offset: 0x0c38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_782, DENALI_CTL_782_AXI2_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_782, DENALI_CTL_782_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_783 [31:0] Offset: 0x0c3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_783, DENALI_CTL_783_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_783, DENALI_CTL_783_AXI2_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_784 [31:0] Offset: 0x0c40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_784, DENALI_CTL_784_AXI2_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_784, DENALI_CTL_784_AXI2_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_785 [31:0] Offset: 0x0c44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_785, DENALI_CTL_785_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_785, DENALI_CTL_785_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_786 [31:0] Offset: 0x0c48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_786, DENALI_CTL_786_AXI2_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_786, DENALI_CTL_786_AXI2_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_787 [31:0] Offset: 0x0c4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_787, DENALI_CTL_787_AXI2_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_787, DENALI_CTL_787_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_788 [31:0] Offset: 0x0c50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_788, DENALI_CTL_788_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_788, DENALI_CTL_788_AXI2_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_789 [31:0] Offset: 0x0c54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_789, DENALI_CTL_789_AXI2_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_789, DENALI_CTL_789_AXI2_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_790 [31:0] Offset: 0x0c58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_790, DENALI_CTL_790_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_790, DENALI_CTL_790_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_791 [31:0] Offset: 0x0c5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_791, DENALI_CTL_791_AXI2_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_791, DENALI_CTL_791_AXI2_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_792 [31:0] Offset: 0x0c60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_792, DENALI_CTL_792_AXI2_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_792, DENALI_CTL_792_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_793 [31:0] Offset: 0x0c64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_793, DENALI_CTL_793_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_793, DENALI_CTL_793_AXI2_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_794 [31:0] Offset: 0x0c68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_794, DENALI_CTL_794_AXI2_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_794, DENALI_CTL_794_AXI2_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_795 [31:0] Offset: 0x0c6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_795, DENALI_CTL_795_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_795, DENALI_CTL_795_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_796 [31:0] Offset: 0x0c70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 2 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_796, DENALI_CTL_796_AXI2_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_796, DENALI_CTL_796_AXI2_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_797 [31:0] Offset: 0x0c74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_797, DENALI_CTL_797_AXI2_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_797, DENALI_CTL_797_AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_798 [31:0] Offset: 0x0c78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_798, DENALI_CTL_798_AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_798, DENALI_CTL_798_AXI3_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_799 [31:0] Offset: 0x0c7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_799, DENALI_CTL_799_AXI3_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_799, DENALI_CTL_799_AXI3_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_800 [31:0] Offset: 0x0c80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_800, DENALI_CTL_800_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_800, DENALI_CTL_800_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_801 [31:0] Offset: 0x0c84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_801, DENALI_CTL_801_AXI3_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_801, DENALI_CTL_801_AXI3_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_802 [31:0] Offset: 0x0c88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_802, DENALI_CTL_802_AXI3_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_802, DENALI_CTL_802_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_803 [31:0] Offset: 0x0c8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_803, DENALI_CTL_803_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_803, DENALI_CTL_803_AXI3_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_804 [31:0] Offset: 0x0c90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_804, DENALI_CTL_804_AXI3_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_804, DENALI_CTL_804_AXI3_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_805 [31:0] Offset: 0x0c94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_805, DENALI_CTL_805_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_805, DENALI_CTL_805_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_806 [31:0] Offset: 0x0c98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_806, DENALI_CTL_806_AXI3_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_806, DENALI_CTL_806_AXI3_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_807 [31:0] Offset: 0x0c9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_807, DENALI_CTL_807_AXI3_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_807, DENALI_CTL_807_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_808 [31:0] Offset: 0x0ca0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_808, DENALI_CTL_808_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_808, DENALI_CTL_808_AXI3_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_809 [31:0] Offset: 0x0ca4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_809, DENALI_CTL_809_AXI3_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_809, DENALI_CTL_809_AXI3_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_810 [31:0] Offset: 0x0ca8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_810, DENALI_CTL_810_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_810, DENALI_CTL_810_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_811 [31:0] Offset: 0x0cac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_811, DENALI_CTL_811_AXI3_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_811, DENALI_CTL_811_AXI3_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_812 [31:0] Offset: 0x0cb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_812, DENALI_CTL_812_AXI3_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_812, DENALI_CTL_812_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_813 [31:0] Offset: 0x0cb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_813, DENALI_CTL_813_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_813, DENALI_CTL_813_AXI3_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_814 [31:0] Offset: 0x0cb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_814, DENALI_CTL_814_AXI3_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_814, DENALI_CTL_814_AXI3_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_815 [31:0] Offset: 0x0cbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_815, DENALI_CTL_815_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_815, DENALI_CTL_815_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_816 [31:0] Offset: 0x0cc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_816, DENALI_CTL_816_AXI3_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_816, DENALI_CTL_816_AXI3_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_817 [31:0] Offset: 0x0cc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_817, DENALI_CTL_817_AXI3_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_817, DENALI_CTL_817_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_818 [31:0] Offset: 0x0cc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_818, DENALI_CTL_818_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_818, DENALI_CTL_818_AXI3_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_819 [31:0] Offset: 0x0ccc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_819, DENALI_CTL_819_AXI3_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_819, DENALI_CTL_819_AXI3_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_820 [31:0] Offset: 0x0cd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_820, DENALI_CTL_820_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_820, DENALI_CTL_820_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_821 [31:0] Offset: 0x0cd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_821, DENALI_CTL_821_AXI3_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_821, DENALI_CTL_821_AXI3_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_822 [31:0] Offset: 0x0cd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_822, DENALI_CTL_822_AXI3_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_822, DENALI_CTL_822_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_823 [31:0] Offset: 0x0cdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_823, DENALI_CTL_823_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_823, DENALI_CTL_823_AXI3_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_824 [31:0] Offset: 0x0ce0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_824, DENALI_CTL_824_AXI3_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_824, DENALI_CTL_824_AXI3_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_825 [31:0] Offset: 0x0ce4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_825, DENALI_CTL_825_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_825, DENALI_CTL_825_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_826 [31:0] Offset: 0x0ce8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_826, DENALI_CTL_826_AXI3_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_826, DENALI_CTL_826_AXI3_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_827 [31:0] Offset: 0x0cec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_827, DENALI_CTL_827_AXI3_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_827, DENALI_CTL_827_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_828 [31:0] Offset: 0x0cf0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_828, DENALI_CTL_828_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_828, DENALI_CTL_828_AXI3_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_829 [31:0] Offset: 0x0cf4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_829, DENALI_CTL_829_AXI3_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_829, DENALI_CTL_829_AXI3_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_830 [31:0] Offset: 0x0cf8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_830, DENALI_CTL_830_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_830, DENALI_CTL_830_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_831 [31:0] Offset: 0x0cfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_831, DENALI_CTL_831_AXI3_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_831, DENALI_CTL_831_AXI3_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_832 [31:0] Offset: 0x0d00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_832, DENALI_CTL_832_AXI3_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_832, DENALI_CTL_832_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_833 [31:0] Offset: 0x0d04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_833, DENALI_CTL_833_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_833, DENALI_CTL_833_AXI3_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_834 [31:0] Offset: 0x0d08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_834, DENALI_CTL_834_AXI3_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_834, DENALI_CTL_834_AXI3_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_835 [31:0] Offset: 0x0d0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_835, DENALI_CTL_835_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_835, DENALI_CTL_835_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_836 [31:0] Offset: 0x0d10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 3 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_836, DENALI_CTL_836_AXI3_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_836, DENALI_CTL_836_AXI3_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_837 [31:0] Offset: 0x0d14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_837, DENALI_CTL_837_AXI3_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_837, DENALI_CTL_837_AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_838 [31:0] Offset: 0x0d18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_838, DENALI_CTL_838_AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_838, DENALI_CTL_838_AXI4_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_839 [31:0] Offset: 0x0d1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_839, DENALI_CTL_839_AXI4_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_839, DENALI_CTL_839_AXI4_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_840 [31:0] Offset: 0x0d20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_840, DENALI_CTL_840_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_840, DENALI_CTL_840_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_841 [31:0] Offset: 0x0d24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_841, DENALI_CTL_841_AXI4_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_841, DENALI_CTL_841_AXI4_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_842 [31:0] Offset: 0x0d28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_842, DENALI_CTL_842_AXI4_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_842, DENALI_CTL_842_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_843 [31:0] Offset: 0x0d2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_843, DENALI_CTL_843_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_843, DENALI_CTL_843_AXI4_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_844 [31:0] Offset: 0x0d30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_844, DENALI_CTL_844_AXI4_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_844, DENALI_CTL_844_AXI4_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_845 [31:0] Offset: 0x0d34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_845, DENALI_CTL_845_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_845, DENALI_CTL_845_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_846 [31:0] Offset: 0x0d38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_846, DENALI_CTL_846_AXI4_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_846, DENALI_CTL_846_AXI4_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_847 [31:0] Offset: 0x0d3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_847, DENALI_CTL_847_AXI4_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_847, DENALI_CTL_847_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_848 [31:0] Offset: 0x0d40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_848, DENALI_CTL_848_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_848, DENALI_CTL_848_AXI4_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_849 [31:0] Offset: 0x0d44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_849, DENALI_CTL_849_AXI4_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_849, DENALI_CTL_849_AXI4_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_850 [31:0] Offset: 0x0d48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_850, DENALI_CTL_850_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_850, DENALI_CTL_850_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_851 [31:0] Offset: 0x0d4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_851, DENALI_CTL_851_AXI4_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_851, DENALI_CTL_851_AXI4_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_852 [31:0] Offset: 0x0d50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_852, DENALI_CTL_852_AXI4_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_852, DENALI_CTL_852_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_853 [31:0] Offset: 0x0d54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_853, DENALI_CTL_853_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_853, DENALI_CTL_853_AXI4_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_854 [31:0] Offset: 0x0d58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_854, DENALI_CTL_854_AXI4_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_854, DENALI_CTL_854_AXI4_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_855 [31:0] Offset: 0x0d5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_855, DENALI_CTL_855_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_855, DENALI_CTL_855_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_856 [31:0] Offset: 0x0d60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_856, DENALI_CTL_856_AXI4_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_856, DENALI_CTL_856_AXI4_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_857 [31:0] Offset: 0x0d64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_857, DENALI_CTL_857_AXI4_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_857, DENALI_CTL_857_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_858 [31:0] Offset: 0x0d68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_858, DENALI_CTL_858_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_858, DENALI_CTL_858_AXI4_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_859 [31:0] Offset: 0x0d6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_859, DENALI_CTL_859_AXI4_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_859, DENALI_CTL_859_AXI4_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_860 [31:0] Offset: 0x0d70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_860, DENALI_CTL_860_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_860, DENALI_CTL_860_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_861 [31:0] Offset: 0x0d74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_861, DENALI_CTL_861_AXI4_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_861, DENALI_CTL_861_AXI4_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_862 [31:0] Offset: 0x0d78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_862, DENALI_CTL_862_AXI4_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_862, DENALI_CTL_862_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_863 [31:0] Offset: 0x0d7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_863, DENALI_CTL_863_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_863, DENALI_CTL_863_AXI4_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_864 [31:0] Offset: 0x0d80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_864, DENALI_CTL_864_AXI4_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_864, DENALI_CTL_864_AXI4_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_865 [31:0] Offset: 0x0d84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_865, DENALI_CTL_865_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_865, DENALI_CTL_865_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_866 [31:0] Offset: 0x0d88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_866, DENALI_CTL_866_AXI4_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_866, DENALI_CTL_866_AXI4_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_867 [31:0] Offset: 0x0d8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_867, DENALI_CTL_867_AXI4_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_867, DENALI_CTL_867_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_868 [31:0] Offset: 0x0d90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_868, DENALI_CTL_868_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_868, DENALI_CTL_868_AXI4_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_869 [31:0] Offset: 0x0d94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_869, DENALI_CTL_869_AXI4_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_869, DENALI_CTL_869_AXI4_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_870 [31:0] Offset: 0x0d98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_870, DENALI_CTL_870_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_870, DENALI_CTL_870_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_871 [31:0] Offset: 0x0d9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_871, DENALI_CTL_871_AXI4_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_871, DENALI_CTL_871_AXI4_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_872 [31:0] Offset: 0x0da0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_872, DENALI_CTL_872_AXI4_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_872, DENALI_CTL_872_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_873 [31:0] Offset: 0x0da4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_873, DENALI_CTL_873_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_873, DENALI_CTL_873_AXI4_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_874 [31:0] Offset: 0x0da8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_874, DENALI_CTL_874_AXI4_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_874, DENALI_CTL_874_AXI4_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_875 [31:0] Offset: 0x0dac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_875, DENALI_CTL_875_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_875, DENALI_CTL_875_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_876 [31:0] Offset: 0x0db0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 4 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_876, DENALI_CTL_876_AXI4_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_876, DENALI_CTL_876_AXI4_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_877 [31:0] Offset: 0x0db4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_877, DENALI_CTL_877_AXI4_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_877, DENALI_CTL_877_AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_878 [31:0] Offset: 0x0db8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_878, DENALI_CTL_878_AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_878, DENALI_CTL_878_AXI5_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_879 [31:0] Offset: 0x0dbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_879, DENALI_CTL_879_AXI5_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_879, DENALI_CTL_879_AXI5_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_880 [31:0] Offset: 0x0dc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_880, DENALI_CTL_880_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_880, DENALI_CTL_880_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_881 [31:0] Offset: 0x0dc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_881, DENALI_CTL_881_AXI5_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_881, DENALI_CTL_881_AXI5_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_882 [31:0] Offset: 0x0dc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_882, DENALI_CTL_882_AXI5_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_882, DENALI_CTL_882_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_883 [31:0] Offset: 0x0dcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_883, DENALI_CTL_883_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_883, DENALI_CTL_883_AXI5_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_884 [31:0] Offset: 0x0dd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_884, DENALI_CTL_884_AXI5_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_884, DENALI_CTL_884_AXI5_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_885 [31:0] Offset: 0x0dd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_885, DENALI_CTL_885_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_885, DENALI_CTL_885_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_886 [31:0] Offset: 0x0dd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_886, DENALI_CTL_886_AXI5_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_886, DENALI_CTL_886_AXI5_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_887 [31:0] Offset: 0x0ddc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_887, DENALI_CTL_887_AXI5_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_887, DENALI_CTL_887_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_888 [31:0] Offset: 0x0de0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_888, DENALI_CTL_888_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_888, DENALI_CTL_888_AXI5_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_889 [31:0] Offset: 0x0de4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_889, DENALI_CTL_889_AXI5_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_889, DENALI_CTL_889_AXI5_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_890 [31:0] Offset: 0x0de8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_890, DENALI_CTL_890_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_890, DENALI_CTL_890_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_891 [31:0] Offset: 0x0dec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_891, DENALI_CTL_891_AXI5_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_891, DENALI_CTL_891_AXI5_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_892 [31:0] Offset: 0x0df0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_892, DENALI_CTL_892_AXI5_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_892, DENALI_CTL_892_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_893 [31:0] Offset: 0x0df4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_893, DENALI_CTL_893_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_893, DENALI_CTL_893_AXI5_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_894 [31:0] Offset: 0x0df8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_894, DENALI_CTL_894_AXI5_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_894, DENALI_CTL_894_AXI5_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_895 [31:0] Offset: 0x0dfc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_895, DENALI_CTL_895_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_895, DENALI_CTL_895_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_896 [31:0] Offset: 0x0e00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_896, DENALI_CTL_896_AXI5_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_896, DENALI_CTL_896_AXI5_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_897 [31:0] Offset: 0x0e04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_897, DENALI_CTL_897_AXI5_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_897, DENALI_CTL_897_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_898 [31:0] Offset: 0x0e08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_898, DENALI_CTL_898_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_898, DENALI_CTL_898_AXI5_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_899 [31:0] Offset: 0x0e0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_899, DENALI_CTL_899_AXI5_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_899, DENALI_CTL_899_AXI5_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_900 [31:0] Offset: 0x0e10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_900, DENALI_CTL_900_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_900, DENALI_CTL_900_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_901 [31:0] Offset: 0x0e14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_901, DENALI_CTL_901_AXI5_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_901, DENALI_CTL_901_AXI5_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_902 [31:0] Offset: 0x0e18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_902, DENALI_CTL_902_AXI5_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_902, DENALI_CTL_902_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_903 [31:0] Offset: 0x0e1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_903, DENALI_CTL_903_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_903, DENALI_CTL_903_AXI5_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_904 [31:0] Offset: 0x0e20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_904, DENALI_CTL_904_AXI5_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_904, DENALI_CTL_904_AXI5_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_905 [31:0] Offset: 0x0e24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_905, DENALI_CTL_905_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_905, DENALI_CTL_905_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_906 [31:0] Offset: 0x0e28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_906, DENALI_CTL_906_AXI5_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_906, DENALI_CTL_906_AXI5_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_907 [31:0] Offset: 0x0e2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_907, DENALI_CTL_907_AXI5_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_907, DENALI_CTL_907_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_908 [31:0] Offset: 0x0e30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_908, DENALI_CTL_908_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_908, DENALI_CTL_908_AXI5_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_909 [31:0] Offset: 0x0e34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_909, DENALI_CTL_909_AXI5_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_909, DENALI_CTL_909_AXI5_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_910 [31:0] Offset: 0x0e38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_910, DENALI_CTL_910_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_910, DENALI_CTL_910_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_911 [31:0] Offset: 0x0e3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_911, DENALI_CTL_911_AXI5_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_911, DENALI_CTL_911_AXI5_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_912 [31:0] Offset: 0x0e40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_912, DENALI_CTL_912_AXI5_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_912, DENALI_CTL_912_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_913 [31:0] Offset: 0x0e44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_913, DENALI_CTL_913_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_913, DENALI_CTL_913_AXI5_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_914 [31:0] Offset: 0x0e48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_914, DENALI_CTL_914_AXI5_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_914, DENALI_CTL_914_AXI5_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_915 [31:0] Offset: 0x0e4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_915, DENALI_CTL_915_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_915, DENALI_CTL_915_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_916 [31:0] Offset: 0x0e50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 5 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_916, DENALI_CTL_916_AXI5_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_916, DENALI_CTL_916_AXI5_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_917 [31:0] Offset: 0x0e54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_917, DENALI_CTL_917_AXI5_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_917, DENALI_CTL_917_AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_918 [31:0] Offset: 0x0e58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_918, DENALI_CTL_918_AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_918, DENALI_CTL_918_AXI6_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_919 [31:0] Offset: 0x0e5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_919, DENALI_CTL_919_AXI6_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_919, DENALI_CTL_919_AXI6_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_920 [31:0] Offset: 0x0e60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_920, DENALI_CTL_920_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_920, DENALI_CTL_920_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_921 [31:0] Offset: 0x0e64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_921, DENALI_CTL_921_AXI6_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_921, DENALI_CTL_921_AXI6_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_922 [31:0] Offset: 0x0e68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_922, DENALI_CTL_922_AXI6_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_922, DENALI_CTL_922_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_923 [31:0] Offset: 0x0e6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_923, DENALI_CTL_923_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_923, DENALI_CTL_923_AXI6_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_924 [31:0] Offset: 0x0e70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_924, DENALI_CTL_924_AXI6_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_924, DENALI_CTL_924_AXI6_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_925 [31:0] Offset: 0x0e74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_925, DENALI_CTL_925_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_925, DENALI_CTL_925_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_926 [31:0] Offset: 0x0e78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_926, DENALI_CTL_926_AXI6_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_926, DENALI_CTL_926_AXI6_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_927 [31:0] Offset: 0x0e7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_927, DENALI_CTL_927_AXI6_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_927, DENALI_CTL_927_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_928 [31:0] Offset: 0x0e80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_928, DENALI_CTL_928_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_928, DENALI_CTL_928_AXI6_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_929 [31:0] Offset: 0x0e84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_929, DENALI_CTL_929_AXI6_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_929, DENALI_CTL_929_AXI6_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_930 [31:0] Offset: 0x0e88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_930, DENALI_CTL_930_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_930, DENALI_CTL_930_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_931 [31:0] Offset: 0x0e8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_931, DENALI_CTL_931_AXI6_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_931, DENALI_CTL_931_AXI6_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_932 [31:0] Offset: 0x0e90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_932, DENALI_CTL_932_AXI6_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_932, DENALI_CTL_932_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_933 [31:0] Offset: 0x0e94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_933, DENALI_CTL_933_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_933, DENALI_CTL_933_AXI6_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_934 [31:0] Offset: 0x0e98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_934, DENALI_CTL_934_AXI6_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_934, DENALI_CTL_934_AXI6_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_935 [31:0] Offset: 0x0e9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_935, DENALI_CTL_935_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_935, DENALI_CTL_935_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_936 [31:0] Offset: 0x0ea0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_936, DENALI_CTL_936_AXI6_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_936, DENALI_CTL_936_AXI6_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_937 [31:0] Offset: 0x0ea4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_937, DENALI_CTL_937_AXI6_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_937, DENALI_CTL_937_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_938 [31:0] Offset: 0x0ea8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_938, DENALI_CTL_938_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_938, DENALI_CTL_938_AXI6_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_939 [31:0] Offset: 0x0eac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_939, DENALI_CTL_939_AXI6_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_939, DENALI_CTL_939_AXI6_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_940 [31:0] Offset: 0x0eb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_940, DENALI_CTL_940_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_940, DENALI_CTL_940_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_941 [31:0] Offset: 0x0eb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_941, DENALI_CTL_941_AXI6_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_941, DENALI_CTL_941_AXI6_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_942 [31:0] Offset: 0x0eb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_942, DENALI_CTL_942_AXI6_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_942, DENALI_CTL_942_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_943 [31:0] Offset: 0x0ebc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_943, DENALI_CTL_943_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_943, DENALI_CTL_943_AXI6_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_944 [31:0] Offset: 0x0ec0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_944, DENALI_CTL_944_AXI6_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_944, DENALI_CTL_944_AXI6_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_945 [31:0] Offset: 0x0ec4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_945, DENALI_CTL_945_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_945, DENALI_CTL_945_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_946 [31:0] Offset: 0x0ec8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_946, DENALI_CTL_946_AXI6_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_946, DENALI_CTL_946_AXI6_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_947 [31:0] Offset: 0x0ecc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_947, DENALI_CTL_947_AXI6_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_947, DENALI_CTL_947_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_948 [31:0] Offset: 0x0ed0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_948, DENALI_CTL_948_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_948, DENALI_CTL_948_AXI6_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_949 [31:0] Offset: 0x0ed4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_949, DENALI_CTL_949_AXI6_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_949, DENALI_CTL_949_AXI6_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_950 [31:0] Offset: 0x0ed8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_950, DENALI_CTL_950_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_950, DENALI_CTL_950_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_951 [31:0] Offset: 0x0edc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_951, DENALI_CTL_951_AXI6_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_951, DENALI_CTL_951_AXI6_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_952 [31:0] Offset: 0x0ee0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_952, DENALI_CTL_952_AXI6_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_952, DENALI_CTL_952_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_953 [31:0] Offset: 0x0ee4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_953, DENALI_CTL_953_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_953, DENALI_CTL_953_AXI6_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_954 [31:0] Offset: 0x0ee8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_954, DENALI_CTL_954_AXI6_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_954, DENALI_CTL_954_AXI6_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_955 [31:0] Offset: 0x0eec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_955, DENALI_CTL_955_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_955, DENALI_CTL_955_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_956 [31:0] Offset: 0x0ef0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 6 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_956, DENALI_CTL_956_AXI6_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_956, DENALI_CTL_956_AXI6_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_957 [31:0] Offset: 0x0ef4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_957, DENALI_CTL_957_AXI6_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_957, DENALI_CTL_957_AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_958 [31:0] Offset: 0x0ef8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_958, DENALI_CTL_958_AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_958, DENALI_CTL_958_AXI7_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_959 [31:0] Offset: 0x0efc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_959, DENALI_CTL_959_AXI7_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_959, DENALI_CTL_959_AXI7_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_960 [31:0] Offset: 0x0f00
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_960, DENALI_CTL_960_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_960, DENALI_CTL_960_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_961 [31:0] Offset: 0x0f04
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_961, DENALI_CTL_961_AXI7_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_961, DENALI_CTL_961_AXI7_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_962 [31:0] Offset: 0x0f08
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_962, DENALI_CTL_962_AXI7_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_962, DENALI_CTL_962_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_963 [31:0] Offset: 0x0f0c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_963, DENALI_CTL_963_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_963, DENALI_CTL_963_AXI7_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_964 [31:0] Offset: 0x0f10
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_964, DENALI_CTL_964_AXI7_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_964, DENALI_CTL_964_AXI7_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_965 [31:0] Offset: 0x0f14
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_965, DENALI_CTL_965_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_965, DENALI_CTL_965_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_966 [31:0] Offset: 0x0f18
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_966, DENALI_CTL_966_AXI7_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_966, DENALI_CTL_966_AXI7_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_967 [31:0] Offset: 0x0f1c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_967, DENALI_CTL_967_AXI7_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_967, DENALI_CTL_967_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_968 [31:0] Offset: 0x0f20
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_968, DENALI_CTL_968_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_968, DENALI_CTL_968_AXI7_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_969 [31:0] Offset: 0x0f24
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_969, DENALI_CTL_969_AXI7_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_969, DENALI_CTL_969_AXI7_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_970 [31:0] Offset: 0x0f28
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_970, DENALI_CTL_970_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_970, DENALI_CTL_970_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_971 [31:0] Offset: 0x0f2c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_971, DENALI_CTL_971_AXI7_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_971, DENALI_CTL_971_AXI7_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_972 [31:0] Offset: 0x0f30
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_972, DENALI_CTL_972_AXI7_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_972, DENALI_CTL_972_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_973 [31:0] Offset: 0x0f34
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_973, DENALI_CTL_973_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_973, DENALI_CTL_973_AXI7_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_974 [31:0] Offset: 0x0f38
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_974, DENALI_CTL_974_AXI7_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_974, DENALI_CTL_974_AXI7_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_975 [31:0] Offset: 0x0f3c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_975, DENALI_CTL_975_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_975, DENALI_CTL_975_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_976 [31:0] Offset: 0x0f40
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_976, DENALI_CTL_976_AXI7_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_976, DENALI_CTL_976_AXI7_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_977 [31:0] Offset: 0x0f44
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_977, DENALI_CTL_977_AXI7_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_977, DENALI_CTL_977_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_978 [31:0] Offset: 0x0f48
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_978, DENALI_CTL_978_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_978, DENALI_CTL_978_AXI7_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_979 [31:0] Offset: 0x0f4c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_979, DENALI_CTL_979_AXI7_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_979, DENALI_CTL_979_AXI7_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_980 [31:0] Offset: 0x0f50
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_980, DENALI_CTL_980_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_980, DENALI_CTL_980_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_981 [31:0] Offset: 0x0f54
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_981, DENALI_CTL_981_AXI7_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_981, DENALI_CTL_981_AXI7_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_982 [31:0] Offset: 0x0f58
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_982, DENALI_CTL_982_AXI7_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_982, DENALI_CTL_982_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_983 [31:0] Offset: 0x0f5c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_983, DENALI_CTL_983_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_983, DENALI_CTL_983_AXI7_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_984 [31:0] Offset: 0x0f60
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_984, DENALI_CTL_984_AXI7_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_984, DENALI_CTL_984_AXI7_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_985 [31:0] Offset: 0x0f64
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_985, DENALI_CTL_985_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_985, DENALI_CTL_985_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_986 [31:0] Offset: 0x0f68
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_986, DENALI_CTL_986_AXI7_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_986, DENALI_CTL_986_AXI7_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_987 [31:0] Offset: 0x0f6c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_987, DENALI_CTL_987_AXI7_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_987, DENALI_CTL_987_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_988 [31:0] Offset: 0x0f70
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_988, DENALI_CTL_988_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_988, DENALI_CTL_988_AXI7_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_989 [31:0] Offset: 0x0f74
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_989, DENALI_CTL_989_AXI7_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_989, DENALI_CTL_989_AXI7_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_990 [31:0] Offset: 0x0f78
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_990, DENALI_CTL_990_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_990, DENALI_CTL_990_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_991 [31:0] Offset: 0x0f7c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_991, DENALI_CTL_991_AXI7_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_991, DENALI_CTL_991_AXI7_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_992 [31:0] Offset: 0x0f80
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_992, DENALI_CTL_992_AXI7_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_992, DENALI_CTL_992_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_993 [31:0] Offset: 0x0f84
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_993, DENALI_CTL_993_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_993, DENALI_CTL_993_AXI7_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_994 [31:0] Offset: 0x0f88
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_994, DENALI_CTL_994_AXI7_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_994, DENALI_CTL_994_AXI7_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_995 [31:0] Offset: 0x0f8c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_995, DENALI_CTL_995_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_995, DENALI_CTL_995_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_996 [31:0] Offset: 0x0f90
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 7 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_996, DENALI_CTL_996_AXI7_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_996, DENALI_CTL_996_AXI7_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_997 [31:0] Offset: 0x0f94
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_997, DENALI_CTL_997_AXI7_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_997, DENALI_CTL_997_AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_998 [31:0] Offset: 0x0f98
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_998, DENALI_CTL_998_AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_998, DENALI_CTL_998_AXI8_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_999 [31:0] Offset: 0x0f9c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_999, DENALI_CTL_999_AXI8_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_999, DENALI_CTL_999_AXI8_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1000 [31:0] Offset: 0x0fa0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1000, DENALI_CTL_1000_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1000, DENALI_CTL_1000_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1001 [31:0] Offset: 0x0fa4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1001, DENALI_CTL_1001_AXI8_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1001, DENALI_CTL_1001_AXI8_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1002 [31:0] Offset: 0x0fa8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1002, DENALI_CTL_1002_AXI8_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1002, DENALI_CTL_1002_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1003 [31:0] Offset: 0x0fac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1003, DENALI_CTL_1003_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1003, DENALI_CTL_1003_AXI8_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1004 [31:0] Offset: 0x0fb0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1004, DENALI_CTL_1004_AXI8_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1004, DENALI_CTL_1004_AXI8_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1005 [31:0] Offset: 0x0fb4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1005, DENALI_CTL_1005_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1005, DENALI_CTL_1005_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1006 [31:0] Offset: 0x0fb8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1006, DENALI_CTL_1006_AXI8_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1006, DENALI_CTL_1006_AXI8_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1007 [31:0] Offset: 0x0fbc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1007, DENALI_CTL_1007_AXI8_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1007, DENALI_CTL_1007_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1008 [31:0] Offset: 0x0fc0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1008, DENALI_CTL_1008_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1008, DENALI_CTL_1008_AXI8_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1009 [31:0] Offset: 0x0fc4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1009, DENALI_CTL_1009_AXI8_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1009, DENALI_CTL_1009_AXI8_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1010 [31:0] Offset: 0x0fc8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1010, DENALI_CTL_1010_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1010, DENALI_CTL_1010_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1011 [31:0] Offset: 0x0fcc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1011, DENALI_CTL_1011_AXI8_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1011, DENALI_CTL_1011_AXI8_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1012 [31:0] Offset: 0x0fd0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1012, DENALI_CTL_1012_AXI8_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1012, DENALI_CTL_1012_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1013 [31:0] Offset: 0x0fd4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1013, DENALI_CTL_1013_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1013, DENALI_CTL_1013_AXI8_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1014 [31:0] Offset: 0x0fd8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1014, DENALI_CTL_1014_AXI8_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1014, DENALI_CTL_1014_AXI8_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1015 [31:0] Offset: 0x0fdc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1015, DENALI_CTL_1015_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1015, DENALI_CTL_1015_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1016 [31:0] Offset: 0x0fe0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1016, DENALI_CTL_1016_AXI8_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1016, DENALI_CTL_1016_AXI8_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1017 [31:0] Offset: 0x0fe4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1017, DENALI_CTL_1017_AXI8_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1017, DENALI_CTL_1017_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1018 [31:0] Offset: 0x0fe8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1018, DENALI_CTL_1018_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1018, DENALI_CTL_1018_AXI8_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1019 [31:0] Offset: 0x0fec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1019, DENALI_CTL_1019_AXI8_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1019, DENALI_CTL_1019_AXI8_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1020 [31:0] Offset: 0x0ff0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1020, DENALI_CTL_1020_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1020, DENALI_CTL_1020_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1021 [31:0] Offset: 0x0ff4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1021, DENALI_CTL_1021_AXI8_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1021, DENALI_CTL_1021_AXI8_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1022 [31:0] Offset: 0x0ff8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1022, DENALI_CTL_1022_AXI8_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1022, DENALI_CTL_1022_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1023 [31:0] Offset: 0x0ffc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1023, DENALI_CTL_1023_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1023, DENALI_CTL_1023_AXI8_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1024 [31:0] Offset: 0x1000
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1024, DENALI_CTL_1024_AXI8_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1024, DENALI_CTL_1024_AXI8_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1025 [31:0] Offset: 0x1004
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1025, DENALI_CTL_1025_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1025, DENALI_CTL_1025_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1026 [31:0] Offset: 0x1008
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1026, DENALI_CTL_1026_AXI8_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1026, DENALI_CTL_1026_AXI8_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1027 [31:0] Offset: 0x100c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1027, DENALI_CTL_1027_AXI8_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1027, DENALI_CTL_1027_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1028 [31:0] Offset: 0x1010
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1028, DENALI_CTL_1028_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1028, DENALI_CTL_1028_AXI8_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1029 [31:0] Offset: 0x1014
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1029, DENALI_CTL_1029_AXI8_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1029, DENALI_CTL_1029_AXI8_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1030 [31:0] Offset: 0x1018
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1030, DENALI_CTL_1030_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1030, DENALI_CTL_1030_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1031 [31:0] Offset: 0x101c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1031, DENALI_CTL_1031_AXI8_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1031, DENALI_CTL_1031_AXI8_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1032 [31:0] Offset: 0x1020
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1032, DENALI_CTL_1032_AXI8_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1032, DENALI_CTL_1032_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1033 [31:0] Offset: 0x1024
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1033, DENALI_CTL_1033_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1033, DENALI_CTL_1033_AXI8_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1034 [31:0] Offset: 0x1028
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1034, DENALI_CTL_1034_AXI8_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1034, DENALI_CTL_1034_AXI8_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1035 [31:0] Offset: 0x102c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1035, DENALI_CTL_1035_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1035, DENALI_CTL_1035_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1036 [31:0] Offset: 0x1030
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 8 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1036, DENALI_CTL_1036_AXI8_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1036, DENALI_CTL_1036_AXI8_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1037 [31:0] Offset: 0x1034
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1037, DENALI_CTL_1037_AXI8_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1037, DENALI_CTL_1037_AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1038 [31:0] Offset: 0x1038
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1038, DENALI_CTL_1038_AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1038, DENALI_CTL_1038_AXI9_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1039 [31:0] Offset: 0x103c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1039, DENALI_CTL_1039_AXI9_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1039, DENALI_CTL_1039_AXI9_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1040 [31:0] Offset: 0x1040
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1040, DENALI_CTL_1040_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1040, DENALI_CTL_1040_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1041 [31:0] Offset: 0x1044
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1041, DENALI_CTL_1041_AXI9_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1041, DENALI_CTL_1041_AXI9_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1042 [31:0] Offset: 0x1048
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1042, DENALI_CTL_1042_AXI9_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1042, DENALI_CTL_1042_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1043 [31:0] Offset: 0x104c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1043, DENALI_CTL_1043_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1043, DENALI_CTL_1043_AXI9_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1044 [31:0] Offset: 0x1050
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1044, DENALI_CTL_1044_AXI9_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1044, DENALI_CTL_1044_AXI9_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1045 [31:0] Offset: 0x1054
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1045, DENALI_CTL_1045_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1045, DENALI_CTL_1045_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1046 [31:0] Offset: 0x1058
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1046, DENALI_CTL_1046_AXI9_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1046, DENALI_CTL_1046_AXI9_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1047 [31:0] Offset: 0x105c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1047, DENALI_CTL_1047_AXI9_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1047, DENALI_CTL_1047_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1048 [31:0] Offset: 0x1060
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1048, DENALI_CTL_1048_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1048, DENALI_CTL_1048_AXI9_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1049 [31:0] Offset: 0x1064
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1049, DENALI_CTL_1049_AXI9_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1049, DENALI_CTL_1049_AXI9_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1050 [31:0] Offset: 0x1068
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1050, DENALI_CTL_1050_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1050, DENALI_CTL_1050_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1051 [31:0] Offset: 0x106c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1051, DENALI_CTL_1051_AXI9_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1051, DENALI_CTL_1051_AXI9_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1052 [31:0] Offset: 0x1070
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1052, DENALI_CTL_1052_AXI9_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1052, DENALI_CTL_1052_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1053 [31:0] Offset: 0x1074
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1053, DENALI_CTL_1053_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1053, DENALI_CTL_1053_AXI9_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1054 [31:0] Offset: 0x1078
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1054, DENALI_CTL_1054_AXI9_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1054, DENALI_CTL_1054_AXI9_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1055 [31:0] Offset: 0x107c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1055, DENALI_CTL_1055_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1055, DENALI_CTL_1055_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1056 [31:0] Offset: 0x1080
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1056, DENALI_CTL_1056_AXI9_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1056, DENALI_CTL_1056_AXI9_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1057 [31:0] Offset: 0x1084
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1057, DENALI_CTL_1057_AXI9_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1057, DENALI_CTL_1057_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1058 [31:0] Offset: 0x1088
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1058, DENALI_CTL_1058_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1058, DENALI_CTL_1058_AXI9_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1059 [31:0] Offset: 0x108c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1059, DENALI_CTL_1059_AXI9_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1059, DENALI_CTL_1059_AXI9_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1060 [31:0] Offset: 0x1090
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1060, DENALI_CTL_1060_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1060, DENALI_CTL_1060_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1061 [31:0] Offset: 0x1094
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1061, DENALI_CTL_1061_AXI9_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1061, DENALI_CTL_1061_AXI9_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1062 [31:0] Offset: 0x1098
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1062, DENALI_CTL_1062_AXI9_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1062, DENALI_CTL_1062_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1063 [31:0] Offset: 0x109c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1063, DENALI_CTL_1063_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1063, DENALI_CTL_1063_AXI9_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1064 [31:0] Offset: 0x10a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1064, DENALI_CTL_1064_AXI9_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1064, DENALI_CTL_1064_AXI9_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1065 [31:0] Offset: 0x10a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1065, DENALI_CTL_1065_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1065, DENALI_CTL_1065_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1066 [31:0] Offset: 0x10a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1066, DENALI_CTL_1066_AXI9_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1066, DENALI_CTL_1066_AXI9_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1067 [31:0] Offset: 0x10ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1067, DENALI_CTL_1067_AXI9_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1067, DENALI_CTL_1067_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1068 [31:0] Offset: 0x10b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1068, DENALI_CTL_1068_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1068, DENALI_CTL_1068_AXI9_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1069 [31:0] Offset: 0x10b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1069, DENALI_CTL_1069_AXI9_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1069, DENALI_CTL_1069_AXI9_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1070 [31:0] Offset: 0x10b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1070, DENALI_CTL_1070_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1070, DENALI_CTL_1070_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1071 [31:0] Offset: 0x10bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1071, DENALI_CTL_1071_AXI9_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1071, DENALI_CTL_1071_AXI9_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1072 [31:0] Offset: 0x10c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1072, DENALI_CTL_1072_AXI9_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1072, DENALI_CTL_1072_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1073 [31:0] Offset: 0x10c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1073, DENALI_CTL_1073_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1073, DENALI_CTL_1073_AXI9_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1074 [31:0] Offset: 0x10c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1074, DENALI_CTL_1074_AXI9_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1074, DENALI_CTL_1074_AXI9_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1075 [31:0] Offset: 0x10cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1075, DENALI_CTL_1075_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1075, DENALI_CTL_1075_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1076 [31:0] Offset: 0x10d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 9 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1076, DENALI_CTL_1076_AXI9_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1076, DENALI_CTL_1076_AXI9_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1077 [31:0] Offset: 0x10d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1077, DENALI_CTL_1077_AXI9_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1077, DENALI_CTL_1077_AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1078 [31:0] Offset: 0x10d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1078, DENALI_CTL_1078_AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1078, DENALI_CTL_1078_AXI10_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1079 [31:0] Offset: 0x10dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1079, DENALI_CTL_1079_AXI10_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1079, DENALI_CTL_1079_AXI10_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1080 [31:0] Offset: 0x10e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1080, DENALI_CTL_1080_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1080, DENALI_CTL_1080_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1081 [31:0] Offset: 0x10e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1081, DENALI_CTL_1081_AXI10_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1081, DENALI_CTL_1081_AXI10_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1082 [31:0] Offset: 0x10e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1082, DENALI_CTL_1082_AXI10_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1082, DENALI_CTL_1082_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1083 [31:0] Offset: 0x10ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1083, DENALI_CTL_1083_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1083, DENALI_CTL_1083_AXI10_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1084 [31:0] Offset: 0x10f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1084, DENALI_CTL_1084_AXI10_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1084, DENALI_CTL_1084_AXI10_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1085 [31:0] Offset: 0x10f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1085, DENALI_CTL_1085_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1085, DENALI_CTL_1085_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1086 [31:0] Offset: 0x10f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1086, DENALI_CTL_1086_AXI10_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1086, DENALI_CTL_1086_AXI10_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1087 [31:0] Offset: 0x10fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1087, DENALI_CTL_1087_AXI10_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1087, DENALI_CTL_1087_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1088 [31:0] Offset: 0x1100
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1088, DENALI_CTL_1088_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1088, DENALI_CTL_1088_AXI10_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1089 [31:0] Offset: 0x1104
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1089, DENALI_CTL_1089_AXI10_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1089, DENALI_CTL_1089_AXI10_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1090 [31:0] Offset: 0x1108
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1090, DENALI_CTL_1090_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1090, DENALI_CTL_1090_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1091 [31:0] Offset: 0x110c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1091, DENALI_CTL_1091_AXI10_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1091, DENALI_CTL_1091_AXI10_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1092 [31:0] Offset: 0x1110
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1092, DENALI_CTL_1092_AXI10_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1092, DENALI_CTL_1092_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1093 [31:0] Offset: 0x1114
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1093, DENALI_CTL_1093_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1093, DENALI_CTL_1093_AXI10_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1094 [31:0] Offset: 0x1118
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1094, DENALI_CTL_1094_AXI10_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1094, DENALI_CTL_1094_AXI10_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1095 [31:0] Offset: 0x111c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1095, DENALI_CTL_1095_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1095, DENALI_CTL_1095_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1096 [31:0] Offset: 0x1120
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1096, DENALI_CTL_1096_AXI10_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1096, DENALI_CTL_1096_AXI10_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1097 [31:0] Offset: 0x1124
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1097, DENALI_CTL_1097_AXI10_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1097, DENALI_CTL_1097_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1098 [31:0] Offset: 0x1128
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1098, DENALI_CTL_1098_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1098, DENALI_CTL_1098_AXI10_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1099 [31:0] Offset: 0x112c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1099, DENALI_CTL_1099_AXI10_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1099, DENALI_CTL_1099_AXI10_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1100 [31:0] Offset: 0x1130
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1100, DENALI_CTL_1100_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1100, DENALI_CTL_1100_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1101 [31:0] Offset: 0x1134
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1101, DENALI_CTL_1101_AXI10_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1101, DENALI_CTL_1101_AXI10_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1102 [31:0] Offset: 0x1138
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1102, DENALI_CTL_1102_AXI10_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1102, DENALI_CTL_1102_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1103 [31:0] Offset: 0x113c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1103, DENALI_CTL_1103_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1103, DENALI_CTL_1103_AXI10_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1104 [31:0] Offset: 0x1140
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1104, DENALI_CTL_1104_AXI10_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1104, DENALI_CTL_1104_AXI10_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1105 [31:0] Offset: 0x1144
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1105, DENALI_CTL_1105_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1105, DENALI_CTL_1105_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1106 [31:0] Offset: 0x1148
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1106, DENALI_CTL_1106_AXI10_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1106, DENALI_CTL_1106_AXI10_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1107 [31:0] Offset: 0x114c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1107, DENALI_CTL_1107_AXI10_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1107, DENALI_CTL_1107_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1108 [31:0] Offset: 0x1150
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1108, DENALI_CTL_1108_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1108, DENALI_CTL_1108_AXI10_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1109 [31:0] Offset: 0x1154
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1109, DENALI_CTL_1109_AXI10_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1109, DENALI_CTL_1109_AXI10_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1110 [31:0] Offset: 0x1158
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1110, DENALI_CTL_1110_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1110, DENALI_CTL_1110_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1111 [31:0] Offset: 0x115c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1111, DENALI_CTL_1111_AXI10_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1111, DENALI_CTL_1111_AXI10_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1112 [31:0] Offset: 0x1160
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1112, DENALI_CTL_1112_AXI10_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1112, DENALI_CTL_1112_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1113 [31:0] Offset: 0x1164
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1113, DENALI_CTL_1113_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1113, DENALI_CTL_1113_AXI10_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1114 [31:0] Offset: 0x1168
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1114, DENALI_CTL_1114_AXI10_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1114, DENALI_CTL_1114_AXI10_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1115 [31:0] Offset: 0x116c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1115, DENALI_CTL_1115_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1115, DENALI_CTL_1115_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1116 [31:0] Offset: 0x1170
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 10 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1116, DENALI_CTL_1116_AXI10_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1116, DENALI_CTL_1116_AXI10_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1117 [31:0] Offset: 0x1174
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1117, DENALI_CTL_1117_AXI10_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1117, DENALI_CTL_1117_AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1118 [31:0] Offset: 0x1178
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1118, DENALI_CTL_1118_AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1118, DENALI_CTL_1118_AXI11_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1119 [31:0] Offset: 0x117c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1119, DENALI_CTL_1119_AXI11_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1119, DENALI_CTL_1119_AXI11_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1120 [31:0] Offset: 0x1180
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1120, DENALI_CTL_1120_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1120, DENALI_CTL_1120_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1121 [31:0] Offset: 0x1184
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1121, DENALI_CTL_1121_AXI11_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1121, DENALI_CTL_1121_AXI11_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1122 [31:0] Offset: 0x1188
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1122, DENALI_CTL_1122_AXI11_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1122, DENALI_CTL_1122_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1123 [31:0] Offset: 0x118c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1123, DENALI_CTL_1123_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1123, DENALI_CTL_1123_AXI11_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1124 [31:0] Offset: 0x1190
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1124, DENALI_CTL_1124_AXI11_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1124, DENALI_CTL_1124_AXI11_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1125 [31:0] Offset: 0x1194
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1125, DENALI_CTL_1125_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1125, DENALI_CTL_1125_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1126 [31:0] Offset: 0x1198
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1126, DENALI_CTL_1126_AXI11_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1126, DENALI_CTL_1126_AXI11_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1127 [31:0] Offset: 0x119c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1127, DENALI_CTL_1127_AXI11_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1127, DENALI_CTL_1127_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1128 [31:0] Offset: 0x11a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1128, DENALI_CTL_1128_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1128, DENALI_CTL_1128_AXI11_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1129 [31:0] Offset: 0x11a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1129, DENALI_CTL_1129_AXI11_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1129, DENALI_CTL_1129_AXI11_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1130 [31:0] Offset: 0x11a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1130, DENALI_CTL_1130_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1130, DENALI_CTL_1130_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1131 [31:0] Offset: 0x11ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1131, DENALI_CTL_1131_AXI11_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1131, DENALI_CTL_1131_AXI11_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1132 [31:0] Offset: 0x11b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1132, DENALI_CTL_1132_AXI11_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1132, DENALI_CTL_1132_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1133 [31:0] Offset: 0x11b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1133, DENALI_CTL_1133_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1133, DENALI_CTL_1133_AXI11_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1134 [31:0] Offset: 0x11b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1134, DENALI_CTL_1134_AXI11_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1134, DENALI_CTL_1134_AXI11_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1135 [31:0] Offset: 0x11bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1135, DENALI_CTL_1135_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1135, DENALI_CTL_1135_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1136 [31:0] Offset: 0x11c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1136, DENALI_CTL_1136_AXI11_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1136, DENALI_CTL_1136_AXI11_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1137 [31:0] Offset: 0x11c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1137, DENALI_CTL_1137_AXI11_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1137, DENALI_CTL_1137_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1138 [31:0] Offset: 0x11c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1138, DENALI_CTL_1138_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1138, DENALI_CTL_1138_AXI11_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1139 [31:0] Offset: 0x11cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1139, DENALI_CTL_1139_AXI11_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1139, DENALI_CTL_1139_AXI11_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1140 [31:0] Offset: 0x11d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1140, DENALI_CTL_1140_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1140, DENALI_CTL_1140_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1141 [31:0] Offset: 0x11d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1141, DENALI_CTL_1141_AXI11_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1141, DENALI_CTL_1141_AXI11_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1142 [31:0] Offset: 0x11d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1142, DENALI_CTL_1142_AXI11_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1142, DENALI_CTL_1142_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1143 [31:0] Offset: 0x11dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1143, DENALI_CTL_1143_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1143, DENALI_CTL_1143_AXI11_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1144 [31:0] Offset: 0x11e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1144, DENALI_CTL_1144_AXI11_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1144, DENALI_CTL_1144_AXI11_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1145 [31:0] Offset: 0x11e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1145, DENALI_CTL_1145_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1145, DENALI_CTL_1145_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1146 [31:0] Offset: 0x11e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1146, DENALI_CTL_1146_AXI11_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1146, DENALI_CTL_1146_AXI11_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1147 [31:0] Offset: 0x11ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1147, DENALI_CTL_1147_AXI11_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1147, DENALI_CTL_1147_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1148 [31:0] Offset: 0x11f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1148, DENALI_CTL_1148_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1148, DENALI_CTL_1148_AXI11_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1149 [31:0] Offset: 0x11f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1149, DENALI_CTL_1149_AXI11_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1149, DENALI_CTL_1149_AXI11_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1150 [31:0] Offset: 0x11f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1150, DENALI_CTL_1150_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1150, DENALI_CTL_1150_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1151 [31:0] Offset: 0x11fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1151, DENALI_CTL_1151_AXI11_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1151, DENALI_CTL_1151_AXI11_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1152 [31:0] Offset: 0x1200
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1152, DENALI_CTL_1152_AXI11_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1152, DENALI_CTL_1152_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1153 [31:0] Offset: 0x1204
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1153, DENALI_CTL_1153_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1153, DENALI_CTL_1153_AXI11_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1154 [31:0] Offset: 0x1208
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1154, DENALI_CTL_1154_AXI11_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1154, DENALI_CTL_1154_AXI11_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1155 [31:0] Offset: 0x120c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1155, DENALI_CTL_1155_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1155, DENALI_CTL_1155_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1156 [31:0] Offset: 0x1210
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 11 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1156, DENALI_CTL_1156_AXI11_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1156, DENALI_CTL_1156_AXI11_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1157 [31:0] Offset: 0x1214
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1157, DENALI_CTL_1157_AXI11_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1157, DENALI_CTL_1157_AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1158 [31:0] Offset: 0x1218
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1158, DENALI_CTL_1158_AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1158, DENALI_CTL_1158_AXI12_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1159 [31:0] Offset: 0x121c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1159, DENALI_CTL_1159_AXI12_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1159, DENALI_CTL_1159_AXI12_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1160 [31:0] Offset: 0x1220
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1160, DENALI_CTL_1160_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1160, DENALI_CTL_1160_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1161 [31:0] Offset: 0x1224
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1161, DENALI_CTL_1161_AXI12_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1161, DENALI_CTL_1161_AXI12_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1162 [31:0] Offset: 0x1228
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1162, DENALI_CTL_1162_AXI12_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1162, DENALI_CTL_1162_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1163 [31:0] Offset: 0x122c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1163, DENALI_CTL_1163_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1163, DENALI_CTL_1163_AXI12_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1164 [31:0] Offset: 0x1230
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1164, DENALI_CTL_1164_AXI12_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1164, DENALI_CTL_1164_AXI12_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1165 [31:0] Offset: 0x1234
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1165, DENALI_CTL_1165_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1165, DENALI_CTL_1165_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1166 [31:0] Offset: 0x1238
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1166, DENALI_CTL_1166_AXI12_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1166, DENALI_CTL_1166_AXI12_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1167 [31:0] Offset: 0x123c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1167, DENALI_CTL_1167_AXI12_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1167, DENALI_CTL_1167_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1168 [31:0] Offset: 0x1240
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1168, DENALI_CTL_1168_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1168, DENALI_CTL_1168_AXI12_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1169 [31:0] Offset: 0x1244
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1169, DENALI_CTL_1169_AXI12_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1169, DENALI_CTL_1169_AXI12_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1170 [31:0] Offset: 0x1248
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1170, DENALI_CTL_1170_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1170, DENALI_CTL_1170_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1171 [31:0] Offset: 0x124c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1171, DENALI_CTL_1171_AXI12_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1171, DENALI_CTL_1171_AXI12_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1172 [31:0] Offset: 0x1250
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1172, DENALI_CTL_1172_AXI12_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1172, DENALI_CTL_1172_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1173 [31:0] Offset: 0x1254
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1173, DENALI_CTL_1173_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1173, DENALI_CTL_1173_AXI12_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1174 [31:0] Offset: 0x1258
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1174, DENALI_CTL_1174_AXI12_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1174, DENALI_CTL_1174_AXI12_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1175 [31:0] Offset: 0x125c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1175, DENALI_CTL_1175_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1175, DENALI_CTL_1175_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1176 [31:0] Offset: 0x1260
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1176, DENALI_CTL_1176_AXI12_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1176, DENALI_CTL_1176_AXI12_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1177 [31:0] Offset: 0x1264
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1177, DENALI_CTL_1177_AXI12_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1177, DENALI_CTL_1177_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1178 [31:0] Offset: 0x1268
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1178, DENALI_CTL_1178_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1178, DENALI_CTL_1178_AXI12_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1179 [31:0] Offset: 0x126c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1179, DENALI_CTL_1179_AXI12_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1179, DENALI_CTL_1179_AXI12_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1180 [31:0] Offset: 0x1270
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1180, DENALI_CTL_1180_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1180, DENALI_CTL_1180_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1181 [31:0] Offset: 0x1274
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1181, DENALI_CTL_1181_AXI12_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1181, DENALI_CTL_1181_AXI12_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1182 [31:0] Offset: 0x1278
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1182, DENALI_CTL_1182_AXI12_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1182, DENALI_CTL_1182_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1183 [31:0] Offset: 0x127c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1183, DENALI_CTL_1183_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1183, DENALI_CTL_1183_AXI12_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1184 [31:0] Offset: 0x1280
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1184, DENALI_CTL_1184_AXI12_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1184, DENALI_CTL_1184_AXI12_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1185 [31:0] Offset: 0x1284
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1185, DENALI_CTL_1185_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1185, DENALI_CTL_1185_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1186 [31:0] Offset: 0x1288
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1186, DENALI_CTL_1186_AXI12_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1186, DENALI_CTL_1186_AXI12_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1187 [31:0] Offset: 0x128c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1187, DENALI_CTL_1187_AXI12_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1187, DENALI_CTL_1187_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1188 [31:0] Offset: 0x1290
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1188, DENALI_CTL_1188_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1188, DENALI_CTL_1188_AXI12_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1189 [31:0] Offset: 0x1294
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1189, DENALI_CTL_1189_AXI12_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1189, DENALI_CTL_1189_AXI12_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1190 [31:0] Offset: 0x1298
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1190, DENALI_CTL_1190_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1190, DENALI_CTL_1190_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1191 [31:0] Offset: 0x129c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1191, DENALI_CTL_1191_AXI12_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1191, DENALI_CTL_1191_AXI12_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1192 [31:0] Offset: 0x12a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1192, DENALI_CTL_1192_AXI12_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1192, DENALI_CTL_1192_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1193 [31:0] Offset: 0x12a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1193, DENALI_CTL_1193_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1193, DENALI_CTL_1193_AXI12_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1194 [31:0] Offset: 0x12a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1194, DENALI_CTL_1194_AXI12_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1194, DENALI_CTL_1194_AXI12_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1195 [31:0] Offset: 0x12ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1195, DENALI_CTL_1195_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1195, DENALI_CTL_1195_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1196 [31:0] Offset: 0x12b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 12 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1196, DENALI_CTL_1196_AXI12_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1196, DENALI_CTL_1196_AXI12_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1197 [31:0] Offset: 0x12b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1197, DENALI_CTL_1197_AXI12_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1197, DENALI_CTL_1197_AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1198 [31:0] Offset: 0x12b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1198, DENALI_CTL_1198_AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1198, DENALI_CTL_1198_AXI13_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1199 [31:0] Offset: 0x12bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1199, DENALI_CTL_1199_AXI13_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1199, DENALI_CTL_1199_AXI13_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1200 [31:0] Offset: 0x12c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1200, DENALI_CTL_1200_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1200, DENALI_CTL_1200_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1201 [31:0] Offset: 0x12c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1201, DENALI_CTL_1201_AXI13_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1201, DENALI_CTL_1201_AXI13_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1202 [31:0] Offset: 0x12c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1202, DENALI_CTL_1202_AXI13_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1202, DENALI_CTL_1202_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1203 [31:0] Offset: 0x12cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1203, DENALI_CTL_1203_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1203, DENALI_CTL_1203_AXI13_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1204 [31:0] Offset: 0x12d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1204, DENALI_CTL_1204_AXI13_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1204, DENALI_CTL_1204_AXI13_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1205 [31:0] Offset: 0x12d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1205, DENALI_CTL_1205_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1205, DENALI_CTL_1205_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1206 [31:0] Offset: 0x12d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1206, DENALI_CTL_1206_AXI13_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1206, DENALI_CTL_1206_AXI13_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1207 [31:0] Offset: 0x12dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1207, DENALI_CTL_1207_AXI13_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1207, DENALI_CTL_1207_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1208 [31:0] Offset: 0x12e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1208, DENALI_CTL_1208_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1208, DENALI_CTL_1208_AXI13_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1209 [31:0] Offset: 0x12e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1209, DENALI_CTL_1209_AXI13_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1209, DENALI_CTL_1209_AXI13_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1210 [31:0] Offset: 0x12e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1210, DENALI_CTL_1210_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1210, DENALI_CTL_1210_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1211 [31:0] Offset: 0x12ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1211, DENALI_CTL_1211_AXI13_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1211, DENALI_CTL_1211_AXI13_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1212 [31:0] Offset: 0x12f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1212, DENALI_CTL_1212_AXI13_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1212, DENALI_CTL_1212_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1213 [31:0] Offset: 0x12f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1213, DENALI_CTL_1213_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1213, DENALI_CTL_1213_AXI13_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1214 [31:0] Offset: 0x12f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1214, DENALI_CTL_1214_AXI13_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1214, DENALI_CTL_1214_AXI13_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1215 [31:0] Offset: 0x12fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1215, DENALI_CTL_1215_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1215, DENALI_CTL_1215_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1216 [31:0] Offset: 0x1300
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1216, DENALI_CTL_1216_AXI13_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1216, DENALI_CTL_1216_AXI13_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1217 [31:0] Offset: 0x1304
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1217, DENALI_CTL_1217_AXI13_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1217, DENALI_CTL_1217_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1218 [31:0] Offset: 0x1308
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1218, DENALI_CTL_1218_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1218, DENALI_CTL_1218_AXI13_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1219 [31:0] Offset: 0x130c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1219, DENALI_CTL_1219_AXI13_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1219, DENALI_CTL_1219_AXI13_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1220 [31:0] Offset: 0x1310
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1220, DENALI_CTL_1220_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1220, DENALI_CTL_1220_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1221 [31:0] Offset: 0x1314
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1221, DENALI_CTL_1221_AXI13_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1221, DENALI_CTL_1221_AXI13_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1222 [31:0] Offset: 0x1318
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1222, DENALI_CTL_1222_AXI13_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1222, DENALI_CTL_1222_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1223 [31:0] Offset: 0x131c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1223, DENALI_CTL_1223_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1223, DENALI_CTL_1223_AXI13_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1224 [31:0] Offset: 0x1320
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1224, DENALI_CTL_1224_AXI13_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1224, DENALI_CTL_1224_AXI13_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1225 [31:0] Offset: 0x1324
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1225, DENALI_CTL_1225_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1225, DENALI_CTL_1225_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1226 [31:0] Offset: 0x1328
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1226, DENALI_CTL_1226_AXI13_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1226, DENALI_CTL_1226_AXI13_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1227 [31:0] Offset: 0x132c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1227, DENALI_CTL_1227_AXI13_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1227, DENALI_CTL_1227_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1228 [31:0] Offset: 0x1330
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1228, DENALI_CTL_1228_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1228, DENALI_CTL_1228_AXI13_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1229 [31:0] Offset: 0x1334
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1229, DENALI_CTL_1229_AXI13_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1229, DENALI_CTL_1229_AXI13_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1230 [31:0] Offset: 0x1338
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1230, DENALI_CTL_1230_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1230, DENALI_CTL_1230_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1231 [31:0] Offset: 0x133c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1231, DENALI_CTL_1231_AXI13_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1231, DENALI_CTL_1231_AXI13_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1232 [31:0] Offset: 0x1340
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1232, DENALI_CTL_1232_AXI13_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1232, DENALI_CTL_1232_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1233 [31:0] Offset: 0x1344
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1233, DENALI_CTL_1233_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1233, DENALI_CTL_1233_AXI13_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1234 [31:0] Offset: 0x1348
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1234, DENALI_CTL_1234_AXI13_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1234, DENALI_CTL_1234_AXI13_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1235 [31:0] Offset: 0x134c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1235, DENALI_CTL_1235_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1235, DENALI_CTL_1235_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1236 [31:0] Offset: 0x1350
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 13 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1236, DENALI_CTL_1236_AXI13_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1236, DENALI_CTL_1236_AXI13_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1237 [31:0] Offset: 0x1354
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1237, DENALI_CTL_1237_AXI13_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1237, DENALI_CTL_1237_AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1238 [31:0] Offset: 0x1358
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1238, DENALI_CTL_1238_AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1238, DENALI_CTL_1238_AXI14_RANGE_PROT_BITS_0, 0x0 );

	// DENALI_CTL_1239 [31:0] Offset: 0x135c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1239, DENALI_CTL_1239_AXI14_RANGE_RID_CHECK_BITS_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1239, DENALI_CTL_1239_AXI14_RANGE_WID_CHECK_BITS_0, 0x0 );

	// DENALI_CTL_1240 [31:0] Offset: 0x1360
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1240, DENALI_CTL_1240_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_0, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1240, DENALI_CTL_1240_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_0, 0x0 );

	// DENALI_CTL_1241 [31:0] Offset: 0x1364
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1241, DENALI_CTL_1241_AXI14_RANGE_PROT_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1241, DENALI_CTL_1241_AXI14_RANGE_RID_CHECK_BITS_1, 0x0 );

	// DENALI_CTL_1242 [31:0] Offset: 0x1368
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1242, DENALI_CTL_1242_AXI14_RANGE_WID_CHECK_BITS_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1242, DENALI_CTL_1242_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_1, 0x0 );

	// DENALI_CTL_1243 [31:0] Offset: 0x136c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1243, DENALI_CTL_1243_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_1, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1243, DENALI_CTL_1243_AXI14_RANGE_PROT_BITS_2, 0x0 );

	// DENALI_CTL_1244 [31:0] Offset: 0x1370
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1244, DENALI_CTL_1244_AXI14_RANGE_RID_CHECK_BITS_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1244, DENALI_CTL_1244_AXI14_RANGE_WID_CHECK_BITS_2, 0x0 );

	// DENALI_CTL_1245 [31:0] Offset: 0x1374
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1245, DENALI_CTL_1245_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_2, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1245, DENALI_CTL_1245_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_2, 0x0 );

	// DENALI_CTL_1246 [31:0] Offset: 0x1378
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1246, DENALI_CTL_1246_AXI14_RANGE_PROT_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1246, DENALI_CTL_1246_AXI14_RANGE_RID_CHECK_BITS_3, 0x0 );

	// DENALI_CTL_1247 [31:0] Offset: 0x137c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1247, DENALI_CTL_1247_AXI14_RANGE_WID_CHECK_BITS_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1247, DENALI_CTL_1247_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_3, 0x0 );

	// DENALI_CTL_1248 [31:0] Offset: 0x1380
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1248, DENALI_CTL_1248_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_3, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1248, DENALI_CTL_1248_AXI14_RANGE_PROT_BITS_4, 0x0 );

	// DENALI_CTL_1249 [31:0] Offset: 0x1384
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1249, DENALI_CTL_1249_AXI14_RANGE_RID_CHECK_BITS_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1249, DENALI_CTL_1249_AXI14_RANGE_WID_CHECK_BITS_4, 0x0 );

	// DENALI_CTL_1250 [31:0] Offset: 0x1388
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1250, DENALI_CTL_1250_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_4, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1250, DENALI_CTL_1250_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_4, 0x0 );

	// DENALI_CTL_1251 [31:0] Offset: 0x138c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1251, DENALI_CTL_1251_AXI14_RANGE_PROT_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1251, DENALI_CTL_1251_AXI14_RANGE_RID_CHECK_BITS_5, 0x0 );

	// DENALI_CTL_1252 [31:0] Offset: 0x1390
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1252, DENALI_CTL_1252_AXI14_RANGE_WID_CHECK_BITS_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1252, DENALI_CTL_1252_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_5, 0x0 );

	// DENALI_CTL_1253 [31:0] Offset: 0x1394
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1253, DENALI_CTL_1253_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_5, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1253, DENALI_CTL_1253_AXI14_RANGE_PROT_BITS_6, 0x0 );

	// DENALI_CTL_1254 [31:0] Offset: 0x1398
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1254, DENALI_CTL_1254_AXI14_RANGE_RID_CHECK_BITS_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1254, DENALI_CTL_1254_AXI14_RANGE_WID_CHECK_BITS_6, 0x0 );

	// DENALI_CTL_1255 [31:0] Offset: 0x139c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1255, DENALI_CTL_1255_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_6, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1255, DENALI_CTL_1255_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_6, 0x0 );

	// DENALI_CTL_1256 [31:0] Offset: 0x13a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1256, DENALI_CTL_1256_AXI14_RANGE_PROT_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1256, DENALI_CTL_1256_AXI14_RANGE_RID_CHECK_BITS_7, 0x0 );

	// DENALI_CTL_1257 [31:0] Offset: 0x13a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1257, DENALI_CTL_1257_AXI14_RANGE_WID_CHECK_BITS_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1257, DENALI_CTL_1257_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_7, 0x0 );

	// DENALI_CTL_1258 [31:0] Offset: 0x13a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1258, DENALI_CTL_1258_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_7, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1258, DENALI_CTL_1258_AXI14_RANGE_PROT_BITS_8, 0x0 );

	// DENALI_CTL_1259 [31:0] Offset: 0x13ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1259, DENALI_CTL_1259_AXI14_RANGE_RID_CHECK_BITS_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1259, DENALI_CTL_1259_AXI14_RANGE_WID_CHECK_BITS_8, 0x0 );

	// DENALI_CTL_1260 [31:0] Offset: 0x13b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1260, DENALI_CTL_1260_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_8, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1260, DENALI_CTL_1260_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_8, 0x0 );

	// DENALI_CTL_1261 [31:0] Offset: 0x13b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1261, DENALI_CTL_1261_AXI14_RANGE_PROT_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1261, DENALI_CTL_1261_AXI14_RANGE_RID_CHECK_BITS_9, 0x0 );

	// DENALI_CTL_1262 [31:0] Offset: 0x13b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1262, DENALI_CTL_1262_AXI14_RANGE_WID_CHECK_BITS_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1262, DENALI_CTL_1262_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_9, 0x0 );

	// DENALI_CTL_1263 [31:0] Offset: 0x13bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1263, DENALI_CTL_1263_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_9, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1263, DENALI_CTL_1263_AXI14_RANGE_PROT_BITS_10, 0x0 );

	// DENALI_CTL_1264 [31:0] Offset: 0x13c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1264, DENALI_CTL_1264_AXI14_RANGE_RID_CHECK_BITS_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1264, DENALI_CTL_1264_AXI14_RANGE_WID_CHECK_BITS_10, 0x0 );

	// DENALI_CTL_1265 [31:0] Offset: 0x13c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1265, DENALI_CTL_1265_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_10, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1265, DENALI_CTL_1265_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_10, 0x0 );

	// DENALI_CTL_1266 [31:0] Offset: 0x13c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1266, DENALI_CTL_1266_AXI14_RANGE_PROT_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1266, DENALI_CTL_1266_AXI14_RANGE_RID_CHECK_BITS_11, 0x0 );

	// DENALI_CTL_1267 [31:0] Offset: 0x13cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1267, DENALI_CTL_1267_AXI14_RANGE_WID_CHECK_BITS_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1267, DENALI_CTL_1267_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_11, 0x0 );

	// DENALI_CTL_1268 [31:0] Offset: 0x13d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1268, DENALI_CTL_1268_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_11, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1268, DENALI_CTL_1268_AXI14_RANGE_PROT_BITS_12, 0x0 );

	// DENALI_CTL_1269 [31:0] Offset: 0x13d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1269, DENALI_CTL_1269_AXI14_RANGE_RID_CHECK_BITS_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1269, DENALI_CTL_1269_AXI14_RANGE_WID_CHECK_BITS_12, 0x0 );

	// DENALI_CTL_1270 [31:0] Offset: 0x13d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1270, DENALI_CTL_1270_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_12, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1270, DENALI_CTL_1270_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_12, 0x0 );

	// DENALI_CTL_1271 [31:0] Offset: 0x13dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1271, DENALI_CTL_1271_AXI14_RANGE_PROT_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1271, DENALI_CTL_1271_AXI14_RANGE_RID_CHECK_BITS_13, 0x0 );

	// DENALI_CTL_1272 [31:0] Offset: 0x13e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1272, DENALI_CTL_1272_AXI14_RANGE_WID_CHECK_BITS_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1272, DENALI_CTL_1272_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_13, 0x0 );

	// DENALI_CTL_1273 [31:0] Offset: 0x13e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1273, DENALI_CTL_1273_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_13, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1273, DENALI_CTL_1273_AXI14_RANGE_PROT_BITS_14, 0x0 );

	// DENALI_CTL_1274 [31:0] Offset: 0x13e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1274, DENALI_CTL_1274_AXI14_RANGE_RID_CHECK_BITS_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1274, DENALI_CTL_1274_AXI14_RANGE_WID_CHECK_BITS_14, 0x0 );

	// DENALI_CTL_1275 [31:0] Offset: 0x13ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1275, DENALI_CTL_1275_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_14, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1275, DENALI_CTL_1275_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_14, 0x0 );

	// DENALI_CTL_1276 [31:0] Offset: 0x13f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed transaction types for port 14 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1276, DENALI_CTL_1276_AXI14_RANGE_PROT_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Allowed read IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1276, DENALI_CTL_1276_AXI14_RANGE_RID_CHECK_BITS_15, 0x0 );

	// DENALI_CTL_1277 [31:0] Offset: 0x13f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Allowed write IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1277, DENALI_CTL_1277_AXI14_RANGE_WID_CHECK_BITS_15, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1277, DENALI_CTL_1277_AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

	// DENALI_CTL_1278 [31:0] Offset: 0x13f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low.
	//    SET_REG_FIELD( DENALI_CTL_1278, DENALI_CTL_1278_AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_15, 0x0 );

}


/*---------------------------------------------------------------------------------------------------------*/
/* Function:        mc_setup_AXI_relative_priority                                                         */
/*                                                                                                         */
/* Parameters:      none                                                                                   */
/* Returns:         void                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*          Initializes the AXI port relative, priority (DENALI_CTL_1306 - DENALI_CTL_1351)                */
/*---------------------------------------------------------------------------------------------------------*/
static void mc_setup_AXI_relative_priority(void)
{
	// DENALI_CTL_1306 [31:0] Offset: 0x1468
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Free-running or limited WRR latency counters. Set to 1 for free-running.
	//    SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Per-port pair shared arbitration for WRR. Bit (0) controls ports 0 and 1, bit (1) controls ports 2 and 3, etc. Set each bit to 1 to link.
	//    SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING, 0x0 );
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1306_AXI0_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */

	// DENALI_CTL_1307 [31:0] Offset: 0x146c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1307, DENALI_CTL_1307_AXI0_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */

	// DENALI_CTL_1308 [31:0] Offset: 0x1470
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 0.
	   SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 0.
	//    SET_REG_FIELD( DENALI_CTL_1308, DENALI_CTL_1308_AXI0_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1309 [31:0] Offset: 0x1474
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 0.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI0_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI1_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1309_AXI1_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */

	// DENALI_CTL_1310 [31:0] Offset: 0x1478
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1310, DENALI_CTL_1310_AXI1_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */

	// DENALI_CTL_1311 [31:0] Offset: 0x147c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 1.
	   SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 1.
	//    SET_REG_FIELD( DENALI_CTL_1311, DENALI_CTL_1311_AXI1_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1312 [31:0] Offset: 0x1480
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 1.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI1_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI2_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1312_AXI2_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */

	// DENALI_CTL_1313 [31:0] Offset: 0x1484
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1313, DENALI_CTL_1313_AXI2_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */

	// DENALI_CTL_1314 [31:0] Offset: 0x1488
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 2.
	   SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 2.
	//    SET_REG_FIELD( DENALI_CTL_1314, DENALI_CTL_1314_AXI2_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1315 [31:0] Offset: 0x148c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 2.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI2_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI3_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1315_AXI3_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */

	// DENALI_CTL_1316 [31:0] Offset: 0x1490
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1316, DENALI_CTL_1316_AXI3_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */

	// DENALI_CTL_1317 [31:0] Offset: 0x1494
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 3.
	   SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 3.
	//    SET_REG_FIELD( DENALI_CTL_1317, DENALI_CTL_1317_AXI3_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1318 [31:0] Offset: 0x1498
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 3.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI3_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */

	// DENALI_CTL_1319 [31:0] Offset: 0x149c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1319, DENALI_CTL_1319_AXI4_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */

	// DENALI_CTL_1320 [31:0] Offset: 0x14a0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 4.
	   SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 4.
	//    SET_REG_FIELD( DENALI_CTL_1320, DENALI_CTL_1320_AXI4_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1321 [31:0] Offset: 0x14a4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 4.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI4_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */

	// DENALI_CTL_1322 [31:0] Offset: 0x14a8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1322, DENALI_CTL_1322_AXI5_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */

	// DENALI_CTL_1323 [31:0] Offset: 0x14ac
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 5.
	   SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 5.
	//    SET_REG_FIELD( DENALI_CTL_1323, DENALI_CTL_1323_AXI5_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1324 [31:0] Offset: 0x14b0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 5.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI5_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */

	// DENALI_CTL_1325 [31:0] Offset: 0x14b4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1325, DENALI_CTL_1325_AXI6_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */

	// DENALI_CTL_1326 [31:0] Offset: 0x14b8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 6.
	   SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 6.
	//    SET_REG_FIELD( DENALI_CTL_1326, DENALI_CTL_1326_AXI6_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1327 [31:0] Offset: 0x14bc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 6.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI6_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */

	// DENALI_CTL_1328 [31:0] Offset: 0x14c0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1328, DENALI_CTL_1328_AXI7_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */

	// DENALI_CTL_1329 [31:0] Offset: 0x14c4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 7.
	   SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 7.
	//    SET_REG_FIELD( DENALI_CTL_1329, DENALI_CTL_1329_AXI7_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1330 [31:0] Offset: 0x14c8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 7.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI7_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */

	// DENALI_CTL_1331 [31:0] Offset: 0x14cc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1331, DENALI_CTL_1331_AXI8_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */

	// DENALI_CTL_1332 [31:0] Offset: 0x14d0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 8.
	   SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 8.
	//    SET_REG_FIELD( DENALI_CTL_1332, DENALI_CTL_1332_AXI8_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1333 [31:0] Offset: 0x14d4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 8.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI8_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */

	// DENALI_CTL_1334 [31:0] Offset: 0x14d8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1334, DENALI_CTL_1334_AXI9_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */

	// DENALI_CTL_1335 [31:0] Offset: 0x14dc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 9.
	   SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 9.
	//    SET_REG_FIELD( DENALI_CTL_1335, DENALI_CTL_1335_AXI9_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1336 [31:0] Offset: 0x14e0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 9.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI9_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI10_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1336_AXI10_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */

	// DENALI_CTL_1337 [31:0] Offset: 0x14e4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1337, DENALI_CTL_1337_AXI10_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */

	// DENALI_CTL_1338 [31:0] Offset: 0x14e8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 10.
	   SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 10.
	//    SET_REG_FIELD( DENALI_CTL_1338, DENALI_CTL_1338_AXI10_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1339 [31:0] Offset: 0x14ec
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 10.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI10_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI11_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1339_AXI11_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */

	// DENALI_CTL_1340 [31:0] Offset: 0x14f0
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1340, DENALI_CTL_1340_AXI11_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */

	// DENALI_CTL_1341 [31:0] Offset: 0x14f4
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 11.
	   SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 11.
	//    SET_REG_FIELD( DENALI_CTL_1341, DENALI_CTL_1341_AXI11_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1342 [31:0] Offset: 0x14f8
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 11.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI11_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI12_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1342_AXI12_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */

	// DENALI_CTL_1343 [31:0] Offset: 0x14fc
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1343, DENALI_CTL_1343_AXI12_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */

	// DENALI_CTL_1344 [31:0] Offset: 0x1500
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 12.
	   SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 12.
	//    SET_REG_FIELD( DENALI_CTL_1344, DENALI_CTL_1344_AXI12_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1345 [31:0] Offset: 0x1504
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 12.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI12_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */

	// DENALI_CTL_1346 [31:0] Offset: 0x1508
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1346, DENALI_CTL_1346_AXI13_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */

	// DENALI_CTL_1347 [31:0] Offset: 0x150c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 13.
	   SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 13.
	//    SET_REG_FIELD( DENALI_CTL_1347, DENALI_CTL_1347_AXI13_PORT_ORDERING, 0x0 );
//#if BB_0_0_2
	// DENALI_CTL_1348 [31:0] Offset: 0x1510
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 13.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI13_PRIORITY_RELAX, 0x64 );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 0 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY0_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 1 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */

	// DENALI_CTL_1349 [31:0] Offset: 0x1514
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 2 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY2_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 3 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 4 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 5 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1349, DENALI_CTL_1349_AXI14_PRIORITY5_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */

	// DENALI_CTL_1350 [31:0] Offset: 0x1518
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 6 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PRIORITY6_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Relative priority of priority 7 commands from port 14.
	   SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PRIORITY7_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Type: RW ; Reset: 0x0 ; Desc: Reassigned port order for port 14.
	//    SET_REG_FIELD( DENALI_CTL_1350, DENALI_CTL_1350_AXI14_PORT_ORDERING, 0x0 );

	// DENALI_CTL_1351 [31:0] Offset: 0x151c
	// ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	// Type: RW ; Reset: 0x0 ; Desc: Counter value to trigger priority relax on port 14.
	   SET_REG_FIELD( DENALI_CTL_1351, DENALI_CTL_1351_AXI14_PRIORITY_RELAX, 0x64 );  /* UPDATED */

//#endif //BB_0_0_2

	// Now override only the correct field according to the priority group

	// Group 0
#if 0
	// Group 1
	SET_REG_FIELD( DENALI_CTL_1324, DENALI_CTL_1324_AXI6_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI6_COP );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1327, DENALI_CTL_1327_AXI7_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI7_GMAC1 );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1330, DENALI_CTL_1330_AXI8_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI8_GMAC2 );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1333, DENALI_CTL_1333_AXI9_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI9_GMAC34_GDMA_VDMA );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1345, DENALI_CTL_1345_AXI13_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI13_TIP );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1348, DENALI_CTL_1348_AXI14_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI14_FLM );  /* UPDATED */
	// Group 2
	SET_REG_FIELD( DENALI_CTL_1318, DENALI_CTL_1318_AXI4_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI4_USBD_EMMC );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1321, DENALI_CTL_1321_AXI5_PRIORITY1_RELATIVE_PRIORITY, PRTY_REL_AXI5_USBH );  /* UPDATED */

	// Group 3
	SET_REG_FIELD( DENALI_CTL_1309, DENALI_CTL_1310_AXI1_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI1_BMC );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1312, DENALI_CTL_1313_AXI2_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI2_GFX0 );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1315, DENALI_CTL_1316_AXI3_PRIORITY3_RELATIVE_PRIORITY, PRTY_REL_AXI3_PCIERC );  /* UPDATED */


	// Group 4
	SET_REG_FIELD( DENALI_CTL_1306, DENALI_CTL_1307_AXI0_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI0_GFX1 );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1336, DENALI_CTL_1337_AXI10_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI10_ECE );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1339, DENALI_CTL_1340_AXI11_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI11_VCD );  /* UPDATED */
	SET_REG_FIELD( DENALI_CTL_1342, DENALI_CTL_1343_AXI12_PRIORITY4_RELATIVE_PRIORITY, PRTY_REL_AXI12_VCD );  /* UPDATED */

#endif

	//mc_print_priority_AXI();
}

#ifdef SECURE_DDR
	#include "arbel_mc_security.c"
#endif

static void mc_setup_AXI_ranges(void)
{
	volatile UINT32 ranges_address = DENALI_SECURITY_ADDRESSES_START;
	volatile UINT32 ranges_prot_address = DENALI_SECURITY_PORT_START;
	
	
	// Disable protection bit on all ports, to enable changes, for convienience - reset security of all ports to 0
	// Might be redundant because of default values
	SET_REG_FIELD(DENALI_CTL_198, DENALI_CTL_198_PORT_ADDR_PROTECTION_EN, 0x0);
	while (ranges_prot_address <= DENALI_SECURITY_PORT_ADDRESSES_END)
	{
		*(UINT32 *)ranges_prot_address = 0;
		ranges_prot_address += 4;
	}

	while (ranges_address <= DENALI_SECURITY_ADDRESSES_END)
	{
		*(UINT32 *)ranges_address = 0;
		ranges_address += 4;
	}
	
#ifdef SECURE_DDR
	mc_configure_security();
#endif
}

/*---------------------------------------------------------------------------------------------------------*/
/* Function:        mc_print_priority_AXI                                                                  */
/*                                                                                                         */
/* Parameters:      none                                                                                   */
/* Returns:         none                                                                                   */
/* Side effects:                                                                                           */
/* Description:                                                                                            */
/*                  This routine print AXI priority setings                                                */
/*---------------------------------------------------------------------------------------------------------*/
static void mc_print_priority_AXI (void)
{

	HAL_PRINT_DBG("MC Priority setting:\n");

	HAL_PRINT_DBG("AXI Port 0 (GFX1):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_180, DENALI_CTL_180_AXI0_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_180, DENALI_CTL_180_AXI0_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 1 (BMC):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_181, DENALI_CTL_181_AXI1_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_181, DENALI_CTL_181_AXI1_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 2 (GFX0):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_182, DENALI_CTL_182_AXI2_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_182, DENALI_CTL_182_AXI2_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 3 (PCIRC):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_183, DENALI_CTL_183_AXI3_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_184, DENALI_CTL_184_AXI3_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 4 (USBD):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_185, DENALI_CTL_185_AXI4_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_185, DENALI_CTL_185_AXI4_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 5 (USBH):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_186, DENALI_CTL_186_AXI5_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_186, DENALI_CTL_186_AXI5_R_PRIORITY));
	HAL_PRINT_DBG("AXI Port 6 (COP):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_187, DENALI_CTL_187_AXI6_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_187, DENALI_CTL_187_AXI6_W_PRIORITY));

	HAL_PRINT_DBG("AXI Port 7 (GMAC1):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_188, DENALI_CTL_188_AXI7_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_189, DENALI_CTL_189_AXI7_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 8 (GMAC2):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_190, DENALI_CTL_190_AXI8_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_190, DENALI_CTL_190_AXI8_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 9 (GMAC34):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_191, DENALI_CTL_191_AXI9_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_191, DENALI_CTL_191_AXI9_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 10 (ECE):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_192, DENALI_CTL_192_AXI10_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_192, DENALI_CTL_192_AXI10_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 11 (VCD1):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_193, DENALI_CTL_193_AXI11_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_194, DENALI_CTL_194_AXI11_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 12 (VCD1):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_195, DENALI_CTL_195_AXI12_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_195, DENALI_CTL_195_AXI12_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 13 (TIP):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_196, DENALI_CTL_196_AXI13_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_196, DENALI_CTL_196_AXI13_W_PRIORITY));
	HAL_PRINT_DBG("AXI Port 14 (FLM):\tRead Priority 0x%X\tWrite Priority 0x%X\n", READ_REG_FIELD(DENALI_CTL_197, DENALI_CTL_197_AXI14_R_PRIORITY), READ_REG_FIELD(DENALI_CTL_197, DENALI_CTL_197_AXI14_W_PRIORITY));

}

