/*
 * $Id: phy84328.h,v 1.1 2012/04/18 00:15:00 majotk Exp 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:       phy84328.h
 * Purpose:    Phys Driver support for Broadcom 84328 40G phy
 * Note:       
 */



/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */


/* 84328 Devices */
#define PHY84328_C45_DEV_PMA_PMD     0x01
#define PHY84328_C45_DEV_AN          0x07

#define PHY84328_REG_READ(_unit, _phy_ctrl, _addr, _val) \
            READ_PHY_REG((_unit), (_phy_ctrl), (_addr), (_val))
#define PHY84328_REG_WRITE(_unit, _phy_ctrl, _addr, _val) \
            WRITE_PHY_REG((_unit), (_phy_ctrl), (_addr), (_val))
#define PHY84328_REG_ADRR_WRITE(_unit, _phy_ctrl, _addr, _val) \
            WRITE_ADDR_PHY_REG((_unit), (_phy_ctrl), (_addr), (_val))
#define PHY84328_REG_DATA_WRITE(_unit, _phy_ctrl, _addr, _val) \
            WRITE_DATA_PHY_REG((_unit), (_phy_ctrl), (_addr), (_val))
#define PHY84328_REG_MODIFY(_unit, _phy_ctrl, _addr, _val, _mask) \
            MODIFY_PHY_REG((_unit), (_phy_ctrl), (_addr), (_val), (_mask))

#define PHY84328_XFI(_unit, _phy_ctrl)                          \
            PHY84328_REG_MODIFY((_unit), (_phy_ctrl),            \
              SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_PMA_PMD, (0xffff)), 1, 1)

#define PHY84328_MMF(_unit, _phy_ctrl)                          \
            PHY84328_REG_MODIFY((_unit), (_phy_ctrl),            \
              SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_PMA_PMD, (0xffff)), 0,1)

/*
 * Line side
 */
/* PMA/PMD Device (Dev Addr 1) */
#define READ_PHY84328_MMF_PMA_PMD_REG(_unit, _phy_ctrl, _reg,_val) \
            PHY84328_REG_READ((_unit), (_phy_ctrl), \
              SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_PMA_PMD, (_reg)), (_val))
#define WRITE_PHY84328_MMF_PMA_PMD_REG(_unit, _phy_ctrl, _reg,_val) \
            PHY84328_REG_WRITE((_unit), (_phy_ctrl), \
              SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_PMA_PMD, (_reg)), (_val))
#define WRITE_ADDR_PHY84328_MMF_PMA_PMD_REG(_unit, _phy_ctrl, _reg,_val) \
            PHY84328_REG_ADRR_WRITE((_unit), (_phy_ctrl), \
                                    (_reg), (_val))
#define WRITE_DATA_PHY84328_MMF_PMA_PMD_REG(_unit, _phy_ctrl, _reg,_val) \
            PHY84328_REG_DATA_WRITE((_unit), (_phy_ctrl), \
                                    (_reg), (_val))
#define MODIFY_PHY84328_MMF_PMA_PMD_REG(_unit, _phy_ctrl, _reg, _val, _mask) \
        PHY84328_REG_MODIFY((_unit), (_phy_ctrl), \
        SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_PMA_PMD, (_reg)), (_val), (_mask))

/* AN Device (Dev Addr 7) */
#define READ_PHY84328_MMF_AN_REG(_unit, _phy_ctrl, _reg,_val) \
            PHY84328_REG_READ((_unit), (_phy_ctrl), \
              SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_AN, (_reg)), (_val))
#define WRITE_PHY84328_MMF_AN_REG(_unit, _phy_ctrl, _reg,_val) \
            PHY84328_REG_WRITE((_unit), (_phy_ctrl), \
              SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_AN, (_reg)), (_val))
#define MODIFY_PHY84328_MMF_AN_REG(_unit, _phy_ctrl, _reg, _val, _mask) \
        PHY84328_REG_MODIFY((_unit), (_phy_ctrl), \
        SOC_PHY_CLAUSE45_ADDR(PHY84328_C45_DEV_AN, (_reg)), (_val), (_mask))






/****************************************************************************
 * Core Enums.
 */
/****************************************************************************
 * ln_device1_Common_Controller
 */
#define PHY84328_DEV1_REGUALTOR_CTRL      0x0000c850 /* Regulator_control */
#define PHY84328_DEV1_GEN_CTRL            0x0000ca10 /* GEN_CTRL */
#define PHY84328_DEV1_RAM_LWPR_CTRL       0x0000ca11 /* RAM_LWPR_CTRL */
#define PHY84328_DEV1_MSG_IN              0x0000ca12 /* MSG_IN */
#define PHY84328_DEV1_MSG_OUT             0x0000ca13 /* MSG_OUT */
#define PHY84328_DEV1_ERRORED_SRAM_ADDRESS 0x0000ca14 /* SRAM_ADDRESS_WITH_ERROR */
#define PHY84328_DEV1_ERRORED_SRAM_DATA   0x0000ca15 /* SRAM_ERROR_STATUS */
#define PHY84328_DEV1_GP_REG_0            0x0000ca18 /* GP_REG_0 */
#define PHY84328_DEV1_GP_REG_1            0x0000ca19 /* GP_REG_1 */
#define PHY84328_DEV1_GP_REG_2            0x0000ca1a /* GP_REG_2 */
#define PHY84328_DEV1_GP_REG_3            0x0000ca1b /* GP_REG_3 */
#define PHY84328_DEV1_GP_REG_4            0x0000ca1c /* GP_REG_4 */
#define PHY84328_DEV1_LOGAD_CTRL          0x0000ca7b /* LOG_CTRL */
#define PHY84328_DEV1_SW_RESET_CTRL       0x0000ca82 /* SW_RESET_CTRL */
#define PHY84328_DEV1_MISC_CTRL           0x0000ca85 /* MISC_CTRL */
#define PHY84328_DEV1_SINGLE_PMD_CTRL     0x0000ca86 /* SINGLE_PMD_CTRL */
#define PHY84328_DEV1_GP_REG_5            0x0000ca88 /* GP_REG_5 */
#define PHY84328_DEV1_GP_REG_6            0x0000ca89 /* GP_REG_6 */
#define PHY84328_DEV1_GP_REG_7            0x0000ca8a /* GP_REG_7 */
#define PHY84328_DEV1_GP_REG_8            0x0000ca8b /* GP_REG_8 */
#define PHY84328_DEV1_GP_REG_9            0x0000ca8c /* GP_REG_9 */
#define PHY84328_DEV1_VTMON_CTRL_0        0x0000cbf0 /* VTMON_CTRL_0 */
#define PHY84328_DEV1_VTMON_CTRL_1        0x0000cbf1 /* VTMON_CTRL_1 */
#define PHY84328_DEV1_VTMON_STATUS        0x0000cbf2 /* VTMON_STATUS */
#define PHY84328_DEV1_VTMON_CTRL_2        0x0000cbf3 /* VTMON_CTRL_2 */


/****************************************************************************
 * ln_device1_DSC_regs
 */
#define PHY84328_DEV1_CDR_CTRL0           0x0000c200 /* CDR_Control_0_Register */
#define PHY84328_DEV1_CDR_CTRL1           0x0000c201 /* CDR Control_1_Register */
#define PHY84328_DEV1_CDR_CTRL2           0x0000c202 /* CDR Control_2_Register */
#define PHY84328_DEV1_PI_CTRL0            0x0000c203 /* Phase_Interpolator_Control_0_Register */
#define PHY84328_DEV1_PI_CTRL1            0x0000c204 /* Phase_Interpolator_Control_1_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL0       0x0000c205 /* DFE_VGA_Control_0_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL1       0x0000c206 /* DFE_VGA_Control_1_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL2       0x0000c207 /* DFE_VGA_Control_2_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL3       0x0000c208 /* DFE_VGA_Control_3_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL4       0x0000c209 /* DFE_VGA_Control_4_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL5       0x0000c20a /* DFE_VGA_Control_5_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL6       0x0000c20b /* DFE_VGA_Control_6_Register */
#define PHY84328_DEV1_DFE_VGA_CTRL7       0x0000c20c /* DFE_VGA_Control_7_Register */
#define PHY84328_DEV1_DSC_DIAG_CTRL0      0x0000c20d /* DSC_Diagnostics_Control_0_Register */
#define PHY84328_DEV1_UC_CTRL             0x0000c20e /* DSC_to_uController_Control_Register */
#define PHY84328_DEV1_ACQ_SM_CTRL0        0x0000c210 /* DSC State Machine Control 0 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL1        0x0000c211 /* DSC State Machine Control 1 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL2        0x0000c212 /* DSC State Machine Control 2 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL3        0x0000c213 /* DSC State Machine Control 3 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL4        0x0000c214 /* DSC State Machine Control 4 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL5        0x0000c215 /* DSC State Machine Control 5 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL6        0x0000c216 /* DSC State Machine Control 6 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL7        0x0000c217 /* DSC State Machine Control 7 Register */
#define PHY84328_DEV1_ACQ_SM_CTRL8        0x0000c218 /* DSC State Machine Control 8 Register */
#define PHY84328_DEV1_DSC_ANA_CTRL0       0x0000c219 /* DSC Analog Control 0 Register */
#define PHY84328_DEV1_DSC_ANA_CTRL1       0x0000c21a /* DSC Analog Control 1 Register */
#define PHY84328_DEV1_DSC_ANA_CTRL2       0x0000c21b /* DSC Analog Control 2 Register */
#define PHY84328_DEV1_DSC_ANA_CTRL3       0x0000c21c /* DSC Analog Control 3 Register */
#define PHY84328_DEV1_DSC_ANA_CTRL4       0x0000c21d /* DSC Analog Control 4 Register */
#define PHY84328_DEV1_DSC_MISC_CTRL0      0x0000c21e /* DSC Misc Control 0 Register */
#define PHY84328_DEV1_CDR_LM_CTRL_0       0x0000c250 /* CDR Lock Monitor Control 0 Register */


/****************************************************************************
 * ln_device1_I2C_Registers
 */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER 0x00008000 /* I2C Control Register */
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER 0x00008001 /* I2C Check Sum Register */
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER 0x00008002 /* I2C Transfer Size Register */
#define PHY84328_DEV1_I2C_EXTERNAL_NVM_ADDRESS_REGISTER 0x00008003 /* I2C External NVM Address Register */
#define PHY84328_DEV1_I2C_INTERNAL_ADDRESS_REGISTER 0x00008004 /* I2C Internal Address Register */
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER 0x00008005 /* I2C Slave ID Address Register */


/****************************************************************************
 * ln_device1_Micro_regs
 */
#define PHY84328_DEV1_STATE_DEBUG_LN0     0x0000c1e0 /* Micro-controller_Tuning_State_Debug_for_LN0 */
#define PHY84328_DEV1_STATE_DEBUG_LN1     0x0000c1e1 /* Micro-controller_Tuning_State_Debug_for_LN1 */
#define PHY84328_DEV1_STATE_DEBUG_LN2     0x0000c1e2 /* Micro-controller_Tuning_State_Debug_for_LN2 */
#define PHY84328_DEV1_STATE_DEBUG_LN3     0x0000c1e3 /* Micro-controller_Tuning_State_Debug_for_LN3 */
#define PHY84328_DEV1_SPEED_DEBUG_LN0     0x0000c1e4 /* Micro-controller_Speed/Mode_Debug_for_LN0 */
#define PHY84328_DEV1_SPEED_DEBUG_LN1     0x0000c1e5 /* Micro-controller_Speed/Mode_Debug_for_LN1 */
#define PHY84328_DEV1_SPEED_DEBUG_LN2     0x0000c1e6 /* Micro-controller_Speed/Mode_Debug_for_LN2 */
#define PHY84328_DEV1_SPEED_DEBUG_LN3     0x0000c1e7 /* Micro-controller_Speed/Mode_Debug_for_LN3 */
#define PHY84328_DEV1_CL72_STATUS_LN0     0x0000c1e8 /* Micro-controller_CL72_Status_for_LN0 */
#define PHY84328_DEV1_CL72_STATUS_LN1     0x0000c1e9 /* Micro-controller_CL72_Status_for_LN1 */
#define PHY84328_DEV1_CL72_STATUS_LN2     0x0000c1ea /* Micro-controller_CL72_Status_for_LN2 */
#define PHY84328_DEV1_CL72_STATUS_LN3     0x0000c1eb /* Micro-controller_CL72_Status_for_LN3 */
#define PHY84328_DEV1_VERSION             0x0000c1f0 /* Micro-controller Version Register */
#define PHY84328_DEV1_TARGET              0x0000c1f1 /* Micro-controller Target Register */
#define PHY84328_DEV1_FIRMWARE_MODE       0x0000c1f2 /* Micro-controller firmware_mode 2_2 Register */
#define PHY84328_DEV1_GPIO_CTRL_LN0       0x0000c1f3 /* Micro-controller LN0 GPIO Control Register */
#define PHY84328_DEV1_GPIO_CTRL_LN1       0x0000c1f4 /* Micro-controller LN1 GPIO Control Register */
#define PHY84328_DEV1_GPIO_CTRL_LN2       0x0000c1f5 /* Micro-controller LN2 GPIO Control Register */
#define PHY84328_DEV1_GPIO_CTRL_LN3       0x0000c1f6 /* Micro-controller LN3 GPIO Control Register */
#define PHY84328_DEV1_GPIO_STS_LN0        0x0000c1f7 /* Micro-controller LN0 GPIO Status Register */
#define PHY84328_DEV1_GPIO_STS_LN1        0x0000c1f8 /* Micro-controller LN1 GPIO Status Register */
#define PHY84328_DEV1_GPIO_STS_LN2        0x0000c1f9 /* Micro-controller LN2 GPIO Status Register */
#define PHY84328_DEV1_GPIO_STS_LN3        0x0000c1fa /* Micro-controller LN3 GPIO Status Register */
#define PHY84328_DEV1_REGB                0x0000c1fb /* Micro Temp 2_B Register */
#define PHY84328_DEV1_TUNING_STATE_BYPASS 0x0000c1fc /* Micro Tuning states Bypass Register */
#define PHY84328_DEV1_TEMPERATURE         0x0000c1fd /* Die-Temperature Register */
#define PHY84328_DEV1_CRC                 0x0000c1fe /* Micro-controller code-ram crc Register */


/****************************************************************************
 * ln_device1_PMD_User_Defined_Registers
 */
#define PHY84328_DEV1_PWR_RAMP            0x0000c800 /* PHY Identifier */
#define PHY84328_DEV1_CHIP_REV_REGISTER   0x0000c801 /* Chip REV Register */
#define PHY84328_DEV1_CHIP_ID0_REGISTER   0x0000c802 /* Chip ID 0 Register */
#define PHY84328_DEV1_CHIP_ID1_REGISTER   0x0000c803 /* Chip ID 1 Register */
#define PHY84328_DEV1_PMD_STATUS_REGISTER 0x0000c804 /* PMD Status Register */
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER 0x0000c808 /* GPIO Control Register */
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER 0x0000c80a /* Ring Oscillator Control Register */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER 0x0000c80e /* General Purpose IO Control Register */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS 0x0000c81f /* Speed Link Detect Status */
#define PHY84328_DEV1_CH_RESET_CONTROL    0x0000c822 /* Channel SW Reset Control */
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT 0x0000c828 /* Cl-73 Parallel Port Address Port */
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT 0x0000c82c /* XCl-73 Parallel Port Address Port */
#define PHY84328_DEV1_PAD_CTRL_REGISTER   0x0000c82f /* I2C RxLos And MOD-ABS PAD Control */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER 0x0000c830 /* Interrupt Register */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER 0x0000c831 /* Interrupt Enable Register */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER 0x0000c832 /* Interrupt Status Register */
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER 0x0000c833 /* Interrupt Polarity Register */
#define PHY84328_DEV1_GP_REGISTER_0       0x0000c840 /* General Purpose Register-0 */
#define PHY84328_DEV1_GP_REGISTER_1       0x0000c841 /* General Purpose Register-1 */
#define PHY84328_DEV1_GP_REGISTER_2       0x0000c842 /* General Purpose Register-2 */
#define PHY84328_DEV1_GP_REGISTER_3       0x0000c843 /* General Purpose Register-3 */
#define PHY84328_DEV1_GP_STATUS_REGISTER_0 0x0000c844 /* GP Misc. Status Register-0 */
#define PHY84328_DEV1_GP_STATUS_REGISTER_1 0x0000c845 /* GP Misc. Status Register-1 */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER 0x0000c848 /* SPI Port Control/Status Register */
#define PHY84328_DEV1_OTP_MISC_SIG1_REGISTER 0x0000c858 /* OTP MISC Signal1  Register */
#define PHY84328_DEV1_OTP_MISC_SIG2_REGISTER 0x0000c859 /* OTP MISC Signal2  Register */
#define PHY84328_DEV1_OTP_MISC_SIG3_REGISTER 0x0000c85a /* OTP MISC Signal3  Register */
#define PHY84328_DEV1_OTP_MISC_SIG4_REGISTER 0x0000c85b /* OTP MISC Signal4  Register */
#define PHY84328_DEV1_OTP_MISC_SIG5_REGISTER 0x0000c85c /* OTP MISC Signal5  Register */
#define PHY84328_DEV1_OTP_MISC_SIG6_REGISTER 0x0000c85d /* OTP MISC Signal6  Register */
#define PHY84328_DEV1_GP_REG_C870_REGISTER 0x0000c870 /* GP Reg @C870 Register */
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER 0x0000c872 /* m8051 Watchdog Control Register */
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER 0x0000c873 /* m8051 Watchdog Status Register */
#define PHY84328_DEV1_CHIP_INTR_STAT      0x0000c874 /* Chip interrupt status register */
#define PHY84328_DEV1_CHIP_INTR_EN        0x0000c876 /* Interrupt Enable register */
#define PHY84328_DEV1_CHIP_INTR_VALUE     0x0000c878 /* Chip interrupt value register */
#define PHY84328_DEV1_CHIP_INTR_CTRL      0x0000c87a /* Chip interrupt control register */
#define PHY84328_DEV1_CH_INTR_CTRL        0x0000c87c /* Chip global interrupt control register */
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER 0x0000c88b /* OTP_OVR_REV_ID_REG */
#define PHY84328_DEV1_OTP_OVR_CHP_ID0_REGISTER 0x0000c88c /* OTP_OVR_REV_ID0_REG */
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER 0x0000c88d /* OTP_OVR_REV_ID1_REG */
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG 0x0000c88e /* OTP_RDY_CNT_STAT_REG */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0 0x0000c890 /* OTP Override Device ID 0. */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_1 0x0000c891 /* OTP Override Device ID 1. */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL 0x0000c892 /* OTP Override Control for Device id0 and id1. */
#define PHY84328_DEV1_DIE_ID              0x0000c899 /* Die ID register */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION 0x0000c8e4 /* Optical Configuration */
#define PHY84328_DEV1_BROADCAST_CTRL      0x0000c8fe /* Select Broadcast Mechanism for MDIO ADDR/Write Operations. */
#define PHY84328_DEV1_XPMD_REGS_SEL       0x0000ffff /* Select System Side Registers For MDIO OP. */


/****************************************************************************
 * ln_device1_PMD_standard_Registers
 */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER 0x00000000 /* PMD Control Register */
#define PHY84328_DEV1_STATUS_REGISTER     0x00000001 /* Status Register */
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_0 0x00000002 /* PMD Identifier Register 0 */
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_1 0x00000003 /* PMD Identifier Register 1 */
#define PHY84328_DEV1_PMD_SPEED_ABILITY   0x00000004 /* PMD Speed Ability */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1 0x00000005 /* Devices in Package1 */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2 0x00000006 /* Devices in package 2 */
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER 0x00000007 /* PMD Control 2 Register */
#define PHY84328_DEV1_STATUS_REGISTER_2   0x00000008 /* Status Register 2 */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER 0x00000009 /* PMD transmit disable Register */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER 0x0000000a /* PMD receive signal detect Register */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER 0x0000000b /* PMD extended ability Register */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER 0x0000000d /* Fortyg PMD extended ability Register */
#define PHY84328_DEV1_PMD_OUI_ID0_REGISTER 0x0000000e /* PMD OUI ID0 Register */
#define PHY84328_DEV1_PMD_OUI_ID1_REG     0x0000000f /* PMD OUI ID1 Reg */
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER 0x00000096 /* R PMD Control Register */
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER 0x00000097 /* R PMD Status  Register */
#define PHY84328_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152 0x00000098 /* TenGBASE_KR LP coefficient upd 152 */
#define PHY84328_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153 0x00000099 /* TenGBASE_KR LP status report reg 153 */
#define PHY84328_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154 0x0000009a /* TenGBASE_KR LD coefficient upd 154 */
#define PHY84328_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155 0x0000009b /* TenGBASE_KR LD status report reg 155 */
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER 0x000000a0 /* TenGBASE_KX Control register */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER 0x000000a1 /* TenGBASE_KX Status register */


/****************************************************************************
 * ln_device1_QSFI_AFE_Registers
 */
#define PHY84328_DEV1_ANAPLLASTATUS       0x0000c050 /* PLL_ana_status */
#define PHY84328_DEV1_ANAPLLACONTROL      0x0000c051 /* PLL_ana_controls */
#define PHY84328_DEV1_ANAPLLATIMER1       0x0000c052 /* PLL_ana_timer1 */
#define PHY84328_DEV1_ANAPLLATIMER2       0x0000c053 /* PLL_ana_timer2 */
#define PHY84328_DEV1_ANAPLLATIMER3       0x0000c054 /* PLL_ana_timer3 */
#define PHY84328_DEV1_ANAPLLCAPCTRL       0x0000c055 /* PLL_ana_CapCtrl */
#define PHY84328_DEV1_ANAPLLAMPCTRL       0x0000c056 /* PLL_ana_AmpCtrl */
#define PHY84328_DEV1_ANAPLLASTATUS1      0x0000c058 /* PLL_ana_status1 */
#define PHY84328_DEV1_ANAPLLACONTROL0     0x0000c059 /* PLL_ana_control0 */
#define PHY84328_DEV1_ANAPLLACONTROL1     0x0000c05a /* PLL_ana_control1 */
#define PHY84328_DEV1_ANAPLLACONTROL2     0x0000c05b /* PLL_ana_control2 */
#define PHY84328_DEV1_ANAPLLACONTROL3     0x0000c05c /* PLL_ana_control3 */
#define PHY84328_DEV1_ANAPLLACONTROL4     0x0000c05d /* PLL_ana_control4 */
#define PHY84328_DEV1_ANAPLLACONTROL5     0x0000c05e /* PLL_ana_control5 */
#define PHY84328_DEV1_ANAPLLACONTROL6     0x0000c05f /* PLL_ana_control6 */
#define PHY84328_DEV1_ANATXASTATUS        0x0000c060 /* Tx_ana_status */
#define PHY84328_DEV1_ANATXACONTROL       0x0000c061 /* Tx_ana_controls */
#define PHY84328_DEV1_ANATXASTATUS1       0x0000c064 /* Tx_ana_status1 */
#define PHY84328_DEV1_ANATXACONTROL1      0x0000c065 /* Tx_ana_control1 */
#define PHY84328_DEV1_ANATXACONTROL2      0x0000c066 /* Tx_ana_control2 */
#define PHY84328_DEV1_ANATXACONTROL3      0x0000c067 /* Tx_ana_control3 */
#define PHY84328_DEV1_ANATXACONTROL4      0x0000c068 /* Tx_ana_control4 */
#define PHY84328_DEV1_ANATXACONTROL5      0x0000c069 /* Tx_ana_control5 */
#define PHY84328_DEV1_ANATXACONTROL6      0x0000c06a /* Tx_ana_control6 */
#define PHY84328_DEV1_ANATXACONTROL7      0x0000c06b /* Tx_ana_control7 */
#define PHY84328_DEV1_ANARXSTATUS         0x0000c0b0 /* Rx lane status register */
#define PHY84328_DEV1_ANARXCONTROL        0x0000c0b1 /* Rx lane control register */
#define PHY84328_DEV1_ANARXSIGDET         0x0000c0b4 /* Rx Sigdet Control */
#define PHY84328_DEV1_ANARXACONTROL4      0x0000c0b5 /* Rx_analog_control_register */
#define PHY84328_DEV1_ANARXCONTROL2       0x0000c0b6 /* Rx 1G Control2 register */
#define PHY84328_DEV1_ANARXCONTROL1       0x0000c0b9 /* Rx 1G Control register */
#define PHY84328_DEV1_ANARXACONTROL1      0x0000c0bc /* Rx_analog_control_register */
#define PHY84328_DEV1_ANARXACONTROL2      0x0000c0bd /* Rx_analog_control_register */
#define PHY84328_DEV1_ANARXACONTROL3      0x0000c0be /* Rx_analog_control_register */


/****************************************************************************
 * ln_device1_QSFI_TXPI_registers
 */
#define PHY84328_DEV1_TX_PI_CONTROL1      0x0000c460 /* TX_Phase_interpolator_Control_1 Register */
#define PHY84328_DEV1_TX_PI_CONTROL2      0x0000c461 /* TX_Phase_interpolator_Control_2 Register */
#define PHY84328_DEV1_TX_PI_CONTROL3      0x0000c462 /* TX_Phase_interpolator_Control_3 Register */
#define PHY84328_DEV1_TX_PI_CONTROL4      0x0000c463 /* TX_Phase_interpolator_Control_4 Register */
#define PHY84328_DEV1_TX_PI_CONTROL5      0x0000c464 /* TX_Phase_interpolator_Control_5 Register */
#define PHY84328_DEV1_TX_PI_STATUS1       0x0000c465 /* TX_Phase_interpolator_Status_1 Register */
#define PHY84328_DEV1_TX_PI_STATUS2       0x0000c466 /* TX_Phase_interpolator_Status_2 Register */
#define PHY84328_DEV1_TX_PI_STATUS3       0x0000c467 /* TX_Phase_interpolator_Status_3 Register */
#define PHY84328_DEV1_TX_PI_STATUS4       0x0000c468 /* TX_Phase_interpolator_Status_4 Register */
#define PHY84328_DEV1_LLPE_FIFO_CTL       0x0000c469 /* Low_Latency_Phase_Error_FIFO_Control_Register */
#define PHY84328_DEV1_LLPE_FIFO_STS       0x0000c46a /* Low_Latency_Phase_Error_FIFO_Status_Register */


/****************************************************************************
 * ln_device1_QSFI_gpregs
 */
#define PHY84328_DEV1_GP2_0               0x0000c1d0 /* PLL_Status_register */
#define PHY84328_DEV1_GP2_1               0x0000c1d1 /* Link_status_register */
#define PHY84328_DEV1_GP2_2               0x0000c1d2 /* speed_lane_0_1_register */
#define PHY84328_DEV1_GP2_3               0x0000c1d3 /* speed_lane_2_3_register */
#define PHY84328_DEV1_GP2_4               0x0000c1d4 /* autoneg_status_register */
#define PHY84328_DEV1_GP2_5               0x0000c1d5 /* CL73_BAMStat1_register */
#define PHY84328_DEV1_GP2_6               0x0000c1d6 /* CL73_BAMStat2_register */
#define PHY84328_DEV1_GP2_7               0x0000c1d7 /* CL73_BAMStat3_register */
#define PHY84328_DEV1_GP2_9               0x0000c1d9 /* PRBS_lock_ln0_register */
#define PHY84328_DEV1_GP2_A               0x0000c1da /* PRBS_lock_ln1_register */
#define PHY84328_DEV1_GP2_B               0x0000c1db /* PRBS_lock_ln2_register */
#define PHY84328_DEV1_GP2_C               0x0000c1dc /* PRBS_lock_ln3_register */


/****************************************************************************
 * ln_device1_cl72_user_regs
 */
#define PHY84328_DEV1_CL72_XMT_CONTROL_REGISTER 0x0000c2e0 /* CL72_TX_Coefficient_Update_Register */
#define PHY84328_DEV1_CL72_RCVD_STATUS_REGISTER 0x0000c2e1 /* CL72_Status_Report_Register */
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER 0x0000c2e2 /* CL72_TX_FIR_Tap_Register */
#define PHY84328_DEV1_CL72_MISC1_CONTROL  0x0000c2e3 /* CL72_Miscellaneous_1_Control_Register */
#define PHY84328_DEV1_CL72_MISC2_CONTROL  0x0000c2e4 /* CL72_Miscellaneous_2_Control_Register */
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL 0x0000c2e5 /* CL7_ KR_Default_Control_Register */
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL 0x0000c2e6 /* CL72_OS_Default_Control_Register */
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL 0x0000c2e7 /* CL72_BR_Defaul_Control_Register */
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL 0x0000c2e9 /* CL72_Tap_Limit_Control_Register */
#define PHY84328_DEV1_CL72_MISC3_CONTROL  0x0000c2ea /* CL72_Miscellaneous_3_Control_Register */
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL 0x0000c2eb /* CL72_Tap_Present_Control_Register */
#define PHY84328_DEV1_CL72_MISC4_CONTROL  0x0000c2ec /* CL72_Miscellaneous_4_Control_Register */
#define PHY84328_DEV1_CL72_FAULT_REGISTER 0x0000c2f9 /* CL72_Fault_Register */
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER 0x0000c2fb /* CL72_Debug_1_Register */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER 0x0000c2fc /* CL72_Debug_2_Register */
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER 0x0000c2fd /* CL72_Debug_3_Register */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER 0x0000c2fe /* CL72_Debug_4_Register */


/****************************************************************************
 * ln_device1_userLanesCtrl_Registers
 */
#define PHY84328_DEV1_XGXSCONTROL         0x0000c000 /* XGXS control register */
#define PHY84328_DEV1_XGXSSTATUS          0x0000c001 /* XGXS status register */
#define PHY84328_DEV1_MISCCONTROL1        0x0000c00e /* Miscellaneous control 1 register */
#define PHY84328_DEV1_LANECTRL2           0x0000c017 /* Lane control 2 register */
#define PHY84328_DEV1_LANECTRL3           0x0000c018 /* Lane control 3 register */
#define PHY84328_DEV1_LANEPRBS            0x0000c019 /* Lane PRBS control register */
#define PHY84328_DEV1_LANECTRL            0x0000c01a /* Lane control register */
#define PHY84328_DEV1_TESTMODELANE        0x0000c106 /* Test_mode_lane_select_register */
#define PHY84328_DEV1_LANERESET           0x0000c10a /* Lane reset register */
#define PHY84328_DEV1_XFICONTROL          0x0000c10c /* XFI Control register */
#define PHY84328_DEV1_CL73CONTROL7        0x0000c160 /* CL73 Control 7 Register */
#define PHY84328_DEV1_CL73CONTROL8        0x0000c161 /* CL73 Control 8 Register */
#define PHY84328_DEV1_CL73CONTROL9        0x0000c162 /* CL73 Control 9 Register */
#define PHY84328_DEV1_CL73CONTROL10       0x0000c163 /* CL73 Control 10 Register */
#define PHY84328_DEV1_XFI_AFE_CTL1        0x0000c191 /* XFI AFE Control1 Register */
#define PHY84328_DEV1_XFI_AFE_CTL2        0x0000c192 /* XFI AFE Control2 Registe */


/****************************************************************************
 * ln_device1_Common_Controller
 */
/****************************************************************************
 * ln_device1 :: regualtor_ctrl
 */
/* ln_device1 :: regualtor_ctrl :: reserved0 [15:15] */
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED0_MASK                   0x8000
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED0_BITS                   1
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED0_SHIFT                  15

/* ln_device1 :: regualtor_ctrl :: vregcntl_en [14:14] */
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCNTL_EN_MASK                 0x4000
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCNTL_EN_ALIGN                0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCNTL_EN_BITS                 1
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCNTL_EN_SHIFT                14

/* ln_device1 :: regualtor_ctrl :: pwrdn [13:13] */
#define PHY84328_DEV1_REGUALTOR_CTRL_PWRDN_MASK                       0x2000
#define PHY84328_DEV1_REGUALTOR_CTRL_PWRDN_ALIGN                      0
#define PHY84328_DEV1_REGUALTOR_CTRL_PWRDN_BITS                       1
#define PHY84328_DEV1_REGUALTOR_CTRL_PWRDN_SHIFT                      13

/* ln_device1 :: regualtor_ctrl :: vregctl_100kohm [12:12] */
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_100KOHM_MASK             0x1000
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_100KOHM_ALIGN            0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_100KOHM_BITS             1
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_100KOHM_SHIFT            12

/* ln_device1 :: regualtor_ctrl :: vregctl_Rpole_tuning [11:10] */
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_RPOLE_TUNING_MASK        0x0c00
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_RPOLE_TUNING_ALIGN       0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_RPOLE_TUNING_BITS        2
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_RPOLE_TUNING_SHIFT       10

/* ln_device1 :: regualtor_ctrl :: vregctl_output_voltage_ctrl [09:09] */
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OUTPUT_VOLTAGE_CTRL_MASK 0x0200
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OUTPUT_VOLTAGE_CTRL_ALIGN 0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OUTPUT_VOLTAGE_CTRL_BITS 1
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OUTPUT_VOLTAGE_CTRL_SHIFT 9

/* ln_device1 :: regualtor_ctrl :: reserved1 [08:08] */
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED1_MASK                   0x0100
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED1_ALIGN                  0
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED1_BITS                   1
#define PHY84328_DEV1_REGUALTOR_CTRL_RESERVED1_SHIFT                  8

/* ln_device1 :: regualtor_ctrl :: vregctl_Ovolt_tuning [07:04] */
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OVOLT_TUNING_MASK        0x00f0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OVOLT_TUNING_ALIGN       0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OVOLT_TUNING_BITS        4
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_OVOLT_TUNING_SHIFT       4

/* ln_device1 :: regualtor_ctrl :: vregctl_Bg_tuning [03:00] */
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_BG_TUNING_MASK           0x000f
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_BG_TUNING_ALIGN          0
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_BG_TUNING_BITS           4
#define PHY84328_DEV1_REGUALTOR_CTRL_VREGCTL_BG_TUNING_SHIFT          0


/****************************************************************************
 * ln_device1 :: gen_ctrl
 */
/* ln_device1 :: gen_ctrl :: m51_i2c_wr_ctrl [15:12] */
#define PHY84328_DEV1_GEN_CTRL_M51_I2C_WR_CTRL_MASK                   0xf000
#define PHY84328_DEV1_GEN_CTRL_M51_I2C_WR_CTRL_ALIGN                  0
#define PHY84328_DEV1_GEN_CTRL_M51_I2C_WR_CTRL_BITS                   4
#define PHY84328_DEV1_GEN_CTRL_M51_I2C_WR_CTRL_SHIFT                  12

/* ln_device1 :: gen_ctrl :: reserved0 [11:09] */
#define PHY84328_DEV1_GEN_CTRL_RESERVED0_MASK                         0x0e00
#define PHY84328_DEV1_GEN_CTRL_RESERVED0_ALIGN                        0
#define PHY84328_DEV1_GEN_CTRL_RESERVED0_BITS                         3
#define PHY84328_DEV1_GEN_CTRL_RESERVED0_SHIFT                        9

/* ln_device1 :: gen_ctrl :: uc_refclk_sel [08:08] */
#define PHY84328_DEV1_GEN_CTRL_UC_REFCLK_SEL_MASK                     0x0100
#define PHY84328_DEV1_GEN_CTRL_UC_REFCLK_SEL_ALIGN                    0
#define PHY84328_DEV1_GEN_CTRL_UC_REFCLK_SEL_BITS                     1
#define PHY84328_DEV1_GEN_CTRL_UC_REFCLK_SEL_SHIFT                    8

/* ln_device1 :: gen_ctrl :: reserved1 [07:07] */
#define PHY84328_DEV1_GEN_CTRL_RESERVED1_MASK                         0x0080
#define PHY84328_DEV1_GEN_CTRL_RESERVED1_ALIGN                        0
#define PHY84328_DEV1_GEN_CTRL_RESERVED1_BITS                         1
#define PHY84328_DEV1_GEN_CTRL_RESERVED1_SHIFT                        7

/* ln_device1 :: gen_ctrl :: ucclksel_speed_sel [06:06] */
#define PHY84328_DEV1_GEN_CTRL_UCCLKSEL_SPEED_SEL_MASK                0x0040
#define PHY84328_DEV1_GEN_CTRL_UCCLKSEL_SPEED_SEL_ALIGN               0
#define PHY84328_DEV1_GEN_CTRL_UCCLKSEL_SPEED_SEL_BITS                1
#define PHY84328_DEV1_GEN_CTRL_UCCLKSEL_SPEED_SEL_SHIFT               6

/* ln_device1 :: gen_ctrl :: reserved2 [05:03] */
#define PHY84328_DEV1_GEN_CTRL_RESERVED2_MASK                         0x0038
#define PHY84328_DEV1_GEN_CTRL_RESERVED2_ALIGN                        0
#define PHY84328_DEV1_GEN_CTRL_RESERVED2_BITS                         3
#define PHY84328_DEV1_GEN_CTRL_RESERVED2_SHIFT                        3

/* ln_device1 :: gen_ctrl :: ucrst [02:02] */
#define PHY84328_DEV1_GEN_CTRL_UCRST_MASK                             0x0004
#define PHY84328_DEV1_GEN_CTRL_UCRST_ALIGN                            0
#define PHY84328_DEV1_GEN_CTRL_UCRST_BITS                             1
#define PHY84328_DEV1_GEN_CTRL_UCRST_SHIFT                            2

/* ln_device1 :: gen_ctrl :: reserved3 [01:00] */
#define PHY84328_DEV1_GEN_CTRL_RESERVED3_MASK                         0x0003
#define PHY84328_DEV1_GEN_CTRL_RESERVED3_ALIGN                        0
#define PHY84328_DEV1_GEN_CTRL_RESERVED3_BITS                         2
#define PHY84328_DEV1_GEN_CTRL_RESERVED3_SHIFT                        0


/****************************************************************************
 * ln_device1 :: ram_lwpr_ctrl
 */
/* ln_device1 :: ram_lwpr_ctrl :: RAM_LWPR_CTRL [15:08] */
#define PHY84328_DEV1_RAM_LWPR_CTRL_RAM_LWPR_CTRL_MASK                0xff00
#define PHY84328_DEV1_RAM_LWPR_CTRL_RAM_LWPR_CTRL_ALIGN               0
#define PHY84328_DEV1_RAM_LWPR_CTRL_RAM_LWPR_CTRL_BITS                8
#define PHY84328_DEV1_RAM_LWPR_CTRL_RAM_LWPR_CTRL_SHIFT               8

/* ln_device1 :: ram_lwpr_ctrl :: reserved0 [07:00] */
#define PHY84328_DEV1_RAM_LWPR_CTRL_RESERVED0_MASK                    0x00ff
#define PHY84328_DEV1_RAM_LWPR_CTRL_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_RAM_LWPR_CTRL_RESERVED0_BITS                    8
#define PHY84328_DEV1_RAM_LWPR_CTRL_RESERVED0_SHIFT                   0


/****************************************************************************
 * ln_device1 :: msg_in
 */
/* ln_device1 :: msg_in :: message_in [15:00] */
#define PHY84328_DEV1_MSG_IN_MESSAGE_IN_MASK                          0xffff
#define PHY84328_DEV1_MSG_IN_MESSAGE_IN_ALIGN                         0
#define PHY84328_DEV1_MSG_IN_MESSAGE_IN_BITS                          16
#define PHY84328_DEV1_MSG_IN_MESSAGE_IN_SHIFT                         0


/****************************************************************************
 * ln_device1 :: msg_out
 */
/* ln_device1 :: msg_out :: message_out [15:00] */
#define PHY84328_DEV1_MSG_OUT_MESSAGE_OUT_MASK                        0xffff
#define PHY84328_DEV1_MSG_OUT_MESSAGE_OUT_ALIGN                       0
#define PHY84328_DEV1_MSG_OUT_MESSAGE_OUT_BITS                        16
#define PHY84328_DEV1_MSG_OUT_MESSAGE_OUT_SHIFT                       0


/****************************************************************************
 * ln_device1 :: errored_sram_address
 */
/* ln_device1 :: errored_sram_address :: current_sram_address [15:00] */
#define PHY84328_DEV1_ERRORED_SRAM_ADDRESS_CURRENT_SRAM_ADDRESS_MASK  0xffff
#define PHY84328_DEV1_ERRORED_SRAM_ADDRESS_CURRENT_SRAM_ADDRESS_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_ADDRESS_CURRENT_SRAM_ADDRESS_BITS  16
#define PHY84328_DEV1_ERRORED_SRAM_ADDRESS_CURRENT_SRAM_ADDRESS_SHIFT 0


/****************************************************************************
 * ln_device1 :: errored_sram_data
 */
/* ln_device1 :: errored_sram_data :: Uncorrectable_Low_Mem_Error [15:15] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_LOW_MEM_ERROR_MASK 0x8000
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_LOW_MEM_ERROR_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_LOW_MEM_ERROR_BITS 1
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_LOW_MEM_ERROR_SHIFT 15

/* ln_device1 :: errored_sram_data :: Low_Mem_Error_Corrected [14:14] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_LOW_MEM_ERROR_CORRECTED_MASK  0x4000
#define PHY84328_DEV1_ERRORED_SRAM_DATA_LOW_MEM_ERROR_CORRECTED_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_LOW_MEM_ERROR_CORRECTED_BITS  1
#define PHY84328_DEV1_ERRORED_SRAM_DATA_LOW_MEM_ERROR_CORRECTED_SHIFT 14

/* ln_device1 :: errored_sram_data :: Uncorrectable_High_Mem_Error [13:13] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_HIGH_MEM_ERROR_MASK 0x2000
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_HIGH_MEM_ERROR_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_HIGH_MEM_ERROR_BITS 1
#define PHY84328_DEV1_ERRORED_SRAM_DATA_UNCORRECTABLE_HIGH_MEM_ERROR_SHIFT 13

/* ln_device1 :: errored_sram_data :: High_Mem_Error_Corrected [12:12] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_HIGH_MEM_ERROR_CORRECTED_MASK 0x1000
#define PHY84328_DEV1_ERRORED_SRAM_DATA_HIGH_MEM_ERROR_CORRECTED_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_HIGH_MEM_ERROR_CORRECTED_BITS 1
#define PHY84328_DEV1_ERRORED_SRAM_DATA_HIGH_MEM_ERROR_CORRECTED_SHIFT 12

/* ln_device1 :: errored_sram_data :: reserved0 [11:10] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_RESERVED0_MASK                0x0c00
#define PHY84328_DEV1_ERRORED_SRAM_DATA_RESERVED0_ALIGN               0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_RESERVED0_BITS                2
#define PHY84328_DEV1_ERRORED_SRAM_DATA_RESERVED0_SHIFT               10

/* ln_device1 :: errored_sram_data :: Mem_Error_Corrected_8051_interrupt_mask [09:09] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_CORRECTED_8051_INTERRUPT_MASK_MASK 0x0200
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_CORRECTED_8051_INTERRUPT_MASK_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_CORRECTED_8051_INTERRUPT_MASK_BITS 1
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_CORRECTED_8051_INTERRUPT_MASK_SHIFT 9

/* ln_device1 :: errored_sram_data :: Mem_Error_Uncorrected_8051_interrupt_mask [08:08] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_UNCORRECTED_8051_INTERRUPT_MASK_MASK 0x0100
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_UNCORRECTED_8051_INTERRUPT_MASK_ALIGN 0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_UNCORRECTED_8051_INTERRUPT_MASK_BITS 1
#define PHY84328_DEV1_ERRORED_SRAM_DATA_MEM_ERROR_UNCORRECTED_8051_INTERRUPT_MASK_SHIFT 8

/* ln_device1 :: errored_sram_data :: current_sram_data [07:00] */
#define PHY84328_DEV1_ERRORED_SRAM_DATA_CURRENT_SRAM_DATA_MASK        0x00ff
#define PHY84328_DEV1_ERRORED_SRAM_DATA_CURRENT_SRAM_DATA_ALIGN       0
#define PHY84328_DEV1_ERRORED_SRAM_DATA_CURRENT_SRAM_DATA_BITS        8
#define PHY84328_DEV1_ERRORED_SRAM_DATA_CURRENT_SRAM_DATA_SHIFT       0


/****************************************************************************
 * ln_device1 :: gp_reg_0
 */
/* ln_device1 :: gp_reg_0 :: Enable_line_3_0 [15:12] */
#define PHY84328_DEV1_GP_REG_0_ENABLE_LINE_3_0_MASK                   0xf000
#define PHY84328_DEV1_GP_REG_0_ENABLE_LINE_3_0_ALIGN                  0
#define PHY84328_DEV1_GP_REG_0_ENABLE_LINE_3_0_BITS                   4
#define PHY84328_DEV1_GP_REG_0_ENABLE_LINE_3_0_SHIFT                  12

/* ln_device1 :: gp_reg_0 :: Enable_system_3_0 [11:08] */
#define PHY84328_DEV1_GP_REG_0_ENABLE_SYSTEM_3_0_MASK                 0x0f00
#define PHY84328_DEV1_GP_REG_0_ENABLE_SYSTEM_3_0_ALIGN                0
#define PHY84328_DEV1_GP_REG_0_ENABLE_SYSTEM_3_0_BITS                 4
#define PHY84328_DEV1_GP_REG_0_ENABLE_SYSTEM_3_0_SHIFT                8

/* ln_device1 :: gp_reg_0 :: gpreg0_data_7_5 [07:05] */
#define PHY84328_DEV1_GP_REG_0_GPREG0_DATA_7_5_MASK                   0x00e0
#define PHY84328_DEV1_GP_REG_0_GPREG0_DATA_7_5_ALIGN                  0
#define PHY84328_DEV1_GP_REG_0_GPREG0_DATA_7_5_BITS                   3
#define PHY84328_DEV1_GP_REG_0_GPREG0_DATA_7_5_SHIFT                  5

/* ln_device1 :: gp_reg_0 :: ULL_datapath_latency [04:04] */
#define PHY84328_DEV1_GP_REG_0_ULL_DATAPATH_LATENCY_MASK              0x0010
#define PHY84328_DEV1_GP_REG_0_ULL_DATAPATH_LATENCY_ALIGN             0
#define PHY84328_DEV1_GP_REG_0_ULL_DATAPATH_LATENCY_BITS              1
#define PHY84328_DEV1_GP_REG_0_ULL_DATAPATH_LATENCY_SHIFT             4

/* ln_device1 :: gp_reg_0 :: Enable_ultra_low_latency_datapath [03:03] */
#define PHY84328_DEV1_GP_REG_0_ENABLE_ULTRA_LOW_LATENCY_DATAPATH_MASK 0x0008
#define PHY84328_DEV1_GP_REG_0_ENABLE_ULTRA_LOW_LATENCY_DATAPATH_ALIGN 0
#define PHY84328_DEV1_GP_REG_0_ENABLE_ULTRA_LOW_LATENCY_DATAPATH_BITS 1
#define PHY84328_DEV1_GP_REG_0_ENABLE_ULTRA_LOW_LATENCY_DATAPATH_SHIFT 3

/* ln_device1 :: gp_reg_0 :: i2c_operation_in_progress [02:02] */
#define PHY84328_DEV1_GP_REG_0_I2C_OPERATION_IN_PROGRESS_MASK         0x0004
#define PHY84328_DEV1_GP_REG_0_I2C_OPERATION_IN_PROGRESS_ALIGN        0
#define PHY84328_DEV1_GP_REG_0_I2C_OPERATION_IN_PROGRESS_BITS         1
#define PHY84328_DEV1_GP_REG_0_I2C_OPERATION_IN_PROGRESS_SHIFT        2

/* ln_device1 :: gp_reg_0 :: Enable_QSFP_Mod_detect [01:01] */
#define PHY84328_DEV1_GP_REG_0_ENABLE_QSFP_MOD_DETECT_MASK            0x0002
#define PHY84328_DEV1_GP_REG_0_ENABLE_QSFP_MOD_DETECT_ALIGN           0
#define PHY84328_DEV1_GP_REG_0_ENABLE_QSFP_MOD_DETECT_BITS            1
#define PHY84328_DEV1_GP_REG_0_ENABLE_QSFP_MOD_DETECT_SHIFT           1

/* ln_device1 :: gp_reg_0 :: Enable_SFP_Mod_detect [00:00] */
#define PHY84328_DEV1_GP_REG_0_ENABLE_SFP_MOD_DETECT_MASK             0x0001
#define PHY84328_DEV1_GP_REG_0_ENABLE_SFP_MOD_DETECT_ALIGN            0
#define PHY84328_DEV1_GP_REG_0_ENABLE_SFP_MOD_DETECT_BITS             1
#define PHY84328_DEV1_GP_REG_0_ENABLE_SFP_MOD_DETECT_SHIFT            0


/****************************************************************************
 * ln_device1 :: gp_reg_1
 */
/* ln_device1 :: gp_reg_1 :: System_LR_mode [15:15] */
#define PHY84328_DEV1_GP_REG_1_SYSTEM_LR_MODE_MASK                    0x8000
#define PHY84328_DEV1_GP_REG_1_SYSTEM_LR_MODE_ALIGN                   0
#define PHY84328_DEV1_GP_REG_1_SYSTEM_LR_MODE_BITS                    1
#define PHY84328_DEV1_GP_REG_1_SYSTEM_LR_MODE_SHIFT                   15

/* ln_device1 :: gp_reg_1 :: Line_LR_mode [14:14] */
#define PHY84328_DEV1_GP_REG_1_LINE_LR_MODE_MASK                      0x4000
#define PHY84328_DEV1_GP_REG_1_LINE_LR_MODE_ALIGN                     0
#define PHY84328_DEV1_GP_REG_1_LINE_LR_MODE_BITS                      1
#define PHY84328_DEV1_GP_REG_1_LINE_LR_MODE_SHIFT                     14

/* ln_device1 :: gp_reg_1 :: System_Forced_CL72_mode [13:13] */
#define PHY84328_DEV1_GP_REG_1_SYSTEM_FORCED_CL72_MODE_MASK           0x2000
#define PHY84328_DEV1_GP_REG_1_SYSTEM_FORCED_CL72_MODE_ALIGN          0
#define PHY84328_DEV1_GP_REG_1_SYSTEM_FORCED_CL72_MODE_BITS           1
#define PHY84328_DEV1_GP_REG_1_SYSTEM_FORCED_CL72_MODE_SHIFT          13

/* ln_device1 :: gp_reg_1 :: Line_Forced_CL72_mode [12:12] */
#define PHY84328_DEV1_GP_REG_1_LINE_FORCED_CL72_MODE_MASK             0x1000
#define PHY84328_DEV1_GP_REG_1_LINE_FORCED_CL72_MODE_ALIGN            0
#define PHY84328_DEV1_GP_REG_1_LINE_FORCED_CL72_MODE_BITS             1
#define PHY84328_DEV1_GP_REG_1_LINE_FORCED_CL72_MODE_SHIFT            12

/* ln_device1 :: gp_reg_1 :: System_Cu_Type [11:11] */
#define PHY84328_DEV1_GP_REG_1_SYSTEM_CU_TYPE_MASK                    0x0800
#define PHY84328_DEV1_GP_REG_1_SYSTEM_CU_TYPE_ALIGN                   0
#define PHY84328_DEV1_GP_REG_1_SYSTEM_CU_TYPE_BITS                    1
#define PHY84328_DEV1_GP_REG_1_SYSTEM_CU_TYPE_SHIFT                   11

/* ln_device1 :: gp_reg_1 :: System_Type [10:10] */
#define PHY84328_DEV1_GP_REG_1_SYSTEM_TYPE_MASK                       0x0400
#define PHY84328_DEV1_GP_REG_1_SYSTEM_TYPE_ALIGN                      0
#define PHY84328_DEV1_GP_REG_1_SYSTEM_TYPE_BITS                       1
#define PHY84328_DEV1_GP_REG_1_SYSTEM_TYPE_SHIFT                      10

/* ln_device1 :: gp_reg_1 :: Line_Cu_Type [09:09] */
#define PHY84328_DEV1_GP_REG_1_LINE_CU_TYPE_MASK                      0x0200
#define PHY84328_DEV1_GP_REG_1_LINE_CU_TYPE_ALIGN                     0
#define PHY84328_DEV1_GP_REG_1_LINE_CU_TYPE_BITS                      1
#define PHY84328_DEV1_GP_REG_1_LINE_CU_TYPE_SHIFT                     9

/* ln_device1 :: gp_reg_1 :: Line_Type [08:08] */
#define PHY84328_DEV1_GP_REG_1_LINE_TYPE_MASK                         0x0100
#define PHY84328_DEV1_GP_REG_1_LINE_TYPE_ALIGN                        0
#define PHY84328_DEV1_GP_REG_1_LINE_TYPE_BITS                         1
#define PHY84328_DEV1_GP_REG_1_LINE_TYPE_SHIFT                        8

/* ln_device1 :: gp_reg_1 :: finish_change [07:07] */
#define PHY84328_DEV1_GP_REG_1_FINISH_CHANGE_MASK                     0x0080
#define PHY84328_DEV1_GP_REG_1_FINISH_CHANGE_ALIGN                    0
#define PHY84328_DEV1_GP_REG_1_FINISH_CHANGE_BITS                     1
#define PHY84328_DEV1_GP_REG_1_FINISH_CHANGE_SHIFT                    7

/* ln_device1 :: gp_reg_1 :: Type_change [06:06] */
#define PHY84328_DEV1_GP_REG_1_TYPE_CHANGE_MASK                       0x0040
#define PHY84328_DEV1_GP_REG_1_TYPE_CHANGE_ALIGN                      0
#define PHY84328_DEV1_GP_REG_1_TYPE_CHANGE_BITS                       1
#define PHY84328_DEV1_GP_REG_1_TYPE_CHANGE_SHIFT                      6

/* ln_device1 :: gp_reg_1 :: Speed_change [05:05] */
#define PHY84328_DEV1_GP_REG_1_SPEED_CHANGE_MASK                      0x0020
#define PHY84328_DEV1_GP_REG_1_SPEED_CHANGE_ALIGN                     0
#define PHY84328_DEV1_GP_REG_1_SPEED_CHANGE_BITS                      1
#define PHY84328_DEV1_GP_REG_1_SPEED_CHANGE_SHIFT                     5

/* ln_device1 :: gp_reg_1 :: Speed_or_Type_change [04:04] */
#define PHY84328_DEV1_GP_REG_1_SPEED_OR_TYPE_CHANGE_MASK              0x0010
#define PHY84328_DEV1_GP_REG_1_SPEED_OR_TYPE_CHANGE_ALIGN             0
#define PHY84328_DEV1_GP_REG_1_SPEED_OR_TYPE_CHANGE_BITS              1
#define PHY84328_DEV1_GP_REG_1_SPEED_OR_TYPE_CHANGE_SHIFT             4

/* ln_device1 :: gp_reg_1 :: Speed_100G [03:03] */
#define PHY84328_DEV1_GP_REG_1_SPEED_100G_MASK                        0x0008
#define PHY84328_DEV1_GP_REG_1_SPEED_100G_ALIGN                       0
#define PHY84328_DEV1_GP_REG_1_SPEED_100G_BITS                        1
#define PHY84328_DEV1_GP_REG_1_SPEED_100G_SHIFT                       3

/* ln_device1 :: gp_reg_1 :: Speed_40G [02:02] */
#define PHY84328_DEV1_GP_REG_1_SPEED_40G_MASK                         0x0004
#define PHY84328_DEV1_GP_REG_1_SPEED_40G_ALIGN                        0
#define PHY84328_DEV1_GP_REG_1_SPEED_40G_BITS                         1
#define PHY84328_DEV1_GP_REG_1_SPEED_40G_SHIFT                        2

/* ln_device1 :: gp_reg_1 :: Speed_10G [01:01] */
#define PHY84328_DEV1_GP_REG_1_SPEED_10G_MASK                         0x0002
#define PHY84328_DEV1_GP_REG_1_SPEED_10G_ALIGN                        0
#define PHY84328_DEV1_GP_REG_1_SPEED_10G_BITS                         1
#define PHY84328_DEV1_GP_REG_1_SPEED_10G_SHIFT                        1

/* ln_device1 :: gp_reg_1 :: Speed_1G [00:00] */
#define PHY84328_DEV1_GP_REG_1_SPEED_1G_MASK                          0x0001
#define PHY84328_DEV1_GP_REG_1_SPEED_1G_ALIGN                         0
#define PHY84328_DEV1_GP_REG_1_SPEED_1G_BITS                          1
#define PHY84328_DEV1_GP_REG_1_SPEED_1G_SHIFT                         0


/****************************************************************************
 * ln_device1 :: gp_reg_2
 */
/* ln_device1 :: gp_reg_2 :: gpreg2_data [15:00] */
#define PHY84328_DEV1_GP_REG_2_GPREG2_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_2_GPREG2_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_2_GPREG2_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_2_GPREG2_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: gp_reg_3
 */
/* ln_device1 :: gp_reg_3 :: gpreg3_data [15:00] */
#define PHY84328_DEV1_GP_REG_3_GPREG3_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_3_GPREG3_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_3_GPREG3_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_3_GPREG3_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: gp_reg_4
 */
/* ln_device1 :: gp_reg_4 :: gpreg4_data [15:00] */
#define PHY84328_DEV1_GP_REG_4_GPREG4_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_4_GPREG4_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_4_GPREG4_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_4_GPREG4_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: logad_ctrl
 */
/* ln_device1 :: logad_ctrl :: reserved0 [15:08] */
#define PHY84328_DEV1_LOGAD_CTRL_RESERVED0_MASK                       0xff00
#define PHY84328_DEV1_LOGAD_CTRL_RESERVED0_ALIGN                      0
#define PHY84328_DEV1_LOGAD_CTRL_RESERVED0_BITS                       8
#define PHY84328_DEV1_LOGAD_CTRL_RESERVED0_SHIFT                      8

/* ln_device1 :: logad_ctrl :: Logical_ch_numbering_4_physical_ch3 [07:06] */
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH3_MASK 0x00c0
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH3_ALIGN 0
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH3_BITS 2
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH3_SHIFT 6

/* ln_device1 :: logad_ctrl :: Logical_ch_numbering_4_physical_ch2 [05:04] */
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH2_MASK 0x0030
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH2_ALIGN 0
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH2_BITS 2
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH2_SHIFT 4

/* ln_device1 :: logad_ctrl :: Logical_ch_numbering_4_physical_ch1 [03:02] */
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH1_MASK 0x000c
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH1_ALIGN 0
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH1_BITS 2
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH1_SHIFT 2

/* ln_device1 :: logad_ctrl :: Logical_ch_numbering_4_physical_ch0 [01:00] */
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH0_MASK 0x0003
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH0_ALIGN 0
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH0_BITS 2
#define PHY84328_DEV1_LOGAD_CTRL_LOGICAL_CH_NUMBERING_4_PHYSICAL_CH0_SHIFT 0


/****************************************************************************
 * ln_device1 :: sw_reset_ctrl
 */
/* ln_device1 :: sw_reset_ctrl :: reserved0 [15:03] */
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED0_MASK                    0xfff8
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED0_BITS                    13
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED0_SHIFT                   3

/* ln_device1 :: sw_reset_ctrl :: i2c_master_blk_sw_rst [02:02] */
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_MASTER_BLK_SW_RST_MASK        0x0004
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_MASTER_BLK_SW_RST_ALIGN       0
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_MASTER_BLK_SW_RST_BITS        1
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_MASTER_BLK_SW_RST_SHIFT       2

/* ln_device1 :: sw_reset_ctrl :: i2c_slave_blk_sw_rst [01:01] */
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_SLAVE_BLK_SW_RST_MASK         0x0002
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_SLAVE_BLK_SW_RST_ALIGN        0
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_SLAVE_BLK_SW_RST_BITS         1
#define PHY84328_DEV1_SW_RESET_CTRL_I2C_SLAVE_BLK_SW_RST_SHIFT        1

/* ln_device1 :: sw_reset_ctrl :: reserved1 [00:00] */
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED1_MASK                    0x0001
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED1_ALIGN                   0
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED1_BITS                    1
#define PHY84328_DEV1_SW_RESET_CTRL_RESERVED1_SHIFT                   0


/****************************************************************************
 * ln_device1 :: misc_ctrl
 */
/* ln_device1 :: misc_ctrl :: Serial_broadcast_Mode [15:15] */
#define PHY84328_DEV1_MISC_CTRL_SERIAL_BROADCAST_MODE_MASK            0x8000
#define PHY84328_DEV1_MISC_CTRL_SERIAL_BROADCAST_MODE_ALIGN           0
#define PHY84328_DEV1_MISC_CTRL_SERIAL_BROADCAST_MODE_BITS            1
#define PHY84328_DEV1_MISC_CTRL_SERIAL_BROADCAST_MODE_SHIFT           15

/* ln_device1 :: misc_ctrl :: reserved0 [14:14] */
#define PHY84328_DEV1_MISC_CTRL_RESERVED0_MASK                        0x4000
#define PHY84328_DEV1_MISC_CTRL_RESERVED0_ALIGN                       0
#define PHY84328_DEV1_MISC_CTRL_RESERVED0_BITS                        1
#define PHY84328_DEV1_MISC_CTRL_RESERVED0_SHIFT                       14

/* ln_device1 :: misc_ctrl :: rxd_oen [13:13] */
#define PHY84328_DEV1_MISC_CTRL_RXD_OEN_MASK                          0x2000
#define PHY84328_DEV1_MISC_CTRL_RXD_OEN_ALIGN                         0
#define PHY84328_DEV1_MISC_CTRL_RXD_OEN_BITS                          1
#define PHY84328_DEV1_MISC_CTRL_RXD_OEN_SHIFT                         13

/* ln_device1 :: misc_ctrl :: txd_oen [12:12] */
#define PHY84328_DEV1_MISC_CTRL_TXD_OEN_MASK                          0x1000
#define PHY84328_DEV1_MISC_CTRL_TXD_OEN_ALIGN                         0
#define PHY84328_DEV1_MISC_CTRL_TXD_OEN_BITS                          1
#define PHY84328_DEV1_MISC_CTRL_TXD_OEN_SHIFT                         12

/* ln_device1 :: misc_ctrl :: rescal_done_stat [11:11] */
#define PHY84328_DEV1_MISC_CTRL_RESCAL_DONE_STAT_MASK                 0x0800
#define PHY84328_DEV1_MISC_CTRL_RESCAL_DONE_STAT_ALIGN                0
#define PHY84328_DEV1_MISC_CTRL_RESCAL_DONE_STAT_BITS                 1
#define PHY84328_DEV1_MISC_CTRL_RESCAL_DONE_STAT_SHIFT                11

/* ln_device1 :: misc_ctrl :: rescal [10:08] */
#define PHY84328_DEV1_MISC_CTRL_RESCAL_MASK                           0x0700
#define PHY84328_DEV1_MISC_CTRL_RESCAL_ALIGN                          0
#define PHY84328_DEV1_MISC_CTRL_RESCAL_BITS                           3
#define PHY84328_DEV1_MISC_CTRL_RESCAL_SHIFT                          8

/* ln_device1 :: misc_ctrl :: global_chip_intr_en [07:07] */
#define PHY84328_DEV1_MISC_CTRL_GLOBAL_CHIP_INTR_EN_MASK              0x0080
#define PHY84328_DEV1_MISC_CTRL_GLOBAL_CHIP_INTR_EN_ALIGN             0
#define PHY84328_DEV1_MISC_CTRL_GLOBAL_CHIP_INTR_EN_BITS              1
#define PHY84328_DEV1_MISC_CTRL_GLOBAL_CHIP_INTR_EN_SHIFT             7

/* ln_device1 :: misc_ctrl :: reserved1 [06:05] */
#define PHY84328_DEV1_MISC_CTRL_RESERVED1_MASK                        0x0060
#define PHY84328_DEV1_MISC_CTRL_RESERVED1_ALIGN                       0
#define PHY84328_DEV1_MISC_CTRL_RESERVED1_BITS                        2
#define PHY84328_DEV1_MISC_CTRL_RESERVED1_SHIFT                       5

/* ln_device1 :: misc_ctrl :: message_out_status [04:04] */
#define PHY84328_DEV1_MISC_CTRL_MESSAGE_OUT_STATUS_MASK               0x0010
#define PHY84328_DEV1_MISC_CTRL_MESSAGE_OUT_STATUS_ALIGN              0
#define PHY84328_DEV1_MISC_CTRL_MESSAGE_OUT_STATUS_BITS               1
#define PHY84328_DEV1_MISC_CTRL_MESSAGE_OUT_STATUS_SHIFT              4

/* ln_device1 :: misc_ctrl :: spi_download_size [03:03] */
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_SIZE_MASK                0x0008
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_SIZE_ALIGN               0
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_SIZE_BITS                1
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_SIZE_SHIFT               3

/* ln_device1 :: misc_ctrl :: spi_download_clock_speed [02:02] */
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_CLOCK_SPEED_MASK         0x0004
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_CLOCK_SPEED_ALIGN        0
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_CLOCK_SPEED_BITS         1
#define PHY84328_DEV1_MISC_CTRL_SPI_DOWNLOAD_CLOCK_SPEED_SHIFT        2

/* ln_device1 :: misc_ctrl :: i2c_port_sel [01:00] */
#define PHY84328_DEV1_MISC_CTRL_I2C_PORT_SEL_MASK                     0x0003
#define PHY84328_DEV1_MISC_CTRL_I2C_PORT_SEL_ALIGN                    0
#define PHY84328_DEV1_MISC_CTRL_I2C_PORT_SEL_BITS                     2
#define PHY84328_DEV1_MISC_CTRL_I2C_PORT_SEL_SHIFT                    0


/****************************************************************************
 * ln_device1 :: single_pmd_ctrl
 */
/* ln_device1 :: single_pmd_ctrl :: reserved0 [15:08] */
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED0_MASK                  0xff00
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED0_ALIGN                 0
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED0_BITS                  8
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED0_SHIFT                 8

/* ln_device1 :: single_pmd_ctrl :: Single_pmd_mode [07:07] */
#define PHY84328_DEV1_SINGLE_PMD_CTRL_SINGLE_PMD_MODE_MASK            0x0080
#define PHY84328_DEV1_SINGLE_PMD_CTRL_SINGLE_PMD_MODE_ALIGN           0
#define PHY84328_DEV1_SINGLE_PMD_CTRL_SINGLE_PMD_MODE_BITS            1
#define PHY84328_DEV1_SINGLE_PMD_CTRL_SINGLE_PMD_MODE_SHIFT           7

/* ln_device1 :: single_pmd_ctrl :: reserved1 [06:06] */
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED1_MASK                  0x0040
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED1_ALIGN                 0
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED1_BITS                  1
#define PHY84328_DEV1_SINGLE_PMD_CTRL_RESERVED1_SHIFT                 6

/* ln_device1 :: single_pmd_ctrl :: phy_ch_to_access_in_single_pmd [05:04] */
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_ACCESS_IN_SINGLE_PMD_MASK 0x0030
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_ACCESS_IN_SINGLE_PMD_ALIGN 0
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_ACCESS_IN_SINGLE_PMD_BITS 2
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_ACCESS_IN_SINGLE_PMD_SHIFT 4

/* ln_device1 :: single_pmd_ctrl :: phy_ch_to_be_disable_in_single_pmd [03:00] */
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_BE_DISABLE_IN_SINGLE_PMD_MASK 0x000f
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_BE_DISABLE_IN_SINGLE_PMD_ALIGN 0
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_BE_DISABLE_IN_SINGLE_PMD_BITS 4
#define PHY84328_DEV1_SINGLE_PMD_CTRL_PHY_CH_TO_BE_DISABLE_IN_SINGLE_PMD_SHIFT 0


/****************************************************************************
 * ln_device1 :: gp_reg_5
 */
/* ln_device1 :: gp_reg_5 :: gpreg5_data [15:00] */
#define PHY84328_DEV1_GP_REG_5_GPREG5_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_5_GPREG5_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_5_GPREG5_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_5_GPREG5_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: gp_reg_6
 */
/* ln_device1 :: gp_reg_6 :: gpreg6_data [15:00] */
#define PHY84328_DEV1_GP_REG_6_GPREG6_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_6_GPREG6_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_6_GPREG6_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_6_GPREG6_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: gp_reg_7
 */
/* ln_device1 :: gp_reg_7 :: gpreg7_data [15:00] */
#define PHY84328_DEV1_GP_REG_7_GPREG7_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_7_GPREG7_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_7_GPREG7_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_7_GPREG7_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: gp_reg_8
 */
/* ln_device1 :: gp_reg_8 :: gpreg8_data [15:00] */
#define PHY84328_DEV1_GP_REG_8_GPREG8_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_8_GPREG8_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_8_GPREG8_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_8_GPREG8_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: gp_reg_9
 */
/* ln_device1 :: gp_reg_9 :: gpreg9_data [15:00] */
#define PHY84328_DEV1_GP_REG_9_GPREG9_DATA_MASK                       0xffff
#define PHY84328_DEV1_GP_REG_9_GPREG9_DATA_ALIGN                      0
#define PHY84328_DEV1_GP_REG_9_GPREG9_DATA_BITS                       16
#define PHY84328_DEV1_GP_REG_9_GPREG9_DATA_SHIFT                      0


/****************************************************************************
 * ln_device1 :: vtmon_ctrl_0
 */
/* ln_device1 :: vtmon_ctrl_0 :: reserved0 [15:07] */
#define PHY84328_DEV1_VTMON_CTRL_0_RESERVED0_MASK                     0xff80
#define PHY84328_DEV1_VTMON_CTRL_0_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_VTMON_CTRL_0_RESERVED0_BITS                     9
#define PHY84328_DEV1_VTMON_CTRL_0_RESERVED0_SHIFT                    7

/* ln_device1 :: vtmon_ctrl_0 :: vtmon_test_sel [06:03] */
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_TEST_SEL_MASK                0x0078
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_TEST_SEL_ALIGN               0
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_TEST_SEL_BITS                4
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_TEST_SEL_SHIFT               3

/* ln_device1 :: vtmon_ctrl_0 :: vtmon_bg_adj [02:00] */
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_BG_ADJ_MASK                  0x0007
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_BG_ADJ_ALIGN                 0
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_BG_ADJ_BITS                  3
#define PHY84328_DEV1_VTMON_CTRL_0_VTMON_BG_ADJ_SHIFT                 0


/****************************************************************************
 * ln_device1 :: vtmon_ctrl_1
 */
/* ln_device1 :: vtmon_ctrl_1 :: reserved0 [15:08] */
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED0_MASK                     0xff00
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED0_BITS                     8
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED0_SHIFT                    8

/* ln_device1 :: vtmon_ctrl_1 :: pvtmon_idoffmon_pwrdn [07:07] */
#define PHY84328_DEV1_VTMON_CTRL_1_PVTMON_IDOFFMON_PWRDN_MASK         0x0080
#define PHY84328_DEV1_VTMON_CTRL_1_PVTMON_IDOFFMON_PWRDN_ALIGN        0
#define PHY84328_DEV1_VTMON_CTRL_1_PVTMON_IDOFFMON_PWRDN_BITS         1
#define PHY84328_DEV1_VTMON_CTRL_1_PVTMON_IDOFFMON_PWRDN_SHIFT        7

/* ln_device1 :: vtmon_ctrl_1 :: vtmon_strb [06:06] */
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_STRB_MASK                    0x0040
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_STRB_ALIGN                   0
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_STRB_BITS                    1
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_STRB_SHIFT                   6

/* ln_device1 :: vtmon_ctrl_1 :: vtmon_pwrdn [05:05] */
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_PWRDN_MASK                   0x0020
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_PWRDN_ALIGN                  0
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_PWRDN_BITS                   1
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_PWRDN_SHIFT                  5

/* ln_device1 :: vtmon_ctrl_1 :: vtmon_rstb [04:04] */
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_RSTB_MASK                    0x0010
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_RSTB_ALIGN                   0
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_RSTB_BITS                    1
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_RSTB_SHIFT                   4

/* ln_device1 :: vtmon_ctrl_1 :: reserved1 [03:03] */
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED1_MASK                     0x0008
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED1_ALIGN                    0
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED1_BITS                     1
#define PHY84328_DEV1_VTMON_CTRL_1_RESERVED1_SHIFT                    3

/* ln_device1 :: vtmon_ctrl_1 :: vtmon_mode_sel [02:00] */
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_MODE_SEL_MASK                0x0007
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_MODE_SEL_ALIGN               0
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_MODE_SEL_BITS                3
#define PHY84328_DEV1_VTMON_CTRL_1_VTMON_MODE_SEL_SHIFT               0


/****************************************************************************
 * ln_device1 :: vtmon_status
 */
/* ln_device1 :: vtmon_status :: reserved0 [15:10] */
#define PHY84328_DEV1_VTMON_STATUS_RESERVED0_MASK                     0xfc00
#define PHY84328_DEV1_VTMON_STATUS_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_VTMON_STATUS_RESERVED0_BITS                     6
#define PHY84328_DEV1_VTMON_STATUS_RESERVED0_SHIFT                    10

/* ln_device1 :: vtmon_status :: vtmon_data [09:00] */
#define PHY84328_DEV1_VTMON_STATUS_VTMON_DATA_MASK                    0x03ff
#define PHY84328_DEV1_VTMON_STATUS_VTMON_DATA_ALIGN                   0
#define PHY84328_DEV1_VTMON_STATUS_VTMON_DATA_BITS                    10
#define PHY84328_DEV1_VTMON_STATUS_VTMON_DATA_SHIFT                   0


/****************************************************************************
 * ln_device1 :: vtmon_ctrl_2
 */
/* ln_device1 :: vtmon_ctrl_2 :: reserved0 [15:07] */
#define PHY84328_DEV1_VTMON_CTRL_2_RESERVED0_MASK                     0xff80
#define PHY84328_DEV1_VTMON_CTRL_2_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_VTMON_CTRL_2_RESERVED0_BITS                     9
#define PHY84328_DEV1_VTMON_CTRL_2_RESERVED0_SHIFT                    7

/* ln_device1 :: vtmon_ctrl_2 :: pvtmon_prog_resistor [06:03] */
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_PROG_RESISTOR_MASK          0x0078
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_PROG_RESISTOR_ALIGN         0
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_PROG_RESISTOR_BITS          4
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_PROG_RESISTOR_SHIFT         3

/* ln_device1 :: vtmon_ctrl_2 :: pvtmon_mode [02:00] */
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_MODE_MASK                   0x0007
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_MODE_ALIGN                  0
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_MODE_BITS                   3
#define PHY84328_DEV1_VTMON_CTRL_2_PVTMON_MODE_SHIFT                  0


/****************************************************************************
 * ln_device1_DSC_regs
 */
/****************************************************************************
 * ln_device1 :: cdr_ctrl0
 */
/* ln_device1 :: cdr_ctrl0 :: cdros_xfi_integ_sat_sel [15:15] */
#define PHY84328_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_MASK          0x8000
#define PHY84328_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_ALIGN         0
#define PHY84328_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_BITS          1
#define PHY84328_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_SHIFT         15

/* ln_device1 :: cdr_ctrl0 :: cdrbr_m1_slicer_only [14:14] */
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_MASK             0x4000
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_ALIGN            0
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_BITS             1
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_SHIFT            14

/* ln_device1 :: cdr_ctrl0 :: cdrbr_p1_slicer_only [13:13] */
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_MASK             0x2000
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_ALIGN            0
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_BITS             1
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_SHIFT            13

/* ln_device1 :: cdr_ctrl0 :: cdrbr_polarity [12:12] */
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_POLARITY_MASK                   0x1000
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_POLARITY_ALIGN                  0
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_POLARITY_BITS                   1
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_POLARITY_SHIFT                  12

/* ln_device1 :: cdr_ctrl0 :: cdrbr_third_vec_en [11:11] */
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_MASK               0x0800
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_ALIGN              0
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_BITS               1
#define PHY84328_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_SHIFT              11

/* ln_device1 :: cdr_ctrl0 :: cdros_rising_edge [10:10] */
#define PHY84328_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_MASK                0x0400
#define PHY84328_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_ALIGN               0
#define PHY84328_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_BITS                1
#define PHY84328_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_SHIFT               10

/* ln_device1 :: cdr_ctrl0 :: cdros_falling_edge [09:09] */
#define PHY84328_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_MASK               0x0200
#define PHY84328_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_ALIGN              0
#define PHY84328_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_BITS               1
#define PHY84328_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_SHIFT              9

/* ln_device1 :: cdr_ctrl0 :: cdros_phase_sat_ctrl [08:07] */
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_MASK             0x0180
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_ALIGN            0
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_BITS             2
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_SHIFT            7

/* ln_device1 :: cdr_ctrl0 :: cdros_peak_polarity [06:06] */
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_MASK              0x0040
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_ALIGN             0
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_BITS              1
#define PHY84328_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_SHIFT             6

/* ln_device1 :: cdr_ctrl0 :: cdros_zero_polarity [05:05] */
#define PHY84328_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_MASK              0x0020
#define PHY84328_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_ALIGN             0
#define PHY84328_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_BITS              1
#define PHY84328_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_SHIFT             5

/* ln_device1 :: cdr_ctrl0 :: cdr_phase_err_frz [04:04] */
#define PHY84328_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_MASK                0x0010
#define PHY84328_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_ALIGN               0
#define PHY84328_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_BITS                1
#define PHY84328_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_SHIFT               4

/* ln_device1 :: cdr_ctrl0 :: cdr_integ_reg_clr [03:03] */
#define PHY84328_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_MASK                0x0008
#define PHY84328_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_ALIGN               0
#define PHY84328_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_BITS                1
#define PHY84328_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_SHIFT               3

/* ln_device1 :: cdr_ctrl0 :: cdr_freq_upd_en [02:02] */
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_MASK                  0x0004
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_ALIGN                 0
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_BITS                  1
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_SHIFT                 2

/* ln_device1 :: cdr_ctrl0 :: cdr_freq_en [01:01] */
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_EN_MASK                      0x0002
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_EN_ALIGN                     0
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_EN_BITS                      1
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_EN_SHIFT                     1

/* ln_device1 :: cdr_ctrl0 :: cdr_freq_override_en [00:00] */
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_MASK             0x0001
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_ALIGN            0
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_BITS             1
#define PHY84328_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_SHIFT            0


/****************************************************************************
 * ln_device1 :: cdr_ctrl1
 */
/* ln_device1 :: cdr_ctrl1 :: cdr_freq_override_val [15:00] */
#define PHY84328_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_MASK            0xffff
#define PHY84328_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_ALIGN           0
#define PHY84328_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_BITS            16
#define PHY84328_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_SHIFT           0


/****************************************************************************
 * ln_device1 :: cdr_ctrl2
 */
/* ln_device1 :: cdr_ctrl2 :: rsvd_for_eco [15:10] */
#define PHY84328_DEV1_CDR_CTRL2_RSVD_FOR_ECO_MASK                     0xfc00
#define PHY84328_DEV1_CDR_CTRL2_RSVD_FOR_ECO_ALIGN                    0
#define PHY84328_DEV1_CDR_CTRL2_RSVD_FOR_ECO_BITS                     6
#define PHY84328_DEV1_CDR_CTRL2_RSVD_FOR_ECO_SHIFT                    10

/* ln_device1 :: cdr_ctrl2 :: cdros_phase_err_offset [09:06] */
#define PHY84328_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_MASK           0x03c0
#define PHY84328_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_ALIGN          0
#define PHY84328_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_BITS           4
#define PHY84328_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_SHIFT          6

/* ln_device1 :: cdr_ctrl2 :: cdrbr_phase_err_offset [05:00] */
#define PHY84328_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_MASK           0x003f
#define PHY84328_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_ALIGN          0
#define PHY84328_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_BITS           6
#define PHY84328_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_SHIFT          0


/****************************************************************************
 * ln_device1 :: pi_ctrl0
 */
/* ln_device1 :: pi_ctrl0 :: pi_cw_rst [15:15] */
#define PHY84328_DEV1_PI_CTRL0_PI_CW_RST_MASK                         0x8000
#define PHY84328_DEV1_PI_CTRL0_PI_CW_RST_ALIGN                        0
#define PHY84328_DEV1_PI_CTRL0_PI_CW_RST_BITS                         1
#define PHY84328_DEV1_PI_CTRL0_PI_CW_RST_SHIFT                        15

/* ln_device1 :: pi_ctrl0 :: interp_ctrl_dsel [14:12] */
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_MASK                  0x7000
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_ALIGN                 0
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_BITS                  3
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_SHIFT                 12

/* ln_device1 :: pi_ctrl0 :: interp_ctrl_cap [11:11] */
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_CAP_MASK                   0x0800
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_CAP_ALIGN                  0
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_CAP_BITS                   1
#define PHY84328_DEV1_PI_CTRL0_INTERP_CTRL_CAP_SHIFT                  11

/* ln_device1 :: pi_ctrl0 :: reserved_for_eco0 [10:06] */
#define PHY84328_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_MASK                 0x07c0
#define PHY84328_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_ALIGN                0
#define PHY84328_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_BITS                 5
#define PHY84328_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_SHIFT                6

/* ln_device1 :: pi_ctrl0 :: pi_phase_step_mult_os8 [05:05] */
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_MASK            0x0020
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_ALIGN           0
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_BITS            1
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_SHIFT           5

/* ln_device1 :: pi_ctrl0 :: pi_phase_step_mult_os4 [04:04] */
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_MASK            0x0010
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_ALIGN           0
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_BITS            1
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_SHIFT           4

/* ln_device1 :: pi_ctrl0 :: pi_phase_step_mult_os3 [03:03] */
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_MASK            0x0008
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_ALIGN           0
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_BITS            1
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_SHIFT           3

/* ln_device1 :: pi_ctrl0 :: pi_phase_step_mult_os2 [02:02] */
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_MASK            0x0004
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_ALIGN           0
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_BITS            1
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_SHIFT           2

/* ln_device1 :: pi_ctrl0 :: pi_phase_invert [01:01] */
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_INVERT_MASK                   0x0002
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_INVERT_ALIGN                  0
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_INVERT_BITS                   1
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_INVERT_SHIFT                  1

/* ln_device1 :: pi_ctrl0 :: pi_phase_step_mult [00:00] */
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_MASK                0x0001
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_ALIGN               0
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_BITS                1
#define PHY84328_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_SHIFT               0


/****************************************************************************
 * ln_device1 :: pi_ctrl1
 */
/* ln_device1 :: pi_ctrl1 :: reserved_for_eco0 [15:12] */
#define PHY84328_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_MASK                 0xf000
#define PHY84328_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_ALIGN                0
#define PHY84328_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_BITS                 4
#define PHY84328_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_SHIFT                12

/* ln_device1 :: pi_ctrl1 :: pi_phase_step_dir [11:11] */
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_MASK                 0x0800
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_ALIGN                0
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_BITS                 1
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_SHIFT                11

/* ln_device1 :: pi_ctrl1 :: pi_phase_step [10:09] */
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_MASK                     0x0600
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_ALIGN                    0
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_BITS                     2
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STEP_SHIFT                    9

/* ln_device1 :: pi_ctrl1 :: pi_phase_delta [08:04] */
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_DELTA_MASK                    0x01f0
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_DELTA_ALIGN                   0
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_DELTA_BITS                    5
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_DELTA_SHIFT                   4

/* ln_device1 :: pi_ctrl1 :: pi_phase_strobe [03:03] */
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STROBE_MASK                   0x0008
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STROBE_ALIGN                  0
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STROBE_BITS                   1
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_STROBE_SHIFT                  3

/* ln_device1 :: pi_ctrl1 :: pi_phase_rotate_override [02:02] */
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_MASK          0x0004
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_ALIGN         0
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_BITS          1
#define PHY84328_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_SHIFT         2

/* ln_device1 :: pi_ctrl1 :: pi_clk90_offset_override [01:01] */
#define PHY84328_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_MASK          0x0002
#define PHY84328_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_ALIGN         0
#define PHY84328_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_BITS          1
#define PHY84328_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_SHIFT         1

/* ln_device1 :: pi_ctrl1 :: pi_dual_phase_override [00:00] */
#define PHY84328_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_MASK            0x0001
#define PHY84328_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_ALIGN           0
#define PHY84328_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_BITS            1
#define PHY84328_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_SHIFT           0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl0
 */
/* ln_device1 :: dfe_vga_ctrl0 :: dfe_abs_sum_max [15:09] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_MASK              0xfe00
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_ALIGN             0
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_BITS              7
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_SHIFT             9

/* ln_device1 :: dfe_vga_ctrl0 :: random_tapsel_disable [08:08] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_MASK        0x0100
#define PHY84328_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_ALIGN       0
#define PHY84328_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_BITS        1
#define PHY84328_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_SHIFT       8

/* ln_device1 :: dfe_vga_ctrl0 :: cor_neg2_en [07:07] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_MASK                  0x0080
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_ALIGN                 0
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_BITS                  1
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_SHIFT                 7

/* ln_device1 :: dfe_vga_ctrl0 :: cor_neg1_en [06:06] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_MASK                  0x0040
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_ALIGN                 0
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_BITS                  1
#define PHY84328_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_SHIFT                 6

/* ln_device1 :: dfe_vga_ctrl0 :: vga_polarity [05:05] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_MASK                 0x0020
#define PHY84328_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_ALIGN                0
#define PHY84328_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_BITS                 1
#define PHY84328_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_SHIFT                5

/* ln_device1 :: dfe_vga_ctrl0 :: dfe_polarity [04:04] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_MASK                 0x0010
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_ALIGN                0
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_BITS                 1
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_SHIFT                4

/* ln_device1 :: dfe_vga_ctrl0 :: trnsum_tap0_only [03:03] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_MASK             0x0008
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_ALIGN            0
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_BITS             1
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_SHIFT            3

/* ln_device1 :: dfe_vga_ctrl0 :: sum_m1err [02:02] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_MASK                    0x0004
#define PHY84328_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_ALIGN                   0
#define PHY84328_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_BITS                    1
#define PHY84328_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_SHIFT                   2

/* ln_device1 :: dfe_vga_ctrl0 :: trnsum_en [01:01] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_MASK                    0x0002
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_ALIGN                   0
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_BITS                    1
#define PHY84328_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_SHIFT                   1

/* ln_device1 :: dfe_vga_ctrl0 :: dfe_vga_clken [00:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_MASK                0x0001
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_ALIGN               0
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_BITS                1
#define PHY84328_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_SHIFT               0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl1
 */
/* ln_device1 :: dfe_vga_ctrl1 :: reserved_for_eco0 [15:14] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_MASK            0xc000
#define PHY84328_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_BITS            2
#define PHY84328_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_SHIFT           14

/* ln_device1 :: dfe_vga_ctrl1 :: dfe_llms_update_count_sel [13:12] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_MASK    0x3000
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_ALIGN   0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_BITS    2
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_SHIFT   12

/* ln_device1 :: dfe_vga_ctrl1 :: dfe_llms_en [11:11] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_MASK                  0x0800
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_ALIGN                 0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_BITS                  1
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_SHIFT                 11

/* ln_device1 :: dfe_vga_ctrl1 :: dfe_cdros_qphase_mult_en [10:10] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_MASK     0x0400
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_ALIGN    0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_BITS     1
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_SHIFT    10

/* ln_device1 :: dfe_vga_ctrl1 :: dfe_tap_2_dcd [09:06] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_MASK                0x03c0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_ALIGN               0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_BITS                4
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_SHIFT               6

/* ln_device1 :: dfe_vga_ctrl1 :: dfe_tap_1_do [05:03] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_MASK                 0x0038
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_ALIGN                0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_BITS                 3
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_SHIFT                3

/* ln_device1 :: dfe_vga_ctrl1 :: dfe_tap_1_de [02:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_MASK                 0x0007
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_ALIGN                0
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_BITS                 3
#define PHY84328_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_SHIFT                0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl2
 */
/* ln_device1 :: dfe_vga_ctrl2 :: vga3_override_val [15:12] */
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_MASK            0xf000
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_ALIGN           0
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_BITS            4
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_SHIFT           12

/* ln_device1 :: dfe_vga_ctrl2 :: vga3_override_en [11:11] */
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_MASK             0x0800
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_ALIGN            0
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_BITS             1
#define PHY84328_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_SHIFT            11

/* ln_device1 :: dfe_vga_ctrl2 :: reserved_for_eco0 [10:10] */
#define PHY84328_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_MASK            0x0400
#define PHY84328_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_BITS            1
#define PHY84328_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_SHIFT           10

/* ln_device1 :: dfe_vga_ctrl2 :: dfe_vga_write_tapsel [09:07] */
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_MASK         0x0380
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_ALIGN        0
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_BITS         3
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_SHIFT        7

/* ln_device1 :: dfe_vga_ctrl2 :: dfe_vga_write_val [06:01] */
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_MASK            0x007e
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_ALIGN           0
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_BITS            6
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_SHIFT           1

/* ln_device1 :: dfe_vga_ctrl2 :: dfe_vga_write_en [00:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_MASK             0x0001
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_ALIGN            0
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_BITS             1
#define PHY84328_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_SHIFT            0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl3
 */
/* ln_device1 :: dfe_vga_ctrl3 :: trnsum_otap_en [15:08] */
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_MASK               0xff00
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_ALIGN              0
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_BITS               8
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_SHIFT              8

/* ln_device1 :: dfe_vga_ctrl3 :: trnsum_etap_en [07:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_MASK               0x00ff
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_ALIGN              0
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_BITS               8
#define PHY84328_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_SHIFT              0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl4
 */
/* ln_device1 :: dfe_vga_ctrl4 :: trnsum_otap_sign [15:08] */
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_MASK             0xff00
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_ALIGN            0
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_BITS             8
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_SHIFT            8

/* ln_device1 :: dfe_vga_ctrl4 :: trnsum_etap_sign [07:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_MASK             0x00ff
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_ALIGN            0
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_BITS             8
#define PHY84328_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_SHIFT            0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl5
 */
/* ln_device1 :: dfe_vga_ctrl5 :: reserved_for_eco0 [15:10] */
#define PHY84328_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_MASK            0xfc00
#define PHY84328_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_BITS            6
#define PHY84328_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_SHIFT           10

/* ln_device1 :: dfe_vga_ctrl5 :: vga_cor_sel_e [09:05] */
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_MASK                0x03e0
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_ALIGN               0
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_BITS                5
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_SHIFT               5

/* ln_device1 :: dfe_vga_ctrl5 :: vga_cor_sel_o [04:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_MASK                0x001f
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_ALIGN               0
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_BITS                5
#define PHY84328_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_SHIFT               0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl6
 */
/* ln_device1 :: dfe_vga_ctrl6 :: reserved_for_eco0 [15:10] */
#define PHY84328_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_MASK            0xfc00
#define PHY84328_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_BITS            6
#define PHY84328_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_SHIFT           10

/* ln_device1 :: dfe_vga_ctrl6 :: dfe_cor_sel_e [09:05] */
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_MASK                0x03e0
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_ALIGN               0
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_BITS                5
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_SHIFT               5

/* ln_device1 :: dfe_vga_ctrl6 :: dfe_cor_sel_o [04:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_MASK                0x001f
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_ALIGN               0
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_BITS                5
#define PHY84328_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_SHIFT               0


/****************************************************************************
 * ln_device1 :: dfe_vga_ctrl7
 */
/* ln_device1 :: dfe_vga_ctrl7 :: disable_cl72_rcving_ctrl_frame [15:15] */
#define PHY84328_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_MASK 0x8000
#define PHY84328_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_ALIGN 0
#define PHY84328_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_BITS 1
#define PHY84328_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_SHIFT 15

/* ln_device1 :: dfe_vga_ctrl7 :: pattern [14:08] */
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_MASK                      0x7f00
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_ALIGN                     0
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_BITS                      7
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_SHIFT                     8

/* ln_device1 :: dfe_vga_ctrl7 :: pattern_bit_en [07:01] */
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_MASK               0x00fe
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_ALIGN              0
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_BITS               7
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_SHIFT              1

/* ln_device1 :: dfe_vga_ctrl7 :: pattern_en [00:00] */
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_EN_MASK                   0x0001
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_EN_ALIGN                  0
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_EN_BITS                   1
#define PHY84328_DEV1_DFE_VGA_CTRL7_PATTERN_EN_SHIFT                  0


/****************************************************************************
 * ln_device1 :: dsc_diag_ctrl0
 */
/* ln_device1 :: dsc_diag_ctrl0 :: rsvd_for_eco [15:12] */
#define PHY84328_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_MASK                0xf000
#define PHY84328_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_ALIGN               0
#define PHY84328_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_BITS                4
#define PHY84328_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_SHIFT               12

/* ln_device1 :: dsc_diag_ctrl0 :: osx2_diag_ctrl [11:11] */
#define PHY84328_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_MASK              0x0800
#define PHY84328_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_ALIGN             0
#define PHY84328_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_BITS              1
#define PHY84328_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_SHIFT             11

/* ln_device1 :: dsc_diag_ctrl0 :: voffset [10:07] */
#define PHY84328_DEV1_DSC_DIAG_CTRL0_VOFFSET_MASK                     0x0780
#define PHY84328_DEV1_DSC_DIAG_CTRL0_VOFFSET_ALIGN                    0
#define PHY84328_DEV1_DSC_DIAG_CTRL0_VOFFSET_BITS                     4
#define PHY84328_DEV1_DSC_DIAG_CTRL0_VOFFSET_SHIFT                    7

/* ln_device1 :: dsc_diag_ctrl0 :: hoffset [06:01] */
#define PHY84328_DEV1_DSC_DIAG_CTRL0_HOFFSET_MASK                     0x007e
#define PHY84328_DEV1_DSC_DIAG_CTRL0_HOFFSET_ALIGN                    0
#define PHY84328_DEV1_DSC_DIAG_CTRL0_HOFFSET_BITS                     6
#define PHY84328_DEV1_DSC_DIAG_CTRL0_HOFFSET_SHIFT                    1

/* ln_device1 :: dsc_diag_ctrl0 :: diagnostics_en [00:00] */
#define PHY84328_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_MASK              0x0001
#define PHY84328_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_ALIGN             0
#define PHY84328_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_BITS              1
#define PHY84328_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_SHIFT             0


/****************************************************************************
 * ln_device1 :: uC_ctrl
 */
/* ln_device1 :: uC_ctrl :: supplement_info [15:08] */
#define PHY84328_DEV1_UC_CTRL_SUPPLEMENT_INFO_MASK                    0xff00
#define PHY84328_DEV1_UC_CTRL_SUPPLEMENT_INFO_ALIGN                   0
#define PHY84328_DEV1_UC_CTRL_SUPPLEMENT_INFO_BITS                    8
#define PHY84328_DEV1_UC_CTRL_SUPPLEMENT_INFO_SHIFT                   8

/* ln_device1 :: uC_ctrl :: ready_for_cmd [07:07] */
#define PHY84328_DEV1_UC_CTRL_READY_FOR_CMD_MASK                      0x0080
#define PHY84328_DEV1_UC_CTRL_READY_FOR_CMD_ALIGN                     0
#define PHY84328_DEV1_UC_CTRL_READY_FOR_CMD_BITS                      1
#define PHY84328_DEV1_UC_CTRL_READY_FOR_CMD_SHIFT                     7

/* ln_device1 :: uC_ctrl :: error_found [06:06] */
#define PHY84328_DEV1_UC_CTRL_ERROR_FOUND_MASK                        0x0040
#define PHY84328_DEV1_UC_CTRL_ERROR_FOUND_ALIGN                       0
#define PHY84328_DEV1_UC_CTRL_ERROR_FOUND_BITS                        1
#define PHY84328_DEV1_UC_CTRL_ERROR_FOUND_SHIFT                       6

/* ln_device1 :: uC_ctrl :: cmd_info [05:04] */
#define PHY84328_DEV1_UC_CTRL_CMD_INFO_MASK                           0x0030
#define PHY84328_DEV1_UC_CTRL_CMD_INFO_ALIGN                          0
#define PHY84328_DEV1_UC_CTRL_CMD_INFO_BITS                           2
#define PHY84328_DEV1_UC_CTRL_CMD_INFO_SHIFT                          4

/* ln_device1 :: uC_ctrl :: gp_uC_req [03:00] */
#define PHY84328_DEV1_UC_CTRL_GP_UC_REQ_MASK                          0x000f
#define PHY84328_DEV1_UC_CTRL_GP_UC_REQ_ALIGN                         0
#define PHY84328_DEV1_UC_CTRL_GP_UC_REQ_BITS                          4
#define PHY84328_DEV1_UC_CTRL_GP_UC_REQ_SHIFT                         0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl0
 */
/* ln_device1 :: acq_sm_ctrl0 :: cl72_timer_en [15:15] */
#define PHY84328_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_MASK                 0x8000
#define PHY84328_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_ALIGN                0
#define PHY84328_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_BITS                 1
#define PHY84328_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_SHIFT                15

/* ln_device1 :: acq_sm_ctrl0 :: acq2_timeout [14:10] */
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_MASK                  0x7c00
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_ALIGN                 0
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_BITS                  5
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_SHIFT                 10

/* ln_device1 :: acq_sm_ctrl0 :: acq1_timeout [09:05] */
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_MASK                  0x03e0
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_ALIGN                 0
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_BITS                  5
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_SHIFT                 5

/* ln_device1 :: acq_sm_ctrl0 :: acqcdr_timeout [04:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_MASK                0x001f
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_ALIGN               0
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_BITS                5
#define PHY84328_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_SHIFT               0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl1
 */
/* ln_device1 :: acq_sm_ctrl1 :: acqvga_timeout [15:11] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_MASK                0xf800
#define PHY84328_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_ALIGN               0
#define PHY84328_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_BITS                5
#define PHY84328_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_SHIFT               11

/* ln_device1 :: acq_sm_ctrl1 :: bypass_os_integ_xfer [10:10] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_MASK          0x0400
#define PHY84328_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_ALIGN         0
#define PHY84328_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_BITS          1
#define PHY84328_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_SHIFT         10

/* ln_device1 :: acq_sm_ctrl1 :: dfe_frzval [09:05] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_MASK                    0x03e0
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_ALIGN                   0
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_BITS                    5
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_SHIFT                   5

/* ln_device1 :: acq_sm_ctrl1 :: dfe_frcfrz [04:04] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_MASK                    0x0010
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_ALIGN                   0
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_BITS                    1
#define PHY84328_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_SHIFT                   4

/* ln_device1 :: acq_sm_ctrl1 :: vga_frzval [03:03] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_MASK                    0x0008
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_ALIGN                   0
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_BITS                    1
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_SHIFT                   3

/* ln_device1 :: acq_sm_ctrl1 :: vga_frcfrz [02:02] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_MASK                    0x0004
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_ALIGN                   0
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_BITS                    1
#define PHY84328_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_SHIFT                   2

/* ln_device1 :: acq_sm_ctrl1 :: dsc_clr_val [01:01] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_MASK                   0x0002
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_ALIGN                  0
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_BITS                   1
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_SHIFT                  1

/* ln_device1 :: acq_sm_ctrl1 :: dsc_clr_frc [00:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_MASK                   0x0001
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_ALIGN                  0
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_BITS                   1
#define PHY84328_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_SHIFT                  0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl2
 */
/* ln_device1 :: acq_sm_ctrl2 :: sw_handover [15:15] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_MASK                   0x8000
#define PHY84328_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_ALIGN                  0
#define PHY84328_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_BITS                   1
#define PHY84328_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_SHIFT                  15

/* ln_device1 :: acq_sm_ctrl2 :: eee_acq_2_timeout [14:10] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_MASK             0x7c00
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_ALIGN            0
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_BITS             5
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_SHIFT            10

/* ln_device1 :: acq_sm_ctrl2 :: eee_acq_phase_timeout [09:05] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_MASK         0x03e0
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_ALIGN        0
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_BITS         5
#define PHY84328_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_SHIFT        5

/* ln_device1 :: acq_sm_ctrl2 :: skip_acq [04:04] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_MASK                      0x0010
#define PHY84328_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_ALIGN                     0
#define PHY84328_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_BITS                      1
#define PHY84328_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_SHIFT                     4

/* ln_device1 :: acq_sm_ctrl2 :: train2_req [03:03] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_MASK                    0x0008
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_ALIGN                   0
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_BITS                    1
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_SHIFT                   3

/* ln_device1 :: acq_sm_ctrl2 :: train1_req [02:02] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_MASK                    0x0004
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_ALIGN                   0
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_BITS                    1
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_SHIFT                   2

/* ln_device1 :: acq_sm_ctrl2 :: soft_ack [01:01] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_SOFT_ACK_MASK                      0x0002
#define PHY84328_DEV1_ACQ_SM_CTRL2_SOFT_ACK_ALIGN                     0
#define PHY84328_DEV1_ACQ_SM_CTRL2_SOFT_ACK_BITS                      1
#define PHY84328_DEV1_ACQ_SM_CTRL2_SOFT_ACK_SHIFT                     1

/* ln_device1 :: acq_sm_ctrl2 :: train_mode_en [00:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_MASK                 0x0001
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_ALIGN                0
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_BITS                 1
#define PHY84328_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_SHIFT                0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl3
 */
/* ln_device1 :: acq_sm_ctrl3 :: pause_level_trigger_en [15:15] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_MASK        0x8000
#define PHY84328_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_ALIGN       0
#define PHY84328_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_BITS        1
#define PHY84328_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_SHIFT       15

/* ln_device1 :: acq_sm_ctrl3 :: reserved_for_eco0 [14:14] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_MASK             0x4000
#define PHY84328_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_ALIGN            0
#define PHY84328_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_BITS             1
#define PHY84328_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_SHIFT            14

/* ln_device1 :: acq_sm_ctrl3 :: os_dfe_en [13:13] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_MASK                     0x2000
#define PHY84328_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_ALIGN                    0
#define PHY84328_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_BITS                     1
#define PHY84328_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_SHIFT                    13

/* ln_device1 :: acq_sm_ctrl3 :: dfe_taps2_5_en [12:12] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_MASK                0x1000
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_ALIGN               0
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_BITS                1
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_SHIFT               12

/* ln_device1 :: acq_sm_ctrl3 :: dfe_gain_acq2 [11:10] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_MASK                 0x0c00
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_ALIGN                0
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_BITS                 2
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_SHIFT                10

/* ln_device1 :: acq_sm_ctrl3 :: dfe_gain_acq1 [09:08] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_MASK                 0x0300
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_ALIGN                0
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_BITS                 2
#define PHY84328_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_SHIFT                8

/* ln_device1 :: acq_sm_ctrl3 :: vga_gain_acq2 [07:06] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_MASK                 0x00c0
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_ALIGN                0
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_BITS                 2
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_SHIFT                6

/* ln_device1 :: acq_sm_ctrl3 :: vga_gain_acq1 [05:04] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_MASK                 0x0030
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_ALIGN                0
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_BITS                 2
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_SHIFT                4

/* ln_device1 :: acq_sm_ctrl3 :: vga_gain_acqcdr [03:02] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_MASK               0x000c
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_ALIGN              0
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_BITS               2
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_SHIFT              2

/* ln_device1 :: acq_sm_ctrl3 :: vga_gain_acqvga [01:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_MASK               0x0003
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_ALIGN              0
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_BITS               2
#define PHY84328_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_SHIFT              0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl4
 */
/* ln_device1 :: acq_sm_ctrl4 :: cdros45_bwsel_prop_offset [15:14] */
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_MASK     0xc000
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_ALIGN    0
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_BITS     2
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_SHIFT    14

/* ln_device1 :: acq_sm_ctrl4 :: cdros38_bwsel_prop_offset [13:12] */
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_MASK     0x3000
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_ALIGN    0
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_BITS     2
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_SHIFT    12

/* ln_device1 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acq1_2 [11:08] */
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_MASK       0x0f00
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_ALIGN      0
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_BITS       4
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_SHIFT      8

/* ln_device1 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acqcdr [07:04] */
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_MASK       0x00f0
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_ALIGN      0
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_BITS       4
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_SHIFT      4

/* ln_device1 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acqvga [03:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_MASK       0x000f
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_ALIGN      0
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_BITS       4
#define PHY84328_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_SHIFT      0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl5
 */
/* ln_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_eee_acq2 [15:12] */
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_MASK    0xf000
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_ALIGN   0
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_BITS    4
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_SHIFT   12

/* ln_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acq1_2 [11:08] */
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_MASK      0x0f00
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_ALIGN     0
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_BITS      4
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_SHIFT     8

/* ln_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acqcdr [07:04] */
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_MASK      0x00f0
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_ALIGN     0
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_BITS      4
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_SHIFT     4

/* ln_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acqvga [03:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_MASK      0x000f
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_ALIGN     0
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_BITS      4
#define PHY84328_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_SHIFT     0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl6
 */
/* ln_device1 :: acq_sm_ctrl6 :: reserved_for_eco0 [15:12] */
#define PHY84328_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_MASK             0xf000
#define PHY84328_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_ALIGN            0
#define PHY84328_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_BITS             4
#define PHY84328_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_SHIFT            12

/* ln_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acq2 [11:09] */
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_MASK         0x0e00
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_ALIGN        0
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_BITS         3
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_SHIFT        9

/* ln_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acq1 [08:06] */
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_MASK         0x01c0
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_ALIGN        0
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_BITS         3
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_SHIFT        6

/* ln_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acqcdr [05:03] */
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_MASK       0x0038
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_ALIGN      0
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_BITS       3
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_SHIFT      3

/* ln_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acqphase [02:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_MASK     0x0007
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_ALIGN    0
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_BITS     3
#define PHY84328_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_SHIFT    0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl7
 */
/* ln_device1 :: acq_sm_ctrl7 :: reserved_for_eco0 [15:12] */
#define PHY84328_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_MASK             0xf000
#define PHY84328_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_ALIGN            0
#define PHY84328_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_BITS             4
#define PHY84328_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_SHIFT            12

/* ln_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acq2 [11:09] */
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_MASK        0x0e00
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_ALIGN       0
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_BITS        3
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_SHIFT       9

/* ln_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acq1 [08:06] */
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_MASK        0x01c0
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_ALIGN       0
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_BITS        3
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_SHIFT       6

/* ln_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acqcdr [05:03] */
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_MASK      0x0038
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_ALIGN     0
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_BITS      3
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_SHIFT     3

/* ln_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acqphase [02:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_MASK    0x0007
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_ALIGN   0
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_BITS    3
#define PHY84328_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_SHIFT   0


/****************************************************************************
 * ln_device1 :: acq_sm_ctrl8
 */
/* ln_device1 :: acq_sm_ctrl8 :: reserved_for_eco0 [15:15] */
#define PHY84328_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_MASK             0x8000
#define PHY84328_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_ALIGN            0
#define PHY84328_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_BITS             1
#define PHY84328_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_SHIFT            15

/* ln_device1 :: acq_sm_ctrl8 :: cdros_bwsel_prop_eee_acqphase [14:11] */
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_MASK 0x7800
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_ALIGN 0
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_BITS 4
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_SHIFT 11

/* ln_device1 :: acq_sm_ctrl8 :: phase_sat_ctrl_100fx [10:09] */
#define PHY84328_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_MASK          0x0600
#define PHY84328_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_ALIGN         0
#define PHY84328_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_BITS          2
#define PHY84328_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_SHIFT         9

/* ln_device1 :: acq_sm_ctrl8 :: pi_phase_step_mult_100fx [08:08] */
#define PHY84328_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_MASK      0x0100
#define PHY84328_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_ALIGN     0
#define PHY84328_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_BITS      1
#define PHY84328_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_SHIFT     8

/* ln_device1 :: acq_sm_ctrl8 :: cdros_bwsel_integ_100fx [07:04] */
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_MASK       0x00f0
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_ALIGN      0
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_BITS       4
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_SHIFT      4

/* ln_device1 :: acq_sm_ctrl8 :: cdros_bwsel_prop_100fx [03:00] */
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_MASK        0x000f
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_ALIGN       0
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_BITS        4
#define PHY84328_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_SHIFT       0


/****************************************************************************
 * ln_device1 :: dsc_ana_ctrl0
 */
/* ln_device1 :: dsc_ana_ctrl0 :: reserved_for_eco0 [15:15] */
#define PHY84328_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_MASK            0x8000
#define PHY84328_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_SHIFT           15

/* ln_device1 :: dsc_ana_ctrl0 :: force_p1_ctrl_strobe [14:14] */
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_MASK         0x4000
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_ALIGN        0
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_BITS         1
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_SHIFT        14

/* ln_device1 :: dsc_ana_ctrl0 :: force_p1_odd_ctrl [13:13] */
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_MASK            0x2000
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_SHIFT           13

/* ln_device1 :: dsc_ana_ctrl0 :: force_p1_evn_ctrl [12:12] */
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_MASK            0x1000
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_SHIFT           12

/* ln_device1 :: dsc_ana_ctrl0 :: p1_odd_ctrl [11:06] */
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_MASK                  0x0fc0
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_ALIGN                 0
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_BITS                  6
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_SHIFT                 6

/* ln_device1 :: dsc_ana_ctrl0 :: p1_evn_ctrl [05:00] */
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_MASK                  0x003f
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_ALIGN                 0
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_BITS                  6
#define PHY84328_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_SHIFT                 0


/****************************************************************************
 * ln_device1 :: dsc_ana_ctrl1
 */
/* ln_device1 :: dsc_ana_ctrl1 :: reserved_for_eco0 [15:15] */
#define PHY84328_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_MASK            0x8000
#define PHY84328_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_SHIFT           15

/* ln_device1 :: dsc_ana_ctrl1 :: force_d_ctrl_strobe [14:14] */
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_MASK          0x4000
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_ALIGN         0
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_BITS          1
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_SHIFT         14

/* ln_device1 :: dsc_ana_ctrl1 :: force_d_odd_ctrl [13:13] */
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_MASK             0x2000
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_ALIGN            0
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_BITS             1
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_SHIFT            13

/* ln_device1 :: dsc_ana_ctrl1 :: force_d_evn_ctrl [12:12] */
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_MASK             0x1000
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_ALIGN            0
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_BITS             1
#define PHY84328_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_SHIFT            12

/* ln_device1 :: dsc_ana_ctrl1 :: d_odd_ctrl [11:06] */
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_MASK                   0x0fc0
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_ALIGN                  0
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_BITS                   6
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_SHIFT                  6

/* ln_device1 :: dsc_ana_ctrl1 :: d_evn_ctrl [05:00] */
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_MASK                   0x003f
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_ALIGN                  0
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_BITS                   6
#define PHY84328_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_SHIFT                  0


/****************************************************************************
 * ln_device1 :: dsc_ana_ctrl2
 */
/* ln_device1 :: dsc_ana_ctrl2 :: reserved_for_eco0 [15:15] */
#define PHY84328_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_MASK            0x8000
#define PHY84328_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_SHIFT           15

/* ln_device1 :: dsc_ana_ctrl2 :: force_m1_ctrl_strobe [14:14] */
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_MASK         0x4000
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_ALIGN        0
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_BITS         1
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_SHIFT        14

/* ln_device1 :: dsc_ana_ctrl2 :: force_m1_odd_ctrl [13:13] */
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_MASK            0x2000
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_SHIFT           13

/* ln_device1 :: dsc_ana_ctrl2 :: force_m1_evn_ctrl [12:12] */
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_MASK            0x1000
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_SHIFT           12

/* ln_device1 :: dsc_ana_ctrl2 :: m1_odd_ctrl [11:06] */
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_MASK                  0x0fc0
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_ALIGN                 0
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_BITS                  6
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_SHIFT                 6

/* ln_device1 :: dsc_ana_ctrl2 :: m1_evn_ctrl [05:00] */
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_MASK                  0x003f
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_ALIGN                 0
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_BITS                  6
#define PHY84328_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_SHIFT                 0


/****************************************************************************
 * ln_device1 :: dsc_ana_ctrl3
 */
/* ln_device1 :: dsc_ana_ctrl3 :: rsvd_for_eco [15:10] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_MASK                 0xfc00
#define PHY84328_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_ALIGN                0
#define PHY84328_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_BITS                 6
#define PHY84328_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_SHIFT                10

/* ln_device1 :: dsc_ana_ctrl3 :: rx_pf_hiz [09:09] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_MASK                    0x0200
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_ALIGN                   0
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_BITS                    1
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_SHIFT                   9

/* ln_device1 :: dsc_ana_ctrl3 :: force_rx_m1_thresh_zero [08:08] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_MASK      0x0100
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_ALIGN     0
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_BITS      1
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_SHIFT     8

/* ln_device1 :: dsc_ana_ctrl3 :: rx_m1_thresh_zero [07:07] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_MASK            0x0080
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_BITS            1
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_SHIFT           7

/* ln_device1 :: dsc_ana_ctrl3 :: rx_thresh_sel [06:05] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_MASK                0x0060
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_ALIGN               0
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_BITS                2
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_SHIFT               5

/* ln_device1 :: dsc_ana_ctrl3 :: force_rx_pf_ctrl [04:04] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_MASK             0x0010
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_ALIGN            0
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_BITS             1
#define PHY84328_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_SHIFT            4

/* ln_device1 :: dsc_ana_ctrl3 :: rx_pf_ctrl [03:00] */
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_MASK                   0x000f
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_ALIGN                  0
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_BITS                   4
#define PHY84328_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_SHIFT                  0


/****************************************************************************
 * ln_device1 :: dsc_ana_ctrl4
 */
/* ln_device1 :: dsc_ana_ctrl4 :: reserved_for_eco0 [15:08] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_MASK            0xff00
#define PHY84328_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_BITS            8
#define PHY84328_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_SHIFT           8

/* ln_device1 :: dsc_ana_ctrl4 :: br_offset_pd [07:07] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_MASK                 0x0080
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_ALIGN                0
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_BITS                 1
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_SHIFT                7

/* ln_device1 :: dsc_ana_ctrl4 :: br_en_hgain [06:06] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_MASK                  0x0040
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_ALIGN                 0
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_BITS                  1
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_SHIFT                 6

/* ln_device1 :: dsc_ana_ctrl4 :: br_en_dfe_clk [05:05] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_MASK                0x0020
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_ALIGN               0
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_BITS                1
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_SHIFT               5

/* ln_device1 :: dsc_ana_ctrl4 :: br_pd_ch_p1 [04:04] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_MASK                  0x0010
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_ALIGN                 0
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_BITS                  1
#define PHY84328_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_SHIFT                 4

/* ln_device1 :: dsc_ana_ctrl4 :: osr_offset_pd [03:03] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_MASK                0x0008
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_ALIGN               0
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_BITS                1
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_SHIFT               3

/* ln_device1 :: dsc_ana_ctrl4 :: osr_en_hgain [02:02] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_MASK                 0x0004
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_ALIGN                0
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_BITS                 1
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_SHIFT                2

/* ln_device1 :: dsc_ana_ctrl4 :: osr_en_dfe_clk [01:01] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_MASK               0x0002
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_ALIGN              0
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_BITS               1
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_SHIFT              1

/* ln_device1 :: dsc_ana_ctrl4 :: osr_pd_ch_p1 [00:00] */
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_MASK                 0x0001
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_ALIGN                0
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_BITS                 1
#define PHY84328_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_SHIFT                0


/****************************************************************************
 * ln_device1 :: dsc_misc_ctrl0
 */
/* ln_device1 :: dsc_misc_ctrl0 :: rxSeqStart [15:15] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_MASK                  0x8000
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_ALIGN                 0
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_BITS                  1
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_SHIFT                 15

/* ln_device1 :: dsc_misc_ctrl0 :: forceRxSeqDone [14:14] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_MASK              0x4000
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_ALIGN             0
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_BITS              1
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_SHIFT             14

/* ln_device1 :: dsc_misc_ctrl0 :: enable_acor_picw [13:13] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_MASK            0x2000
#define PHY84328_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_ALIGN           0
#define PHY84328_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_BITS            1
#define PHY84328_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_SHIFT           13

/* ln_device1 :: dsc_misc_ctrl0 :: forceRxSeqDone_val [12:12] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_MASK          0x1000
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_ALIGN         0
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_BITS          1
#define PHY84328_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_SHIFT         12

/* ln_device1 :: dsc_misc_ctrl0 :: rxSeqStart_AN_disable [11:11] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_MASK       0x0800
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_ALIGN      0
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_BITS       1
#define PHY84328_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_SHIFT      11

/* ln_device1 :: dsc_misc_ctrl0 :: test_bus_sel_bit4 [10:10] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_MASK           0x0400
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_ALIGN          0
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_BITS           1
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_SHIFT          10

/* ln_device1 :: dsc_misc_ctrl0 :: cdrbr_sel_force [09:09] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_MASK             0x0200
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_ALIGN            0
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_BITS             1
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_SHIFT            9

/* ln_device1 :: dsc_misc_ctrl0 :: cdrbr_sel_force_val [08:08] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_MASK         0x0100
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_ALIGN        0
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_BITS         1
#define PHY84328_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_SHIFT        8

/* ln_device1 :: dsc_misc_ctrl0 :: osr_mode_force [07:07] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_MASK              0x0080
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_ALIGN             0
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_BITS              1
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_SHIFT             7

/* ln_device1 :: dsc_misc_ctrl0 :: osr_mode_force_val [06:04] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_MASK          0x0070
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_ALIGN         0
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_BITS          3
#define PHY84328_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_SHIFT         4

/* ln_device1 :: dsc_misc_ctrl0 :: test_bus_sel [03:00] */
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_MASK                0x000f
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_ALIGN               0
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BITS                4
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_SHIFT               0
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_Off                 0
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_OSx2data            1
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_OSx1data_m1         2
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BR_data_m1_p1       3
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrPhaseVco         4
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrIntg             6
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrPhaseErr         7
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeAccEvenOdd       8
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeVgasumDfe        9
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeTrnsum           10
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe1             12
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe2             13
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe3             14
#define PHY84328_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe4             15


/****************************************************************************
 * ln_device1 :: cdr_lm_ctrl_0
 */
/* ln_device1 :: cdr_lm_ctrl_0 :: reserved_for_eco0 [15:10] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_MASK            0xfc00
#define PHY84328_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_BITS            6
#define PHY84328_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_SHIFT           10

/* ln_device1 :: cdr_lm_ctrl_0 :: refclk_frc_sel [09:09] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_MASK               0x0200
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_ALIGN              0
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_BITS               1
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_SHIFT              9

/* ln_device1 :: cdr_lm_ctrl_0 :: refclk_frc_val [08:08] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_MASK               0x0100
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_ALIGN              0
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_BITS               1
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_SHIFT              8

/* ln_device1 :: cdr_lm_ctrl_0 :: refclk_async_sel [07:07] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_MASK             0x0080
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_ALIGN            0
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_BITS             1
#define PHY84328_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_SHIFT            7

/* ln_device1 :: cdr_lm_ctrl_0 :: pf_ctrl_strobe [06:06] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_MASK               0x0040
#define PHY84328_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_ALIGN              0
#define PHY84328_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_BITS               1
#define PHY84328_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_SHIFT              6

/* ln_device1 :: cdr_lm_ctrl_0 :: force_pcs_clken [05:05] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_MASK              0x0020
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_ALIGN             0
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_BITS              1
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_SHIFT             5

/* ln_device1 :: cdr_lm_ctrl_0 :: force_pcs_clken_val [04:04] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_MASK          0x0010
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_ALIGN         0
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_BITS          1
#define PHY84328_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_SHIFT         4

/* ln_device1 :: cdr_lm_ctrl_0 :: cdr_lm_thr_sel [03:01] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_MASK               0x000e
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_ALIGN              0
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_BITS               3
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_SHIFT              1

/* ln_device1 :: cdr_lm_ctrl_0 :: cdr_lm_en [00:00] */
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_MASK                    0x0001
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_ALIGN                   0
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_BITS                    1
#define PHY84328_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_SHIFT                   0


/****************************************************************************
 * ln_device1_I2C_Registers
 */
/****************************************************************************
 * ln_device1 :: i2c_control_register
 */
/* ln_device1 :: i2c_control_register :: i2c_master_enable [15:15] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_MASTER_ENABLE_MASK     0x8000
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_MASTER_ENABLE_ALIGN    0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_MASTER_ENABLE_BITS     1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_MASTER_ENABLE_SHIFT    15

/* ln_device1 :: i2c_control_register :: regs_imc_i2cflush [14:14] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_REGS_IMC_I2CFLUSH_MASK     0x4000
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_REGS_IMC_I2CFLUSH_ALIGN    0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_REGS_IMC_I2CFLUSH_BITS     1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_REGS_IMC_I2CFLUSH_SHIFT    14

/* ln_device1 :: i2c_control_register :: imc_sl_add_cnt [13:13] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_ADD_CNT_MASK        0x2000
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_ADD_CNT_ALIGN       0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_ADD_CNT_BITS        1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_ADD_CNT_SHIFT       13

/* ln_device1 :: i2c_control_register :: imc_sl_dat_cnt [12:12] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_DAT_CNT_MASK        0x1000
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_DAT_CNT_ALIGN       0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_DAT_CNT_BITS        1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_SL_DAT_CNT_SHIFT       12

/* ln_device1 :: i2c_control_register :: nvm_chsum_ok [11:11] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_NVM_CHSUM_OK_MASK          0x0800
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_NVM_CHSUM_OK_ALIGN         0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_NVM_CHSUM_OK_BITS          1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_NVM_CHSUM_OK_SHIFT         11

/* ln_device1 :: i2c_control_register :: imc_regs_xfer_stat [10:09] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_REGS_XFER_STAT_MASK    0x0600
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_REGS_XFER_STAT_ALIGN   0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_REGS_XFER_STAT_BITS    2
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_IMC_REGS_XFER_STAT_SHIFT   9

/* ln_device1 :: i2c_control_register :: reserved0 [08:06] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED0_MASK             0x01c0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED0_ALIGN            0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED0_BITS             3
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED0_SHIFT            6

/* ln_device1 :: i2c_control_register :: slave_cmd [05:05] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_SLAVE_CMD_MASK             0x0020
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_SLAVE_CMD_ALIGN            0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_SLAVE_CMD_BITS             1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_SLAVE_CMD_SHIFT            5

/* ln_device1 :: i2c_control_register :: reserved1 [04:04] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED1_MASK             0x0010
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED1_ALIGN            0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED1_BITS             1
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_RESERVED1_SHIFT            4

/* ln_device1 :: i2c_control_register :: i2c_status [03:02] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_STATUS_MASK            0x000c
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_STATUS_ALIGN           0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_STATUS_BITS            2
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_I2C_STATUS_SHIFT           2

/* ln_device1 :: i2c_control_register :: extended_r_w [01:00] */
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_EXTENDED_R_W_MASK          0x0003
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_EXTENDED_R_W_ALIGN         0
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_EXTENDED_R_W_BITS          2
#define PHY84328_DEV1_I2C_CONTROL_REGISTER_EXTENDED_R_W_SHIFT         0


/****************************************************************************
 * ln_device1 :: i2c_check_sum_register
 */
/* ln_device1 :: i2c_check_sum_register :: reserved0 [15:08] */
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_RESERVED0_MASK           0xff00
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_RESERVED0_ALIGN          0
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_RESERVED0_BITS           8
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_RESERVED0_SHIFT          8

/* ln_device1 :: i2c_check_sum_register :: i2c_csum [07:00] */
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_I2C_CSUM_MASK            0x00ff
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_I2C_CSUM_ALIGN           0
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_I2C_CSUM_BITS            8
#define PHY84328_DEV1_I2C_CHECK_SUM_REGISTER_I2C_CSUM_SHIFT           0


/****************************************************************************
 * ln_device1 :: i2c_transfer_size_register
 */
/* ln_device1 :: i2c_transfer_size_register :: i2c_config_status [15:14] */
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_I2C_CONFIG_STATUS_MASK 0xc000
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_I2C_CONFIG_STATUS_ALIGN 0
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_I2C_CONFIG_STATUS_BITS 2
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_I2C_CONFIG_STATUS_SHIFT 14

/* ln_device1 :: i2c_transfer_size_register :: imc_xfer_cnt [13:00] */
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_IMC_XFER_CNT_MASK    0x3fff
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_IMC_XFER_CNT_ALIGN   0
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_IMC_XFER_CNT_BITS    14
#define PHY84328_DEV1_I2C_TRANSFER_SIZE_REGISTER_IMC_XFER_CNT_SHIFT   0


/****************************************************************************
 * ln_device1 :: i2c_external_nvm_address_register
 */
/* ln_device1 :: i2c_external_nvm_address_register :: imc_slave_addr [15:00] */
#define PHY84328_DEV1_I2C_EXTERNAL_NVM_ADDRESS_REGISTER_IMC_SLAVE_ADDR_MASK 0xffff
#define PHY84328_DEV1_I2C_EXTERNAL_NVM_ADDRESS_REGISTER_IMC_SLAVE_ADDR_ALIGN 0
#define PHY84328_DEV1_I2C_EXTERNAL_NVM_ADDRESS_REGISTER_IMC_SLAVE_ADDR_BITS 16
#define PHY84328_DEV1_I2C_EXTERNAL_NVM_ADDRESS_REGISTER_IMC_SLAVE_ADDR_SHIFT 0


/****************************************************************************
 * ln_device1 :: i2c_internal_address_register
 */
/* ln_device1 :: i2c_internal_address_register :: imc_xfer_addr_15_0 [15:00] */
#define PHY84328_DEV1_I2C_INTERNAL_ADDRESS_REGISTER_IMC_XFER_ADDR_15_0_MASK 0xffff
#define PHY84328_DEV1_I2C_INTERNAL_ADDRESS_REGISTER_IMC_XFER_ADDR_15_0_ALIGN 0
#define PHY84328_DEV1_I2C_INTERNAL_ADDRESS_REGISTER_IMC_XFER_ADDR_15_0_BITS 16
#define PHY84328_DEV1_I2C_INTERNAL_ADDRESS_REGISTER_IMC_XFER_ADDR_15_0_SHIFT 0


/****************************************************************************
 * ln_device1 :: i2c_slave_id_address_register
 */
/* ln_device1 :: i2c_slave_id_address_register :: imc_sl_dev_add [15:09] */
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_SL_DEV_ADD_MASK 0xfe00
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_SL_DEV_ADD_ALIGN 0
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_SL_DEV_ADD_BITS 7
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_SL_DEV_ADD_SHIFT 9

/* ln_device1 :: i2c_slave_id_address_register :: imc_i2c_speed [08:08] */
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_I2C_SPEED_MASK 0x0100
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_I2C_SPEED_ALIGN 0
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_I2C_SPEED_BITS 1
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_I2C_SPEED_SHIFT 8

/* ln_device1 :: i2c_slave_id_address_register :: imc_xfer_addr_23_16 [07:00] */
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_XFER_ADDR_23_16_MASK 0x00ff
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_XFER_ADDR_23_16_ALIGN 0
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_XFER_ADDR_23_16_BITS 8
#define PHY84328_DEV1_I2C_SLAVE_ID_ADDRESS_REGISTER_IMC_XFER_ADDR_23_16_SHIFT 0


/****************************************************************************
 * ln_device1_Micro_regs
 */
/****************************************************************************
 * ln_device1 :: state_debug_ln0
 */
/* ln_device1 :: state_debug_ln0 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_MASK              0x8000
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_SHIFT             15

/* ln_device1 :: state_debug_ln0 :: DSC_DONE [14:14] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_DSC_DONE_MASK                   0x4000
#define PHY84328_DEV1_STATE_DEBUG_LN0_DSC_DONE_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN0_DSC_DONE_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN0_DSC_DONE_SHIFT                  14

/* ln_device1 :: state_debug_ln0 :: TUNING_DONE [13:13] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_TUNING_DONE_MASK                0x2000
#define PHY84328_DEV1_STATE_DEBUG_LN0_TUNING_DONE_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN0_TUNING_DONE_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN0_TUNING_DONE_SHIFT               13

/* ln_device1 :: state_debug_ln0 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_MASK           0x1000
#define PHY84328_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_ALIGN          0
#define PHY84328_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_BITS           1
#define PHY84328_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_SHIFT          12

/* ln_device1 :: state_debug_ln0 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_MASK             0x0800
#define PHY84328_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_ALIGN            0
#define PHY84328_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_BITS             1
#define PHY84328_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_SHIFT            11

/* ln_device1 :: state_debug_ln0 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_MASK            0x0400
#define PHY84328_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_SHIFT           10

/* ln_device1 :: state_debug_ln0 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_MASK       0x0200
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_SHIFT      9

/* ln_device1 :: state_debug_ln0 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_MASK         0x0100
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_ALIGN        0
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_BITS         1
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_SHIFT        8

/* ln_device1 :: state_debug_ln0 :: CL72_TUNING [07:07] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_TUNING_MASK                0x0080
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_TUNING_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_TUNING_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN0_CL72_TUNING_SHIFT               7

/* ln_device1 :: state_debug_ln0 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_MASK       0x0040
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_SHIFT      6

/* ln_device1 :: state_debug_ln0 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_MASK            0x0020
#define PHY84328_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_SHIFT           5

/* ln_device1 :: state_debug_ln0 :: PF_TUNING [04:04] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_PF_TUNING_MASK                  0x0010
#define PHY84328_DEV1_STATE_DEBUG_LN0_PF_TUNING_ALIGN                 0
#define PHY84328_DEV1_STATE_DEBUG_LN0_PF_TUNING_BITS                  1
#define PHY84328_DEV1_STATE_DEBUG_LN0_PF_TUNING_SHIFT                 4

/* ln_device1 :: state_debug_ln0 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_MASK        0x0008
#define PHY84328_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_ALIGN       0
#define PHY84328_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_BITS        1
#define PHY84328_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_SHIFT       3

/* ln_device1 :: state_debug_ln0 :: OS_VGA_TUNING [02:02] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_MASK              0x0004
#define PHY84328_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_SHIFT             2

/* ln_device1 :: state_debug_ln0 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_MASK            0x0002
#define PHY84328_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_SHIFT           1

/* ln_device1 :: state_debug_ln0 :: CDR_LOCK [00:00] */
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_MASK                   0x0001
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN0_CDR_LOCK_SHIFT                  0


/****************************************************************************
 * ln_device1 :: state_debug_ln1
 */
/* ln_device1 :: state_debug_ln1 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_MASK              0x8000
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_SHIFT             15

/* ln_device1 :: state_debug_ln1 :: DSC_DONE [14:14] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_DSC_DONE_MASK                   0x4000
#define PHY84328_DEV1_STATE_DEBUG_LN1_DSC_DONE_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN1_DSC_DONE_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN1_DSC_DONE_SHIFT                  14

/* ln_device1 :: state_debug_ln1 :: TUNING_DONE [13:13] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_TUNING_DONE_MASK                0x2000
#define PHY84328_DEV1_STATE_DEBUG_LN1_TUNING_DONE_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN1_TUNING_DONE_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN1_TUNING_DONE_SHIFT               13

/* ln_device1 :: state_debug_ln1 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_MASK           0x1000
#define PHY84328_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_ALIGN          0
#define PHY84328_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_BITS           1
#define PHY84328_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_SHIFT          12

/* ln_device1 :: state_debug_ln1 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_MASK             0x0800
#define PHY84328_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_ALIGN            0
#define PHY84328_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_BITS             1
#define PHY84328_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_SHIFT            11

/* ln_device1 :: state_debug_ln1 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_MASK            0x0400
#define PHY84328_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_SHIFT           10

/* ln_device1 :: state_debug_ln1 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_MASK       0x0200
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_SHIFT      9

/* ln_device1 :: state_debug_ln1 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_MASK         0x0100
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_ALIGN        0
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_BITS         1
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_SHIFT        8

/* ln_device1 :: state_debug_ln1 :: CL72_TUNING [07:07] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_TUNING_MASK                0x0080
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_TUNING_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_TUNING_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN1_CL72_TUNING_SHIFT               7

/* ln_device1 :: state_debug_ln1 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_MASK       0x0040
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_SHIFT      6

/* ln_device1 :: state_debug_ln1 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_MASK            0x0020
#define PHY84328_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_SHIFT           5

/* ln_device1 :: state_debug_ln1 :: PF_TUNING [04:04] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_PF_TUNING_MASK                  0x0010
#define PHY84328_DEV1_STATE_DEBUG_LN1_PF_TUNING_ALIGN                 0
#define PHY84328_DEV1_STATE_DEBUG_LN1_PF_TUNING_BITS                  1
#define PHY84328_DEV1_STATE_DEBUG_LN1_PF_TUNING_SHIFT                 4

/* ln_device1 :: state_debug_ln1 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_MASK        0x0008
#define PHY84328_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_ALIGN       0
#define PHY84328_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_BITS        1
#define PHY84328_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_SHIFT       3

/* ln_device1 :: state_debug_ln1 :: OS_VGA_TUNING [02:02] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_MASK              0x0004
#define PHY84328_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_SHIFT             2

/* ln_device1 :: state_debug_ln1 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_MASK            0x0002
#define PHY84328_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_SHIFT           1

/* ln_device1 :: state_debug_ln1 :: CDR_LOCK [00:00] */
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_MASK                   0x0001
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN1_CDR_LOCK_SHIFT                  0


/****************************************************************************
 * ln_device1 :: state_debug_ln2
 */
/* ln_device1 :: state_debug_ln2 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_MASK              0x8000
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_SHIFT             15

/* ln_device1 :: state_debug_ln2 :: DSC_DONE [14:14] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_DSC_DONE_MASK                   0x4000
#define PHY84328_DEV1_STATE_DEBUG_LN2_DSC_DONE_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN2_DSC_DONE_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN2_DSC_DONE_SHIFT                  14

/* ln_device1 :: state_debug_ln2 :: TUNING_DONE [13:13] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_TUNING_DONE_MASK                0x2000
#define PHY84328_DEV1_STATE_DEBUG_LN2_TUNING_DONE_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN2_TUNING_DONE_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN2_TUNING_DONE_SHIFT               13

/* ln_device1 :: state_debug_ln2 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_MASK           0x1000
#define PHY84328_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_ALIGN          0
#define PHY84328_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_BITS           1
#define PHY84328_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_SHIFT          12

/* ln_device1 :: state_debug_ln2 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_MASK             0x0800
#define PHY84328_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_ALIGN            0
#define PHY84328_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_BITS             1
#define PHY84328_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_SHIFT            11

/* ln_device1 :: state_debug_ln2 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_MASK            0x0400
#define PHY84328_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_SHIFT           10

/* ln_device1 :: state_debug_ln2 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_MASK       0x0200
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_SHIFT      9

/* ln_device1 :: state_debug_ln2 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_MASK         0x0100
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_ALIGN        0
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_BITS         1
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_SHIFT        8

/* ln_device1 :: state_debug_ln2 :: CL72_TUNING [07:07] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_TUNING_MASK                0x0080
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_TUNING_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_TUNING_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN2_CL72_TUNING_SHIFT               7

/* ln_device1 :: state_debug_ln2 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_MASK       0x0040
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_SHIFT      6

/* ln_device1 :: state_debug_ln2 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_MASK            0x0020
#define PHY84328_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_SHIFT           5

/* ln_device1 :: state_debug_ln2 :: PF_TUNING [04:04] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_PF_TUNING_MASK                  0x0010
#define PHY84328_DEV1_STATE_DEBUG_LN2_PF_TUNING_ALIGN                 0
#define PHY84328_DEV1_STATE_DEBUG_LN2_PF_TUNING_BITS                  1
#define PHY84328_DEV1_STATE_DEBUG_LN2_PF_TUNING_SHIFT                 4

/* ln_device1 :: state_debug_ln2 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_MASK        0x0008
#define PHY84328_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_ALIGN       0
#define PHY84328_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_BITS        1
#define PHY84328_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_SHIFT       3

/* ln_device1 :: state_debug_ln2 :: OS_VGA_TUNING [02:02] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_MASK              0x0004
#define PHY84328_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_SHIFT             2

/* ln_device1 :: state_debug_ln2 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_MASK            0x0002
#define PHY84328_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_SHIFT           1

/* ln_device1 :: state_debug_ln2 :: CDR_LOCK [00:00] */
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_MASK                   0x0001
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN2_CDR_LOCK_SHIFT                  0


/****************************************************************************
 * ln_device1 :: state_debug_ln3
 */
/* ln_device1 :: state_debug_ln3 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_MASK              0x8000
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_SHIFT             15

/* ln_device1 :: state_debug_ln3 :: DSC_DONE [14:14] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_DSC_DONE_MASK                   0x4000
#define PHY84328_DEV1_STATE_DEBUG_LN3_DSC_DONE_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN3_DSC_DONE_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN3_DSC_DONE_SHIFT                  14

/* ln_device1 :: state_debug_ln3 :: TUNING_DONE [13:13] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_TUNING_DONE_MASK                0x2000
#define PHY84328_DEV1_STATE_DEBUG_LN3_TUNING_DONE_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN3_TUNING_DONE_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN3_TUNING_DONE_SHIFT               13

/* ln_device1 :: state_debug_ln3 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_MASK           0x1000
#define PHY84328_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_ALIGN          0
#define PHY84328_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_BITS           1
#define PHY84328_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_SHIFT          12

/* ln_device1 :: state_debug_ln3 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_MASK             0x0800
#define PHY84328_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_ALIGN            0
#define PHY84328_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_BITS             1
#define PHY84328_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_SHIFT            11

/* ln_device1 :: state_debug_ln3 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_MASK            0x0400
#define PHY84328_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_SHIFT           10

/* ln_device1 :: state_debug_ln3 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_MASK       0x0200
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_SHIFT      9

/* ln_device1 :: state_debug_ln3 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_MASK         0x0100
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_ALIGN        0
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_BITS         1
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_SHIFT        8

/* ln_device1 :: state_debug_ln3 :: CL72_TUNING [07:07] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_TUNING_MASK                0x0080
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_TUNING_ALIGN               0
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_TUNING_BITS                1
#define PHY84328_DEV1_STATE_DEBUG_LN3_CL72_TUNING_SHIFT               7

/* ln_device1 :: state_debug_ln3 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_MASK       0x0040
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_ALIGN      0
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_BITS       1
#define PHY84328_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_SHIFT      6

/* ln_device1 :: state_debug_ln3 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_MASK            0x0020
#define PHY84328_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_SHIFT           5

/* ln_device1 :: state_debug_ln3 :: PF_TUNING [04:04] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_PF_TUNING_MASK                  0x0010
#define PHY84328_DEV1_STATE_DEBUG_LN3_PF_TUNING_ALIGN                 0
#define PHY84328_DEV1_STATE_DEBUG_LN3_PF_TUNING_BITS                  1
#define PHY84328_DEV1_STATE_DEBUG_LN3_PF_TUNING_SHIFT                 4

/* ln_device1 :: state_debug_ln3 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_MASK        0x0008
#define PHY84328_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_ALIGN       0
#define PHY84328_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_BITS        1
#define PHY84328_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_SHIFT       3

/* ln_device1 :: state_debug_ln3 :: OS_VGA_TUNING [02:02] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_MASK              0x0004
#define PHY84328_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_ALIGN             0
#define PHY84328_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_BITS              1
#define PHY84328_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_SHIFT             2

/* ln_device1 :: state_debug_ln3 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_MASK            0x0002
#define PHY84328_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_ALIGN           0
#define PHY84328_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_BITS            1
#define PHY84328_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_SHIFT           1

/* ln_device1 :: state_debug_ln3 :: CDR_LOCK [00:00] */
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_MASK                   0x0001
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_ALIGN                  0
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_BITS                   1
#define PHY84328_DEV1_STATE_DEBUG_LN3_CDR_LOCK_SHIFT                  0


/****************************************************************************
 * ln_device1 :: speed_debug_ln0
 */
/* ln_device1 :: speed_debug_ln0 :: LOS_counter [15:12] */
#define PHY84328_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_MASK                0xf000
#define PHY84328_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_BITS                4
#define PHY84328_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_SHIFT               12

/* ln_device1 :: speed_debug_ln0 :: need_br_dfe [11:11] */
#define PHY84328_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_MASK                0x0800
#define PHY84328_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_BITS                1
#define PHY84328_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_SHIFT               11

/* ln_device1 :: speed_debug_ln0 :: br_dfe_enabled [10:10] */
#define PHY84328_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_MASK             0x0400
#define PHY84328_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_SHIFT            10

/* ln_device1 :: speed_debug_ln0 :: os_dfe_enabled [09:09] */
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_MASK             0x0200
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_SHIFT            9

/* ln_device1 :: speed_debug_ln0 :: os_enabled [08:08] */
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_MASK                 0x0100
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_ALIGN                0
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_BITS                 1
#define PHY84328_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_SHIFT                8

/* ln_device1 :: speed_debug_ln0 :: actual_speed [07:00] */
#define PHY84328_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_MASK               0x00ff
#define PHY84328_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_ALIGN              0
#define PHY84328_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_BITS               8
#define PHY84328_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_SHIFT              0


/****************************************************************************
 * ln_device1 :: speed_debug_ln1
 */
/* ln_device1 :: speed_debug_ln1 :: LOS_counter [15:12] */
#define PHY84328_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_MASK                0xf000
#define PHY84328_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_BITS                4
#define PHY84328_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_SHIFT               12

/* ln_device1 :: speed_debug_ln1 :: need_br_dfe [11:11] */
#define PHY84328_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_MASK                0x0800
#define PHY84328_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_BITS                1
#define PHY84328_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_SHIFT               11

/* ln_device1 :: speed_debug_ln1 :: br_dfe_enabled [10:10] */
#define PHY84328_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_MASK             0x0400
#define PHY84328_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_SHIFT            10

/* ln_device1 :: speed_debug_ln1 :: os_dfe_enabled [09:09] */
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_MASK             0x0200
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_SHIFT            9

/* ln_device1 :: speed_debug_ln1 :: os_enabled [08:08] */
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_MASK                 0x0100
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_ALIGN                0
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_BITS                 1
#define PHY84328_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_SHIFT                8

/* ln_device1 :: speed_debug_ln1 :: actual_speed [07:00] */
#define PHY84328_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_MASK               0x00ff
#define PHY84328_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_ALIGN              0
#define PHY84328_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_BITS               8
#define PHY84328_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_SHIFT              0


/****************************************************************************
 * ln_device1 :: speed_debug_ln2
 */
/* ln_device1 :: speed_debug_ln2 :: LOS_counter [15:12] */
#define PHY84328_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_MASK                0xf000
#define PHY84328_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_BITS                4
#define PHY84328_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_SHIFT               12

/* ln_device1 :: speed_debug_ln2 :: need_br_dfe [11:11] */
#define PHY84328_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_MASK                0x0800
#define PHY84328_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_BITS                1
#define PHY84328_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_SHIFT               11

/* ln_device1 :: speed_debug_ln2 :: br_dfe_enabled [10:10] */
#define PHY84328_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_MASK             0x0400
#define PHY84328_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_SHIFT            10

/* ln_device1 :: speed_debug_ln2 :: os_dfe_enabled [09:09] */
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_MASK             0x0200
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_SHIFT            9

/* ln_device1 :: speed_debug_ln2 :: os_enabled [08:08] */
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_MASK                 0x0100
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_ALIGN                0
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_BITS                 1
#define PHY84328_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_SHIFT                8

/* ln_device1 :: speed_debug_ln2 :: actual_speed [07:00] */
#define PHY84328_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_MASK               0x00ff
#define PHY84328_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_ALIGN              0
#define PHY84328_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_BITS               8
#define PHY84328_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_SHIFT              0


/****************************************************************************
 * ln_device1 :: speed_debug_ln3
 */
/* ln_device1 :: speed_debug_ln3 :: LOS_counter [15:12] */
#define PHY84328_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_MASK                0xf000
#define PHY84328_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_BITS                4
#define PHY84328_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_SHIFT               12

/* ln_device1 :: speed_debug_ln3 :: need_br_dfe [11:11] */
#define PHY84328_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_MASK                0x0800
#define PHY84328_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_ALIGN               0
#define PHY84328_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_BITS                1
#define PHY84328_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_SHIFT               11

/* ln_device1 :: speed_debug_ln3 :: br_dfe_enabled [10:10] */
#define PHY84328_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_MASK             0x0400
#define PHY84328_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_SHIFT            10

/* ln_device1 :: speed_debug_ln3 :: os_dfe_enabled [09:09] */
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_MASK             0x0200
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_ALIGN            0
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_BITS             1
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_SHIFT            9

/* ln_device1 :: speed_debug_ln3 :: os_enabled [08:08] */
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_MASK                 0x0100
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_ALIGN                0
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_BITS                 1
#define PHY84328_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_SHIFT                8

/* ln_device1 :: speed_debug_ln3 :: actual_speed [07:00] */
#define PHY84328_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_MASK               0x00ff
#define PHY84328_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_ALIGN              0
#define PHY84328_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_BITS               8
#define PHY84328_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_SHIFT              0


/****************************************************************************
 * ln_device1 :: cl72_status_ln0
 */
/* ln_device1 :: cl72_status_ln0 :: temp_idx [15:12] */
#define PHY84328_DEV1_CL72_STATUS_LN0_TEMP_IDX_MASK                   0xf000
#define PHY84328_DEV1_CL72_STATUS_LN0_TEMP_IDX_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN0_TEMP_IDX_BITS                   4
#define PHY84328_DEV1_CL72_STATUS_LN0_TEMP_IDX_SHIFT                  12

/* ln_device1 :: cl72_status_ln0 :: dfe_tap1 [11:06] */
#define PHY84328_DEV1_CL72_STATUS_LN0_DFE_TAP1_MASK                   0x0fc0
#define PHY84328_DEV1_CL72_STATUS_LN0_DFE_TAP1_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN0_DFE_TAP1_BITS                   6
#define PHY84328_DEV1_CL72_STATUS_LN0_DFE_TAP1_SHIFT                  6

/* ln_device1 :: cl72_status_ln0 :: vga [05:00] */
#define PHY84328_DEV1_CL72_STATUS_LN0_VGA_MASK                        0x003f
#define PHY84328_DEV1_CL72_STATUS_LN0_VGA_ALIGN                       0
#define PHY84328_DEV1_CL72_STATUS_LN0_VGA_BITS                        6
#define PHY84328_DEV1_CL72_STATUS_LN0_VGA_SHIFT                       0


/****************************************************************************
 * ln_device1 :: cl72_status_ln1
 */
/* ln_device1 :: cl72_status_ln1 :: temp_idx [15:12] */
#define PHY84328_DEV1_CL72_STATUS_LN1_TEMP_IDX_MASK                   0xf000
#define PHY84328_DEV1_CL72_STATUS_LN1_TEMP_IDX_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN1_TEMP_IDX_BITS                   4
#define PHY84328_DEV1_CL72_STATUS_LN1_TEMP_IDX_SHIFT                  12

/* ln_device1 :: cl72_status_ln1 :: dfe_tap1 [11:06] */
#define PHY84328_DEV1_CL72_STATUS_LN1_DFE_TAP1_MASK                   0x0fc0
#define PHY84328_DEV1_CL72_STATUS_LN1_DFE_TAP1_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN1_DFE_TAP1_BITS                   6
#define PHY84328_DEV1_CL72_STATUS_LN1_DFE_TAP1_SHIFT                  6

/* ln_device1 :: cl72_status_ln1 :: vga [05:00] */
#define PHY84328_DEV1_CL72_STATUS_LN1_VGA_MASK                        0x003f
#define PHY84328_DEV1_CL72_STATUS_LN1_VGA_ALIGN                       0
#define PHY84328_DEV1_CL72_STATUS_LN1_VGA_BITS                        6
#define PHY84328_DEV1_CL72_STATUS_LN1_VGA_SHIFT                       0


/****************************************************************************
 * ln_device1 :: cl72_status_ln2
 */
/* ln_device1 :: cl72_status_ln2 :: temp_idx [15:12] */
#define PHY84328_DEV1_CL72_STATUS_LN2_TEMP_IDX_MASK                   0xf000
#define PHY84328_DEV1_CL72_STATUS_LN2_TEMP_IDX_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN2_TEMP_IDX_BITS                   4
#define PHY84328_DEV1_CL72_STATUS_LN2_TEMP_IDX_SHIFT                  12

/* ln_device1 :: cl72_status_ln2 :: dfe_tap1 [11:06] */
#define PHY84328_DEV1_CL72_STATUS_LN2_DFE_TAP1_MASK                   0x0fc0
#define PHY84328_DEV1_CL72_STATUS_LN2_DFE_TAP1_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN2_DFE_TAP1_BITS                   6
#define PHY84328_DEV1_CL72_STATUS_LN2_DFE_TAP1_SHIFT                  6

/* ln_device1 :: cl72_status_ln2 :: vga [05:00] */
#define PHY84328_DEV1_CL72_STATUS_LN2_VGA_MASK                        0x003f
#define PHY84328_DEV1_CL72_STATUS_LN2_VGA_ALIGN                       0
#define PHY84328_DEV1_CL72_STATUS_LN2_VGA_BITS                        6
#define PHY84328_DEV1_CL72_STATUS_LN2_VGA_SHIFT                       0


/****************************************************************************
 * ln_device1 :: cl72_status_ln3
 */
/* ln_device1 :: cl72_status_ln3 :: temp_idx [15:12] */
#define PHY84328_DEV1_CL72_STATUS_LN3_TEMP_IDX_MASK                   0xf000
#define PHY84328_DEV1_CL72_STATUS_LN3_TEMP_IDX_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN3_TEMP_IDX_BITS                   4
#define PHY84328_DEV1_CL72_STATUS_LN3_TEMP_IDX_SHIFT                  12

/* ln_device1 :: cl72_status_ln3 :: dfe_tap1 [11:06] */
#define PHY84328_DEV1_CL72_STATUS_LN3_DFE_TAP1_MASK                   0x0fc0
#define PHY84328_DEV1_CL72_STATUS_LN3_DFE_TAP1_ALIGN                  0
#define PHY84328_DEV1_CL72_STATUS_LN3_DFE_TAP1_BITS                   6
#define PHY84328_DEV1_CL72_STATUS_LN3_DFE_TAP1_SHIFT                  6

/* ln_device1 :: cl72_status_ln3 :: vga [05:00] */
#define PHY84328_DEV1_CL72_STATUS_LN3_VGA_MASK                        0x003f
#define PHY84328_DEV1_CL72_STATUS_LN3_VGA_ALIGN                       0
#define PHY84328_DEV1_CL72_STATUS_LN3_VGA_BITS                        6
#define PHY84328_DEV1_CL72_STATUS_LN3_VGA_SHIFT                       0


/****************************************************************************
 * ln_device1 :: version
 */
/* ln_device1 :: version :: version [15:00] */
#define PHY84328_DEV1_VERSION_VERSION_MASK                            0xffff
#define PHY84328_DEV1_VERSION_VERSION_ALIGN                           0
#define PHY84328_DEV1_VERSION_VERSION_BITS                            16
#define PHY84328_DEV1_VERSION_VERSION_SHIFT                           0


/****************************************************************************
 * ln_device1 :: target
 */
/* ln_device1 :: target :: target [15:00] */
#define PHY84328_DEV1_TARGET_TARGET_MASK                              0xffff
#define PHY84328_DEV1_TARGET_TARGET_ALIGN                             0
#define PHY84328_DEV1_TARGET_TARGET_BITS                              16
#define PHY84328_DEV1_TARGET_TARGET_SHIFT                             0


/****************************************************************************
 * ln_device1 :: firmware_mode
 */
/* ln_device1 :: firmware_mode :: LN3_mode [15:12] */
#define PHY84328_DEV1_FIRMWARE_MODE_LN3_MODE_MASK                     0xf000
#define PHY84328_DEV1_FIRMWARE_MODE_LN3_MODE_ALIGN                    0
#define PHY84328_DEV1_FIRMWARE_MODE_LN3_MODE_BITS                     4
#define PHY84328_DEV1_FIRMWARE_MODE_LN3_MODE_SHIFT                    12

/* ln_device1 :: firmware_mode :: LN2_mode [11:08] */
#define PHY84328_DEV1_FIRMWARE_MODE_LN2_MODE_MASK                     0x0f00
#define PHY84328_DEV1_FIRMWARE_MODE_LN2_MODE_ALIGN                    0
#define PHY84328_DEV1_FIRMWARE_MODE_LN2_MODE_BITS                     4
#define PHY84328_DEV1_FIRMWARE_MODE_LN2_MODE_SHIFT                    8

/* ln_device1 :: firmware_mode :: LN1_mode [07:04] */
#define PHY84328_DEV1_FIRMWARE_MODE_LN1_MODE_MASK                     0x00f0
#define PHY84328_DEV1_FIRMWARE_MODE_LN1_MODE_ALIGN                    0
#define PHY84328_DEV1_FIRMWARE_MODE_LN1_MODE_BITS                     4
#define PHY84328_DEV1_FIRMWARE_MODE_LN1_MODE_SHIFT                    4

/* ln_device1 :: firmware_mode :: LN0_mode [03:00] */
#define PHY84328_DEV1_FIRMWARE_MODE_LN0_MODE_MASK                     0x000f
#define PHY84328_DEV1_FIRMWARE_MODE_LN0_MODE_ALIGN                    0
#define PHY84328_DEV1_FIRMWARE_MODE_LN0_MODE_BITS                     4
#define PHY84328_DEV1_FIRMWARE_MODE_LN0_MODE_SHIFT                    0


/****************************************************************************
 * ln_device1 :: gpio_ctrl_ln0
 */
/* ln_device1 :: gpio_ctrl_ln0 :: GPIO_CTRL_LN0 [15:00] */
#define PHY84328_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_MASK                0xffff
#define PHY84328_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_ALIGN               0
#define PHY84328_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_BITS                16
#define PHY84328_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_SHIFT               0


/****************************************************************************
 * ln_device1 :: gpio_ctrl_ln1
 */
/* ln_device1 :: gpio_ctrl_ln1 :: GPIO_CTRL_LN1 [15:00] */
#define PHY84328_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_MASK                0xffff
#define PHY84328_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_ALIGN               0
#define PHY84328_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_BITS                16
#define PHY84328_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_SHIFT               0


/****************************************************************************
 * ln_device1 :: gpio_ctrl_ln2
 */
/* ln_device1 :: gpio_ctrl_ln2 :: GPIO_CTRL_LN2 [15:00] */
#define PHY84328_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_MASK                0xffff
#define PHY84328_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_ALIGN               0
#define PHY84328_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_BITS                16
#define PHY84328_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_SHIFT               0


/****************************************************************************
 * ln_device1 :: gpio_ctrl_ln3
 */
/* ln_device1 :: gpio_ctrl_ln3 :: GPIO_CTRL_LN3 [15:00] */
#define PHY84328_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_MASK                0xffff
#define PHY84328_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_ALIGN               0
#define PHY84328_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_BITS                16
#define PHY84328_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_SHIFT               0


/****************************************************************************
 * ln_device1 :: gpio_sts_ln0
 */
/* ln_device1 :: gpio_sts_ln0 :: GPIO_STS_LN0 [15:00] */
#define PHY84328_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_MASK                  0xffff
#define PHY84328_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_ALIGN                 0
#define PHY84328_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_BITS                  16
#define PHY84328_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_SHIFT                 0


/****************************************************************************
 * ln_device1 :: gpio_sts_ln1
 */
/* ln_device1 :: gpio_sts_ln1 :: GPIO_STS_LN1 [15:00] */
#define PHY84328_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_MASK                  0xffff
#define PHY84328_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_ALIGN                 0
#define PHY84328_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_BITS                  16
#define PHY84328_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_SHIFT                 0


/****************************************************************************
 * ln_device1 :: gpio_sts_ln2
 */
/* ln_device1 :: gpio_sts_ln2 :: GPIO_STS_LN2 [15:00] */
#define PHY84328_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_MASK                  0xffff
#define PHY84328_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_ALIGN                 0
#define PHY84328_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_BITS                  16
#define PHY84328_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_SHIFT                 0


/****************************************************************************
 * ln_device1 :: gpio_sts_ln3
 */
/* ln_device1 :: gpio_sts_ln3 :: GPIO_STS_LN3 [15:00] */
#define PHY84328_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_MASK                  0xffff
#define PHY84328_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_ALIGN                 0
#define PHY84328_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_BITS                  16
#define PHY84328_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_SHIFT                 0


/****************************************************************************
 * ln_device1 :: regB
 */
/* ln_device1 :: regB :: reserved_for_eco0 [15:00] */
#define PHY84328_DEV1_REGB_RESERVED_FOR_ECO0_MASK                     0xffff
#define PHY84328_DEV1_REGB_RESERVED_FOR_ECO0_ALIGN                    0
#define PHY84328_DEV1_REGB_RESERVED_FOR_ECO0_BITS                     16
#define PHY84328_DEV1_REGB_RESERVED_FOR_ECO0_SHIFT                    0


/****************************************************************************
 * ln_device1 :: tuning_state_bypass
 */
/* ln_device1 :: tuning_state_bypass :: reserved_for_eco0 [15:09] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_MASK      0xfe00
#define PHY84328_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_ALIGN     0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_BITS      7
#define PHY84328_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_SHIFT     9

/* ln_device1 :: tuning_state_bypass :: bypass_steady_state_tuning [08:08] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_MASK 0x0100
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_ALIGN 0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_BITS 1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_SHIFT 8

/* ln_device1 :: tuning_state_bypass :: bypass_cdr_lock_monitor [07:07] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_MASK 0x0080
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_ALIGN 0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_BITS 1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_SHIFT 7

/* ln_device1 :: tuning_state_bypass :: bypass_dcd_tuning [06:06] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_MASK      0x0040
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_ALIGN     0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_BITS      1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_SHIFT     6

/* ln_device1 :: tuning_state_bypass :: bypass_slicer_offset_tuning [05:05] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_MASK 0x0020
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_ALIGN 0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_BITS 1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_SHIFT 5

/* ln_device1 :: tuning_state_bypass :: bypass_slicer_target_tuning [04:04] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_MASK 0x0010
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_ALIGN 0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_BITS 1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_SHIFT 4

/* ln_device1 :: tuning_state_bypass :: bypass_vga_bias_tuning [03:03] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_MASK 0x0008
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_ALIGN 0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_BITS 1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_SHIFT 3

/* ln_device1 :: tuning_state_bypass :: bypass_pf_tuning [02:02] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_MASK       0x0004
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_ALIGN      0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_BITS       1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_SHIFT      2

/* ln_device1 :: tuning_state_bypass :: bypass_clk90_tuning [01:01] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_MASK    0x0002
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_ALIGN   0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_BITS    1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_SHIFT   1

/* ln_device1 :: tuning_state_bypass :: bypass_os_vga_tuning [00:00] */
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_MASK   0x0001
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_ALIGN  0
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_BITS   1
#define PHY84328_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_SHIFT  0


/****************************************************************************
 * ln_device1 :: temperature
 */
/* ln_device1 :: temperature :: force_temperature [15:15] */
#define PHY84328_DEV1_TEMPERATURE_FORCE_TEMPERATURE_MASK              0x8000
#define PHY84328_DEV1_TEMPERATURE_FORCE_TEMPERATURE_ALIGN             0
#define PHY84328_DEV1_TEMPERATURE_FORCE_TEMPERATURE_BITS              1
#define PHY84328_DEV1_TEMPERATURE_FORCE_TEMPERATURE_SHIFT             15

/* ln_device1 :: temperature :: reserved_for_eco0 [14:14] */
#define PHY84328_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_MASK              0x4000
#define PHY84328_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_ALIGN             0
#define PHY84328_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_BITS              1
#define PHY84328_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_SHIFT             14

/* ln_device1 :: temperature :: temp_idx [13:10] */
#define PHY84328_DEV1_TEMPERATURE_TEMP_IDX_MASK                       0x3c00
#define PHY84328_DEV1_TEMPERATURE_TEMP_IDX_ALIGN                      0
#define PHY84328_DEV1_TEMPERATURE_TEMP_IDX_BITS                       4
#define PHY84328_DEV1_TEMPERATURE_TEMP_IDX_SHIFT                      10

/* ln_device1 :: temperature :: temperature [09:00] */
#define PHY84328_DEV1_TEMPERATURE_TEMPERATURE_MASK                    0x03ff
#define PHY84328_DEV1_TEMPERATURE_TEMPERATURE_ALIGN                   0
#define PHY84328_DEV1_TEMPERATURE_TEMPERATURE_BITS                    10
#define PHY84328_DEV1_TEMPERATURE_TEMPERATURE_SHIFT                   0


/****************************************************************************
 * ln_device1 :: crc
 */
/* ln_device1 :: crc :: crc [15:00] */
#define PHY84328_DEV1_CRC_CRC_MASK                                    0xffff
#define PHY84328_DEV1_CRC_CRC_ALIGN                                   0
#define PHY84328_DEV1_CRC_CRC_BITS                                    16
#define PHY84328_DEV1_CRC_CRC_SHIFT                                   0


/****************************************************************************
 * ln_device1_PMD_User_Defined_Registers
 */
/****************************************************************************
 * ln_device1 :: pwr_ramp
 */
/* ln_device1 :: pwr_ramp :: pwr_on_en15_0 [15:00] */
#define PHY84328_DEV1_PWR_RAMP_PWR_ON_EN15_0_MASK                     0xffff
#define PHY84328_DEV1_PWR_RAMP_PWR_ON_EN15_0_ALIGN                    0
#define PHY84328_DEV1_PWR_RAMP_PWR_ON_EN15_0_BITS                     16
#define PHY84328_DEV1_PWR_RAMP_PWR_ON_EN15_0_SHIFT                    0


/****************************************************************************
 * ln_device1 :: chip_rev_register
 */
/* ln_device1 :: chip_rev_register :: reserved0 [15:08] */
#define PHY84328_DEV1_CHIP_REV_REGISTER_RESERVED0_MASK                0xff00
#define PHY84328_DEV1_CHIP_REV_REGISTER_RESERVED0_ALIGN               0
#define PHY84328_DEV1_CHIP_REV_REGISTER_RESERVED0_BITS                8
#define PHY84328_DEV1_CHIP_REV_REGISTER_RESERVED0_SHIFT               8

/* ln_device1 :: chip_rev_register :: rev [07:00] */
#define PHY84328_DEV1_CHIP_REV_REGISTER_REV_MASK                      0x00ff
#define PHY84328_DEV1_CHIP_REV_REGISTER_REV_ALIGN                     0
#define PHY84328_DEV1_CHIP_REV_REGISTER_REV_BITS                      8
#define PHY84328_DEV1_CHIP_REV_REGISTER_REV_SHIFT                     0


/****************************************************************************
 * ln_device1 :: chip_id0_register
 */
/* ln_device1 :: chip_id0_register :: chip_id_lower [15:00] */
#define PHY84328_DEV1_CHIP_ID0_REGISTER_CHIP_ID_LOWER_MASK            0xffff
#define PHY84328_DEV1_CHIP_ID0_REGISTER_CHIP_ID_LOWER_ALIGN           0
#define PHY84328_DEV1_CHIP_ID0_REGISTER_CHIP_ID_LOWER_BITS            16
#define PHY84328_DEV1_CHIP_ID0_REGISTER_CHIP_ID_LOWER_SHIFT           0


/****************************************************************************
 * ln_device1 :: chip_id1_register
 */
/* ln_device1 :: chip_id1_register :: reserved0 [15:04] */
#define PHY84328_DEV1_CHIP_ID1_REGISTER_RESERVED0_MASK                0xfff0
#define PHY84328_DEV1_CHIP_ID1_REGISTER_RESERVED0_ALIGN               0
#define PHY84328_DEV1_CHIP_ID1_REGISTER_RESERVED0_BITS                12
#define PHY84328_DEV1_CHIP_ID1_REGISTER_RESERVED0_SHIFT               4

/* ln_device1 :: chip_id1_register :: chip_id_upper [03:00] */
#define PHY84328_DEV1_CHIP_ID1_REGISTER_CHIP_ID_UPPER_MASK            0x000f
#define PHY84328_DEV1_CHIP_ID1_REGISTER_CHIP_ID_UPPER_ALIGN           0
#define PHY84328_DEV1_CHIP_ID1_REGISTER_CHIP_ID_UPPER_BITS            4
#define PHY84328_DEV1_CHIP_ID1_REGISTER_CHIP_ID_UPPER_SHIFT           0


/****************************************************************************
 * ln_device1 :: pmd_status_register
 */
/* ln_device1 :: pmd_status_register :: reserved0 [15:08] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED0_MASK              0xff00
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED0_ALIGN             0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED0_BITS              8
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED0_SHIFT             8

/* ln_device1 :: pmd_status_register :: sys_lkdtcmu [07:07] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCMU_MASK            0x0080
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCMU_ALIGN           0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCMU_BITS            1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCMU_SHIFT           7

/* ln_device1 :: pmd_status_register :: sys_lkdtcdr [06:06] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCDR_MASK            0x0040
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCDR_ALIGN           0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCDR_BITS            1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LKDTCDR_SHIFT           6

/* ln_device1 :: pmd_status_register :: reserved1 [05:05] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED1_MASK              0x0020
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED1_ALIGN             0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED1_BITS              1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_RESERVED1_SHIFT             5

/* ln_device1 :: pmd_status_register :: sys_los [04:04] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LOS_MASK                0x0010
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LOS_ALIGN               0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LOS_BITS                1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_SYS_LOS_SHIFT               4

/* ln_device1 :: pmd_status_register :: ln_lkdtcmu [03:03] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCMU_MASK             0x0008
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCMU_ALIGN            0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCMU_BITS             1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCMU_SHIFT            3

/* ln_device1 :: pmd_status_register :: ln_lkdtcdr [02:02] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCDR_MASK             0x0004
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCDR_ALIGN            0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCDR_BITS             1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LKDTCDR_SHIFT            2

/* ln_device1 :: pmd_status_register :: oplosb [01:01] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_OPLOSB_MASK                 0x0002
#define PHY84328_DEV1_PMD_STATUS_REGISTER_OPLOSB_ALIGN                0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_OPLOSB_BITS                 1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_OPLOSB_SHIFT                1

/* ln_device1 :: pmd_status_register :: ln_los [00:00] */
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LOS_MASK                 0x0001
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LOS_ALIGN                0
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LOS_BITS                 1
#define PHY84328_DEV1_PMD_STATUS_REGISTER_LN_LOS_SHIFT                0


/****************************************************************************
 * ln_device1 :: gpio_control_register
 */
/* ln_device1 :: gpio_control_register :: reserved0 [15:07] */
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED0_MASK            0xff80
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED0_ALIGN           0
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED0_BITS            9
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED0_SHIFT           7

/* ln_device1 :: gpio_control_register :: gpio_sel [06:04] */
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_GPIO_SEL_MASK             0x0070
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_GPIO_SEL_ALIGN            0
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_GPIO_SEL_BITS             3
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_GPIO_SEL_SHIFT            4

/* ln_device1 :: gpio_control_register :: reserved1 [03:02] */
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED1_MASK            0x000c
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED1_ALIGN           0
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED1_BITS            2
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_RESERVED1_SHIFT           2

/* ln_device1 :: gpio_control_register :: sel_txdis_as_gpio1 [01:01] */
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXDIS_AS_GPIO1_MASK   0x0002
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXDIS_AS_GPIO1_ALIGN  0
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXDIS_AS_GPIO1_BITS   1
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXDIS_AS_GPIO1_SHIFT  1

/* ln_device1 :: gpio_control_register :: sel_txon_as_gpio0 [00:00] */
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXON_AS_GPIO0_MASK    0x0001
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXON_AS_GPIO0_ALIGN   0
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXON_AS_GPIO0_BITS    1
#define PHY84328_DEV1_GPIO_CONTROL_REGISTER_SEL_TXON_AS_GPIO0_SHIFT   0


/****************************************************************************
 * ln_device1 :: ring_osc_control_register
 */
/* ln_device1 :: ring_osc_control_register :: osc_sel1 [15:12] */
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL1_MASK         0xf000
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL1_ALIGN        0
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL1_BITS         4
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL1_SHIFT        12

/* ln_device1 :: ring_osc_control_register :: osc_sel0 [11:08] */
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL0_MASK         0x0f00
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL0_ALIGN        0
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL0_BITS         4
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_SEL0_SHIFT        8

/* ln_device1 :: ring_osc_control_register :: osc_pwenb [07:04] */
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_PWENB_MASK        0x00f0
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_PWENB_ALIGN       0
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_PWENB_BITS        4
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_PWENB_SHIFT       4

/* ln_device1 :: ring_osc_control_register :: osc_ent [03:00] */
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_ENT_MASK          0x000f
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_ENT_ALIGN         0
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_ENT_BITS          4
#define PHY84328_DEV1_RING_OSC_CONTROL_REGISTER_OSC_ENT_SHIFT         0


/****************************************************************************
 * ln_device1 :: gp_io_control_register
 */
/* ln_device1 :: gp_io_control_register :: reserved0 [15:10] */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED0_MASK           0xfc00
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED0_ALIGN          0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED0_BITS           6
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED0_SHIFT          10

/* ln_device1 :: gp_io_control_register :: in_gp_dat [09:08] */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_IN_GP_DAT_MASK           0x0300
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_IN_GP_DAT_ALIGN          0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_IN_GP_DAT_BITS           2
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_IN_GP_DAT_SHIFT          8

/* ln_device1 :: gp_io_control_register :: reserved1 [07:06] */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED1_MASK           0x00c0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED1_ALIGN          0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED1_BITS           2
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED1_SHIFT          6

/* ln_device1 :: gp_io_control_register :: out_gp_dis [05:04] */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DIS_MASK          0x0030
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DIS_ALIGN         0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DIS_BITS          2
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DIS_SHIFT         4

/* ln_device1 :: gp_io_control_register :: reserved2 [03:02] */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED2_MASK           0x000c
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED2_ALIGN          0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED2_BITS           2
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_RESERVED2_SHIFT          2

/* ln_device1 :: gp_io_control_register :: out_gp_dat [01:00] */
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DAT_MASK          0x0003
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DAT_ALIGN         0
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DAT_BITS          2
#define PHY84328_DEV1_GP_IO_CONTROL_REGISTER_OUT_GP_DAT_SHIFT         0


/****************************************************************************
 * ln_device1 :: speed_link_detect_status
 */
/* ln_device1 :: speed_link_detect_status :: sys_rx_sigdet [15:15] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_RX_SIGDET_MASK     0x8000
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_RX_SIGDET_ALIGN    0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_RX_SIGDET_BITS     1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_RX_SIGDET_SHIFT    15

/* ln_device1 :: speed_link_detect_status :: sys_an_complete [14:14] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_AN_COMPLETE_MASK   0x4000
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_AN_COMPLETE_ALIGN  0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_AN_COMPLETE_BITS   1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_AN_COMPLETE_SHIFT  14

/* ln_device1 :: speed_link_detect_status :: sys_pmd_speed40G [13:13] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED40G_MASK  0x2000
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED40G_ALIGN 0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED40G_BITS  1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED40G_SHIFT 13

/* ln_device1 :: speed_link_detect_status :: sys_pmd_speed10G [12:12] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10G_MASK  0x1000
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10G_ALIGN 0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10G_BITS  1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10G_SHIFT 12

/* ln_device1 :: speed_link_detect_status :: reserved0 [11:11] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED0_MASK         0x0800
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED0_ALIGN        0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED0_BITS         1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED0_SHIFT        11

/* ln_device1 :: speed_link_detect_status :: sys_pmd_speed1G [10:10] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED1G_MASK   0x0400
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED1G_ALIGN  0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED1G_BITS   1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED1G_SHIFT  10

/* ln_device1 :: speed_link_detect_status :: sys_pmd_speed100M [09:09] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED100M_MASK 0x0200
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED100M_ALIGN 0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED100M_BITS 1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED100M_SHIFT 9

/* ln_device1 :: speed_link_detect_status :: sys_pmd_speed10M [08:08] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10M_MASK  0x0100
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10M_ALIGN 0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10M_BITS  1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_SYS_PMD_SPEED10M_SHIFT 8

/* ln_device1 :: speed_link_detect_status :: ln_rx_sigdet [07:07] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_RX_SIGDET_MASK      0x0080
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_RX_SIGDET_ALIGN     0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_RX_SIGDET_BITS      1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_RX_SIGDET_SHIFT     7

/* ln_device1 :: speed_link_detect_status :: ln_an_complete [06:06] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_AN_COMPLETE_MASK    0x0040
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_AN_COMPLETE_ALIGN   0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_AN_COMPLETE_BITS    1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_AN_COMPLETE_SHIFT   6

/* ln_device1 :: speed_link_detect_status :: ln_pmd_speed40g [05:05] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED40G_MASK   0x0020
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED40G_ALIGN  0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED40G_BITS   1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED40G_SHIFT  5

/* ln_device1 :: speed_link_detect_status :: ln_pmd_speed10G [04:04] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10G_MASK   0x0010
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10G_ALIGN  0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10G_BITS   1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10G_SHIFT  4

/* ln_device1 :: speed_link_detect_status :: reserved1 [03:03] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED1_MASK         0x0008
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED1_ALIGN        0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED1_BITS         1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_RESERVED1_SHIFT        3

/* ln_device1 :: speed_link_detect_status :: ln_pmd_speed1G [02:02] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED1G_MASK    0x0004
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED1G_ALIGN   0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED1G_BITS    1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED1G_SHIFT   2

/* ln_device1 :: speed_link_detect_status :: ln_pmd_speed100M [01:01] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED100M_MASK  0x0002
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED100M_ALIGN 0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED100M_BITS  1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED100M_SHIFT 1

/* ln_device1 :: speed_link_detect_status :: ln_pmd_speed10M [00:00] */
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10M_MASK   0x0001
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10M_ALIGN  0
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10M_BITS   1
#define PHY84328_DEV1_SPEED_LINK_DETECT_STATUS_LN_PMD_SPEED10M_SHIFT  0


/****************************************************************************
 * ln_device1 :: ch_reset_control
 */
/* ln_device1 :: ch_reset_control :: cl73_manhw_rst_n [15:12] */
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANHW_RST_N_MASK          0xf000
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANHW_RST_N_ALIGN         0
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANHW_RST_N_BITS          4
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANHW_RST_N_SHIFT         12

/* ln_device1 :: ch_reset_control :: cl73_mandp_rst_n [11:08] */
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANDP_RST_N_MASK          0x0f00
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANDP_RST_N_ALIGN         0
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANDP_RST_N_BITS          4
#define PHY84328_DEV1_CH_RESET_CONTROL_CL73_MANDP_RST_N_SHIFT         8

/* ln_device1 :: ch_reset_control :: xcl73_manhw_rst_n [07:04] */
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANHW_RST_N_MASK         0x00f0
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANHW_RST_N_ALIGN        0
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANHW_RST_N_BITS         4
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANHW_RST_N_SHIFT        4

/* ln_device1 :: ch_reset_control :: xcl73_mandp_rst_n [03:00] */
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANDP_RST_N_MASK         0x000f
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANDP_RST_N_ALIGN        0
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANDP_RST_N_BITS         4
#define PHY84328_DEV1_CH_RESET_CONTROL_XCL73_MANDP_RST_N_SHIFT        0


/****************************************************************************
 * ln_device1 :: cl73_parallel_port_address_port
 */
/* ln_device1 :: cl73_parallel_port_address_port :: reserved0 [15:13] */
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_MASK  0xe000
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_ALIGN 0
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_BITS  3
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_SHIFT 13

/* ln_device1 :: cl73_parallel_port_address_port :: cl73_pmd_aer [12:08] */
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_MASK 0x1f00
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_ALIGN 0
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_BITS 5
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_SHIFT 8

/* ln_device1 :: cl73_parallel_port_address_port :: reserved1 [07:05] */
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_MASK  0x00e0
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_ALIGN 0
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_BITS  3
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_SHIFT 5

/* ln_device1 :: cl73_parallel_port_address_port :: cl73_ang_aer [04:00] */
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_MASK 0x001f
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_ALIGN 0
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_BITS 5
#define PHY84328_DEV1_CL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_SHIFT 0


/****************************************************************************
 * ln_device1 :: xcl73_parallel_port_address_port
 */
/* ln_device1 :: xcl73_parallel_port_address_port :: reserved0 [15:13] */
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_MASK 0xe000
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_ALIGN 0
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_BITS 3
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED0_SHIFT 13

/* ln_device1 :: xcl73_parallel_port_address_port :: cl73_pmd_aer [12:08] */
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_MASK 0x1f00
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_ALIGN 0
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_BITS 5
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_PMD_AER_SHIFT 8

/* ln_device1 :: xcl73_parallel_port_address_port :: reserved1 [07:05] */
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_MASK 0x00e0
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_ALIGN 0
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_BITS 3
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_RESERVED1_SHIFT 5

/* ln_device1 :: xcl73_parallel_port_address_port :: cl73_ang_aer [04:00] */
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_MASK 0x001f
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_ALIGN 0
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_BITS 5
#define PHY84328_DEV1_XCL73_PARALLEL_PORT_ADDRESS_PORT_CL73_ANG_AER_SHIFT 0


/****************************************************************************
 * ln_device1 :: pad_ctrl_register
 */
/* ln_device1 :: pad_ctrl_register :: i2c_pad_func_ctrl [15:15] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_PAD_FUNC_CTRL_MASK        0x8000
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_PAD_FUNC_CTRL_ALIGN       0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_PAD_FUNC_CTRL_BITS        1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_PAD_FUNC_CTRL_SHIFT       15

/* ln_device1 :: pad_ctrl_register :: i2c_scl_pad_input [14:14] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_PAD_INPUT_MASK        0x4000
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_PAD_INPUT_ALIGN       0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_PAD_INPUT_BITS        1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_PAD_INPUT_SHIFT       14

/* ln_device1 :: pad_ctrl_register :: i2c_scl_dir_ctrl [13:13] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_DIR_CTRL_MASK         0x2000
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_DIR_CTRL_ALIGN        0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_DIR_CTRL_BITS         1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_DIR_CTRL_SHIFT        13

/* ln_device1 :: pad_ctrl_register :: i2c_scl_output [12:12] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_OUTPUT_MASK           0x1000
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_OUTPUT_ALIGN          0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_OUTPUT_BITS           1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SCL_OUTPUT_SHIFT          12

/* ln_device1 :: pad_ctrl_register :: reserved0 [11:11] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED0_MASK                0x0800
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED0_ALIGN               0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED0_BITS                1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED0_SHIFT               11

/* ln_device1 :: pad_ctrl_register :: i2c_sda_pad_input [10:10] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_PAD_INPUT_MASK        0x0400
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_PAD_INPUT_ALIGN       0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_PAD_INPUT_BITS        1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_PAD_INPUT_SHIFT       10

/* ln_device1 :: pad_ctrl_register :: i2c_sda_dir_ctrl [09:09] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_DIR_CTRL_MASK         0x0200
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_DIR_CTRL_ALIGN        0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_DIR_CTRL_BITS         1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_DIR_CTRL_SHIFT        9

/* ln_device1 :: pad_ctrl_register :: i2c_sda_output [08:08] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_OUTPUT_MASK           0x0100
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_OUTPUT_ALIGN          0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_OUTPUT_BITS           1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_I2C_SDA_OUTPUT_SHIFT          8

/* ln_device1 :: pad_ctrl_register :: reserved1 [07:07] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED1_MASK                0x0080
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED1_ALIGN               0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED1_BITS                1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED1_SHIFT               7

/* ln_device1 :: pad_ctrl_register :: mod_abs_pad_input [06:06] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_PAD_INPUT_MASK        0x0040
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_PAD_INPUT_ALIGN       0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_PAD_INPUT_BITS        1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_PAD_INPUT_SHIFT       6

/* ln_device1 :: pad_ctrl_register :: mod_abs_ctrl [05:05] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_CTRL_MASK             0x0020
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_CTRL_ALIGN            0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_CTRL_BITS             1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_CTRL_SHIFT            5

/* ln_device1 :: pad_ctrl_register :: mod_abs_output [04:04] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_OUTPUT_MASK           0x0010
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_OUTPUT_ALIGN          0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_OUTPUT_BITS           1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_MOD_ABS_OUTPUT_SHIFT          4

/* ln_device1 :: pad_ctrl_register :: reserved2 [03:03] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED2_MASK                0x0008
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED2_ALIGN               0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED2_BITS                1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_RESERVED2_SHIFT               3

/* ln_device1 :: pad_ctrl_register :: oprxlos_pad_input [02:02] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_PAD_INPUT_MASK        0x0004
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_PAD_INPUT_ALIGN       0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_PAD_INPUT_BITS        1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_PAD_INPUT_SHIFT       2

/* ln_device1 :: pad_ctrl_register :: oprxlos_ctrl [01:01] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_CTRL_MASK             0x0002
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_CTRL_ALIGN            0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_CTRL_BITS             1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_CTRL_SHIFT            1

/* ln_device1 :: pad_ctrl_register :: oprxlos_output [00:00] */
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_OUTPUT_MASK           0x0001
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_OUTPUT_ALIGN          0
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_OUTPUT_BITS           1
#define PHY84328_DEV1_PAD_CTRL_REGISTER_OPRXLOS_OUTPUT_SHIFT          0


/****************************************************************************
 * ln_device1 :: interrupt_m8051_register
 */
/* ln_device1 :: interrupt_m8051_register :: QSFI_ch_interrupt_TBD [15:14] */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_QSFI_CH_INTERRUPT_TBD_MASK 0xc000
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_QSFI_CH_INTERRUPT_TBD_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_QSFI_CH_INTERRUPT_TBD_BITS 2
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_QSFI_CH_INTERRUPT_TBD_SHIFT 14

/* ln_device1 :: interrupt_m8051_register :: External_PCS_Linkup [13:13] */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKUP_MASK 0x2000
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKUP_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKUP_BITS 1
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKUP_SHIFT 13

/* ln_device1 :: interrupt_m8051_register :: External_PCS_Linkdown [12:12] */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKDOWN_MASK 0x1000
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKDOWN_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKDOWN_BITS 1
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_EXTERNAL_PCS_LINKDOWN_SHIFT 12

/* ln_device1 :: interrupt_m8051_register :: loss_of_optical_rxsignal_interrupt [11:08] */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_MASK 0x0f00
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_SHIFT 8

/* ln_device1 :: interrupt_m8051_register :: gpio_1_interrupt [07:04] */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_1_INTERRUPT_MASK  0x00f0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_1_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_1_INTERRUPT_BITS  4
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_1_INTERRUPT_SHIFT 4

/* ln_device1 :: interrupt_m8051_register :: gpio_0_interrupt [03:00] */
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_0_INTERRUPT_MASK  0x000f
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_0_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_0_INTERRUPT_BITS  4
#define PHY84328_DEV1_INTERRUPT_M8051_REGISTER_GPIO_0_INTERRUPT_SHIFT 0


/****************************************************************************
 * ln_device1 :: interrupt_m8051_enable_register
 */
/* ln_device1 :: interrupt_m8051_enable_register :: QSFI_ch_interrupt_enable [15:14] */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_QSFI_CH_INTERRUPT_ENABLE_MASK 0xc000
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_QSFI_CH_INTERRUPT_ENABLE_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_QSFI_CH_INTERRUPT_ENABLE_BITS 2
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_QSFI_CH_INTERRUPT_ENABLE_SHIFT 14

/* ln_device1 :: interrupt_m8051_enable_register :: External_PCS_Linkup_enable [13:13] */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKUP_ENABLE_MASK 0x2000
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKUP_ENABLE_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKUP_ENABLE_BITS 1
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKUP_ENABLE_SHIFT 13

/* ln_device1 :: interrupt_m8051_enable_register :: External_PCS_Linkdown_enable [12:12] */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKDOWN_ENABLE_MASK 0x1000
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKDOWN_ENABLE_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKDOWN_ENABLE_BITS 1
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_EXTERNAL_PCS_LINKDOWN_ENABLE_SHIFT 12

/* ln_device1 :: interrupt_m8051_enable_register :: loss_of_opt_rx_interrupt_enable [11:08] */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_LOSS_OF_OPT_RX_INTERRUPT_ENABLE_MASK 0x0f00
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_LOSS_OF_OPT_RX_INTERRUPT_ENABLE_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_LOSS_OF_OPT_RX_INTERRUPT_ENABLE_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_LOSS_OF_OPT_RX_INTERRUPT_ENABLE_SHIFT 8

/* ln_device1 :: interrupt_m8051_enable_register :: gpio_1_interrupt [07:04] */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_1_INTERRUPT_MASK 0x00f0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_1_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_1_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_1_INTERRUPT_SHIFT 4

/* ln_device1 :: interrupt_m8051_enable_register :: gpio_0_interrupt [03:00] */
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_0_INTERRUPT_MASK 0x000f
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_0_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_0_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_ENABLE_REGISTER_GPIO_0_INTERRUPT_SHIFT 0


/****************************************************************************
 * ln_device1 :: interrupt_m8051_status_register
 */
/* ln_device1 :: interrupt_m8051_status_register :: QSFI_ch_interrupt_status [15:14] */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_QSFI_CH_INTERRUPT_STATUS_MASK 0xc000
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_QSFI_CH_INTERRUPT_STATUS_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_QSFI_CH_INTERRUPT_STATUS_BITS 2
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_QSFI_CH_INTERRUPT_STATUS_SHIFT 14

/* ln_device1 :: interrupt_m8051_status_register :: External_PCS_Linkup_status [13:13] */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKUP_STATUS_MASK 0x2000
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKUP_STATUS_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKUP_STATUS_BITS 1
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKUP_STATUS_SHIFT 13

/* ln_device1 :: interrupt_m8051_status_register :: External_PCS_Linkdown_status [12:12] */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKDOWN_STATUS_MASK 0x1000
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKDOWN_STATUS_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKDOWN_STATUS_BITS 1
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_EXTERNAL_PCS_LINKDOWN_STATUS_SHIFT 12

/* ln_device1 :: interrupt_m8051_status_register :: loss_of_optical_rxsignal_interrupt [11:08] */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_MASK 0x0f00
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_LOSS_OF_OPTICAL_RXSIGNAL_INTERRUPT_SHIFT 8

/* ln_device1 :: interrupt_m8051_status_register :: gpio_1_interrupt [07:04] */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_1_INTERRUPT_MASK 0x00f0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_1_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_1_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_1_INTERRUPT_SHIFT 4

/* ln_device1 :: interrupt_m8051_status_register :: gpio_0_interrupt [03:00] */
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_0_INTERRUPT_MASK 0x000f
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_0_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_0_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_STATUS_REGISTER_GPIO_0_INTERRUPT_SHIFT 0


/****************************************************************************
 * ln_device1 :: interrupt_m8051_polarity_register
 */
/* ln_device1 :: interrupt_m8051_polarity_register :: assertion_level_for_QSFI_ch_interrupt [15:12] */
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_QSFI_CH_INTERRUPT_MASK 0xf000
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_QSFI_CH_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_QSFI_CH_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_QSFI_CH_INTERRUPT_SHIFT 12

/* ln_device1 :: interrupt_m8051_polarity_register :: assertion_level_for_opt_Rx_los_interrupt [11:08] */
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_OPT_RX_LOS_INTERRUPT_MASK 0x0f00
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_OPT_RX_LOS_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_OPT_RX_LOS_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_OPT_RX_LOS_INTERRUPT_SHIFT 8

/* ln_device1 :: interrupt_m8051_polarity_register :: assertion_level_for_GPIO1_interrupt [07:04] */
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO1_INTERRUPT_MASK 0x00f0
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO1_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO1_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO1_INTERRUPT_SHIFT 4

/* ln_device1 :: interrupt_m8051_polarity_register :: assertion_level_for_GPIO0_interrupt [03:00] */
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO0_INTERRUPT_MASK 0x000f
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO0_INTERRUPT_ALIGN 0
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO0_INTERRUPT_BITS 4
#define PHY84328_DEV1_INTERRUPT_M8051_POLARITY_REGISTER_ASSERTION_LEVEL_FOR_GPIO0_INTERRUPT_SHIFT 0


/****************************************************************************
 * ln_device1 :: gp_register_0
 */
/* ln_device1 :: gp_register_0 :: gp_register_0 [15:08] */
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_MASK                0xff00
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_ALIGN               0
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_BITS                8
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_SHIFT               8

/* ln_device1 :: gp_register_0 :: module_resolution_failure [07:07] */
#define PHY84328_DEV1_GP_REGISTER_0_MODULE_RESOLUTION_FAILURE_MASK    0x0080
#define PHY84328_DEV1_GP_REGISTER_0_MODULE_RESOLUTION_FAILURE_ALIGN   0
#define PHY84328_DEV1_GP_REGISTER_0_MODULE_RESOLUTION_FAILURE_BITS    1
#define PHY84328_DEV1_GP_REGISTER_0_MODULE_RESOLUTION_FAILURE_SHIFT   7

/* ln_device1 :: gp_register_0 :: i2c_data_failure [06:06] */
#define PHY84328_DEV1_GP_REGISTER_0_I2C_DATA_FAILURE_MASK             0x0040
#define PHY84328_DEV1_GP_REGISTER_0_I2C_DATA_FAILURE_ALIGN            0
#define PHY84328_DEV1_GP_REGISTER_0_I2C_DATA_FAILURE_BITS             1
#define PHY84328_DEV1_GP_REGISTER_0_I2C_DATA_FAILURE_SHIFT            6

/* ln_device1 :: gp_register_0 :: Restart_i2c_access [05:05] */
#define PHY84328_DEV1_GP_REGISTER_0_RESTART_I2C_ACCESS_MASK           0x0020
#define PHY84328_DEV1_GP_REGISTER_0_RESTART_I2C_ACCESS_ALIGN          0
#define PHY84328_DEV1_GP_REGISTER_0_RESTART_I2C_ACCESS_BITS           1
#define PHY84328_DEV1_GP_REGISTER_0_RESTART_I2C_ACCESS_SHIFT          5

/* ln_device1 :: gp_register_0 :: i2c_access_failure [04:04] */
#define PHY84328_DEV1_GP_REGISTER_0_I2C_ACCESS_FAILURE_MASK           0x0010
#define PHY84328_DEV1_GP_REGISTER_0_I2C_ACCESS_FAILURE_ALIGN          0
#define PHY84328_DEV1_GP_REGISTER_0_I2C_ACCESS_FAILURE_BITS           1
#define PHY84328_DEV1_GP_REGISTER_0_I2C_ACCESS_FAILURE_SHIFT          4

/* ln_device1 :: gp_register_0 :: Enable_i2c_dynamic_reset [03:03] */
#define PHY84328_DEV1_GP_REGISTER_0_ENABLE_I2C_DYNAMIC_RESET_MASK     0x0008
#define PHY84328_DEV1_GP_REGISTER_0_ENABLE_I2C_DYNAMIC_RESET_ALIGN    0
#define PHY84328_DEV1_GP_REGISTER_0_ENABLE_I2C_DYNAMIC_RESET_BITS     1
#define PHY84328_DEV1_GP_REGISTER_0_ENABLE_I2C_DYNAMIC_RESET_SHIFT    3

/* ln_device1 :: gp_register_0 :: gp_register_0_bit_2 [02:02] */
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_BIT_2_MASK          0x0004
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_BIT_2_ALIGN         0
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_BIT_2_BITS          1
#define PHY84328_DEV1_GP_REGISTER_0_GP_REGISTER_0_BIT_2_SHIFT         2

/* ln_device1 :: gp_register_0 :: Micro_timeout_4_i2c_access [01:01] */
#define PHY84328_DEV1_GP_REGISTER_0_MICRO_TIMEOUT_4_I2C_ACCESS_MASK   0x0002
#define PHY84328_DEV1_GP_REGISTER_0_MICRO_TIMEOUT_4_I2C_ACCESS_ALIGN  0
#define PHY84328_DEV1_GP_REGISTER_0_MICRO_TIMEOUT_4_I2C_ACCESS_BITS   1
#define PHY84328_DEV1_GP_REGISTER_0_MICRO_TIMEOUT_4_I2C_ACCESS_SHIFT  1

/* ln_device1 :: gp_register_0 :: Mod_ABS_asserted [00:00] */
#define PHY84328_DEV1_GP_REGISTER_0_MOD_ABS_ASSERTED_MASK             0x0001
#define PHY84328_DEV1_GP_REGISTER_0_MOD_ABS_ASSERTED_ALIGN            0
#define PHY84328_DEV1_GP_REGISTER_0_MOD_ABS_ASSERTED_BITS             1
#define PHY84328_DEV1_GP_REGISTER_0_MOD_ABS_ASSERTED_SHIFT            0


/****************************************************************************
 * ln_device1 :: gp_register_1
 */
/* ln_device1 :: gp_register_1 :: System_LR_mode [15:15] */
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_LR_MODE_MASK               0x8000
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_LR_MODE_ALIGN              0
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_LR_MODE_BITS               1
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_LR_MODE_SHIFT              15

/* ln_device1 :: gp_register_1 :: Line_LR_mode [14:14] */
#define PHY84328_DEV1_GP_REGISTER_1_LINE_LR_MODE_MASK                 0x4000
#define PHY84328_DEV1_GP_REGISTER_1_LINE_LR_MODE_ALIGN                0
#define PHY84328_DEV1_GP_REGISTER_1_LINE_LR_MODE_BITS                 1
#define PHY84328_DEV1_GP_REGISTER_1_LINE_LR_MODE_SHIFT                14

/* ln_device1 :: gp_register_1 :: System_Forced_CL72_mode [13:13] */
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_FORCED_CL72_MODE_MASK      0x2000
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_FORCED_CL72_MODE_ALIGN     0
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_FORCED_CL72_MODE_BITS      1
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_FORCED_CL72_MODE_SHIFT     13

/* ln_device1 :: gp_register_1 :: Line_Forced_CL72_mode [12:12] */
#define PHY84328_DEV1_GP_REGISTER_1_LINE_FORCED_CL72_MODE_MASK        0x1000
#define PHY84328_DEV1_GP_REGISTER_1_LINE_FORCED_CL72_MODE_ALIGN       0
#define PHY84328_DEV1_GP_REGISTER_1_LINE_FORCED_CL72_MODE_BITS        1
#define PHY84328_DEV1_GP_REGISTER_1_LINE_FORCED_CL72_MODE_SHIFT       12

/* ln_device1 :: gp_register_1 :: System_Cu_Type [11:11] */
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_CU_TYPE_MASK               0x0800
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_CU_TYPE_ALIGN              0
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_CU_TYPE_BITS               1
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_CU_TYPE_SHIFT              11

/* ln_device1 :: gp_register_1 :: System_Type [10:10] */
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_TYPE_MASK                  0x0400
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_TYPE_ALIGN                 0
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_TYPE_BITS                  1
#define PHY84328_DEV1_GP_REGISTER_1_SYSTEM_TYPE_SHIFT                 10

/* ln_device1 :: gp_register_1 :: Line_Cu_Type [09:09] */
#define PHY84328_DEV1_GP_REGISTER_1_LINE_CU_TYPE_MASK                 0x0200
#define PHY84328_DEV1_GP_REGISTER_1_LINE_CU_TYPE_ALIGN                0
#define PHY84328_DEV1_GP_REGISTER_1_LINE_CU_TYPE_BITS                 1
#define PHY84328_DEV1_GP_REGISTER_1_LINE_CU_TYPE_SHIFT                9

/* ln_device1 :: gp_register_1 :: Line_Type [08:08] */
#define PHY84328_DEV1_GP_REGISTER_1_LINE_TYPE_MASK                    0x0100
#define PHY84328_DEV1_GP_REGISTER_1_LINE_TYPE_ALIGN                   0
#define PHY84328_DEV1_GP_REGISTER_1_LINE_TYPE_BITS                    1
#define PHY84328_DEV1_GP_REGISTER_1_LINE_TYPE_SHIFT                   8

/* ln_device1 :: gp_register_1 :: finish_change [07:07] */
#define PHY84328_DEV1_GP_REGISTER_1_FINISH_CHANGE_MASK                0x0080
#define PHY84328_DEV1_GP_REGISTER_1_FINISH_CHANGE_ALIGN               0
#define PHY84328_DEV1_GP_REGISTER_1_FINISH_CHANGE_BITS                1
#define PHY84328_DEV1_GP_REGISTER_1_FINISH_CHANGE_SHIFT               7

/* ln_device1 :: gp_register_1 :: Type_change [06:06] */
#define PHY84328_DEV1_GP_REGISTER_1_TYPE_CHANGE_MASK                  0x0040
#define PHY84328_DEV1_GP_REGISTER_1_TYPE_CHANGE_ALIGN                 0
#define PHY84328_DEV1_GP_REGISTER_1_TYPE_CHANGE_BITS                  1
#define PHY84328_DEV1_GP_REGISTER_1_TYPE_CHANGE_SHIFT                 6

/* ln_device1 :: gp_register_1 :: Speed_change [05:05] */
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_CHANGE_MASK                 0x0020
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_CHANGE_ALIGN                0
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_CHANGE_BITS                 1
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_CHANGE_SHIFT                5

/* ln_device1 :: gp_register_1 :: Speed_or_Type_change [04:04] */
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_OR_TYPE_CHANGE_MASK         0x0010
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_OR_TYPE_CHANGE_ALIGN        0
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_OR_TYPE_CHANGE_BITS         1
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_OR_TYPE_CHANGE_SHIFT        4

/* ln_device1 :: gp_register_1 :: Speed_100G [03:03] */
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_100G_MASK                   0x0008
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_100G_ALIGN                  0
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_100G_BITS                   1
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_100G_SHIFT                  3

/* ln_device1 :: gp_register_1 :: Speed_40G [02:02] */
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_40G_MASK                    0x0004
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_40G_ALIGN                   0
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_40G_BITS                    1
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_40G_SHIFT                   2

/* ln_device1 :: gp_register_1 :: Speed_10G [01:01] */
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_10G_MASK                    0x0002
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_10G_ALIGN                   0
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_10G_BITS                    1
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_10G_SHIFT                   1

/* ln_device1 :: gp_register_1 :: Speed_1G [00:00] */
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_1G_MASK                     0x0001
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_1G_ALIGN                    0
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_1G_BITS                     1
#define PHY84328_DEV1_GP_REGISTER_1_SPEED_1G_SHIFT                    0


/****************************************************************************
 * ln_device1 :: gp_register_2
 */
/* ln_device1 :: gp_register_2 :: gp_register_2 [15:00] */
#define PHY84328_DEV1_GP_REGISTER_2_GP_REGISTER_2_MASK                0xffff
#define PHY84328_DEV1_GP_REGISTER_2_GP_REGISTER_2_ALIGN               0
#define PHY84328_DEV1_GP_REGISTER_2_GP_REGISTER_2_BITS                16
#define PHY84328_DEV1_GP_REGISTER_2_GP_REGISTER_2_SHIFT               0


/****************************************************************************
 * ln_device1 :: gp_register_3
 */
/* ln_device1 :: gp_register_3 :: gp_register_3 [15:00] */
#define PHY84328_DEV1_GP_REGISTER_3_GP_REGISTER_3_MASK                0xffff
#define PHY84328_DEV1_GP_REGISTER_3_GP_REGISTER_3_ALIGN               0
#define PHY84328_DEV1_GP_REGISTER_3_GP_REGISTER_3_BITS                16
#define PHY84328_DEV1_GP_REGISTER_3_GP_REGISTER_3_SHIFT               0


/****************************************************************************
 * ln_device1 :: gp_status_register_0
 */
/* ln_device1 :: gp_status_register_0 :: misc_status_15_0 [15:00] */
#define PHY84328_DEV1_GP_STATUS_REGISTER_0_MISC_STATUS_15_0_MASK      0xffff
#define PHY84328_DEV1_GP_STATUS_REGISTER_0_MISC_STATUS_15_0_ALIGN     0
#define PHY84328_DEV1_GP_STATUS_REGISTER_0_MISC_STATUS_15_0_BITS      16
#define PHY84328_DEV1_GP_STATUS_REGISTER_0_MISC_STATUS_15_0_SHIFT     0


/****************************************************************************
 * ln_device1 :: gp_status_register_1
 */
/* ln_device1 :: gp_status_register_1 :: misc_status_31_16 [15:00] */
#define PHY84328_DEV1_GP_STATUS_REGISTER_1_MISC_STATUS_31_16_MASK     0xffff
#define PHY84328_DEV1_GP_STATUS_REGISTER_1_MISC_STATUS_31_16_ALIGN    0
#define PHY84328_DEV1_GP_STATUS_REGISTER_1_MISC_STATUS_31_16_BITS     16
#define PHY84328_DEV1_GP_STATUS_REGISTER_1_MISC_STATUS_31_16_SHIFT    0


/****************************************************************************
 * ln_device1 :: spa_control_status_register
 */
/* ln_device1 :: spa_control_status_register :: spi_port_used [15:15] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORT_USED_MASK  0x8000
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORT_USED_ALIGN 0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORT_USED_BITS  1
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORT_USED_SHIFT 15

/* ln_device1 :: spa_control_status_register :: spi_boot [14:14] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_BOOT_MASK       0x4000
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_BOOT_ALIGN      0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_BOOT_BITS       1
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_BOOT_SHIFT      14

/* ln_device1 :: spa_control_status_register :: spi_dwld_done [13:13] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_DWLD_DONE_MASK  0x2000
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_DWLD_DONE_ALIGN 0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_DWLD_DONE_BITS  1
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_DWLD_DONE_SHIFT 13

/* ln_device1 :: spa_control_status_register :: spa_en [12:12] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPA_EN_MASK         0x1000
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPA_EN_ALIGN        0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPA_EN_BITS         1
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPA_EN_SHIFT        12

/* ln_device1 :: spa_control_status_register :: gp_por_ctl [11:04] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_GP_POR_CTL_MASK     0x0ff0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_GP_POR_CTL_ALIGN    0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_GP_POR_CTL_BITS     8
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_GP_POR_CTL_SHIFT    4

/* ln_device1 :: spa_control_status_register :: use_irom_isr [03:03] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_USE_IROM_ISR_MASK   0x0008
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_USE_IROM_ISR_ALIGN  0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_USE_IROM_ISR_BITS   1
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_USE_IROM_ISR_SHIFT  3

/* ln_device1 :: spa_control_status_register :: reserved0 [02:01] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_RESERVED0_MASK      0x0006
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_RESERVED0_ALIGN     0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_RESERVED0_BITS      2
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_RESERVED0_SHIFT     1

/* ln_device1 :: spa_control_status_register :: spi_ports_enable [00:00] */
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORTS_ENABLE_MASK 0x0001
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORTS_ENABLE_ALIGN 0
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORTS_ENABLE_BITS 1
#define PHY84328_DEV1_SPA_CONTROL_STATUS_REGISTER_SPI_PORTS_ENABLE_SHIFT 0


/****************************************************************************
 * ln_device1 :: otp_misc_sig1_register
 */
/* ln_device1 :: otp_misc_sig1_register :: otp_misc_sig1 [15:00] */
#define PHY84328_DEV1_OTP_MISC_SIG1_REGISTER_OTP_MISC_SIG1_MASK       0xffff
#define PHY84328_DEV1_OTP_MISC_SIG1_REGISTER_OTP_MISC_SIG1_ALIGN      0
#define PHY84328_DEV1_OTP_MISC_SIG1_REGISTER_OTP_MISC_SIG1_BITS       16
#define PHY84328_DEV1_OTP_MISC_SIG1_REGISTER_OTP_MISC_SIG1_SHIFT      0


/****************************************************************************
 * ln_device1 :: otp_misc_sig2_register
 */
/* ln_device1 :: otp_misc_sig2_register :: otp_misc_sig2 [15:00] */
#define PHY84328_DEV1_OTP_MISC_SIG2_REGISTER_OTP_MISC_SIG2_MASK       0xffff
#define PHY84328_DEV1_OTP_MISC_SIG2_REGISTER_OTP_MISC_SIG2_ALIGN      0
#define PHY84328_DEV1_OTP_MISC_SIG2_REGISTER_OTP_MISC_SIG2_BITS       16
#define PHY84328_DEV1_OTP_MISC_SIG2_REGISTER_OTP_MISC_SIG2_SHIFT      0


/****************************************************************************
 * ln_device1 :: otp_misc_sig3_register
 */
/* ln_device1 :: otp_misc_sig3_register :: otp_misc_sig3 [15:00] */
#define PHY84328_DEV1_OTP_MISC_SIG3_REGISTER_OTP_MISC_SIG3_MASK       0xffff
#define PHY84328_DEV1_OTP_MISC_SIG3_REGISTER_OTP_MISC_SIG3_ALIGN      0
#define PHY84328_DEV1_OTP_MISC_SIG3_REGISTER_OTP_MISC_SIG3_BITS       16
#define PHY84328_DEV1_OTP_MISC_SIG3_REGISTER_OTP_MISC_SIG3_SHIFT      0


/****************************************************************************
 * ln_device1 :: otp_misc_sig4_register
 */
/* ln_device1 :: otp_misc_sig4_register :: otp_misc_sig4 [15:00] */
#define PHY84328_DEV1_OTP_MISC_SIG4_REGISTER_OTP_MISC_SIG4_MASK       0xffff
#define PHY84328_DEV1_OTP_MISC_SIG4_REGISTER_OTP_MISC_SIG4_ALIGN      0
#define PHY84328_DEV1_OTP_MISC_SIG4_REGISTER_OTP_MISC_SIG4_BITS       16
#define PHY84328_DEV1_OTP_MISC_SIG4_REGISTER_OTP_MISC_SIG4_SHIFT      0


/****************************************************************************
 * ln_device1 :: otp_misc_sig5_register
 */
/* ln_device1 :: otp_misc_sig5_register :: otp_misc_sig5 [15:00] */
#define PHY84328_DEV1_OTP_MISC_SIG5_REGISTER_OTP_MISC_SIG5_MASK       0xffff
#define PHY84328_DEV1_OTP_MISC_SIG5_REGISTER_OTP_MISC_SIG5_ALIGN      0
#define PHY84328_DEV1_OTP_MISC_SIG5_REGISTER_OTP_MISC_SIG5_BITS       16
#define PHY84328_DEV1_OTP_MISC_SIG5_REGISTER_OTP_MISC_SIG5_SHIFT      0


/****************************************************************************
 * ln_device1 :: otp_misc_sig6_register
 */
/* ln_device1 :: otp_misc_sig6_register :: otp_misc_sig6 [15:00] */
#define PHY84328_DEV1_OTP_MISC_SIG6_REGISTER_OTP_MISC_SIG6_MASK       0xffff
#define PHY84328_DEV1_OTP_MISC_SIG6_REGISTER_OTP_MISC_SIG6_ALIGN      0
#define PHY84328_DEV1_OTP_MISC_SIG6_REGISTER_OTP_MISC_SIG6_BITS       16
#define PHY84328_DEV1_OTP_MISC_SIG6_REGISTER_OTP_MISC_SIG6_SHIFT      0


/****************************************************************************
 * ln_device1 :: gp_reg_c870_register
 */
/* ln_device1 :: gp_reg_c870_register :: reserved0 [15:11] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED0_MASK             0xf800
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED0_ALIGN            0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED0_BITS             5
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED0_SHIFT            11

/* ln_device1 :: gp_reg_c870_register :: cdr_lkdt_manual_value [10:10] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_VALUE_MASK 0x0400
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_VALUE_ALIGN 0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_VALUE_BITS 1
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_VALUE_SHIFT 10

/* ln_device1 :: gp_reg_c870_register :: cdr_lkdt_manual_en [09:09] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_EN_MASK    0x0200
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_EN_ALIGN   0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_EN_BITS    1
#define PHY84328_DEV1_GP_REG_C870_REGISTER_CDR_LKDT_MANUAL_EN_SHIFT   9

/* ln_device1 :: gp_reg_c870_register :: rx_los_manual_value [08:08] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_VALUE_MASK   0x0100
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_VALUE_ALIGN  0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_VALUE_BITS   1
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_VALUE_SHIFT  8

/* ln_device1 :: gp_reg_c870_register :: rx_los_manual_en [07:07] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_EN_MASK      0x0080
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_EN_ALIGN     0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_EN_BITS      1
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RX_LOS_MANUAL_EN_SHIFT     7

/* ln_device1 :: gp_reg_c870_register :: sys_cdr_lkdt_manual_value [06:06] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_VALUE_MASK 0x0040
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_VALUE_ALIGN 0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_VALUE_BITS 1
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_VALUE_SHIFT 6

/* ln_device1 :: gp_reg_c870_register :: sys_cdr_lkdt_manual_en [05:05] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_EN_MASK 0x0020
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_EN_ALIGN 0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_EN_BITS 1
#define PHY84328_DEV1_GP_REG_C870_REGISTER_SYS_CDR_LKDT_MANUAL_EN_SHIFT 5

/* ln_device1 :: gp_reg_c870_register :: reserved1 [04:00] */
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED1_MASK             0x001f
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED1_ALIGN            0
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED1_BITS             5
#define PHY84328_DEV1_GP_REG_C870_REGISTER_RESERVED1_SHIFT            0


/****************************************************************************
 * ln_device1 :: m8051_watchdog_control_register
 */
/* ln_device1 :: m8051_watchdog_control_register :: m8051_wdog_freeze [15:15] */
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_FREEZE_MASK 0x8000
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_FREEZE_ALIGN 0
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_FREEZE_BITS 1
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_FREEZE_SHIFT 15

/* ln_device1 :: m8051_watchdog_control_register :: reserved0 [14:12] */
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_RESERVED0_MASK  0x7000
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_RESERVED0_ALIGN 0
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_RESERVED0_BITS  3
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_RESERVED0_SHIFT 12

/* ln_device1 :: m8051_watchdog_control_register :: m8051_wdog_init [11:00] */
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_INIT_MASK 0x0fff
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_INIT_ALIGN 0
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_INIT_BITS 12
#define PHY84328_DEV1_M8051_WATCHDOG_CONTROL_REGISTER_M8051_WDOG_INIT_SHIFT 0


/****************************************************************************
 * ln_device1 :: m8051_watchdog_status_register
 */
/* ln_device1 :: m8051_watchdog_status_register :: reserved0 [15:12] */
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_RESERVED0_MASK   0xf000
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_RESERVED0_ALIGN  0
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_RESERVED0_BITS   4
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_RESERVED0_SHIFT  12

/* ln_device1 :: m8051_watchdog_status_register :: m8051_wdog_cnt [11:00] */
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_M8051_WDOG_CNT_MASK 0x0fff
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_M8051_WDOG_CNT_ALIGN 0
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_M8051_WDOG_CNT_BITS 12
#define PHY84328_DEV1_M8051_WATCHDOG_STATUS_REGISTER_M8051_WDOG_CNT_SHIFT 0


/****************************************************************************
 * ln_device1 :: chip_intr_stat
 */
/* ln_device1 :: chip_intr_stat :: uncorrectable_error_det_sram_stat [15:15] */
#define PHY84328_DEV1_CHIP_INTR_STAT_UNCORRECTABLE_ERROR_DET_SRAM_STAT_MASK 0x8000
#define PHY84328_DEV1_CHIP_INTR_STAT_UNCORRECTABLE_ERROR_DET_SRAM_STAT_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_STAT_UNCORRECTABLE_ERROR_DET_SRAM_STAT_BITS 1
#define PHY84328_DEV1_CHIP_INTR_STAT_UNCORRECTABLE_ERROR_DET_SRAM_STAT_SHIFT 15

/* ln_device1 :: chip_intr_stat :: correctable_error_det_sram_stat [14:14] */
#define PHY84328_DEV1_CHIP_INTR_STAT_CORRECTABLE_ERROR_DET_SRAM_STAT_MASK 0x4000
#define PHY84328_DEV1_CHIP_INTR_STAT_CORRECTABLE_ERROR_DET_SRAM_STAT_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_STAT_CORRECTABLE_ERROR_DET_SRAM_STAT_BITS 1
#define PHY84328_DEV1_CHIP_INTR_STAT_CORRECTABLE_ERROR_DET_SRAM_STAT_SHIFT 14

/* ln_device1 :: chip_intr_stat :: Micro_generated_attention_stat [13:13] */
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_GENERATED_ATTENTION_STAT_MASK 0x2000
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_GENERATED_ATTENTION_STAT_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_GENERATED_ATTENTION_STAT_BITS 1
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_GENERATED_ATTENTION_STAT_SHIFT 13

/* ln_device1 :: chip_intr_stat :: watch_dog_timer_expired_stat [12:12] */
#define PHY84328_DEV1_CHIP_INTR_STAT_WATCH_DOG_TIMER_EXPIRED_STAT_MASK 0x1000
#define PHY84328_DEV1_CHIP_INTR_STAT_WATCH_DOG_TIMER_EXPIRED_STAT_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_STAT_WATCH_DOG_TIMER_EXPIRED_STAT_BITS 1
#define PHY84328_DEV1_CHIP_INTR_STAT_WATCH_DOG_TIMER_EXPIRED_STAT_SHIFT 12

/* ln_device1 :: chip_intr_stat :: ln_autoneg_completed_stat [11:11] */
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_AUTONEG_COMPLETED_STAT_MASK   0x0800
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_AUTONEG_COMPLETED_STAT_ALIGN  0
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_AUTONEG_COMPLETED_STAT_BITS   1
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_AUTONEG_COMPLETED_STAT_SHIFT  11

/* ln_device1 :: chip_intr_stat :: sys_autoneg_completed_stat [10:10] */
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_AUTONEG_COMPLETED_STAT_MASK  0x0400
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_AUTONEG_COMPLETED_STAT_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_AUTONEG_COMPLETED_STAT_BITS  1
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_AUTONEG_COMPLETED_STAT_SHIFT 10

/* ln_device1 :: chip_intr_stat :: Micro_message_stat [09:09] */
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_MESSAGE_STAT_MASK          0x0200
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_MESSAGE_STAT_ALIGN         0
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_MESSAGE_STAT_BITS          1
#define PHY84328_DEV1_CHIP_INTR_STAT_MICRO_MESSAGE_STAT_SHIFT         9

/* ln_device1 :: chip_intr_stat :: pad_gp_in_1 [08:08] */
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_1_MASK                 0x0100
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_1_ALIGN                0
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_1_BITS                 1
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_1_SHIFT                8

/* ln_device1 :: chip_intr_stat :: pad_gp_in_0 [07:07] */
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_0_MASK                 0x0080
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_0_ALIGN                0
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_0_BITS                 1
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_GP_IN_0_SHIFT                7

/* ln_device1 :: chip_intr_stat :: pad_extPCS_Link [06:06] */
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_EXTPCS_LINK_MASK             0x0040
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_EXTPCS_LINK_ALIGN            0
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_EXTPCS_LINK_BITS             1
#define PHY84328_DEV1_CHIP_INTR_STAT_PAD_EXTPCS_LINK_SHIFT            6

/* ln_device1 :: chip_intr_stat :: sys_cmu_lkdt_stat [05:05] */
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CMU_LKDT_STAT_MASK           0x0020
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CMU_LKDT_STAT_ALIGN          0
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CMU_LKDT_STAT_BITS           1
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CMU_LKDT_STAT_SHIFT          5

/* ln_device1 :: chip_intr_stat :: ln_cmu_lkdt_stat [04:04] */
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CMU_LKDT_STAT_MASK            0x0010
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CMU_LKDT_STAT_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CMU_LKDT_STAT_BITS            1
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CMU_LKDT_STAT_SHIFT           4

/* ln_device1 :: chip_intr_stat :: ln_cdr_lkdt_stat [03:03] */
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CDR_LKDT_STAT_MASK            0x0008
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CDR_LKDT_STAT_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CDR_LKDT_STAT_BITS            1
#define PHY84328_DEV1_CHIP_INTR_STAT_LN_CDR_LKDT_STAT_SHIFT           3

/* ln_device1 :: chip_intr_stat :: opt_los_stat [02:02] */
#define PHY84328_DEV1_CHIP_INTR_STAT_OPT_LOS_STAT_MASK                0x0004
#define PHY84328_DEV1_CHIP_INTR_STAT_OPT_LOS_STAT_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_STAT_OPT_LOS_STAT_BITS                1
#define PHY84328_DEV1_CHIP_INTR_STAT_OPT_LOS_STAT_SHIFT               2

/* ln_device1 :: chip_intr_stat :: sys_cdr_lkdt_stat [01:01] */
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CDR_LKDT_STAT_MASK           0x0002
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CDR_LKDT_STAT_ALIGN          0
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CDR_LKDT_STAT_BITS           1
#define PHY84328_DEV1_CHIP_INTR_STAT_SYS_CDR_LKDT_STAT_SHIFT          1

/* ln_device1 :: chip_intr_stat :: mod_abs_stat [00:00] */
#define PHY84328_DEV1_CHIP_INTR_STAT_MOD_ABS_STAT_MASK                0x0001
#define PHY84328_DEV1_CHIP_INTR_STAT_MOD_ABS_STAT_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_STAT_MOD_ABS_STAT_BITS                1
#define PHY84328_DEV1_CHIP_INTR_STAT_MOD_ABS_STAT_SHIFT               0


/****************************************************************************
 * ln_device1 :: chip_intr_en
 */
/* ln_device1 :: chip_intr_en :: Micro_intr_en [15:14] */
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_INTR_EN_MASK                 0xc000
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_INTR_EN_ALIGN                0
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_INTR_EN_BITS                 2
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_INTR_EN_SHIFT                14

/* ln_device1 :: chip_intr_en :: sw_intr_en [13:13] */
#define PHY84328_DEV1_CHIP_INTR_EN_SW_INTR_EN_MASK                    0x2000
#define PHY84328_DEV1_CHIP_INTR_EN_SW_INTR_EN_ALIGN                   0
#define PHY84328_DEV1_CHIP_INTR_EN_SW_INTR_EN_BITS                    1
#define PHY84328_DEV1_CHIP_INTR_EN_SW_INTR_EN_SHIFT                   13

/* ln_device1 :: chip_intr_en :: watchdog_timer_expiry_intr_en [12:12] */
#define PHY84328_DEV1_CHIP_INTR_EN_WATCHDOG_TIMER_EXPIRY_INTR_EN_MASK 0x1000
#define PHY84328_DEV1_CHIP_INTR_EN_WATCHDOG_TIMER_EXPIRY_INTR_EN_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_EN_WATCHDOG_TIMER_EXPIRY_INTR_EN_BITS 1
#define PHY84328_DEV1_CHIP_INTR_EN_WATCHDOG_TIMER_EXPIRY_INTR_EN_SHIFT 12

/* ln_device1 :: chip_intr_en :: ln_autoneg_completed_intr_en [11:11] */
#define PHY84328_DEV1_CHIP_INTR_EN_LN_AUTONEG_COMPLETED_INTR_EN_MASK  0x0800
#define PHY84328_DEV1_CHIP_INTR_EN_LN_AUTONEG_COMPLETED_INTR_EN_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_EN_LN_AUTONEG_COMPLETED_INTR_EN_BITS  1
#define PHY84328_DEV1_CHIP_INTR_EN_LN_AUTONEG_COMPLETED_INTR_EN_SHIFT 11

/* ln_device1 :: chip_intr_en :: sys_autoneg_completed_intr_en [10:10] */
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_AUTONEG_COMPLETED_INTR_EN_MASK 0x0400
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_AUTONEG_COMPLETED_INTR_EN_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_AUTONEG_COMPLETED_INTR_EN_BITS 1
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_AUTONEG_COMPLETED_INTR_EN_SHIFT 10

/* ln_device1 :: chip_intr_en :: Micro_message_out_intr_en [09:09] */
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_MESSAGE_OUT_INTR_EN_MASK     0x0200
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_MESSAGE_OUT_INTR_EN_ALIGN    0
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_MESSAGE_OUT_INTR_EN_BITS     1
#define PHY84328_DEV1_CHIP_INTR_EN_MICRO_MESSAGE_OUT_INTR_EN_SHIFT    9

/* ln_device1 :: chip_intr_en :: GPIO_IN_1_intr_en [08:08] */
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_1_INTR_EN_MASK             0x0100
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_1_INTR_EN_ALIGN            0
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_1_INTR_EN_BITS             1
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_1_INTR_EN_SHIFT            8

/* ln_device1 :: chip_intr_en :: GPIO_IN_0_intr_en [07:07] */
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_0_INTR_EN_MASK             0x0080
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_0_INTR_EN_ALIGN            0
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_0_INTR_EN_BITS             1
#define PHY84328_DEV1_CHIP_INTR_EN_GPIO_IN_0_INTR_EN_SHIFT            7

/* ln_device1 :: chip_intr_en :: pad_extPCS_Link [06:06] */
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_EXTPCS_LINK_MASK               0x0040
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_EXTPCS_LINK_ALIGN              0
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_EXTPCS_LINK_BITS               1
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_EXTPCS_LINK_SHIFT              6

/* ln_device1 :: chip_intr_en :: sys_cmu_lkdt_en [05:05] */
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CMU_LKDT_EN_MASK               0x0020
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CMU_LKDT_EN_ALIGN              0
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CMU_LKDT_EN_BITS               1
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CMU_LKDT_EN_SHIFT              5

/* ln_device1 :: chip_intr_en :: ln_cmu_lkdt_en [04:04] */
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CMU_LKDT_EN_MASK                0x0010
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CMU_LKDT_EN_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CMU_LKDT_EN_BITS                1
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CMU_LKDT_EN_SHIFT               4

/* ln_device1 :: chip_intr_en :: ln_cdr_lkdt_en [03:03] */
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CDR_LKDT_EN_MASK                0x0008
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CDR_LKDT_EN_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CDR_LKDT_EN_BITS                1
#define PHY84328_DEV1_CHIP_INTR_EN_LN_CDR_LKDT_EN_SHIFT               3

/* ln_device1 :: chip_intr_en :: pad_opt_los_en [02:02] */
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_OPT_LOS_EN_MASK                0x0004
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_OPT_LOS_EN_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_OPT_LOS_EN_BITS                1
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_OPT_LOS_EN_SHIFT               2

/* ln_device1 :: chip_intr_en :: sys_cdr_lkdt_en [01:01] */
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CDR_LKDT_EN_MASK               0x0002
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CDR_LKDT_EN_ALIGN              0
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CDR_LKDT_EN_BITS               1
#define PHY84328_DEV1_CHIP_INTR_EN_SYS_CDR_LKDT_EN_SHIFT              1

/* ln_device1 :: chip_intr_en :: pad_mod_abs_en [00:00] */
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_MOD_ABS_EN_MASK                0x0001
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_MOD_ABS_EN_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_MOD_ABS_EN_BITS                1
#define PHY84328_DEV1_CHIP_INTR_EN_PAD_MOD_ABS_EN_SHIFT               0


/****************************************************************************
 * ln_device1 :: chip_intr_value
 */
/* ln_device1 :: chip_intr_value :: micro_intr_value [15:14] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_MICRO_INTR_VALUE_MASK           0xc000
#define PHY84328_DEV1_CHIP_INTR_VALUE_MICRO_INTR_VALUE_ALIGN          0
#define PHY84328_DEV1_CHIP_INTR_VALUE_MICRO_INTR_VALUE_BITS           2
#define PHY84328_DEV1_CHIP_INTR_VALUE_MICRO_INTR_VALUE_SHIFT          14

/* ln_device1 :: chip_intr_value :: sw_intr_value [13:13] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_SW_INTR_VALUE_MASK              0x2000
#define PHY84328_DEV1_CHIP_INTR_VALUE_SW_INTR_VALUE_ALIGN             0
#define PHY84328_DEV1_CHIP_INTR_VALUE_SW_INTR_VALUE_BITS              1
#define PHY84328_DEV1_CHIP_INTR_VALUE_SW_INTR_VALUE_SHIFT             13

/* ln_device1 :: chip_intr_value :: watchdog_timer_expiry [12:12] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_WATCHDOG_TIMER_EXPIRY_MASK      0x1000
#define PHY84328_DEV1_CHIP_INTR_VALUE_WATCHDOG_TIMER_EXPIRY_ALIGN     0
#define PHY84328_DEV1_CHIP_INTR_VALUE_WATCHDOG_TIMER_EXPIRY_BITS      1
#define PHY84328_DEV1_CHIP_INTR_VALUE_WATCHDOG_TIMER_EXPIRY_SHIFT     12

/* ln_device1 :: chip_intr_value :: ln_autoneg_completed_value [11:11] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_AUTONEG_COMPLETED_VALUE_MASK 0x0800
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_AUTONEG_COMPLETED_VALUE_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_AUTONEG_COMPLETED_VALUE_BITS 1
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_AUTONEG_COMPLETED_VALUE_SHIFT 11

/* ln_device1 :: chip_intr_value :: sys_autoneg_completed_value [10:10] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_AUTONEG_COMPLETED_VALUE_MASK 0x0400
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_AUTONEG_COMPLETED_VALUE_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_AUTONEG_COMPLETED_VALUE_BITS 1
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_AUTONEG_COMPLETED_VALUE_SHIFT 10

/* ln_device1 :: chip_intr_value :: message_out_intr_value [09:09] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_MESSAGE_OUT_INTR_VALUE_MASK     0x0200
#define PHY84328_DEV1_CHIP_INTR_VALUE_MESSAGE_OUT_INTR_VALUE_ALIGN    0
#define PHY84328_DEV1_CHIP_INTR_VALUE_MESSAGE_OUT_INTR_VALUE_BITS     1
#define PHY84328_DEV1_CHIP_INTR_VALUE_MESSAGE_OUT_INTR_VALUE_SHIFT    9

/* ln_device1 :: chip_intr_value :: gpio_in_1_value [08:08] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_1_VALUE_MASK            0x0100
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_1_VALUE_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_1_VALUE_BITS            1
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_1_VALUE_SHIFT           8

/* ln_device1 :: chip_intr_value :: gpio_in_0_value [07:07] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_0_VALUE_MASK            0x0080
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_0_VALUE_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_0_VALUE_BITS            1
#define PHY84328_DEV1_CHIP_INTR_VALUE_GPIO_IN_0_VALUE_SHIFT           7

/* ln_device1 :: chip_intr_value :: extPCS_Link_value [06:06] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_EXTPCS_LINK_VALUE_MASK          0x0040
#define PHY84328_DEV1_CHIP_INTR_VALUE_EXTPCS_LINK_VALUE_ALIGN         0
#define PHY84328_DEV1_CHIP_INTR_VALUE_EXTPCS_LINK_VALUE_BITS          1
#define PHY84328_DEV1_CHIP_INTR_VALUE_EXTPCS_LINK_VALUE_SHIFT         6

/* ln_device1 :: chip_intr_value :: sys_cmu_lkdt_value [05:05] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CMU_LKDT_VALUE_MASK         0x0020
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CMU_LKDT_VALUE_ALIGN        0
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CMU_LKDT_VALUE_BITS         1
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CMU_LKDT_VALUE_SHIFT        5

/* ln_device1 :: chip_intr_value :: ln_cmu_lkdt_value [04:04] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CMU_LKDT_VALUE_MASK          0x0010
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CMU_LKDT_VALUE_ALIGN         0
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CMU_LKDT_VALUE_BITS          1
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CMU_LKDT_VALUE_SHIFT         4

/* ln_device1 :: chip_intr_value :: ln_cdr_lkdt_value [03:03] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CDR_LKDT_VALUE_MASK          0x0008
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CDR_LKDT_VALUE_ALIGN         0
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CDR_LKDT_VALUE_BITS          1
#define PHY84328_DEV1_CHIP_INTR_VALUE_LN_CDR_LKDT_VALUE_SHIFT         3

/* ln_device1 :: chip_intr_value :: pad_rx__los_value [02:02] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_RX__LOS_VALUE_MASK          0x0004
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_RX__LOS_VALUE_ALIGN         0
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_RX__LOS_VALUE_BITS          1
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_RX__LOS_VALUE_SHIFT         2

/* ln_device1 :: chip_intr_value :: sys_cdr_lkdt_value [01:01] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CDR_LKDT_VALUE_MASK         0x0002
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CDR_LKDT_VALUE_ALIGN        0
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CDR_LKDT_VALUE_BITS         1
#define PHY84328_DEV1_CHIP_INTR_VALUE_SYS_CDR_LKDT_VALUE_SHIFT        1

/* ln_device1 :: chip_intr_value :: pad_mod_abs_value [00:00] */
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_MOD_ABS_VALUE_MASK          0x0001
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_MOD_ABS_VALUE_ALIGN         0
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_MOD_ABS_VALUE_BITS          1
#define PHY84328_DEV1_CHIP_INTR_VALUE_PAD_MOD_ABS_VALUE_SHIFT         0


/****************************************************************************
 * ln_device1 :: chip_intr_ctrl
 */
/* ln_device1 :: chip_intr_ctrl :: uncorrectable_sram_error_ctrl [15:15] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_UNCORRECTABLE_SRAM_ERROR_CTRL_MASK 0x8000
#define PHY84328_DEV1_CHIP_INTR_CTRL_UNCORRECTABLE_SRAM_ERROR_CTRL_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_CTRL_UNCORRECTABLE_SRAM_ERROR_CTRL_BITS 1
#define PHY84328_DEV1_CHIP_INTR_CTRL_UNCORRECTABLE_SRAM_ERROR_CTRL_SHIFT 15

/* ln_device1 :: chip_intr_ctrl :: correctable_sram_error_ctrl [14:14] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_CORRECTABLE_SRAM_ERROR_CTRL_MASK 0x4000
#define PHY84328_DEV1_CHIP_INTR_CTRL_CORRECTABLE_SRAM_ERROR_CTRL_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_CTRL_CORRECTABLE_SRAM_ERROR_CTRL_BITS 1
#define PHY84328_DEV1_CHIP_INTR_CTRL_CORRECTABLE_SRAM_ERROR_CTRL_SHIFT 14

/* ln_device1 :: chip_intr_ctrl :: sw_attention_ctrl [13:13] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_SW_ATTENTION_CTRL_MASK           0x2000
#define PHY84328_DEV1_CHIP_INTR_CTRL_SW_ATTENTION_CTRL_ALIGN          0
#define PHY84328_DEV1_CHIP_INTR_CTRL_SW_ATTENTION_CTRL_BITS           1
#define PHY84328_DEV1_CHIP_INTR_CTRL_SW_ATTENTION_CTRL_SHIFT          13

/* ln_device1 :: chip_intr_ctrl :: wdog_timer_expire_ctrl [12:12] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_WDOG_TIMER_EXPIRE_CTRL_MASK      0x1000
#define PHY84328_DEV1_CHIP_INTR_CTRL_WDOG_TIMER_EXPIRE_CTRL_ALIGN     0
#define PHY84328_DEV1_CHIP_INTR_CTRL_WDOG_TIMER_EXPIRE_CTRL_BITS      1
#define PHY84328_DEV1_CHIP_INTR_CTRL_WDOG_TIMER_EXPIRE_CTRL_SHIFT     12

/* ln_device1 :: chip_intr_ctrl :: ln_autoneg_completed_ctrl [11:11] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_AUTONEG_COMPLETED_CTRL_MASK   0x0800
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_AUTONEG_COMPLETED_CTRL_ALIGN  0
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_AUTONEG_COMPLETED_CTRL_BITS   1
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_AUTONEG_COMPLETED_CTRL_SHIFT  11

/* ln_device1 :: chip_intr_ctrl :: sys_autoneg_completed_ctrl [10:10] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_AUTONEG_COMPLETED_CTRL_MASK  0x0400
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_AUTONEG_COMPLETED_CTRL_ALIGN 0
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_AUTONEG_COMPLETED_CTRL_BITS  1
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_AUTONEG_COMPLETED_CTRL_SHIFT 10

/* ln_device1 :: chip_intr_ctrl :: message_out_status_ctrl [09:09] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_MESSAGE_OUT_STATUS_CTRL_MASK     0x0200
#define PHY84328_DEV1_CHIP_INTR_CTRL_MESSAGE_OUT_STATUS_CTRL_ALIGN    0
#define PHY84328_DEV1_CHIP_INTR_CTRL_MESSAGE_OUT_STATUS_CTRL_BITS     1
#define PHY84328_DEV1_CHIP_INTR_CTRL_MESSAGE_OUT_STATUS_CTRL_SHIFT    9

/* ln_device1 :: chip_intr_ctrl :: pad_gp_in_1_ctrl [08:08] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_1_CTRL_MASK            0x0100
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_1_CTRL_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_1_CTRL_BITS            1
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_1_CTRL_SHIFT           8

/* ln_device1 :: chip_intr_ctrl :: pad_gp_in_0_ctrl [07:07] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_0_CTRL_MASK            0x0080
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_0_CTRL_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_0_CTRL_BITS            1
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_GP_IN_0_CTRL_SHIFT           7

/* ln_device1 :: chip_intr_ctrl :: pad_extPCS_link_ctrl [06:06] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_EXTPCS_LINK_CTRL_MASK        0x0040
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_EXTPCS_LINK_CTRL_ALIGN       0
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_EXTPCS_LINK_CTRL_BITS        1
#define PHY84328_DEV1_CHIP_INTR_CTRL_PAD_EXTPCS_LINK_CTRL_SHIFT       6

/* ln_device1 :: chip_intr_ctrl :: sys_cmu_lkdt_ctrl [05:05] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CMU_LKDT_CTRL_MASK           0x0020
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CMU_LKDT_CTRL_ALIGN          0
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CMU_LKDT_CTRL_BITS           1
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CMU_LKDT_CTRL_SHIFT          5

/* ln_device1 :: chip_intr_ctrl :: ln_cmu_lkdt_ctrl [04:04] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CMU_LKDT_CTRL_MASK            0x0010
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CMU_LKDT_CTRL_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CMU_LKDT_CTRL_BITS            1
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CMU_LKDT_CTRL_SHIFT           4

/* ln_device1 :: chip_intr_ctrl :: ln_cdr_lkdt_ctrl [03:03] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CDR_LKDT_CTRL_MASK            0x0008
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CDR_LKDT_CTRL_ALIGN           0
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CDR_LKDT_CTRL_BITS            1
#define PHY84328_DEV1_CHIP_INTR_CTRL_LN_CDR_LKDT_CTRL_SHIFT           3

/* ln_device1 :: chip_intr_ctrl :: opt_los_ctrl [02:02] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_OPT_LOS_CTRL_MASK                0x0004
#define PHY84328_DEV1_CHIP_INTR_CTRL_OPT_LOS_CTRL_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_CTRL_OPT_LOS_CTRL_BITS                1
#define PHY84328_DEV1_CHIP_INTR_CTRL_OPT_LOS_CTRL_SHIFT               2

/* ln_device1 :: chip_intr_ctrl :: sys_cdr_lkdt_ctrl [01:01] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CDR_LKDT_CTRL_MASK           0x0002
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CDR_LKDT_CTRL_ALIGN          0
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CDR_LKDT_CTRL_BITS           1
#define PHY84328_DEV1_CHIP_INTR_CTRL_SYS_CDR_LKDT_CTRL_SHIFT          1

/* ln_device1 :: chip_intr_ctrl :: mod_abs_ctrl [00:00] */
#define PHY84328_DEV1_CHIP_INTR_CTRL_MOD_ABS_CTRL_MASK                0x0001
#define PHY84328_DEV1_CHIP_INTR_CTRL_MOD_ABS_CTRL_ALIGN               0
#define PHY84328_DEV1_CHIP_INTR_CTRL_MOD_ABS_CTRL_BITS                1
#define PHY84328_DEV1_CHIP_INTR_CTRL_MOD_ABS_CTRL_SHIFT               0


/****************************************************************************
 * ln_device1 :: ch_intr_ctrl
 */
/* ln_device1 :: ch_intr_ctrl :: reserved0 [15:14] */
#define PHY84328_DEV1_CH_INTR_CTRL_RESERVED0_MASK                     0xc000
#define PHY84328_DEV1_CH_INTR_CTRL_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_CH_INTR_CTRL_RESERVED0_BITS                     2
#define PHY84328_DEV1_CH_INTR_CTRL_RESERVED0_SHIFT                    14

/* ln_device1 :: ch_intr_ctrl :: edc_interrupt_pad_control [13:06] */
#define PHY84328_DEV1_CH_INTR_CTRL_EDC_INTERRUPT_PAD_CONTROL_MASK     0x3fc0
#define PHY84328_DEV1_CH_INTR_CTRL_EDC_INTERRUPT_PAD_CONTROL_ALIGN    0
#define PHY84328_DEV1_CH_INTR_CTRL_EDC_INTERRUPT_PAD_CONTROL_BITS     8
#define PHY84328_DEV1_CH_INTR_CTRL_EDC_INTERRUPT_PAD_CONTROL_SHIFT    6

/* ln_device1 :: ch_intr_ctrl :: interrupt_clear_sel [05:05] */
#define PHY84328_DEV1_CH_INTR_CTRL_INTERRUPT_CLEAR_SEL_MASK           0x0020
#define PHY84328_DEV1_CH_INTR_CTRL_INTERRUPT_CLEAR_SEL_ALIGN          0
#define PHY84328_DEV1_CH_INTR_CTRL_INTERRUPT_CLEAR_SEL_BITS           1
#define PHY84328_DEV1_CH_INTR_CTRL_INTERRUPT_CLEAR_SEL_SHIFT          5

/* ln_device1 :: ch_intr_ctrl :: ch_intr_en [04:04] */
#define PHY84328_DEV1_CH_INTR_CTRL_CH_INTR_EN_MASK                    0x0010
#define PHY84328_DEV1_CH_INTR_CTRL_CH_INTR_EN_ALIGN                   0
#define PHY84328_DEV1_CH_INTR_CTRL_CH_INTR_EN_BITS                    1
#define PHY84328_DEV1_CH_INTR_CTRL_CH_INTR_EN_SHIFT                   4

/* ln_device1 :: ch_intr_ctrl :: chip_intr_ctr [03:00] */
#define PHY84328_DEV1_CH_INTR_CTRL_CHIP_INTR_CTR_MASK                 0x000f
#define PHY84328_DEV1_CH_INTR_CTRL_CHIP_INTR_CTR_ALIGN                0
#define PHY84328_DEV1_CH_INTR_CTRL_CHIP_INTR_CTR_BITS                 4
#define PHY84328_DEV1_CH_INTR_CTRL_CHIP_INTR_CTR_SHIFT                0


/****************************************************************************
 * ln_device1 :: otp_ovr_rev_id_register
 */
/* ln_device1 :: otp_ovr_rev_id_register :: otp_revid_override_ctl [15:15] */
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_OTP_REVID_OVERRIDE_CTL_MASK 0x8000
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_OTP_REVID_OVERRIDE_CTL_ALIGN 0
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_OTP_REVID_OVERRIDE_CTL_BITS 1
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_OTP_REVID_OVERRIDE_CTL_SHIFT 15

/* ln_device1 :: otp_ovr_rev_id_register :: reserved0 [14:08] */
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_RESERVED0_MASK          0x7f00
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_RESERVED0_ALIGN         0
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_RESERVED0_BITS          7
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_RESERVED0_SHIFT         8

/* ln_device1 :: otp_ovr_rev_id_register :: reg_chip_rev_id [07:00] */
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_REG_CHIP_REV_ID_MASK    0x00ff
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_REG_CHIP_REV_ID_ALIGN   0
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_REG_CHIP_REV_ID_BITS    8
#define PHY84328_DEV1_OTP_OVR_REV_ID_REGISTER_REG_CHIP_REV_ID_SHIFT   0


/****************************************************************************
 * ln_device1 :: otp_ovr_chp_id0_register
 */
/* ln_device1 :: otp_ovr_chp_id0_register :: otp_ovr_chp_id0 [15:00] */
#define PHY84328_DEV1_OTP_OVR_CHP_ID0_REGISTER_OTP_OVR_CHP_ID0_MASK   0xffff
#define PHY84328_DEV1_OTP_OVR_CHP_ID0_REGISTER_OTP_OVR_CHP_ID0_ALIGN  0
#define PHY84328_DEV1_OTP_OVR_CHP_ID0_REGISTER_OTP_OVR_CHP_ID0_BITS   16
#define PHY84328_DEV1_OTP_OVR_CHP_ID0_REGISTER_OTP_OVR_CHP_ID0_SHIFT  0


/****************************************************************************
 * ln_device1 :: otp_ovr_chp_id1_register
 */
/* ln_device1 :: otp_ovr_chp_id1_register :: otp_chipid_override_ctl [15:15] */
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_CHIPID_OVERRIDE_CTL_MASK 0x8000
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_CHIPID_OVERRIDE_CTL_ALIGN 0
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_CHIPID_OVERRIDE_CTL_BITS 1
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_CHIPID_OVERRIDE_CTL_SHIFT 15

/* ln_device1 :: otp_ovr_chp_id1_register :: reserved0 [14:04] */
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_RESERVED0_MASK         0x7ff0
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_RESERVED0_ALIGN        0
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_RESERVED0_BITS         11
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_RESERVED0_SHIFT        4

/* ln_device1 :: otp_ovr_chp_id1_register :: otp_ovr_chp_id1 [03:00] */
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_OVR_CHP_ID1_MASK   0x000f
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_OVR_CHP_ID1_ALIGN  0
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_OVR_CHP_ID1_BITS   4
#define PHY84328_DEV1_OTP_OVR_CHP_ID1_REGISTER_OTP_OVR_CHP_ID1_SHIFT  0


/****************************************************************************
 * ln_device1 :: otp_rdy_cnt_stat_reg
 */
/* ln_device1 :: otp_rdy_cnt_stat_reg :: reserved0 [15:13] */
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED0_MASK             0xe000
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED0_ALIGN            0
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED0_BITS             3
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED0_SHIFT            13

/* ln_device1 :: otp_rdy_cnt_stat_reg :: otp_rdy_cnt_status [12:08] */
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_RDY_CNT_STATUS_MASK    0x1f00
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_RDY_CNT_STATUS_ALIGN   0
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_RDY_CNT_STATUS_BITS    5
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_RDY_CNT_STATUS_SHIFT   8

/* ln_device1 :: otp_rdy_cnt_stat_reg :: reserved1 [07:02] */
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED1_MASK             0x00fc
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED1_ALIGN            0
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED1_BITS             6
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_RESERVED1_SHIFT            2

/* ln_device1 :: otp_rdy_cnt_stat_reg :: otp_ready_sample_val [01:01] */
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_SAMPLE_VAL_MASK  0x0002
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_SAMPLE_VAL_ALIGN 0
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_SAMPLE_VAL_BITS  1
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_SAMPLE_VAL_SHIFT 1

/* ln_device1 :: otp_rdy_cnt_stat_reg :: otp_ready_raw_val [00:00] */
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_RAW_VAL_MASK     0x0001
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_RAW_VAL_ALIGN    0
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_RAW_VAL_BITS     1
#define PHY84328_DEV1_OTP_RDY_CNT_STAT_REG_OTP_READY_RAW_VAL_SHIFT    0


/****************************************************************************
 * ln_device1 :: otp_ovr_device_id_0
 */
/* ln_device1 :: otp_ovr_device_id_0 :: otp_ovr_device_id_0 [15:00] */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_OTP_OVR_DEVICE_ID_0_MASK    0xffff
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_OTP_OVR_DEVICE_ID_0_ALIGN   0
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_OTP_OVR_DEVICE_ID_0_BITS    16
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_OTP_OVR_DEVICE_ID_0_SHIFT   0


/****************************************************************************
 * ln_device1 :: otp_ovr_device_id_1
 */
/* ln_device1 :: otp_ovr_device_id_1 :: otp_ovr_device_id_1 [15:00] */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_1_OTP_OVR_DEVICE_ID_1_MASK    0xffff
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_1_OTP_OVR_DEVICE_ID_1_ALIGN   0
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_1_OTP_OVR_DEVICE_ID_1_BITS    16
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_1_OTP_OVR_DEVICE_ID_1_SHIFT   0


/****************************************************************************
 * ln_device1 :: otp_ovr_device_id_0_1_cntl
 */
/* ln_device1 :: otp_ovr_device_id_0_1_cntl :: reserved0 [15:02] */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_RESERVED0_MASK       0xfffc
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_RESERVED0_ALIGN      0
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_RESERVED0_BITS       14
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_RESERVED0_SHIFT      2

/* ln_device1 :: otp_ovr_device_id_0_1_cntl :: otp_ovr_device_id_1_cntl [01:01] */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_1_CNTL_MASK 0x0002
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_1_CNTL_ALIGN 0
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_1_CNTL_BITS 1
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_1_CNTL_SHIFT 1

/* ln_device1 :: otp_ovr_device_id_0_1_cntl :: otp_ovr_device_id_0_cntl [00:00] */
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_0_CNTL_MASK 0x0001
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_0_CNTL_ALIGN 0
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_0_CNTL_BITS 1
#define PHY84328_DEV1_OTP_OVR_DEVICE_ID_0_1_CNTL_OTP_OVR_DEVICE_ID_0_CNTL_SHIFT 0


/****************************************************************************
 * ln_device1 :: die_id
 */
/* ln_device1 :: die_id :: reserved0 [15:08] */
#define PHY84328_DEV1_DIE_ID_RESERVED0_MASK                           0xff00
#define PHY84328_DEV1_DIE_ID_RESERVED0_ALIGN                          0
#define PHY84328_DEV1_DIE_ID_RESERVED0_BITS                           8
#define PHY84328_DEV1_DIE_ID_RESERVED0_SHIFT                          8

/* ln_device1 :: die_id :: die_id [07:00] */
#define PHY84328_DEV1_DIE_ID_DIE_ID_MASK                              0x00ff
#define PHY84328_DEV1_DIE_ID_DIE_ID_ALIGN                             0
#define PHY84328_DEV1_DIE_ID_DIE_ID_BITS                              8
#define PHY84328_DEV1_DIE_ID_DIE_ID_SHIFT                             0


/****************************************************************************
 * ln_device1 :: optical_configuration
 */
/* ln_device1 :: optical_configuration :: optxenb_lvl [15:15] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXENB_LVL_MASK          0x8000
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXENB_LVL_ALIGN         0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXENB_LVL_BITS          1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXENB_LVL_SHIFT         15

/* ln_device1 :: optical_configuration :: man_oplosb_en [14:14] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_OPLOSB_EN_MASK        0x4000
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_OPLOSB_EN_ALIGN       0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_OPLOSB_EN_BITS        1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_OPLOSB_EN_SHIFT       14

/* ln_device1 :: optical_configuration :: man_extPCS_Link [13:13] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_EXTPCS_LINK_MASK      0x2000
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_EXTPCS_LINK_ALIGN     0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_EXTPCS_LINK_BITS      1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_EXTPCS_LINK_SHIFT     13

/* ln_device1 :: optical_configuration :: man_txon_en [12:12] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_TXON_EN_MASK          0x1000
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_TXON_EN_ALIGN         0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_TXON_EN_BITS          1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MAN_TXON_EN_SHIFT         12

/* ln_device1 :: optical_configuration :: optrxlos_lvl [11:11] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTRXLOS_LVL_MASK         0x0800
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTRXLOS_LVL_ALIGN        0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTRXLOS_LVL_BITS         1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTRXLOS_LVL_SHIFT        11

/* ln_device1 :: optical_configuration :: optxon_lvl [10:10] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXON_LVL_MASK           0x0400
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXON_LVL_ALIGN          0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXON_LVL_BITS           1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_OPTXON_LVL_SHIFT          10

/* ln_device1 :: optical_configuration :: Enable_extPCS_Link_for_Line [09:09] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_LINE_MASK 0x0200
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_LINE_ALIGN 0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_LINE_BITS 1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_LINE_SHIFT 9

/* ln_device1 :: optical_configuration :: Enable_extPCS_Link_for_Sys [08:08] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_SYS_MASK 0x0100
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_SYS_ALIGN 0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_SYS_BITS 1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_ENABLE_EXTPCS_LINK_FOR_SYS_SHIFT 8

/* ln_device1 :: optical_configuration :: txenb [07:07] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_MASK                0x0080
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_ALIGN               0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_BITS                1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_SHIFT               7

/* ln_device1 :: optical_configuration :: md_opt_losb [06:06] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MD_OPT_LOSB_MASK          0x0040
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MD_OPT_LOSB_ALIGN         0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MD_OPT_LOSB_BITS          1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_MD_OPT_LOSB_SHIFT         6

/* ln_device1 :: optical_configuration :: extPCS_Link [05:05] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EXTPCS_LINK_MASK          0x0020
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EXTPCS_LINK_ALIGN         0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EXTPCS_LINK_BITS          1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EXTPCS_LINK_SHIFT         5

/* ln_device1 :: optical_configuration :: txofft [04:04] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXOFFT_MASK               0x0010
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXOFFT_ALIGN              0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXOFFT_BITS               1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXOFFT_SHIFT              4

/* ln_device1 :: optical_configuration :: txenb_oen [03:03] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_OEN_MASK            0x0008
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_OEN_ALIGN           0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_OEN_BITS            1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_TXENB_OEN_SHIFT           3

/* ln_device1 :: optical_configuration :: reserved_txon_oen [02:02] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_RESERVED_TXON_OEN_MASK    0x0004
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_RESERVED_TXON_OEN_ALIGN   0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_RESERVED_TXON_OEN_BITS    1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_RESERVED_TXON_OEN_SHIFT   2

/* ln_device1 :: optical_configuration :: en_txenb_int [01:01] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXENB_INT_MASK         0x0002
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXENB_INT_ALIGN        0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXENB_INT_BITS         1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXENB_INT_SHIFT        1

/* ln_device1 :: optical_configuration :: en_txonb_int [00:00] */
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXONB_INT_MASK         0x0001
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXONB_INT_ALIGN        0
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXONB_INT_BITS         1
#define PHY84328_DEV1_OPTICAL_CONFIGURATION_EN_TXONB_INT_SHIFT        0


/****************************************************************************
 * ln_device1 :: broadcast_ctrl
 */
/* ln_device1 :: broadcast_ctrl :: reserved0 [15:07] */
#define PHY84328_DEV1_BROADCAST_CTRL_RESERVED0_MASK                   0xff80
#define PHY84328_DEV1_BROADCAST_CTRL_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_BROADCAST_CTRL_RESERVED0_BITS                   9
#define PHY84328_DEV1_BROADCAST_CTRL_RESERVED0_SHIFT                  7

/* ln_device1 :: broadcast_ctrl :: multiport_address [06:02] */
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESS_MASK           0x007c
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESS_ALIGN          0
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESS_BITS           5
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESS_SHIFT          2

/* ln_device1 :: broadcast_ctrl :: multiport_addressing_enable [01:01] */
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESSING_ENABLE_MASK 0x0002
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESSING_ENABLE_ALIGN 0
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESSING_ENABLE_BITS 1
#define PHY84328_DEV1_BROADCAST_CTRL_MULTIPORT_ADDRESSING_ENABLE_SHIFT 1

/* ln_device1 :: broadcast_ctrl :: broadcast_mode_enable [00:00] */
#define PHY84328_DEV1_BROADCAST_CTRL_BROADCAST_MODE_ENABLE_MASK       0x0001
#define PHY84328_DEV1_BROADCAST_CTRL_BROADCAST_MODE_ENABLE_ALIGN      0
#define PHY84328_DEV1_BROADCAST_CTRL_BROADCAST_MODE_ENABLE_BITS       1
#define PHY84328_DEV1_BROADCAST_CTRL_BROADCAST_MODE_ENABLE_SHIFT      0


/****************************************************************************
 * ln_device1 :: xpmd_regs_sel
 */
/* ln_device1 :: xpmd_regs_sel :: reserved0 [15:01] */
#define PHY84328_DEV1_XPMD_REGS_SEL_RESERVED0_MASK                    0xfffe
#define PHY84328_DEV1_XPMD_REGS_SEL_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_XPMD_REGS_SEL_RESERVED0_BITS                    15
#define PHY84328_DEV1_XPMD_REGS_SEL_RESERVED0_SHIFT                   1

/* ln_device1 :: xpmd_regs_sel :: select_sys_registers [00:00] */
#define PHY84328_DEV1_XPMD_REGS_SEL_SELECT_SYS_REGISTERS_MASK         0x0001
#define PHY84328_DEV1_XPMD_REGS_SEL_SELECT_SYS_REGISTERS_ALIGN        0
#define PHY84328_DEV1_XPMD_REGS_SEL_SELECT_SYS_REGISTERS_BITS         1
#define PHY84328_DEV1_XPMD_REGS_SEL_SELECT_SYS_REGISTERS_SHIFT        0


/****************************************************************************
 * ln_device1_PMD_standard_Registers
 */
/****************************************************************************
 * ln_device1 :: pmd_control_register
 */
/* ln_device1 :: pmd_control_register :: reset [15:15] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESET_MASK                 0x8000
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESET_ALIGN                0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESET_BITS                 1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESET_SHIFT                15

/* ln_device1 :: pmd_control_register :: reserved0 [14:14] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED0_MASK             0x4000
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED0_ALIGN            0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED0_BITS             1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED0_SHIFT            14

/* ln_device1 :: pmd_control_register :: speed_selectionlsb [13:13] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_MASK    0x2000
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_ALIGN   0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_BITS    1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_SHIFT   13

/* ln_device1 :: pmd_control_register :: reserved1 [12:12] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED1_MASK             0x1000
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED1_ALIGN            0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED1_BITS             1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED1_SHIFT            12

/* ln_device1 :: pmd_control_register :: power_down [11:11] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_MASK            0x0800
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_ALIGN           0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_BITS            1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_SHIFT           11

/* ln_device1 :: pmd_control_register :: reserved2 [10:07] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED2_MASK             0x0780
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED2_ALIGN            0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED2_BITS             4
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED2_SHIFT            7

/* ln_device1 :: pmd_control_register :: speed_selectionmsb [06:06] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_MASK    0x0040
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_ALIGN   0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_BITS    1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_SHIFT   6

/* ln_device1 :: pmd_control_register :: speed_selection [05:02] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_MASK       0x003c
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_ALIGN      0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_BITS       4
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_SHIFT      2

/* ln_device1 :: pmd_control_register :: reserved3 [01:01] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED3_MASK             0x0002
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED3_ALIGN            0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED3_BITS             1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_RESERVED3_SHIFT            1

/* ln_device1 :: pmd_control_register :: pma_loopback [00:00] */
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_MASK          0x0001
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_ALIGN         0
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_BITS          1
#define PHY84328_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_SHIFT         0


/****************************************************************************
 * ln_device1 :: status_register
 */
/* ln_device1 :: status_register :: reserved0 [15:08] */
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED0_MASK                  0xff00
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED0_ALIGN                 0
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED0_BITS                  8
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED0_SHIFT                 8

/* ln_device1 :: status_register :: fault [07:07] */
#define PHY84328_DEV1_STATUS_REGISTER_FAULT_MASK                      0x0080
#define PHY84328_DEV1_STATUS_REGISTER_FAULT_ALIGN                     0
#define PHY84328_DEV1_STATUS_REGISTER_FAULT_BITS                      1
#define PHY84328_DEV1_STATUS_REGISTER_FAULT_SHIFT                     7

/* ln_device1 :: status_register :: reserved1 [06:03] */
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED1_MASK                  0x0078
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED1_ALIGN                 0
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED1_BITS                  4
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED1_SHIFT                 3

/* ln_device1 :: status_register :: receive_link_status [02:02] */
#define PHY84328_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_MASK        0x0004
#define PHY84328_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_ALIGN       0
#define PHY84328_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_BITS        1
#define PHY84328_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_SHIFT       2

/* ln_device1 :: status_register :: low_power_ability [01:01] */
#define PHY84328_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_MASK          0x0002
#define PHY84328_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_ALIGN         0
#define PHY84328_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_BITS          1
#define PHY84328_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_SHIFT         1

/* ln_device1 :: status_register :: reserved2 [00:00] */
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED2_MASK                  0x0001
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED2_ALIGN                 0
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED2_BITS                  1
#define PHY84328_DEV1_STATUS_REGISTER_RESERVED2_SHIFT                 0


/****************************************************************************
 * ln_device1 :: pmd_identifier_register_0
 */
/* ln_device1 :: pmd_identifier_register_0 :: device_id_0 [15:00] */
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_MASK      0xffff
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_ALIGN     0
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_BITS      16
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_SHIFT     0


/****************************************************************************
 * ln_device1 :: pmd_identifier_register_1
 */
/* ln_device1 :: pmd_identifier_register_1 :: device_id_1 [15:00] */
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_MASK      0xffff
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_ALIGN     0
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_BITS      16
#define PHY84328_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_SHIFT     0


/****************************************************************************
 * ln_device1 :: pmd_speed_ability
 */
/* ln_device1 :: pmd_speed_ability :: reserved0 [15:09] */
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED0_MASK                0xfe00
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED0_ALIGN               0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED0_BITS                7
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED0_SHIFT               9

/* ln_device1 :: pmd_speed_ability :: fortyG_capable [08:08] */
#define PHY84328_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_MASK           0x0100
#define PHY84328_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_ALIGN          0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_BITS           1
#define PHY84328_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_SHIFT          8

/* ln_device1 :: pmd_speed_ability :: reserved1 [07:05] */
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED1_MASK                0x00e0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED1_ALIGN               0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED1_BITS                3
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED1_SHIFT               5

/* ln_device1 :: pmd_speed_ability :: oneG_capable [04:04] */
#define PHY84328_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_MASK             0x0010
#define PHY84328_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_ALIGN            0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_BITS             1
#define PHY84328_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_SHIFT            4

/* ln_device1 :: pmd_speed_ability :: reserved2 [03:01] */
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED2_MASK                0x000e
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED2_ALIGN               0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED2_BITS                3
#define PHY84328_DEV1_PMD_SPEED_ABILITY_RESERVED2_SHIFT               1

/* ln_device1 :: pmd_speed_ability :: tenG_capable [00:00] */
#define PHY84328_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_MASK             0x0001
#define PHY84328_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_ALIGN            0
#define PHY84328_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_BITS             1
#define PHY84328_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_SHIFT            0


/****************************************************************************
 * ln_device1 :: devices_in_package_1
 */
/* ln_device1 :: devices_in_package_1 :: reserved0 [15:12] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_RESERVED0_MASK             0xf000
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_RESERVED0_ALIGN            0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_RESERVED0_BITS             4
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_RESERVED0_SHIFT            12

/* ln_device1 :: devices_in_package_1 :: Seperate_PMA_4_Present [11:11] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_4_PRESENT_MASK 0x0800
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_4_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_4_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_4_PRESENT_SHIFT 11

/* ln_device1 :: devices_in_package_1 :: Seperate_PMA_3_Present [10:10] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_3_PRESENT_MASK 0x0400
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_3_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_3_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_3_PRESENT_SHIFT 10

/* ln_device1 :: devices_in_package_1 :: Seperate_PMA_2_Present [09:09] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_2_PRESENT_MASK 0x0200
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_2_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_2_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_2_PRESENT_SHIFT 9

/* ln_device1 :: devices_in_package_1 :: Seperate_PMA_1_Present [08:08] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_1_PRESENT_MASK 0x0100
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_1_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_1_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_SEPERATE_PMA_1_PRESENT_SHIFT 8

/* ln_device1 :: devices_in_package_1 :: ang_present [07:07] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_ANG_PRESENT_MASK           0x0080
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_ANG_PRESENT_ALIGN          0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_ANG_PRESENT_BITS           1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_ANG_PRESENT_SHIFT          7

/* ln_device1 :: devices_in_package_1 :: tc_present [06:06] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_TC_PRESENT_MASK            0x0040
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_TC_PRESENT_ALIGN           0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_TC_PRESENT_BITS            1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_TC_PRESENT_SHIFT           6

/* ln_device1 :: devices_in_package_1 :: dte_xs_present [05:05] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_DTE_XS_PRESENT_MASK        0x0020
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_DTE_XS_PRESENT_ALIGN       0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_DTE_XS_PRESENT_BITS        1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_DTE_XS_PRESENT_SHIFT       5

/* ln_device1 :: devices_in_package_1 :: phy_xs_present [04:04] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PHY_XS_PRESENT_MASK        0x0010
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PHY_XS_PRESENT_ALIGN       0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PHY_XS_PRESENT_BITS        1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PHY_XS_PRESENT_SHIFT       4

/* ln_device1 :: devices_in_package_1 :: pcs_present [03:03] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PCS_PRESENT_MASK           0x0008
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PCS_PRESENT_ALIGN          0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PCS_PRESENT_BITS           1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PCS_PRESENT_SHIFT          3

/* ln_device1 :: devices_in_package_1 :: wis_present [02:02] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_WIS_PRESENT_MASK           0x0004
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_WIS_PRESENT_ALIGN          0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_WIS_PRESENT_BITS           1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_WIS_PRESENT_SHIFT          2

/* ln_device1 :: devices_in_package_1 :: pmd_pmapresent [01:01] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PMD_PMAPRESENT_MASK        0x0002
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PMD_PMAPRESENT_ALIGN       0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PMD_PMAPRESENT_BITS        1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_PMD_PMAPRESENT_SHIFT       1

/* ln_device1 :: devices_in_package_1 :: clause_22registers_present [00:00] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_CLAUSE_22REGISTERS_PRESENT_MASK 0x0001
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_CLAUSE_22REGISTERS_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_CLAUSE_22REGISTERS_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_1_CLAUSE_22REGISTERS_PRESENT_SHIFT 0


/****************************************************************************
 * ln_device1 :: devices_in_package_2
 */
/* ln_device1 :: devices_in_package_2 :: vendor_specificdevice_2_present [15:15] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_MASK 0x8000
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_SHIFT 15

/* ln_device1 :: devices_in_package_2 :: vendor_specificdevice_1_present [14:14] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_MASK 0x4000
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_SHIFT 14

/* ln_device1 :: devices_in_package_2 :: clause_22extension_present [13:13] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_MASK 0x2000
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_ALIGN 0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_BITS 1
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_SHIFT 13

/* ln_device1 :: devices_in_package_2 :: reserved0 [12:00] */
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_MASK             0x1fff
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_ALIGN            0
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_BITS             13
#define PHY84328_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_SHIFT            0


/****************************************************************************
 * ln_device1 :: pmd_control_2_register
 */
/* ln_device1 :: pmd_control_2_register :: reserved0 [15:06] */
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_MASK           0xffc0
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_ALIGN          0
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_BITS           10
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_SHIFT          6

/* ln_device1 :: pmd_control_2_register :: pma_typeselection [05:00] */
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_MASK   0x003f
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_ALIGN  0
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_BITS   6
#define PHY84328_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_SHIFT  0


/****************************************************************************
 * ln_device1 :: status_register_2
 */
/* ln_device1 :: status_register_2 :: device_present [15:14] */
#define PHY84328_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_MASK           0xc000
#define PHY84328_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_ALIGN          0
#define PHY84328_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_BITS           2
#define PHY84328_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_SHIFT          14

/* ln_device1 :: status_register_2 :: transmit_localfault_ability [13:13] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_MASK 0x2000
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_ALIGN 0
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_BITS 1
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_SHIFT 13

/* ln_device1 :: status_register_2 :: receive_localfault_ability [12:12] */
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_MASK 0x1000
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_ALIGN 0
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_BITS 1
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_SHIFT 12

/* ln_device1 :: status_register_2 :: transmit_localfault [11:11] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_MASK      0x0800
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ALIGN     0
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_BITS      1
#define PHY84328_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_SHIFT     11

/* ln_device1 :: status_register_2 :: receive_localfault [10:10] */
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_MASK       0x0400
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_SHIFT      10

/* ln_device1 :: status_register_2 :: extended_abilities [09:09] */
#define PHY84328_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_MASK       0x0200
#define PHY84328_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_SHIFT      9

/* ln_device1 :: status_register_2 :: pmd_transmitdisable_ability [08:08] */
#define PHY84328_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_MASK 0x0100
#define PHY84328_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_ALIGN 0
#define PHY84328_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_BITS 1
#define PHY84328_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_SHIFT 8

/* ln_device1 :: status_register_2 :: tengbase_srability [07:07] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_MASK       0x0080
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_SHIFT      7

/* ln_device1 :: status_register_2 :: tengbase_lrability [06:06] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_MASK       0x0040
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_SHIFT      6

/* ln_device1 :: status_register_2 :: tengbase_erability [05:05] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_MASK       0x0020
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_SHIFT      5

/* ln_device1 :: status_register_2 :: tengbase_lx4ability [04:04] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_MASK      0x0010
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_ALIGN     0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_BITS      1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_SHIFT     4

/* ln_device1 :: status_register_2 :: tengbase_swability [03:03] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_MASK       0x0008
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_SHIFT      3

/* ln_device1 :: status_register_2 :: tengbase_lwability [02:02] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_MASK       0x0004
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_SHIFT      2

/* ln_device1 :: status_register_2 :: tengbase_ewability [01:01] */
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_MASK       0x0002
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_ALIGN      0
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_BITS       1
#define PHY84328_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_SHIFT      1

/* ln_device1 :: status_register_2 :: pma_local_loopbackability [00:00] */
#define PHY84328_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_MASK 0x0001
#define PHY84328_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_ALIGN 0
#define PHY84328_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_BITS 1
#define PHY84328_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_SHIFT 0


/****************************************************************************
 * ln_device1 :: pmd_transmit_disable_register
 */
/* ln_device1 :: pmd_transmit_disable_register :: reserved0 [15:05] */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_RESERVED0_MASK    0xffe0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_RESERVED0_ALIGN   0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_RESERVED0_BITS    11
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_RESERVED0_SHIFT   5

/* ln_device1 :: pmd_transmit_disable_register :: pmd_transmitdisable_3 [04:04] */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_3_MASK 0x0010
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_3_ALIGN 0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_3_BITS 1
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_3_SHIFT 4

/* ln_device1 :: pmd_transmit_disable_register :: pmd_transmitdisable_2 [03:03] */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_2_MASK 0x0008
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_2_ALIGN 0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_2_BITS 1
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_2_SHIFT 3

/* ln_device1 :: pmd_transmit_disable_register :: pmd_transmitdisable_1 [02:02] */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_1_MASK 0x0004
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_1_ALIGN 0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_1_BITS 1
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_1_SHIFT 2

/* ln_device1 :: pmd_transmit_disable_register :: pmd_transmitdisable_0 [01:01] */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_0_MASK 0x0002
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_0_ALIGN 0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_0_BITS 1
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_PMD_TRANSMITDISABLE_0_SHIFT 1

/* ln_device1 :: pmd_transmit_disable_register :: global_pmdtransmit_disable [00:00] */
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_GLOBAL_PMDTRANSMIT_DISABLE_MASK 0x0001
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_GLOBAL_PMDTRANSMIT_DISABLE_ALIGN 0
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_GLOBAL_PMDTRANSMIT_DISABLE_BITS 1
#define PHY84328_DEV1_PMD_TRANSMIT_DISABLE_REGISTER_GLOBAL_PMDTRANSMIT_DISABLE_SHIFT 0


/****************************************************************************
 * ln_device1 :: pmd_receive_signal_detect_register
 */
/* ln_device1 :: pmd_receive_signal_detect_register :: reserved0 [15:05] */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_MASK 0xffe0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_ALIGN 0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_BITS 11
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_SHIFT 5

/* ln_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_3 [04:04] */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_MASK 0x0010
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_ALIGN 0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_BITS 1
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_SHIFT 4

/* ln_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_2 [03:03] */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_MASK 0x0008
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_ALIGN 0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_BITS 1
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_SHIFT 3

/* ln_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_1 [02:02] */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_MASK 0x0004
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_ALIGN 0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_BITS 1
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_SHIFT 2

/* ln_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_0 [01:01] */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_MASK 0x0002
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_ALIGN 0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_BITS 1
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_SHIFT 1

/* ln_device1 :: pmd_receive_signal_detect_register :: global_pmdreceive_signal_ok [00:00] */
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_MASK 0x0001
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_ALIGN 0
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_BITS 1
#define PHY84328_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_SHIFT 0


/****************************************************************************
 * ln_device1 :: pmd_extended_ability_register
 */
/* ln_device1 :: pmd_extended_ability_register :: reserved0 [15:11] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_MASK    0xf800
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_ALIGN   0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_BITS    5
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_SHIFT   11

/* ln_device1 :: pmd_extended_ability_register :: fortygbase_tability [10:10] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_MASK 0x0400
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_SHIFT 10

/* ln_device1 :: pmd_extended_ability_register :: reserved1 [09:09] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_MASK    0x0200
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_ALIGN   0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_BITS    1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_SHIFT   9

/* ln_device1 :: pmd_extended_ability_register :: tenbase_tability [08:08] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_MASK 0x0100
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_SHIFT 8

/* ln_device1 :: pmd_extended_ability_register :: hundredbase_tx_ability [07:07] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_MASK 0x0080
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_SHIFT 7

/* ln_device1 :: pmd_extended_ability_register :: gigbase_kxability [06:06] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_MASK 0x0040
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_SHIFT 6

/* ln_device1 :: pmd_extended_ability_register :: gigbase_tability [05:05] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_MASK 0x0020
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_SHIFT 5

/* ln_device1 :: pmd_extended_ability_register :: tengbase_krability [04:04] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_MASK 0x0010
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_SHIFT 4

/* ln_device1 :: pmd_extended_ability_register :: tengbase_kx4ability [03:03] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_MASK 0x0008
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_SHIFT 3

/* ln_device1 :: pmd_extended_ability_register :: tengbase_tability [02:02] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_MASK 0x0004
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_SHIFT 2

/* ln_device1 :: pmd_extended_ability_register :: tengbase_lrmability [01:01] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_MASK 0x0002
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_SHIFT 1

/* ln_device1 :: pmd_extended_ability_register :: tengbase_cx4ability [00:00] */
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_MASK 0x0001
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_ALIGN 0
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_BITS 1
#define PHY84328_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_SHIFT 0


/****************************************************************************
 * ln_device1 :: fortyg_pmd_extended_ability_register
 */
/* ln_device1 :: fortyg_pmd_extended_ability_register :: fortgy_PMA_remote_loopback_Ability [15:15] */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTGY_PMA_REMOTE_LOOPBACK_ABILITY_MASK 0x8000
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTGY_PMA_REMOTE_LOOPBACK_ABILITY_ALIGN 0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTGY_PMA_REMOTE_LOOPBACK_ABILITY_BITS 1
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTGY_PMA_REMOTE_LOOPBACK_ABILITY_SHIFT 15

/* ln_device1 :: fortyg_pmd_extended_ability_register :: reserved0 [14:04] */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_MASK 0x7ff0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_ALIGN 0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_BITS 11
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_SHIFT 4

/* ln_device1 :: fortyg_pmd_extended_ability_register :: fortygbase_LR4_ability [03:03] */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_LR4_ABILITY_MASK 0x0008
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_LR4_ABILITY_ALIGN 0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_LR4_ABILITY_BITS 1
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_LR4_ABILITY_SHIFT 3

/* ln_device1 :: fortyg_pmd_extended_ability_register :: fortygbase_SR4_ability [02:02] */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_SR4_ABILITY_MASK 0x0004
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_SR4_ABILITY_ALIGN 0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_SR4_ABILITY_BITS 1
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_SR4_ABILITY_SHIFT 2

/* ln_device1 :: fortyg_pmd_extended_ability_register :: fortygbase_CR4_ability [01:01] */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_CR4_ABILITY_MASK 0x0002
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_CR4_ABILITY_ALIGN 0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_CR4_ABILITY_BITS 1
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_CR4_ABILITY_SHIFT 1

/* ln_device1 :: fortyg_pmd_extended_ability_register :: fortygbase_KR4_ability [00:00] */
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_KR4_ABILITY_MASK 0x0001
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_KR4_ABILITY_ALIGN 0
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_KR4_ABILITY_BITS 1
#define PHY84328_DEV1_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_KR4_ABILITY_SHIFT 0


/****************************************************************************
 * ln_device1 :: pmd_oui_id0_register
 */
/* ln_device1 :: pmd_oui_id0_register :: pmd_form_id_0 [15:00] */
#define PHY84328_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_MASK         0xffff
#define PHY84328_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_ALIGN        0
#define PHY84328_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_BITS         16
#define PHY84328_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_SHIFT        0


/****************************************************************************
 * ln_device1 :: pmd_oui_id1_reg
 */
/* ln_device1 :: pmd_oui_id1_reg :: pmd_form_id_1 [15:00] */
#define PHY84328_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_MASK              0xffff
#define PHY84328_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_ALIGN             0
#define PHY84328_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_BITS              16
#define PHY84328_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_SHIFT             0


/****************************************************************************
 * ln_device1 :: base_r_pmd_control_register
 */
/* ln_device1 :: base_r_pmd_control_register :: reserved0 [15:02] */
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_MASK      0xfffc
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_ALIGN     0
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_BITS      14
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_SHIFT     2

/* ln_device1 :: base_r_pmd_control_register :: training_enable [01:01] */
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_MASK 0x0002
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_ALIGN 0
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_BITS 1
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_SHIFT 1

/* ln_device1 :: base_r_pmd_control_register :: restart_training [00:00] */
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_MASK 0x0001
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_ALIGN 0
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_BITS 1
#define PHY84328_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_SHIFT 0


/****************************************************************************
 * ln_device1 :: base_r_pmd_status_register
 */
/* ln_device1 :: base_r_pmd_status_register :: reserved0 [15:04] */
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_MASK       0xfff0
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_ALIGN      0
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_BITS       12
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_SHIFT      4

/* ln_device1 :: base_r_pmd_status_register :: training_failure_lane [03:03] */
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_MASK 0x0008
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_ALIGN 0
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_BITS 1
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_SHIFT 3

/* ln_device1 :: base_r_pmd_status_register :: start_up_protocol_status_lane [02:02] */
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_MASK 0x0004
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_ALIGN 0
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_BITS 1
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_SHIFT 2

/* ln_device1 :: base_r_pmd_status_register :: frame_lock_lane [01:01] */
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_MASK 0x0002
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_ALIGN 0
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_BITS 1
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_SHIFT 1

/* ln_device1 :: base_r_pmd_status_register :: receiver_status_lane [00:00] */
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_MASK 0x0001
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_ALIGN 0
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_BITS 1
#define PHY84328_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_SHIFT 0


/****************************************************************************
 * ln_device1 :: tengbase_kr_lp_coefficient_upd_152
 */
/* ln_device1 :: tengbase_kr_lp_coefficient_upd_152 :: lp_coeff_upd_reg [15:00] */
#define PHY84328_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_MASK 0xffff
#define PHY84328_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_BITS 16
#define PHY84328_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_SHIFT 0


/****************************************************************************
 * ln_device1 :: tengbase_kr_lp_status_report_reg_153
 */
/* ln_device1 :: tengbase_kr_lp_status_report_reg_153 :: lp_coeff_status_reg [15:00] */
#define PHY84328_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_MASK 0xffff
#define PHY84328_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_BITS 16
#define PHY84328_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_SHIFT 0


/****************************************************************************
 * ln_device1 :: tengbase_kr_ld_coefficient_upd_154
 */
/* ln_device1 :: tengbase_kr_ld_coefficient_upd_154 :: ld_coeff_upd_reg [15:00] */
#define PHY84328_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_MASK 0xffff
#define PHY84328_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_BITS 16
#define PHY84328_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_SHIFT 0


/****************************************************************************
 * ln_device1 :: tengbase_kr_ld_status_report_reg_155
 */
/* ln_device1 :: tengbase_kr_ld_status_report_reg_155 :: ld_coeff_status_reg [15:00] */
#define PHY84328_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_MASK 0xffff
#define PHY84328_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_BITS 16
#define PHY84328_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_SHIFT 0


/****************************************************************************
 * ln_device1 :: tengbase_kx_control_register
 */
/* ln_device1 :: tengbase_kx_control_register :: reserved0 [15:01] */
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_MASK     0xfffe
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_ALIGN    0
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_BITS     15
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_SHIFT    1

/* ln_device1 :: tengbase_kx_control_register :: pmd_transmit_disable [00:00] */
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_MASK 0x0001
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_BITS 1
#define PHY84328_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_SHIFT 0


/****************************************************************************
 * ln_device1 :: tengbase_kx_status_register
 */
/* ln_device1 :: tengbase_kx_status_register :: reserved0 [15:14] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_MASK      0xc000
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_ALIGN     0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_BITS      2
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_SHIFT     14

/* ln_device1 :: tengbase_kx_status_register :: transmit_faultability [13:13] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_MASK 0x2000
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_BITS 1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_SHIFT 13

/* ln_device1 :: tengbase_kx_status_register :: receive_faultability [12:12] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_MASK 0x1000
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_BITS 1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_SHIFT 12

/* ln_device1 :: tengbase_kx_status_register :: transmit_fault [11:11] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_MASK 0x0800
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_BITS 1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_SHIFT 11

/* ln_device1 :: tengbase_kx_status_register :: receive_fault [10:10] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_MASK  0x0400
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_BITS  1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_SHIFT 10

/* ln_device1 :: tengbase_kx_status_register :: reserved1 [09:09] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_MASK      0x0200
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_ALIGN     0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_BITS      1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_SHIFT     9

/* ln_device1 :: tengbase_kx_status_register :: pmd_transmitdisable_ability [08:08] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_MASK 0x0100
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_BITS 1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_SHIFT 8

/* ln_device1 :: tengbase_kx_status_register :: reserved2 [07:01] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_MASK      0x00fe
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_ALIGN     0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_BITS      7
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_SHIFT     1

/* ln_device1 :: tengbase_kx_status_register :: signal_detectfrom_pmd [00:00] */
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_MASK 0x0001
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_ALIGN 0
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_BITS 1
#define PHY84328_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_SHIFT 0


/****************************************************************************
 * ln_device1_QSFI_AFE_Registers
 */
/****************************************************************************
 * ln_device1 :: anaPllAStatus
 */
/* ln_device1 :: anaPllAStatus :: PLL_lock_detect [15:15] */
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_MASK              0x8000
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_ALIGN             0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_BITS              1
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_SHIFT             15

/* ln_device1 :: anaPllAStatus :: PLL_cal_valid [14:14] */
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_MASK                0x4000
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_ALIGN               0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_BITS                1
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_SHIFT               14

/* ln_device1 :: anaPllAStatus :: cal_state [13:11] */
#define PHY84328_DEV1_ANAPLLASTATUS_CAL_STATE_MASK                    0x3800
#define PHY84328_DEV1_ANAPLLASTATUS_CAL_STATE_ALIGN                   0
#define PHY84328_DEV1_ANAPLLASTATUS_CAL_STATE_BITS                    3
#define PHY84328_DEV1_ANAPLLASTATUS_CAL_STATE_SHIFT                   11

/* ln_device1 :: anaPllAStatus :: PLL_lock_bar [10:10] */
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_MASK                 0x0400
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_ALIGN                0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_BITS                 1
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_SHIFT                10

/* ln_device1 :: anaPllAStatus :: reserved0 [09:08] */
#define PHY84328_DEV1_ANAPLLASTATUS_RESERVED0_MASK                    0x0300
#define PHY84328_DEV1_ANAPLLASTATUS_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANAPLLASTATUS_RESERVED0_BITS                    2
#define PHY84328_DEV1_ANAPLLASTATUS_RESERVED0_SHIFT                   8

/* ln_device1 :: anaPllAStatus :: pll_rescal [07:05] */
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_RESCAL_MASK                   0x00e0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_RESCAL_ALIGN                  0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_RESCAL_BITS                   3
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_RESCAL_SHIFT                  5

/* ln_device1 :: anaPllAStatus :: pll_pwrdn [04:04] */
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_PWRDN_MASK                    0x0010
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_PWRDN_ALIGN                   0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_PWRDN_BITS                    1
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_PWRDN_SHIFT                   4

/* ln_device1 :: anaPllAStatus :: pll_mode_afe [03:00] */
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_MASK                 0x000f
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_ALIGN                0
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_BITS                 4
#define PHY84328_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_SHIFT                0


/****************************************************************************
 * ln_device1 :: anaPllAControl
 */
/* ln_device1 :: anaPllAControl :: start_sequencer [15:15] */
#define PHY84328_DEV1_ANAPLLACONTROL_START_SEQUENCER_MASK             0x8000
#define PHY84328_DEV1_ANAPLLACONTROL_START_SEQUENCER_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL_START_SEQUENCER_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL_START_SEQUENCER_SHIFT            15

/* ln_device1 :: anaPllAControl :: cal_th [14:13] */
#define PHY84328_DEV1_ANAPLLACONTROL_CAL_TH_MASK                      0x6000
#define PHY84328_DEV1_ANAPLLACONTROL_CAL_TH_ALIGN                     0
#define PHY84328_DEV1_ANAPLLACONTROL_CAL_TH_BITS                      2
#define PHY84328_DEV1_ANAPLLACONTROL_CAL_TH_SHIFT                     13

/* ln_device1 :: anaPllAControl :: cap_delay [12:12] */
#define PHY84328_DEV1_ANAPLLACONTROL_CAP_DELAY_MASK                   0x1000
#define PHY84328_DEV1_ANAPLLACONTROL_CAP_DELAY_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL_CAP_DELAY_BITS                   1
#define PHY84328_DEV1_ANAPLLACONTROL_CAP_DELAY_SHIFT                  12

/* ln_device1 :: anaPllAControl :: pll_lkdt_byp [11:11] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_MASK                0x0800
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_ALIGN               0
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_BITS                1
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_SHIFT               11

/* ln_device1 :: anaPllAControl :: pll_clk_dis [10:10] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_MASK                 0x0400
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_ALIGN                0
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_BITS                 1
#define PHY84328_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_SHIFT                10

/* ln_device1 :: anaPllAControl :: reserved0 [09:08] */
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED0_MASK                   0x0300
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED0_BITS                   2
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED0_SHIFT                  8

/* ln_device1 :: anaPllAControl :: PllForceDone_en [07:07] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_MASK             0x0080
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_SHIFT            7

/* ln_device1 :: anaPllAControl :: PllForceDone [06:06] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_MASK                0x0040
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_ALIGN               0
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_BITS                1
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEDONE_SHIFT               6

/* ln_device1 :: anaPllAControl :: PllForcePass [05:05] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPASS_MASK                0x0020
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPASS_ALIGN               0
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPASS_BITS                1
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPASS_SHIFT               5

/* ln_device1 :: anaPllAControl :: reserved1 [04:03] */
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED1_MASK                   0x0018
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED1_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED1_BITS                   2
#define PHY84328_DEV1_ANAPLLACONTROL_RESERVED1_SHIFT                  3

/* ln_device1 :: anaPllAControl :: PllForceVcoPass_en [02:02] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_MASK          0x0004
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_ALIGN         0
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_BITS          1
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_SHIFT         2

/* ln_device1 :: anaPllAControl :: PllForceVcoPass [01:01] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_MASK             0x0002
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_SHIFT            1

/* ln_device1 :: anaPllAControl :: PllForcePllLock [00:00] */
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_MASK             0x0001
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_SHIFT            0


/****************************************************************************
 * ln_device1 :: anaPllATimer1
 */
/* ln_device1 :: anaPllATimer1 :: reserved0 [15:13] */
#define PHY84328_DEV1_ANAPLLATIMER1_RESERVED0_MASK                    0xe000
#define PHY84328_DEV1_ANAPLLATIMER1_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANAPLLATIMER1_RESERVED0_BITS                    3
#define PHY84328_DEV1_ANAPLLATIMER1_RESERVED0_SHIFT                   13

/* ln_device1 :: anaPllATimer1 :: Vco_calibration_StepTime [12:00] */
#define PHY84328_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_MASK     0x1fff
#define PHY84328_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_ALIGN    0
#define PHY84328_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_BITS     13
#define PHY84328_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_SHIFT    0


/****************************************************************************
 * ln_device1 :: anaPllATimer2
 */
/* ln_device1 :: anaPllATimer2 :: reserved0 [15:14] */
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED0_MASK                    0xc000
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED0_BITS                    2
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED0_SHIFT                   14

/* ln_device1 :: anaPllATimer2 :: freqDetTime [13:13] */
#define PHY84328_DEV1_ANAPLLATIMER2_FREQDETTIME_MASK                  0x2000
#define PHY84328_DEV1_ANAPLLATIMER2_FREQDETTIME_ALIGN                 0
#define PHY84328_DEV1_ANAPLLATIMER2_FREQDETTIME_BITS                  1
#define PHY84328_DEV1_ANAPLLATIMER2_FREQDETTIME_SHIFT                 13

/* ln_device1 :: anaPllATimer2 :: reserved1 [12:08] */
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED1_MASK                    0x1f00
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED1_ALIGN                   0
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED1_BITS                    5
#define PHY84328_DEV1_ANAPLLATIMER2_RESERVED1_SHIFT                   8

/* ln_device1 :: anaPllATimer2 :: retryTime [07:00] */
#define PHY84328_DEV1_ANAPLLATIMER2_RETRYTIME_MASK                    0x00ff
#define PHY84328_DEV1_ANAPLLATIMER2_RETRYTIME_ALIGN                   0
#define PHY84328_DEV1_ANAPLLATIMER2_RETRYTIME_BITS                    8
#define PHY84328_DEV1_ANAPLLATIMER2_RETRYTIME_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaPllATimer3
 */
/* ln_device1 :: anaPllATimer3 :: freqDetTime [15:00] */
#define PHY84328_DEV1_ANAPLLATIMER3_FREQDETTIME_MASK                  0xffff
#define PHY84328_DEV1_ANAPLLATIMER3_FREQDETTIME_ALIGN                 0
#define PHY84328_DEV1_ANAPLLATIMER3_FREQDETTIME_BITS                  16
#define PHY84328_DEV1_ANAPLLATIMER3_FREQDETTIME_SHIFT                 0


/****************************************************************************
 * ln_device1 :: anaPllcapCtrl
 */
/* ln_device1 :: anaPllcapCtrl :: vcoSeqCYA [15:15] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_MASK                    0x8000
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_ALIGN                   0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_BITS                    1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_SHIFT                   15

/* ln_device1 :: anaPllcapCtrl :: vcoRestart [14:14] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORESTART_MASK                   0x4000
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORESTART_ALIGN                  0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORESTART_BITS                   1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORESTART_SHIFT                  14

/* ln_device1 :: anaPllcapCtrl :: vcoSelectM_en [13:13] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_MASK                0x2000
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_ALIGN               0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_BITS                1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_SHIFT               13

/* ln_device1 :: anaPllcapCtrl :: vcoForceSlowdn_en [12:12] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_MASK            0x1000
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_ALIGN           0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_BITS            1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_SHIFT           12

/* ln_device1 :: anaPllcapCtrl :: vcoRstEn [11:11] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORSTEN_MASK                     0x0800
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORSTEN_ALIGN                    0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORSTEN_BITS                     1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCORSTEN_SHIFT                    11

/* ln_device1 :: anaPllcapCtrl :: vcoCntMask_en [10:10] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_MASK                0x0400
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_ALIGN               0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_BITS                1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_SHIFT               10

/* ln_device1 :: anaPllcapCtrl :: slowdn_xor [09:09] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_MASK                   0x0200
#define PHY84328_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_ALIGN                  0
#define PHY84328_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_BITS                   1
#define PHY84328_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_SHIFT                  9

/* ln_device1 :: anaPllcapCtrl :: vcoForceSlowDown [08:08] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_MASK             0x0100
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_ALIGN            0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_BITS             1
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_SHIFT            8

/* ln_device1 :: anaPllcapCtrl :: vcoSelectM [07:00] */
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_MASK                   0x00ff
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_ALIGN                  0
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_BITS                   8
#define PHY84328_DEV1_ANAPLLCAPCTRL_VCOSELECTM_SHIFT                  0


/****************************************************************************
 * ln_device1 :: anaPllampCtrl
 */
/* ln_device1 :: anaPllampCtrl :: pll_rescal_manual_en [15:15] */
#define PHY84328_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_MASK         0x8000
#define PHY84328_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_ALIGN        0
#define PHY84328_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_BITS         1
#define PHY84328_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_SHIFT        15

/* ln_device1 :: anaPllampCtrl :: reserved0 [14:00] */
#define PHY84328_DEV1_ANAPLLAMPCTRL_RESERVED0_MASK                    0x7fff
#define PHY84328_DEV1_ANAPLLAMPCTRL_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANAPLLAMPCTRL_RESERVED0_BITS                    15
#define PHY84328_DEV1_ANAPLLAMPCTRL_RESERVED0_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaPllAStatus1
 */
/* ln_device1 :: anaPllAStatus1 :: reserved0 [15:03] */
#define PHY84328_DEV1_ANAPLLASTATUS1_RESERVED0_MASK                   0xfff8
#define PHY84328_DEV1_ANAPLLASTATUS1_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_ANAPLLASTATUS1_RESERVED0_BITS                   13
#define PHY84328_DEV1_ANAPLLASTATUS1_RESERVED0_SHIFT                  3

/* ln_device1 :: anaPllAStatus1 :: pll_rescal [02:00] */
#define PHY84328_DEV1_ANAPLLASTATUS1_PLL_RESCAL_MASK                  0x0007
#define PHY84328_DEV1_ANAPLLASTATUS1_PLL_RESCAL_ALIGN                 0
#define PHY84328_DEV1_ANAPLLASTATUS1_PLL_RESCAL_BITS                  3
#define PHY84328_DEV1_ANAPLLASTATUS1_PLL_RESCAL_SHIFT                 0


/****************************************************************************
 * ln_device1 :: anaPllAControl0
 */
/* ln_device1 :: anaPllAControl0 :: buf10g_ctr_b0 [15:15] */
#define PHY84328_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_MASK              0x8000
#define PHY84328_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_ALIGN             0
#define PHY84328_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_BITS              1
#define PHY84328_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_SHIFT             15

/* ln_device1 :: anaPllAControl0 :: reserved0 [14:12] */
#define PHY84328_DEV1_ANAPLLACONTROL0_RESERVED0_MASK                  0x7000
#define PHY84328_DEV1_ANAPLLACONTROL0_RESERVED0_ALIGN                 0
#define PHY84328_DEV1_ANAPLLACONTROL0_RESERVED0_BITS                  3
#define PHY84328_DEV1_ANAPLLACONTROL0_RESERVED0_SHIFT                 12

/* ln_device1 :: anaPllAControl0 :: en_test_pllclk [11:11] */
#define PHY84328_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_MASK             0x0800
#define PHY84328_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_SHIFT            11

/* ln_device1 :: anaPllAControl0 :: cpar [10:09] */
#define PHY84328_DEV1_ANAPLLACONTROL0_CPAR_MASK                       0x0600
#define PHY84328_DEV1_ANAPLLACONTROL0_CPAR_ALIGN                      0
#define PHY84328_DEV1_ANAPLLACONTROL0_CPAR_BITS                       2
#define PHY84328_DEV1_ANAPLLACONTROL0_CPAR_SHIFT                      9

/* ln_device1 :: anaPllAControl0 :: rpar [08:06] */
#define PHY84328_DEV1_ANAPLLACONTROL0_RPAR_MASK                       0x01c0
#define PHY84328_DEV1_ANAPLLACONTROL0_RPAR_ALIGN                      0
#define PHY84328_DEV1_ANAPLLACONTROL0_RPAR_BITS                       3
#define PHY84328_DEV1_ANAPLLACONTROL0_RPAR_SHIFT                      6

/* ln_device1 :: anaPllAControl0 :: curr_sel [05:02] */
#define PHY84328_DEV1_ANAPLLACONTROL0_CURR_SEL_MASK                   0x003c
#define PHY84328_DEV1_ANAPLLACONTROL0_CURR_SEL_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL0_CURR_SEL_BITS                   4
#define PHY84328_DEV1_ANAPLLACONTROL0_CURR_SEL_SHIFT                  2

/* ln_device1 :: anaPllAControl0 :: test_bg [01:01] */
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_BG_MASK                    0x0002
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_BG_ALIGN                   0
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_BG_BITS                    1
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_BG_SHIFT                   1

/* ln_device1 :: anaPllAControl0 :: test_vc [00:00] */
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_VC_MASK                    0x0001
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_VC_ALIGN                   0
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_VC_BITS                    1
#define PHY84328_DEV1_ANAPLLACONTROL0_TEST_VC_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaPllAControl1
 */
/* ln_device1 :: anaPllAControl1 :: vco_range_b4_b0 [15:11] */
#define PHY84328_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_MASK            0xf800
#define PHY84328_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_ALIGN           0
#define PHY84328_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_BITS            5
#define PHY84328_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_SHIFT           11

/* ln_device1 :: anaPllAControl1 :: sel_xaui [10:10] */
#define PHY84328_DEV1_ANAPLLACONTROL1_SEL_XAUI_MASK                   0x0400
#define PHY84328_DEV1_ANAPLLACONTROL1_SEL_XAUI_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL1_SEL_XAUI_BITS                   1
#define PHY84328_DEV1_ANAPLLACONTROL1_SEL_XAUI_SHIFT                  10

/* ln_device1 :: anaPllAControl1 :: en_e10g [09:09] */
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_E10G_MASK                    0x0200
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_E10G_ALIGN                   0
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_E10G_BITS                    1
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_E10G_SHIFT                   9

/* ln_device1 :: anaPllAControl1 :: pllclksel [08:08] */
#define PHY84328_DEV1_ANAPLLACONTROL1_PLLCLKSEL_MASK                  0x0100
#define PHY84328_DEV1_ANAPLLACONTROL1_PLLCLKSEL_ALIGN                 0
#define PHY84328_DEV1_ANAPLLACONTROL1_PLLCLKSEL_BITS                  1
#define PHY84328_DEV1_ANAPLLACONTROL1_PLLCLKSEL_SHIFT                 8

/* ln_device1 :: anaPllAControl1 :: en_rclk_refout [07:07] */
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_MASK             0x0080
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_SHIFT            7

/* ln_device1 :: anaPllAControl1 :: pll_clkvco_cal_invert [06:06] */
#define PHY84328_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_MASK      0x0040
#define PHY84328_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_ALIGN     0
#define PHY84328_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_BITS      1
#define PHY84328_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_SHIFT     6

/* ln_device1 :: anaPllAControl1 :: en_i4buf10g [05:04] */
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_MASK                0x0030
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_ALIGN               0
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_BITS                2
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_SHIFT               4

/* ln_device1 :: anaPllAControl1 :: en_i4drv5g [03:02] */
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_MASK                 0x000c
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_ALIGN                0
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_BITS                 2
#define PHY84328_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_SHIFT                2

/* ln_device1 :: anaPllAControl1 :: buf10g_ctr_b2_b1 [01:00] */
#define PHY84328_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_MASK           0x0003
#define PHY84328_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_ALIGN          0
#define PHY84328_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_BITS           2
#define PHY84328_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_SHIFT          0


/****************************************************************************
 * ln_device1 :: anaPllAControl2
 */
/* ln_device1 :: anaPllAControl2 :: reserved0 [15:14] */
#define PHY84328_DEV1_ANAPLLACONTROL2_RESERVED0_MASK                  0xc000
#define PHY84328_DEV1_ANAPLLACONTROL2_RESERVED0_ALIGN                 0
#define PHY84328_DEV1_ANAPLLACONTROL2_RESERVED0_BITS                  2
#define PHY84328_DEV1_ANAPLLACONTROL2_RESERVED0_SHIFT                 14

/* ln_device1 :: anaPllAControl2 :: clk_test_sel [13:11] */
#define PHY84328_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_MASK               0x3800
#define PHY84328_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_ALIGN              0
#define PHY84328_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_BITS               3
#define PHY84328_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_SHIFT              11

/* ln_device1 :: anaPllAControl2 :: bg_pwrdn [10:10] */
#define PHY84328_DEV1_ANAPLLACONTROL2_BG_PWRDN_MASK                   0x0400
#define PHY84328_DEV1_ANAPLLACONTROL2_BG_PWRDN_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL2_BG_PWRDN_BITS                   1
#define PHY84328_DEV1_ANAPLLACONTROL2_BG_PWRDN_SHIFT                  10

/* ln_device1 :: anaPllAControl2 :: pll_pwrdn [09:09] */
#define PHY84328_DEV1_ANAPLLACONTROL2_PLL_PWRDN_MASK                  0x0200
#define PHY84328_DEV1_ANAPLLACONTROL2_PLL_PWRDN_ALIGN                 0
#define PHY84328_DEV1_ANAPLLACONTROL2_PLL_PWRDN_BITS                  1
#define PHY84328_DEV1_ANAPLLACONTROL2_PLL_PWRDN_SHIFT                 9

/* ln_device1 :: anaPllAControl2 :: en_cmos_refout [08:08] */
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_MASK             0x0100
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_SHIFT            8

/* ln_device1 :: anaPllAControl2 :: en_cml_refout [07:07] */
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_MASK              0x0080
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_ALIGN             0
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_BITS              1
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_SHIFT             7

/* ln_device1 :: anaPllAControl2 :: vdd_bgb [06:06] */
#define PHY84328_DEV1_ANAPLLACONTROL2_VDD_BGB_MASK                    0x0040
#define PHY84328_DEV1_ANAPLLACONTROL2_VDD_BGB_ALIGN                   0
#define PHY84328_DEV1_ANAPLLACONTROL2_VDD_BGB_BITS                    1
#define PHY84328_DEV1_ANAPLLACONTROL2_VDD_BGB_SHIFT                   6

/* ln_device1 :: anaPllAControl2 :: terminal_sel [05:05] */
#define PHY84328_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_MASK               0x0020
#define PHY84328_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_ALIGN              0
#define PHY84328_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_BITS               1
#define PHY84328_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_SHIFT              5

/* ln_device1 :: anaPllAControl2 :: vco_bias [04:03] */
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_BIAS_MASK                   0x0018
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_BIAS_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_BIAS_BITS                   2
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_BIAS_SHIFT                  3

/* ln_device1 :: anaPllAControl2 :: en_kvh [02:02] */
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_KVH_MASK                     0x0004
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_KVH_ALIGN                    0
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_KVH_BITS                     1
#define PHY84328_DEV1_ANAPLLACONTROL2_EN_KVH_SHIFT                    2

/* ln_device1 :: anaPllAControl2 :: vco_range_b6_b5 [01:00] */
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_MASK            0x0003
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_ALIGN           0
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_BITS            2
#define PHY84328_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_SHIFT           0


/****************************************************************************
 * ln_device1 :: anaPllAControl3
 */
/* ln_device1 :: anaPllAControl3 :: bg_ptatadj [15:12] */
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_PTATADJ_MASK                 0xf000
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_PTATADJ_ALIGN                0
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_PTATADJ_BITS                 4
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_PTATADJ_SHIFT                12

/* ln_device1 :: anaPllAControl3 :: bg_ctatadj [11:08] */
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_CTATADJ_MASK                 0x0f00
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_CTATADJ_ALIGN                0
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_CTATADJ_BITS                 4
#define PHY84328_DEV1_ANAPLLACONTROL3_BG_CTATADJ_SHIFT                8

/* ln_device1 :: anaPllAControl3 :: adc_ptat_ctrl [07:06] */
#define PHY84328_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_MASK              0x00c0
#define PHY84328_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_ALIGN             0
#define PHY84328_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_BITS              2
#define PHY84328_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_SHIFT             6

/* ln_device1 :: anaPllAControl3 :: reserved0 [05:04] */
#define PHY84328_DEV1_ANAPLLACONTROL3_RESERVED0_MASK                  0x0030
#define PHY84328_DEV1_ANAPLLACONTROL3_RESERVED0_ALIGN                 0
#define PHY84328_DEV1_ANAPLLACONTROL3_RESERVED0_BITS                  2
#define PHY84328_DEV1_ANAPLLACONTROL3_RESERVED0_SHIFT                 4

/* ln_device1 :: anaPllAControl3 :: pll_mode [03:03] */
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_MODE_MASK                   0x0008
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_MODE_ALIGN                  0
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_MODE_BITS                   1
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_MODE_SHIFT                  3

/* ln_device1 :: anaPllAControl3 :: pll_pon [02:00] */
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_PON_MASK                    0x0007
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_PON_ALIGN                   0
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_PON_BITS                    3
#define PHY84328_DEV1_ANAPLLACONTROL3_PLL_PON_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaPllAControl4
 */
/* ln_device1 :: anaPllAControl4 :: i_ndiv_frac_lsb [15:02] */
#define PHY84328_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_MASK            0xfffc
#define PHY84328_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_ALIGN           0
#define PHY84328_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_BITS            14
#define PHY84328_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_SHIFT           2

/* ln_device1 :: anaPllAControl4 :: dac_ctat_ctl [01:00] */
#define PHY84328_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_MASK               0x0003
#define PHY84328_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_ALIGN              0
#define PHY84328_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_BITS               2
#define PHY84328_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_SHIFT              0


/****************************************************************************
 * ln_device1 :: anaPllAControl5
 */
/* ln_device1 :: anaPllAControl5 :: i_dsm_resetb [15:15] */
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_MASK               0x8000
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_ALIGN              0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_BITS               1
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_SHIFT              15

/* ln_device1 :: anaPllAControl5 :: i_ndiv_dither_en [14:14] */
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_MASK           0x4000
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_ALIGN          0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_BITS           1
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_SHIFT          14

/* ln_device1 :: anaPllAControl5 :: i_pll_wis_mode [13:13] */
#define PHY84328_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_MASK             0x2000
#define PHY84328_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_ALIGN            0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_BITS             1
#define PHY84328_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_SHIFT            13

/* ln_device1 :: anaPllAControl5 :: i_div7_bypass_wis [12:12] */
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_MASK          0x1000
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_ALIGN         0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_BITS          1
#define PHY84328_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_SHIFT         12

/* ln_device1 :: anaPllAControl5 :: i_ndiv_int [11:04] */
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_INT_MASK                 0x0ff0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_INT_ALIGN                0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_INT_BITS                 8
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_INT_SHIFT                4

/* ln_device1 :: anaPllAControl5 :: i_ndiv_frac_msb [03:00] */
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_MASK            0x000f
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_ALIGN           0
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_BITS            4
#define PHY84328_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_SHIFT           0


/****************************************************************************
 * ln_device1 :: anaPllAControl6
 */
/* ln_device1 :: anaPllAControl6 :: reserved0 [15:06] */
#define PHY84328_DEV1_ANAPLLACONTROL6_RESERVED0_MASK                  0xffc0
#define PHY84328_DEV1_ANAPLLACONTROL6_RESERVED0_ALIGN                 0
#define PHY84328_DEV1_ANAPLLACONTROL6_RESERVED0_BITS                  10
#define PHY84328_DEV1_ANAPLLACONTROL6_RESERVED0_SHIFT                 6

/* ln_device1 :: anaPllAControl6 :: sel_fp3cap [05:01] */
#define PHY84328_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_MASK                 0x003e
#define PHY84328_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_ALIGN                0
#define PHY84328_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_BITS                 5
#define PHY84328_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_SHIFT                1

/* ln_device1 :: anaPllAControl6 :: i_pll_wis_frac_en [00:00] */
#define PHY84328_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_MASK          0x0001
#define PHY84328_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_ALIGN         0
#define PHY84328_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_BITS          1
#define PHY84328_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_SHIFT         0


/****************************************************************************
 * ln_device1 :: anaTxAStatus
 */
/* ln_device1 :: anaTxAStatus :: reserved0 [15:11] */
#define PHY84328_DEV1_ANATXASTATUS_RESERVED0_MASK                     0xf800
#define PHY84328_DEV1_ANATXASTATUS_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_ANATXASTATUS_RESERVED0_BITS                     5
#define PHY84328_DEV1_ANATXASTATUS_RESERVED0_SHIFT                    11

/* ln_device1 :: anaTxAStatus :: os_mode [10:07] */
#define PHY84328_DEV1_ANATXASTATUS_OS_MODE_MASK                       0x0780
#define PHY84328_DEV1_ANATXASTATUS_OS_MODE_ALIGN                      0
#define PHY84328_DEV1_ANATXASTATUS_OS_MODE_BITS                       4
#define PHY84328_DEV1_ANATXASTATUS_OS_MODE_SHIFT                      7

/* ln_device1 :: anaTxAStatus :: txdisable_ln [06:06] */
#define PHY84328_DEV1_ANATXASTATUS_TXDISABLE_LN_MASK                  0x0040
#define PHY84328_DEV1_ANATXASTATUS_TXDISABLE_LN_ALIGN                 0
#define PHY84328_DEV1_ANATXASTATUS_TXDISABLE_LN_BITS                  1
#define PHY84328_DEV1_ANATXASTATUS_TXDISABLE_LN_SHIFT                 6

/* ln_device1 :: anaTxAStatus :: txferr_stky [05:05] */
#define PHY84328_DEV1_ANATXASTATUS_TXFERR_STKY_MASK                   0x0020
#define PHY84328_DEV1_ANATXASTATUS_TXFERR_STKY_ALIGN                  0
#define PHY84328_DEV1_ANATXASTATUS_TXFERR_STKY_BITS                   1
#define PHY84328_DEV1_ANATXASTATUS_TXFERR_STKY_SHIFT                  5

/* ln_device1 :: anaTxAStatus :: tbi_mode [04:04] */
#define PHY84328_DEV1_ANATXASTATUS_TBI_MODE_MASK                      0x0010
#define PHY84328_DEV1_ANATXASTATUS_TBI_MODE_ALIGN                     0
#define PHY84328_DEV1_ANATXASTATUS_TBI_MODE_BITS                      1
#define PHY84328_DEV1_ANATXASTATUS_TBI_MODE_SHIFT                     4

/* ln_device1 :: anaTxAStatus :: tx_reset [03:03] */
#define PHY84328_DEV1_ANATXASTATUS_TX_RESET_MASK                      0x0008
#define PHY84328_DEV1_ANATXASTATUS_TX_RESET_ALIGN                     0
#define PHY84328_DEV1_ANATXASTATUS_TX_RESET_BITS                      1
#define PHY84328_DEV1_ANATXASTATUS_TX_RESET_SHIFT                     3

/* ln_device1 :: anaTxAStatus :: tx_pwrdn [02:02] */
#define PHY84328_DEV1_ANATXASTATUS_TX_PWRDN_MASK                      0x0004
#define PHY84328_DEV1_ANATXASTATUS_TX_PWRDN_ALIGN                     0
#define PHY84328_DEV1_ANATXASTATUS_TX_PWRDN_BITS                      1
#define PHY84328_DEV1_ANATXASTATUS_TX_PWRDN_SHIFT                     2

/* ln_device1 :: anaTxAStatus :: rltxferr_stky [01:01] */
#define PHY84328_DEV1_ANATXASTATUS_RLTXFERR_STKY_MASK                 0x0002
#define PHY84328_DEV1_ANATXASTATUS_RLTXFERR_STKY_ALIGN                0
#define PHY84328_DEV1_ANATXASTATUS_RLTXFERR_STKY_BITS                 1
#define PHY84328_DEV1_ANATXASTATUS_RLTXFERR_STKY_SHIFT                1

/* ln_device1 :: anaTxAStatus :: txpll_lock [00:00] */
#define PHY84328_DEV1_ANATXASTATUS_TXPLL_LOCK_MASK                    0x0001
#define PHY84328_DEV1_ANATXASTATUS_TXPLL_LOCK_ALIGN                   0
#define PHY84328_DEV1_ANATXASTATUS_TXPLL_LOCK_BITS                    1
#define PHY84328_DEV1_ANATXASTATUS_TXPLL_LOCK_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaTxAControl
 */
/* ln_device1 :: anaTxAControl :: reserved0 [15:15] */
#define PHY84328_DEV1_ANATXACONTROL_RESERVED0_MASK                    0x8000
#define PHY84328_DEV1_ANATXACONTROL_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL_RESERVED0_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL_RESERVED0_SHIFT                   15

/* ln_device1 :: anaTxAControl :: force_txclk [14:14] */
#define PHY84328_DEV1_ANATXACONTROL_FORCE_TXCLK_MASK                  0x4000
#define PHY84328_DEV1_ANATXACONTROL_FORCE_TXCLK_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL_FORCE_TXCLK_BITS                  1
#define PHY84328_DEV1_ANATXACONTROL_FORCE_TXCLK_SHIFT                 14

/* ln_device1 :: anaTxAControl :: tx_fifo_rst [13:13] */
#define PHY84328_DEV1_ANATXACONTROL_TX_FIFO_RST_MASK                  0x2000
#define PHY84328_DEV1_ANATXACONTROL_TX_FIFO_RST_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL_TX_FIFO_RST_BITS                  1
#define PHY84328_DEV1_ANATXACONTROL_TX_FIFO_RST_SHIFT                 13

/* ln_device1 :: anaTxAControl :: reserved1 [12:10] */
#define PHY84328_DEV1_ANATXACONTROL_RESERVED1_MASK                    0x1c00
#define PHY84328_DEV1_ANATXACONTROL_RESERVED1_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL_RESERVED1_BITS                    3
#define PHY84328_DEV1_ANATXACONTROL_RESERVED1_SHIFT                   10

/* ln_device1 :: anaTxAControl :: gloopOutEn [09:09] */
#define PHY84328_DEV1_ANATXACONTROL_GLOOPOUTEN_MASK                   0x0200
#define PHY84328_DEV1_ANATXACONTROL_GLOOPOUTEN_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL_GLOOPOUTEN_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL_GLOOPOUTEN_SHIFT                  9

/* ln_device1 :: anaTxAControl :: prbs_en [08:08] */
#define PHY84328_DEV1_ANATXACONTROL_PRBS_EN_MASK                      0x0100
#define PHY84328_DEV1_ANATXACONTROL_PRBS_EN_ALIGN                     0
#define PHY84328_DEV1_ANATXACONTROL_PRBS_EN_BITS                      1
#define PHY84328_DEV1_ANATXACONTROL_PRBS_EN_SHIFT                     8

/* ln_device1 :: anaTxAControl :: pckt_en [07:07] */
#define PHY84328_DEV1_ANATXACONTROL_PCKT_EN_MASK                      0x0080
#define PHY84328_DEV1_ANATXACONTROL_PCKT_EN_ALIGN                     0
#define PHY84328_DEV1_ANATXACONTROL_PCKT_EN_BITS                      1
#define PHY84328_DEV1_ANATXACONTROL_PCKT_EN_SHIFT                     7

/* ln_device1 :: anaTxAControl :: pckt_strt [06:06] */
#define PHY84328_DEV1_ANATXACONTROL_PCKT_STRT_MASK                    0x0040
#define PHY84328_DEV1_ANATXACONTROL_PCKT_STRT_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL_PCKT_STRT_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL_PCKT_STRT_SHIFT                   6

/* ln_device1 :: anaTxAControl :: txpol_flip [05:05] */
#define PHY84328_DEV1_ANATXACONTROL_TXPOL_FLIP_MASK                   0x0020
#define PHY84328_DEV1_ANATXACONTROL_TXPOL_FLIP_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL_TXPOL_FLIP_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL_TXPOL_FLIP_SHIFT                  5

/* ln_device1 :: anaTxAControl :: rtbi_flip [04:04] */
#define PHY84328_DEV1_ANATXACONTROL_RTBI_FLIP_MASK                    0x0010
#define PHY84328_DEV1_ANATXACONTROL_RTBI_FLIP_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL_RTBI_FLIP_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL_RTBI_FLIP_SHIFT                   4

/* ln_device1 :: anaTxAControl :: eden_r [03:03] */
#define PHY84328_DEV1_ANATXACONTROL_EDEN_R_MASK                       0x0008
#define PHY84328_DEV1_ANATXACONTROL_EDEN_R_ALIGN                      0
#define PHY84328_DEV1_ANATXACONTROL_EDEN_R_BITS                       1
#define PHY84328_DEV1_ANATXACONTROL_EDEN_R_SHIFT                      3

/* ln_device1 :: anaTxAControl :: eden_force_r [02:02] */
#define PHY84328_DEV1_ANATXACONTROL_EDEN_FORCE_R_MASK                 0x0004
#define PHY84328_DEV1_ANATXACONTROL_EDEN_FORCE_R_ALIGN                0
#define PHY84328_DEV1_ANATXACONTROL_EDEN_FORCE_R_BITS                 1
#define PHY84328_DEV1_ANATXACONTROL_EDEN_FORCE_R_SHIFT                2

/* ln_device1 :: anaTxAControl :: txpat_en [01:01] */
#define PHY84328_DEV1_ANATXACONTROL_TXPAT_EN_MASK                     0x0002
#define PHY84328_DEV1_ANATXACONTROL_TXPAT_EN_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL_TXPAT_EN_BITS                     1
#define PHY84328_DEV1_ANATXACONTROL_TXPAT_EN_SHIFT                    1

/* ln_device1 :: anaTxAControl :: tx_mdata_en [00:00] */
#define PHY84328_DEV1_ANATXACONTROL_TX_MDATA_EN_MASK                  0x0001
#define PHY84328_DEV1_ANATXACONTROL_TX_MDATA_EN_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL_TX_MDATA_EN_BITS                  1
#define PHY84328_DEV1_ANATXACONTROL_TX_MDATA_EN_SHIFT                 0


/****************************************************************************
 * ln_device1 :: anaTxAStatus1
 */
/* ln_device1 :: anaTxAStatus1 :: reserved0 [15:04] */
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED0_MASK                    0xfff0
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED0_BITS                    12
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED0_SHIFT                   4

/* ln_device1 :: anaTxAStatus1 :: Tx_rescal [03:01] */
#define PHY84328_DEV1_ANATXASTATUS1_TX_RESCAL_MASK                    0x000e
#define PHY84328_DEV1_ANATXASTATUS1_TX_RESCAL_ALIGN                   0
#define PHY84328_DEV1_ANATXASTATUS1_TX_RESCAL_BITS                    3
#define PHY84328_DEV1_ANATXASTATUS1_TX_RESCAL_SHIFT                   1

/* ln_device1 :: anaTxAStatus1 :: reserved1 [00:00] */
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED1_MASK                    0x0001
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED1_ALIGN                   0
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED1_BITS                    1
#define PHY84328_DEV1_ANATXASTATUS1_RESERVED1_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaTxAControl1
 */
/* ln_device1 :: anaTxAControl1 :: idriver [15:12] */
#define PHY84328_DEV1_ANATXACONTROL1_IDRIVER_MASK                     0xf000
#define PHY84328_DEV1_ANATXACONTROL1_IDRIVER_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL1_IDRIVER_BITS                     4
#define PHY84328_DEV1_ANATXACONTROL1_IDRIVER_SHIFT                    12

/* ln_device1 :: anaTxAControl1 :: ipredriver [11:08] */
#define PHY84328_DEV1_ANATXACONTROL1_IPREDRIVER_MASK                  0x0f00
#define PHY84328_DEV1_ANATXACONTROL1_IPREDRIVER_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL1_IPREDRIVER_BITS                  4
#define PHY84328_DEV1_ANATXACONTROL1_IPREDRIVER_SHIFT                 8

/* ln_device1 :: anaTxAControl1 :: sl_ctrl [07:04] */
#define PHY84328_DEV1_ANATXACONTROL1_SL_CTRL_MASK                     0x00f0
#define PHY84328_DEV1_ANATXACONTROL1_SL_CTRL_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL1_SL_CTRL_BITS                     4
#define PHY84328_DEV1_ANATXACONTROL1_SL_CTRL_SHIFT                    4

/* ln_device1 :: anaTxAControl1 :: ena_prot [03:03] */
#define PHY84328_DEV1_ANATXACONTROL1_ENA_PROT_MASK                    0x0008
#define PHY84328_DEV1_ANATXACONTROL1_ENA_PROT_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL1_ENA_PROT_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL1_ENA_PROT_SHIFT                   3

/* ln_device1 :: anaTxAControl1 :: tx_bmode [02:02] */
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMODE_MASK                    0x0004
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMODE_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMODE_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMODE_SHIFT                   2

/* ln_device1 :: anaTxAControl1 :: tx_bmax [01:01] */
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMAX_MASK                     0x0002
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMAX_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMAX_BITS                     1
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMAX_SHIFT                    1

/* ln_device1 :: anaTxAControl1 :: tx_bmin [00:00] */
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMIN_MASK                     0x0001
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMIN_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMIN_BITS                     1
#define PHY84328_DEV1_ANATXACONTROL1_TX_BMIN_SHIFT                    0


/****************************************************************************
 * ln_device1 :: anaTxAControl2
 */
/* ln_device1 :: anaTxAControl2 :: main_tap [15:11] */
#define PHY84328_DEV1_ANATXACONTROL2_MAIN_TAP_MASK                    0xf800
#define PHY84328_DEV1_ANATXACONTROL2_MAIN_TAP_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL2_MAIN_TAP_BITS                    5
#define PHY84328_DEV1_ANATXACONTROL2_MAIN_TAP_SHIFT                   11

/* ln_device1 :: anaTxAControl2 :: tx_pwrdn [10:10] */
#define PHY84328_DEV1_ANATXACONTROL2_TX_PWRDN_MASK                    0x0400
#define PHY84328_DEV1_ANATXACONTROL2_TX_PWRDN_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL2_TX_PWRDN_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL2_TX_PWRDN_SHIFT                   10

/* ln_device1 :: anaTxAControl2 :: tx_modeselect [09:07] */
#define PHY84328_DEV1_ANATXACONTROL2_TX_MODESELECT_MASK               0x0380
#define PHY84328_DEV1_ANATXACONTROL2_TX_MODESELECT_ALIGN              0
#define PHY84328_DEV1_ANATXACONTROL2_TX_MODESELECT_BITS               3
#define PHY84328_DEV1_ANATXACONTROL2_TX_MODESELECT_SHIFT              7

/* ln_device1 :: anaTxAControl2 :: imux [06:04] */
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_MASK                        0x0070
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_ALIGN                       0
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_BITS                        3
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_SHIFT                       4

/* ln_device1 :: anaTxAControl2 :: imux_latch [03:01] */
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_LATCH_MASK                  0x000e
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_LATCH_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_LATCH_BITS                  3
#define PHY84328_DEV1_ANATXACONTROL2_IMUX_LATCH_SHIFT                 1

/* ln_device1 :: anaTxAControl2 :: test_drv [00:00] */
#define PHY84328_DEV1_ANATXACONTROL2_TEST_DRV_MASK                    0x0001
#define PHY84328_DEV1_ANATXACONTROL2_TEST_DRV_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL2_TEST_DRV_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL2_TEST_DRV_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaTxAControl3
 */
/* ln_device1 :: anaTxAControl3 :: tx_pi_bias [15:14] */
#define PHY84328_DEV1_ANATXACONTROL3_TX_PI_BIAS_MASK                  0xc000
#define PHY84328_DEV1_ANATXACONTROL3_TX_PI_BIAS_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL3_TX_PI_BIAS_BITS                  2
#define PHY84328_DEV1_ANATXACONTROL3_TX_PI_BIAS_SHIFT                 14

/* ln_device1 :: anaTxAControl3 :: ticksel [13:12] */
#define PHY84328_DEV1_ANATXACONTROL3_TICKSEL_MASK                     0x3000
#define PHY84328_DEV1_ANATXACONTROL3_TICKSEL_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL3_TICKSEL_BITS                     2
#define PHY84328_DEV1_ANATXACONTROL3_TICKSEL_SHIFT                    12

/* ln_device1 :: anaTxAControl3 :: iclkgen [11:09] */
#define PHY84328_DEV1_ANATXACONTROL3_ICLKGEN_MASK                     0x0e00
#define PHY84328_DEV1_ANATXACONTROL3_ICLKGEN_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL3_ICLKGEN_BITS                     3
#define PHY84328_DEV1_ANATXACONTROL3_ICLKGEN_SHIFT                    9

/* ln_device1 :: anaTxAControl3 :: postcursor_tap_fine [08:08] */
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_MASK         0x0100
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_ALIGN        0
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_BITS         1
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_SHIFT        8

/* ln_device1 :: anaTxAControl3 :: postcursor_tap [07:04] */
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_MASK              0x00f0
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_ALIGN             0
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_BITS              4
#define PHY84328_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_SHIFT             4

/* ln_device1 :: anaTxAControl3 :: i_en_8p5G [03:03] */
#define PHY84328_DEV1_ANATXACONTROL3_I_EN_8P5G_MASK                   0x0008
#define PHY84328_DEV1_ANATXACONTROL3_I_EN_8P5G_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL3_I_EN_8P5G_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL3_I_EN_8P5G_SHIFT                  3

/* ln_device1 :: anaTxAControl3 :: precursor_tap [02:00] */
#define PHY84328_DEV1_ANATXACONTROL3_PRECURSOR_TAP_MASK               0x0007
#define PHY84328_DEV1_ANATXACONTROL3_PRECURSOR_TAP_ALIGN              0
#define PHY84328_DEV1_ANATXACONTROL3_PRECURSOR_TAP_BITS               3
#define PHY84328_DEV1_ANATXACONTROL3_PRECURSOR_TAP_SHIFT              0


/****************************************************************************
 * ln_device1 :: anaTxAControl4
 */
/* ln_device1 :: anaTxAControl4 :: xfi_lowlatency_fifo_ctrl [15:14] */
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_MASK    0xc000
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_ALIGN   0
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_BITS    2
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_SHIFT   14

/* ln_device1 :: anaTxAControl4 :: xfi_lowlatency_fifo_zero_out [13:13] */
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_MASK 0x2000
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_ALIGN 0
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_BITS 1
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_SHIFT 13

/* ln_device1 :: anaTxAControl4 :: xfi_lowlatency_polarity_flip [12:12] */
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_MASK 0x1000
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_ALIGN 0
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_BITS 1
#define PHY84328_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_SHIFT 12

/* ln_device1 :: anaTxAControl4 :: lowlatency_selectpath_tx [11:11] */
#define PHY84328_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_MASK    0x0800
#define PHY84328_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_ALIGN   0
#define PHY84328_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_BITS    1
#define PHY84328_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_SHIFT   11

/* ln_device1 :: anaTxAControl4 :: postcursor2_tap [10:08] */
#define PHY84328_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_MASK             0x0700
#define PHY84328_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_ALIGN            0
#define PHY84328_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_BITS             3
#define PHY84328_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_SHIFT            8

/* ln_device1 :: anaTxAControl4 :: drv_bias_en [07:07] */
#define PHY84328_DEV1_ANATXACONTROL4_DRV_BIAS_EN_MASK                 0x0080
#define PHY84328_DEV1_ANATXACONTROL4_DRV_BIAS_EN_ALIGN                0
#define PHY84328_DEV1_ANATXACONTROL4_DRV_BIAS_EN_BITS                 1
#define PHY84328_DEV1_ANATXACONTROL4_DRV_BIAS_EN_SHIFT                7

/* ln_device1 :: anaTxAControl4 :: i_tuneb [06:06] */
#define PHY84328_DEV1_ANATXACONTROL4_I_TUNEB_MASK                     0x0040
#define PHY84328_DEV1_ANATXACONTROL4_I_TUNEB_ALIGN                    0
#define PHY84328_DEV1_ANATXACONTROL4_I_TUNEB_BITS                     1
#define PHY84328_DEV1_ANATXACONTROL4_I_TUNEB_SHIFT                    6

/* ln_device1 :: anaTxAControl4 :: test_bias_sel [05:04] */
#define PHY84328_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_MASK               0x0030
#define PHY84328_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_ALIGN              0
#define PHY84328_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_BITS               2
#define PHY84328_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_SHIFT              4

/* ln_device1 :: anaTxAControl4 :: tx_pon [03:01] */
#define PHY84328_DEV1_ANATXACONTROL4_TX_PON_MASK                      0x000e
#define PHY84328_DEV1_ANATXACONTROL4_TX_PON_ALIGN                     0
#define PHY84328_DEV1_ANATXACONTROL4_TX_PON_BITS                      3
#define PHY84328_DEV1_ANATXACONTROL4_TX_PON_SHIFT                     1

/* ln_device1 :: anaTxAControl4 :: tx_pi_bias [00:00] */
#define PHY84328_DEV1_ANATXACONTROL4_TX_PI_BIAS_MASK                  0x0001
#define PHY84328_DEV1_ANATXACONTROL4_TX_PI_BIAS_ALIGN                 0
#define PHY84328_DEV1_ANATXACONTROL4_TX_PI_BIAS_BITS                  1
#define PHY84328_DEV1_ANATXACONTROL4_TX_PI_BIAS_SHIFT                 0


/****************************************************************************
 * ln_device1 :: anaTxAControl5
 */
/* ln_device1 :: anaTxAControl5 :: reserved0 [15:04] */
#define PHY84328_DEV1_ANATXACONTROL5_RESERVED0_MASK                   0xfff0
#define PHY84328_DEV1_ANATXACONTROL5_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL5_RESERVED0_BITS                   12
#define PHY84328_DEV1_ANATXACONTROL5_RESERVED0_SHIFT                  4

/* ln_device1 :: anaTxAControl5 :: clamp_enb [03:03] */
#define PHY84328_DEV1_ANATXACONTROL5_CLAMP_ENB_MASK                   0x0008
#define PHY84328_DEV1_ANATXACONTROL5_CLAMP_ENB_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL5_CLAMP_ENB_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL5_CLAMP_ENB_SHIFT                  3

/* ln_device1 :: anaTxAControl5 :: testport_low_curr [02:02] */
#define PHY84328_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_MASK           0x0004
#define PHY84328_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_ALIGN          0
#define PHY84328_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_BITS           1
#define PHY84328_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_SHIFT          2

/* ln_device1 :: anaTxAControl5 :: xfi_lowlatency_pdb [01:01] */
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_MASK          0x0002
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_ALIGN         0
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_BITS          1
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_SHIFT         1

/* ln_device1 :: anaTxAControl5 :: xfi_lowlatency_fifo_resetb [00:00] */
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_MASK  0x0001
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_ALIGN 0
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_BITS  1
#define PHY84328_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_SHIFT 0


/****************************************************************************
 * ln_device1 :: anaTxAControl6
 */
/* ln_device1 :: anaTxAControl6 :: reserved0 [15:10] */
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED0_MASK                   0xfc00
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED0_BITS                   6
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED0_SHIFT                  10

/* ln_device1 :: anaTxAControl6 :: lowlatency_fifo_resetb [09:09] */
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_MASK      0x0200
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_ALIGN     0
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_BITS      1
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_SHIFT     9

/* ln_device1 :: anaTxAControl6 :: lowlatency_path_select [08:08] */
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_MASK      0x0100
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_ALIGN     0
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_BITS      1
#define PHY84328_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_SHIFT     8

/* ln_device1 :: anaTxAControl6 :: reserved1 [07:03] */
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED1_MASK                   0x00f8
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED1_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED1_BITS                   5
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED1_SHIFT                  3

/* ln_device1 :: anaTxAControl6 :: rloop [02:02] */
#define PHY84328_DEV1_ANATXACONTROL6_RLOOP_MASK                       0x0004
#define PHY84328_DEV1_ANATXACONTROL6_RLOOP_ALIGN                      0
#define PHY84328_DEV1_ANATXACONTROL6_RLOOP_BITS                       1
#define PHY84328_DEV1_ANATXACONTROL6_RLOOP_SHIFT                      2

/* ln_device1 :: anaTxAControl6 :: reserved2 [01:01] */
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED2_MASK                   0x0002
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED2_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED2_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL6_RESERVED2_SHIFT                  1

/* ln_device1 :: anaTxAControl6 :: disable_transmit [00:00] */
#define PHY84328_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_MASK            0x0001
#define PHY84328_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_ALIGN           0
#define PHY84328_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_BITS            1
#define PHY84328_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_SHIFT           0


/****************************************************************************
 * ln_device1 :: anaTxAControl7
 */
/* ln_device1 :: anaTxAControl7 :: reserved0 [15:15] */
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED0_MASK                   0x8000
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED0_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED0_SHIFT                  15

/* ln_device1 :: anaTxAControl7 :: PRBS_20_manual_width_value [14:14] */
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_MASK  0x4000
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_ALIGN 0
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_BITS  1
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_SHIFT 14

/* ln_device1 :: anaTxAControl7 :: PRBS_20_manual_width_select_enable [13:13] */
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_MASK 0x2000
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_ALIGN 0
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_BITS 1
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_SHIFT 13

/* ln_device1 :: anaTxAControl7 :: PRBS_Bit_order_swap [12:12] */
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_MASK         0x1000
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_ALIGN        0
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_BITS         1
#define PHY84328_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_SHIFT        12

/* ln_device1 :: anaTxAControl7 :: Tx_Bit_order_swap [11:11] */
#define PHY84328_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_MASK           0x0800
#define PHY84328_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_ALIGN          0
#define PHY84328_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_BITS           1
#define PHY84328_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_SHIFT          11

/* ln_device1 :: anaTxAControl7 :: tx_reset [10:10] */
#define PHY84328_DEV1_ANATXACONTROL7_TX_RESET_MASK                    0x0400
#define PHY84328_DEV1_ANATXACONTROL7_TX_RESET_ALIGN                   0
#define PHY84328_DEV1_ANATXACONTROL7_TX_RESET_BITS                    1
#define PHY84328_DEV1_ANATXACONTROL7_TX_RESET_SHIFT                   10

/* ln_device1 :: anaTxAControl7 :: tx_power_down [09:09] */
#define PHY84328_DEV1_ANATXACONTROL7_TX_POWER_DOWN_MASK               0x0200
#define PHY84328_DEV1_ANATXACONTROL7_TX_POWER_DOWN_ALIGN              0
#define PHY84328_DEV1_ANATXACONTROL7_TX_POWER_DOWN_BITS               1
#define PHY84328_DEV1_ANATXACONTROL7_TX_POWER_DOWN_SHIFT              9

/* ln_device1 :: anaTxAControl7 :: Lane_PRBS_order_new_b2 [08:08] */
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_MASK      0x0100
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_ALIGN     0
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_BITS      1
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_SHIFT     8

/* ln_device1 :: anaTxAControl7 :: reserved1 [07:07] */
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED1_MASK                   0x0080
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED1_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED1_BITS                   1
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED1_SHIFT                  7

/* ln_device1 :: anaTxAControl7 :: select_new_prbs [06:06] */
#define PHY84328_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_MASK             0x0040
#define PHY84328_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_ALIGN            0
#define PHY84328_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_BITS             1
#define PHY84328_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_SHIFT            6

/* ln_device1 :: anaTxAControl7 :: new_prbs_en [05:05] */
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_EN_MASK                 0x0020
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_EN_ALIGN                0
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_EN_BITS                 1
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_EN_SHIFT                5

/* ln_device1 :: anaTxAControl7 :: new_prbs_inv [04:04] */
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_INV_MASK                0x0010
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_INV_ALIGN               0
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_INV_BITS                1
#define PHY84328_DEV1_ANATXACONTROL7_NEW_PRBS_INV_SHIFT               4

/* ln_device1 :: anaTxAControl7 :: Lane_PRBS_order_new_b1_0 [03:02] */
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_MASK    0x000c
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_ALIGN   0
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_BITS    2
#define PHY84328_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_SHIFT   2

/* ln_device1 :: anaTxAControl7 :: reserved2 [01:00] */
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED2_MASK                   0x0003
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED2_ALIGN                  0
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED2_BITS                   2
#define PHY84328_DEV1_ANATXACONTROL7_RESERVED2_SHIFT                  0


/****************************************************************************
 * ln_device1 :: anaRxStatus
 */
/* ln_device1 :: anaRxStatus :: rxStatus [15:00] */
#define PHY84328_DEV1_ANARXSTATUS_RXSTATUS_MASK                       0xffff
#define PHY84328_DEV1_ANARXSTATUS_RXSTATUS_ALIGN                      0
#define PHY84328_DEV1_ANARXSTATUS_RXSTATUS_BITS                       16
#define PHY84328_DEV1_ANARXSTATUS_RXSTATUS_SHIFT                      0


/****************************************************************************
 * ln_device1 :: anaRxControl
 */
/* ln_device1 :: anaRxControl :: reserved0 [15:13] */
#define PHY84328_DEV1_ANARXCONTROL_RESERVED0_MASK                     0xe000
#define PHY84328_DEV1_ANARXCONTROL_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL_RESERVED0_BITS                     3
#define PHY84328_DEV1_ANARXCONTROL_RESERVED0_SHIFT                    13

/* ln_device1 :: anaRxControl :: reserved_SigDetect [12:10] */
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_MASK            0x1c00
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_ALIGN           0
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_BITS            3
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_SHIFT           10

/* ln_device1 :: anaRxControl :: override_sigdet_en [09:09] */
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_MASK            0x0200
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_ALIGN           0
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_BITS            1
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_SHIFT           9

/* ln_device1 :: anaRxControl :: override_sigdet_val [08:08] */
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_MASK           0x0100
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_ALIGN          0
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_BITS           1
#define PHY84328_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_SHIFT          8

/* ln_device1 :: anaRxControl :: reserved1 [07:07] */
#define PHY84328_DEV1_ANARXCONTROL_RESERVED1_MASK                     0x0080
#define PHY84328_DEV1_ANARXCONTROL_RESERVED1_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL_RESERVED1_BITS                     1
#define PHY84328_DEV1_ANARXCONTROL_RESERVED1_SHIFT                    7

/* ln_device1 :: anaRxControl :: reserved_phfreq_rst_dis_fst_SM [06:06] */
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_MASK 0x0040
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_ALIGN 0
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_BITS 1
#define PHY84328_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_SHIFT 6

/* ln_device1 :: anaRxControl :: reserved2 [05:03] */
#define PHY84328_DEV1_ANARXCONTROL_RESERVED2_MASK                     0x0038
#define PHY84328_DEV1_ANARXCONTROL_RESERVED2_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL_RESERVED2_BITS                     3
#define PHY84328_DEV1_ANARXCONTROL_RESERVED2_SHIFT                    3

/* ln_device1 :: anaRxControl :: status_sel [02:00] */
#define PHY84328_DEV1_ANARXCONTROL_STATUS_SEL_MASK                    0x0007
#define PHY84328_DEV1_ANARXCONTROL_STATUS_SEL_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL_STATUS_SEL_BITS                    3
#define PHY84328_DEV1_ANARXCONTROL_STATUS_SEL_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaRxSigdet
 */
/* ln_device1 :: anaRxSigdet :: sigdetTime_SM [15:08] */
#define PHY84328_DEV1_ANARXSIGDET_SIGDETTIME_SM_MASK                  0xff00
#define PHY84328_DEV1_ANARXSIGDET_SIGDETTIME_SM_ALIGN                 0
#define PHY84328_DEV1_ANARXSIGDET_SIGDETTIME_SM_BITS                  8
#define PHY84328_DEV1_ANARXSIGDET_SIGDETTIME_SM_SHIFT                 8

/* ln_device1 :: anaRxSigdet :: cx4_sigdet_cnt_ld_SM [07:07] */
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_MASK           0x0080
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_ALIGN          0
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_BITS           1
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_SHIFT          7

/* ln_device1 :: anaRxSigdet :: ext_sigdet_en_SM [06:06] */
#define PHY84328_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_MASK               0x0040
#define PHY84328_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_ALIGN              0
#define PHY84328_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_BITS               1
#define PHY84328_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_SHIFT              6

/* ln_device1 :: anaRxSigdet :: cx4_sigdet_en_SM [05:05] */
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_MASK               0x0020
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_ALIGN              0
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_BITS               1
#define PHY84328_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_SHIFT              5

/* ln_device1 :: anaRxSigdet :: rx_sigdet_r [04:04] */
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_R_MASK                    0x0010
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_R_ALIGN                   0
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_R_BITS                    1
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_R_SHIFT                   4

/* ln_device1 :: anaRxSigdet :: rx_sigdet_force_r [03:03] */
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_MASK              0x0008
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_ALIGN             0
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_BITS              1
#define PHY84328_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_SHIFT             3

/* ln_device1 :: anaRxSigdet :: invert_rx_sigdet [02:02] */
#define PHY84328_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_MASK               0x0004
#define PHY84328_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_ALIGN              0
#define PHY84328_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_BITS               1
#define PHY84328_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_SHIFT              2

/* ln_device1 :: anaRxSigdet :: reserved0 [01:00] */
#define PHY84328_DEV1_ANARXSIGDET_RESERVED0_MASK                      0x0003
#define PHY84328_DEV1_ANARXSIGDET_RESERVED0_ALIGN                     0
#define PHY84328_DEV1_ANARXSIGDET_RESERVED0_BITS                      2
#define PHY84328_DEV1_ANARXSIGDET_RESERVED0_SHIFT                     0


/****************************************************************************
 * ln_device1 :: anaRxAControl4
 */
/* ln_device1 :: anaRxAControl4 :: low_latency_mode [15:15] */
#define PHY84328_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_MASK            0x8000
#define PHY84328_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_ALIGN           0
#define PHY84328_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_BITS            1
#define PHY84328_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_SHIFT           15

/* ln_device1 :: anaRxAControl4 :: fastacq_pf [14:14] */
#define PHY84328_DEV1_ANARXACONTROL4_FASTACQ_PF_MASK                  0x4000
#define PHY84328_DEV1_ANARXACONTROL4_FASTACQ_PF_ALIGN                 0
#define PHY84328_DEV1_ANARXACONTROL4_FASTACQ_PF_BITS                  1
#define PHY84328_DEV1_ANARXACONTROL4_FASTACQ_PF_SHIFT                 14

/* ln_device1 :: anaRxAControl4 :: i1p25dfe [13:13] */
#define PHY84328_DEV1_ANARXACONTROL4_I1P25DFE_MASK                    0x2000
#define PHY84328_DEV1_ANARXACONTROL4_I1P25DFE_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL4_I1P25DFE_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL4_I1P25DFE_SHIFT                   13

/* ln_device1 :: anaRxAControl4 :: i4deadzone [12:12] */
#define PHY84328_DEV1_ANARXACONTROL4_I4DEADZONE_MASK                  0x1000
#define PHY84328_DEV1_ANARXACONTROL4_I4DEADZONE_ALIGN                 0
#define PHY84328_DEV1_ANARXACONTROL4_I4DEADZONE_BITS                  1
#define PHY84328_DEV1_ANARXACONTROL4_I4DEADZONE_SHIFT                 12

/* ln_device1 :: anaRxAControl4 :: imax_sigdet [11:11] */
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_SIGDET_MASK                 0x0800
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_SIGDET_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_SIGDET_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_SIGDET_SHIFT                11

/* ln_device1 :: anaRxAControl4 :: imode_sigdet [10:10] */
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_SIGDET_MASK                0x0400
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_SIGDET_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_SIGDET_BITS                1
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_SIGDET_SHIFT               10

/* ln_device1 :: anaRxAControl4 :: imin_sigdet [09:09] */
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_SIGDET_MASK                 0x0200
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_SIGDET_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_SIGDET_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_SIGDET_SHIFT                9

/* ln_device1 :: anaRxAControl4 :: imax_yp_eyediag [08:08] */
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_MASK             0x0100
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_ALIGN            0
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_BITS             1
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_SHIFT            8

/* ln_device1 :: anaRxAControl4 :: imode_yp_eyediag [07:07] */
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_MASK            0x0080
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_ALIGN           0
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_BITS            1
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_SHIFT           7

/* ln_device1 :: anaRxAControl4 :: imin_yp_eyediag [06:06] */
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_MASK             0x0040
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_ALIGN            0
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_BITS             1
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_SHIFT            6

/* ln_device1 :: anaRxAControl4 :: imax_interp [05:05] */
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_INTERP_MASK                 0x0020
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_INTERP_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_INTERP_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_INTERP_SHIFT                5

/* ln_device1 :: anaRxAControl4 :: imode_interp [04:04] */
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_INTERP_MASK                0x0010
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_INTERP_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_INTERP_BITS                1
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_INTERP_SHIFT               4

/* ln_device1 :: anaRxAControl4 :: imin_interp [03:03] */
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_INTERP_MASK                 0x0008
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_INTERP_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_INTERP_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_INTERP_SHIFT                3

/* ln_device1 :: anaRxAControl4 :: imax_pf [02:02] */
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_PF_MASK                     0x0004
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_PF_ALIGN                    0
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_PF_BITS                     1
#define PHY84328_DEV1_ANARXACONTROL4_IMAX_PF_SHIFT                    2

/* ln_device1 :: anaRxAControl4 :: imode_pf [01:01] */
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_PF_MASK                    0x0002
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_PF_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_PF_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL4_IMODE_PF_SHIFT                   1

/* ln_device1 :: anaRxAControl4 :: imin_pf [00:00] */
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_PF_MASK                     0x0001
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_PF_ALIGN                    0
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_PF_BITS                     1
#define PHY84328_DEV1_ANARXACONTROL4_IMIN_PF_SHIFT                    0


/****************************************************************************
 * ln_device1 :: anaRxControl2
 */
/* ln_device1 :: anaRxControl2 :: reserved0 [15:15] */
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED0_MASK                    0x8000
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED0_BITS                    1
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED0_SHIFT                   15

/* ln_device1 :: anaRxControl2 :: rx_prbs_w_val [14:14] */
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_MASK                0x4000
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_ALIGN               0
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_BITS                1
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_SHIFT               14

/* ln_device1 :: anaRxControl2 :: rx_prbs_w_force [13:13] */
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_MASK              0x2000
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_ALIGN             0
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_BITS              1
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_SHIFT             13

/* ln_device1 :: anaRxControl2 :: rx_prbs_bswap [12:12] */
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_MASK                0x1000
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_ALIGN               0
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_BITS                1
#define PHY84328_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_SHIFT               12

/* ln_device1 :: anaRxControl2 :: rx_bitswap [11:11] */
#define PHY84328_DEV1_ANARXCONTROL2_RX_BITSWAP_MASK                   0x0800
#define PHY84328_DEV1_ANARXCONTROL2_RX_BITSWAP_ALIGN                  0
#define PHY84328_DEV1_ANARXCONTROL2_RX_BITSWAP_BITS                   1
#define PHY84328_DEV1_ANARXCONTROL2_RX_BITSWAP_SHIFT                  11

/* ln_device1 :: anaRxControl2 :: rst_rx_r [10:10] */
#define PHY84328_DEV1_ANARXCONTROL2_RST_RX_R_MASK                     0x0400
#define PHY84328_DEV1_ANARXCONTROL2_RST_RX_R_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL2_RST_RX_R_BITS                     1
#define PHY84328_DEV1_ANARXCONTROL2_RST_RX_R_SHIFT                    10

/* ln_device1 :: anaRxControl2 :: pwdwn_rx_r [09:09] */
#define PHY84328_DEV1_ANARXCONTROL2_PWDWN_RX_R_MASK                   0x0200
#define PHY84328_DEV1_ANARXCONTROL2_PWDWN_RX_R_ALIGN                  0
#define PHY84328_DEV1_ANARXCONTROL2_PWDWN_RX_R_BITS                   1
#define PHY84328_DEV1_ANARXCONTROL2_PWDWN_RX_R_SHIFT                  9

/* ln_device1 :: anaRxControl2 :: prbs_order_rx_r_2 [08:08] */
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_MASK            0x0100
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_ALIGN           0
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_BITS            1
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_SHIFT           8

/* ln_device1 :: anaRxControl2 :: reserved1 [07:07] */
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED1_MASK                    0x0080
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED1_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED1_BITS                    1
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED1_SHIFT                   7

/* ln_device1 :: anaRxControl2 :: prbs_sel_rx_r [06:06] */
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_MASK                0x0040
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_ALIGN               0
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_BITS                1
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_SHIFT               6

/* ln_device1 :: anaRxControl2 :: prbs_en_rx_r [05:05] */
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_MASK                 0x0020
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_ALIGN                0
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_BITS                 1
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_SHIFT                5

/* ln_device1 :: anaRxControl2 :: prbs_inv_rx_r [04:04] */
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_MASK                0x0010
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_ALIGN               0
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_BITS                1
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_SHIFT               4

/* ln_device1 :: anaRxControl2 :: prbs_order_rx_r [03:02] */
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_MASK              0x000c
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_ALIGN             0
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_BITS              2
#define PHY84328_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_SHIFT             2

/* ln_device1 :: anaRxControl2 :: reserved2 [01:01] */
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED2_MASK                    0x0002
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED2_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED2_BITS                    1
#define PHY84328_DEV1_ANARXCONTROL2_RESERVED2_SHIFT                   1

/* ln_device1 :: anaRxControl2 :: errcnt_15 [00:00] */
#define PHY84328_DEV1_ANARXCONTROL2_ERRCNT_15_MASK                    0x0001
#define PHY84328_DEV1_ANARXCONTROL2_ERRCNT_15_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL2_ERRCNT_15_BITS                    1
#define PHY84328_DEV1_ANARXCONTROL2_ERRCNT_15_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaRxControl1
 */
/* ln_device1 :: anaRxControl1 :: fpat_md [15:15] */
#define PHY84328_DEV1_ANARXCONTROL1_FPAT_MD_MASK                      0x8000
#define PHY84328_DEV1_ANARXCONTROL1_FPAT_MD_ALIGN                     0
#define PHY84328_DEV1_ANARXCONTROL1_FPAT_MD_BITS                      1
#define PHY84328_DEV1_ANARXCONTROL1_FPAT_MD_SHIFT                     15

/* ln_device1 :: anaRxControl1 :: pkt_count_en [14:14] */
#define PHY84328_DEV1_ANARXCONTROL1_PKT_COUNT_EN_MASK                 0x4000
#define PHY84328_DEV1_ANARXCONTROL1_PKT_COUNT_EN_ALIGN                0
#define PHY84328_DEV1_ANARXCONTROL1_PKT_COUNT_EN_BITS                 1
#define PHY84328_DEV1_ANARXCONTROL1_PKT_COUNT_EN_SHIFT                14

/* ln_device1 :: anaRxControl1 :: staMuxRegDis [13:13] */
#define PHY84328_DEV1_ANARXCONTROL1_STAMUXREGDIS_MASK                 0x2000
#define PHY84328_DEV1_ANARXCONTROL1_STAMUXREGDIS_ALIGN                0
#define PHY84328_DEV1_ANARXCONTROL1_STAMUXREGDIS_BITS                 1
#define PHY84328_DEV1_ANARXCONTROL1_STAMUXREGDIS_SHIFT                13

/* ln_device1 :: anaRxControl1 :: prbs_clr_dis [12:12] */
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_MASK                 0x1000
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_ALIGN                0
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_BITS                 1
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_SHIFT                12

/* ln_device1 :: anaRxControl1 :: rxd_dec_sel [11:11] */
#define PHY84328_DEV1_ANARXCONTROL1_RXD_DEC_SEL_MASK                  0x0800
#define PHY84328_DEV1_ANARXCONTROL1_RXD_DEC_SEL_ALIGN                 0
#define PHY84328_DEV1_ANARXCONTROL1_RXD_DEC_SEL_BITS                  1
#define PHY84328_DEV1_ANARXCONTROL1_RXD_DEC_SEL_SHIFT                 11

/* ln_device1 :: anaRxControl1 :: cgbad_tst [10:10] */
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_TST_MASK                    0x0400
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_TST_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_TST_BITS                    1
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_TST_SHIFT                   10

/* ln_device1 :: anaRxControl1 :: Emon_en [09:09] */
#define PHY84328_DEV1_ANARXCONTROL1_EMON_EN_MASK                      0x0200
#define PHY84328_DEV1_ANARXCONTROL1_EMON_EN_ALIGN                     0
#define PHY84328_DEV1_ANARXCONTROL1_EMON_EN_BITS                      1
#define PHY84328_DEV1_ANARXCONTROL1_EMON_EN_SHIFT                     9

/* ln_device1 :: anaRxControl1 :: prbs_en [08:08] */
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_EN_MASK                      0x0100
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_EN_ALIGN                     0
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_EN_BITS                      1
#define PHY84328_DEV1_ANARXCONTROL1_PRBS_EN_SHIFT                     8

/* ln_device1 :: anaRxControl1 :: cgbad_en [07:07] */
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_EN_MASK                     0x0080
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_EN_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_EN_BITS                     1
#define PHY84328_DEV1_ANARXCONTROL1_CGBAD_EN_SHIFT                    7

/* ln_device1 :: anaRxControl1 :: cstretch [06:06] */
#define PHY84328_DEV1_ANARXCONTROL1_CSTRETCH_MASK                     0x0040
#define PHY84328_DEV1_ANARXCONTROL1_CSTRETCH_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL1_CSTRETCH_BITS                     1
#define PHY84328_DEV1_ANARXCONTROL1_CSTRETCH_SHIFT                    6

/* ln_device1 :: anaRxControl1 :: comma_low_byte_SM [05:05] */
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_MASK            0x0020
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_ALIGN           0
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_BITS            1
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_SHIFT           5

/* ln_device1 :: anaRxControl1 :: comma_byte_adj_en_SM [04:04] */
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_MASK         0x0010
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_ALIGN        0
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_BITS         1
#define PHY84328_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_SHIFT        4

/* ln_device1 :: anaRxControl1 :: reserved0 [03:02] */
#define PHY84328_DEV1_ANARXCONTROL1_RESERVED0_MASK                    0x000c
#define PHY84328_DEV1_ANARXCONTROL1_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_ANARXCONTROL1_RESERVED0_BITS                    2
#define PHY84328_DEV1_ANARXCONTROL1_RESERVED0_SHIFT                   2

/* ln_device1 :: anaRxControl1 :: freq_sel_force [01:01] */
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_MASK               0x0002
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_ALIGN              0
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_BITS               1
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_SHIFT              1

/* ln_device1 :: anaRxControl1 :: freq_sel [00:00] */
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_MASK                     0x0001
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_ALIGN                    0
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_BITS                     1
#define PHY84328_DEV1_ANARXCONTROL1_FREQ_SEL_SHIFT                    0


/****************************************************************************
 * ln_device1 :: anaRxAControl1
 */
/* ln_device1 :: anaRxAControl1 :: imode_cmd [15:15] */
#define PHY84328_DEV1_ANARXACONTROL1_IMODE_CMD_MASK                   0x8000
#define PHY84328_DEV1_ANARXACONTROL1_IMODE_CMD_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL1_IMODE_CMD_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL1_IMODE_CMD_SHIFT                  15

/* ln_device1 :: anaRxAControl1 :: imin_cmd [14:14] */
#define PHY84328_DEV1_ANARXACONTROL1_IMIN_CMD_MASK                    0x4000
#define PHY84328_DEV1_ANARXACONTROL1_IMIN_CMD_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL1_IMIN_CMD_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL1_IMIN_CMD_SHIFT                   14

/* ln_device1 :: anaRxAControl1 :: en_10gmode [13:13] */
#define PHY84328_DEV1_ANARXACONTROL1_EN_10GMODE_MASK                  0x2000
#define PHY84328_DEV1_ANARXACONTROL1_EN_10GMODE_ALIGN                 0
#define PHY84328_DEV1_ANARXACONTROL1_EN_10GMODE_BITS                  1
#define PHY84328_DEV1_ANARXACONTROL1_EN_10GMODE_SHIFT                 13

/* ln_device1 :: anaRxAControl1 :: dc_mode [12:12] */
#define PHY84328_DEV1_ANARXACONTROL1_DC_MODE_MASK                     0x1000
#define PHY84328_DEV1_ANARXACONTROL1_DC_MODE_ALIGN                    0
#define PHY84328_DEV1_ANARXACONTROL1_DC_MODE_BITS                     1
#define PHY84328_DEV1_ANARXACONTROL1_DC_MODE_SHIFT                    12

/* ln_device1 :: anaRxAControl1 :: vga_bw_extension [11:11] */
#define PHY84328_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_MASK            0x0800
#define PHY84328_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_ALIGN           0
#define PHY84328_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_BITS            1
#define PHY84328_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_SHIFT           11

/* ln_device1 :: anaRxAControl1 :: refh_rx [10:10] */
#define PHY84328_DEV1_ANARXACONTROL1_REFH_RX_MASK                     0x0400
#define PHY84328_DEV1_ANARXACONTROL1_REFH_RX_ALIGN                    0
#define PHY84328_DEV1_ANARXACONTROL1_REFH_RX_BITS                     1
#define PHY84328_DEV1_ANARXACONTROL1_REFH_RX_SHIFT                    10

/* ln_device1 :: anaRxAControl1 :: refl_rx [09:09] */
#define PHY84328_DEV1_ANARXACONTROL1_REFL_RX_MASK                     0x0200
#define PHY84328_DEV1_ANARXACONTROL1_REFL_RX_ALIGN                    0
#define PHY84328_DEV1_ANARXACONTROL1_REFL_RX_BITS                     1
#define PHY84328_DEV1_ANARXACONTROL1_REFL_RX_SHIFT                    9

/* ln_device1 :: anaRxAControl1 :: tport_en [08:08] */
#define PHY84328_DEV1_ANARXACONTROL1_TPORT_EN_MASK                    0x0100
#define PHY84328_DEV1_ANARXACONTROL1_TPORT_EN_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL1_TPORT_EN_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL1_TPORT_EN_SHIFT                   8

/* ln_device1 :: anaRxAControl1 :: vddrb_bgb [07:07] */
#define PHY84328_DEV1_ANARXACONTROL1_VDDRB_BGB_MASK                   0x0080
#define PHY84328_DEV1_ANARXACONTROL1_VDDRB_BGB_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL1_VDDRB_BGB_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL1_VDDRB_BGB_SHIFT                  7

/* ln_device1 :: anaRxAControl1 :: sig_pwrdn [06:06] */
#define PHY84328_DEV1_ANARXACONTROL1_SIG_PWRDN_MASK                   0x0040
#define PHY84328_DEV1_ANARXACONTROL1_SIG_PWRDN_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL1_SIG_PWRDN_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL1_SIG_PWRDN_SHIFT                  6

/* ln_device1 :: anaRxAControl1 :: offset_ctrl [05:03] */
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_CTRL_MASK                 0x0038
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_CTRL_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_CTRL_BITS                 3
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_CTRL_SHIFT                3

/* ln_device1 :: anaRxAControl1 :: offset_sel [02:02] */
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_SEL_MASK                  0x0004
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_SEL_ALIGN                 0
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_SEL_BITS                  1
#define PHY84328_DEV1_ANARXACONTROL1_OFFSET_SEL_SHIFT                 2

/* ln_device1 :: anaRxAControl1 :: sel_dfeckdelay1 [01:01] */
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_MASK             0x0002
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_ALIGN            0
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_BITS             1
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_SHIFT            1

/* ln_device1 :: anaRxAControl1 :: sel_dfeckdelay0 [00:00] */
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_MASK             0x0001
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_ALIGN            0
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_BITS             1
#define PHY84328_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_SHIFT            0


/****************************************************************************
 * ln_device1 :: anaRxAControl2
 */
/* ln_device1 :: anaRxAControl2 :: imax_ctat [15:15] */
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CTAT_MASK                   0x8000
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CTAT_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CTAT_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CTAT_SHIFT                  15

/* ln_device1 :: anaRxAControl2 :: imode_ctat [14:14] */
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_CTAT_MASK                  0x4000
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_CTAT_ALIGN                 0
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_CTAT_BITS                  1
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_CTAT_SHIFT                 14

/* ln_device1 :: anaRxAControl2 :: imin_ctat [13:13] */
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_CTAT_MASK                   0x2000
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_CTAT_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_CTAT_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_CTAT_SHIFT                  13

/* ln_device1 :: anaRxAControl2 :: imax_peaking [12:12] */
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_PEAKING_MASK                0x1000
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_PEAKING_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_PEAKING_BITS                1
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_PEAKING_SHIFT               12

/* ln_device1 :: anaRxAControl2 :: imode_peaking [11:11] */
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_PEAKING_MASK               0x0800
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_PEAKING_ALIGN              0
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_PEAKING_BITS               1
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_PEAKING_SHIFT              11

/* ln_device1 :: anaRxAControl2 :: imin_peaking [10:10] */
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_PEAKING_MASK                0x0400
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_PEAKING_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_PEAKING_BITS                1
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_PEAKING_SHIFT               10

/* ln_device1 :: anaRxAControl2 :: imax_dfesum [09:09] */
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_DFESUM_MASK                 0x0200
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_DFESUM_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_DFESUM_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_DFESUM_SHIFT                9

/* ln_device1 :: anaRxAControl2 :: imode_dfesum [08:08] */
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_DFESUM_MASK                0x0100
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_DFESUM_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_DFESUM_BITS                1
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_DFESUM_SHIFT               8

/* ln_device1 :: anaRxAControl2 :: imin_dfesum [07:07] */
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_DFESUM_MASK                 0x0080
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_DFESUM_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_DFESUM_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_DFESUM_SHIFT                7

/* ln_device1 :: anaRxAControl2 :: imax_vga [06:06] */
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_VGA_MASK                    0x0040
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_VGA_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_VGA_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_VGA_SHIFT                   6

/* ln_device1 :: anaRxAControl2 :: imode_vga [05:05] */
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_VGA_MASK                   0x0020
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_VGA_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_VGA_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_VGA_SHIFT                  5

/* ln_device1 :: anaRxAControl2 :: imin_vga [04:04] */
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_VGA_MASK                    0x0010
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_VGA_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_VGA_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_VGA_SHIFT                   4

/* ln_device1 :: anaRxAControl2 :: imax_interp [03:03] */
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_INTERP_MASK                 0x0008
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_INTERP_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_INTERP_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_INTERP_SHIFT                3

/* ln_device1 :: anaRxAControl2 :: imode_interp [02:02] */
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_INTERP_MASK                0x0004
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_INTERP_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_INTERP_BITS                1
#define PHY84328_DEV1_ANARXACONTROL2_IMODE_INTERP_SHIFT               2

/* ln_device1 :: anaRxAControl2 :: imin_interp [01:01] */
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_INTERP_MASK                 0x0002
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_INTERP_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_INTERP_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL2_IMIN_INTERP_SHIFT                1

/* ln_device1 :: anaRxAControl2 :: imax_cmd [00:00] */
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CMD_MASK                    0x0001
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CMD_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CMD_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL2_IMAX_CMD_SHIFT                   0


/****************************************************************************
 * ln_device1 :: anaRxAControl3
 */
/* ln_device1 :: anaRxAControl3 :: en_clk16 [15:15] */
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK16_MASK                    0x8000
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK16_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK16_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK16_SHIFT                   15

/* ln_device1 :: anaRxAControl3 :: en_clk33 [14:14] */
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK33_MASK                    0x4000
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK33_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK33_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL3_EN_CLK33_SHIFT                   14

/* ln_device1 :: anaRxAControl3 :: en_vcctrl [13:13] */
#define PHY84328_DEV1_ANARXACONTROL3_EN_VCCTRL_MASK                   0x2000
#define PHY84328_DEV1_ANARXACONTROL3_EN_VCCTRL_ALIGN                  0
#define PHY84328_DEV1_ANARXACONTROL3_EN_VCCTRL_BITS                   1
#define PHY84328_DEV1_ANARXACONTROL3_EN_VCCTRL_SHIFT                  13

/* ln_device1 :: anaRxAControl3 :: sel_th4dfe1 [12:12] */
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE1_MASK                 0x1000
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE1_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE1_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE1_SHIFT                12

/* ln_device1 :: anaRxAControl3 :: sel_th4dfe0 [11:11] */
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE0_MASK                 0x0800
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE0_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE0_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL3_SEL_TH4DFE0_SHIFT                11

/* ln_device1 :: anaRxAControl3 :: selugbw1 [10:10] */
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW1_MASK                    0x0400
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW1_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW1_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW1_SHIFT                   10

/* ln_device1 :: anaRxAControl3 :: selugbw0 [09:09] */
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW0_MASK                    0x0200
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW0_ALIGN                   0
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW0_BITS                    1
#define PHY84328_DEV1_ANARXACONTROL3_SELUGBW0_SHIFT                   9

/* ln_device1 :: anaRxAControl3 :: imax_dfetap [08:08] */
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFETAP_MASK                 0x0100
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFETAP_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFETAP_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFETAP_SHIFT                8

/* ln_device1 :: anaRxAControl3 :: imode_dfetap [07:07] */
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFETAP_MASK                0x0080
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFETAP_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFETAP_BITS                1
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFETAP_SHIFT               7

/* ln_device1 :: anaRxAControl3 :: imin_dfetap [06:06] */
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFETAP_MASK                 0x0040
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFETAP_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFETAP_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFETAP_SHIFT                6

/* ln_device1 :: anaRxAControl3 :: imax_slcd2c [05:05] */
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_SLCD2C_MASK                 0x0020
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_SLCD2C_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_SLCD2C_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_SLCD2C_SHIFT                5

/* ln_device1 :: anaRxAControl3 :: imode_slcd2c [04:04] */
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_SLCD2C_MASK                0x0010
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_SLCD2C_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_SLCD2C_BITS                1
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_SLCD2C_SHIFT               4

/* ln_device1 :: anaRxAControl3 :: imin_slcd2c [03:03] */
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_SLCD2C_MASK                 0x0008
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_SLCD2C_ALIGN                0
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_SLCD2C_BITS                 1
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_SLCD2C_SHIFT                3

/* ln_device1 :: anaRxAControl3 :: imax_dfevref [02:02] */
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFEVREF_MASK                0x0004
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFEVREF_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFEVREF_BITS                1
#define PHY84328_DEV1_ANARXACONTROL3_IMAX_DFEVREF_SHIFT               2

/* ln_device1 :: anaRxAControl3 :: imode_dfevref [01:01] */
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFEVREF_MASK               0x0002
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFEVREF_ALIGN              0
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFEVREF_BITS               1
#define PHY84328_DEV1_ANARXACONTROL3_IMODE_DFEVREF_SHIFT              1

/* ln_device1 :: anaRxAControl3 :: imin_dfevref [00:00] */
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFEVREF_MASK                0x0001
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFEVREF_ALIGN               0
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFEVREF_BITS                1
#define PHY84328_DEV1_ANARXACONTROL3_IMIN_DFEVREF_SHIFT               0


/****************************************************************************
 * ln_device1_QSFI_TXPI_registers
 */
/****************************************************************************
 * ln_device1 :: tx_pi_control1
 */
/* ln_device1 :: tx_pi_control1 :: tx_pi_integ_sat_sel [15:15] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_MASK         0x8000
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_ALIGN        0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_BITS         1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_SHIFT        15

/* ln_device1 :: tx_pi_control1 :: tx_pi_integ_sat_1_or_2 [14:14] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_MASK      0x4000
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_ALIGN     0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_BITS      1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_SHIFT     14

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_invert [13:13] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_MASK          0x2000
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_ALIGN         0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_BITS          1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_SHIFT         13

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_step_mult [12:12] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_MASK       0x1000
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_ALIGN      0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_BITS       1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_SHIFT      12

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_step_dir [11:11] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_MASK        0x0800
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_ALIGN       0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_BITS        1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_SHIFT       11

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_step [10:09] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MASK            0x0600
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_ALIGN           0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_BITS            2
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_SHIFT           9

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_delta [08:04] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_MASK           0x01f0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_ALIGN          0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_BITS           5
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_SHIFT          4

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_strobe [03:03] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_MASK          0x0008
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_ALIGN         0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_BITS          1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_SHIFT         3

/* ln_device1 :: tx_pi_control1 :: tx_pi_phase_override [02:02] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_MASK        0x0004
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_ALIGN       0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_BITS        1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_SHIFT       2

/* ln_device1 :: tx_pi_control1 :: tx_pi_bypass_mode [01:01] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_MASK           0x0002
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_ALIGN          0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_BITS           1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_SHIFT          1

/* ln_device1 :: tx_pi_control1 :: tx_pi_en [00:00] */
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_EN_MASK                    0x0001
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_EN_ALIGN                   0
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_EN_BITS                    1
#define PHY84328_DEV1_TX_PI_CONTROL1_TX_PI_EN_SHIFT                   0


/****************************************************************************
 * ln_device1 :: tx_pi_control2
 */
/* ln_device1 :: tx_pi_control2 :: tx_pi_sm_timer_sel [15:14] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_MASK          0xc000
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_ALIGN         0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_BITS          2
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_SHIFT         14

/* ln_device1 :: tx_pi_control2 :: tx_pi_sm_done_override [13:13] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_MASK      0x2000
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_ALIGN     0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_BITS      1
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_SHIFT     13

/* ln_device1 :: tx_pi_control2 :: tx_pi_sm_en_override [12:12] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_MASK        0x1000
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_ALIGN       0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_BITS        1
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_SHIFT       12

/* ln_device1 :: tx_pi_control2 :: reserved0 [11:08] */
#define PHY84328_DEV1_TX_PI_CONTROL2_RESERVED0_MASK                   0x0f00
#define PHY84328_DEV1_TX_PI_CONTROL2_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_TX_PI_CONTROL2_RESERVED0_BITS                   4
#define PHY84328_DEV1_TX_PI_CONTROL2_RESERVED0_SHIFT                  8

/* ln_device1 :: tx_pi_control2 :: tx_pi_loopback_mode [07:07] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_MASK         0x0080
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_ALIGN        0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_BITS         1
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_SHIFT        7

/* ln_device1 :: tx_pi_control2 :: tx_pi_sm_bypass [06:06] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_MASK             0x0040
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_ALIGN            0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_BITS             1
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_SHIFT            6

/* ln_device1 :: tx_pi_control2 :: tx_pi_integ_reg_clr [05:05] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_MASK         0x0020
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_ALIGN        0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_BITS         1
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_SHIFT        5

/* ln_device1 :: tx_pi_control2 :: tx_pi_bwsel_integ [04:02] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_MASK           0x001c
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_ALIGN          0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_BITS           3
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_SHIFT          2

/* ln_device1 :: tx_pi_control2 :: tx_pi_rx_lane_sel [01:00] */
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_MASK           0x0003
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_ALIGN          0
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_BITS           2
#define PHY84328_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_SHIFT          0


/****************************************************************************
 * ln_device1 :: tx_pi_control3
 */
/* ln_device1 :: tx_pi_control3 :: tx_pi_freq_override_val [15:01] */
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_MASK     0xfffe
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_ALIGN    0
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_BITS     15
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_SHIFT    1

/* ln_device1 :: tx_pi_control3 :: tx_pi_freq_override_en [00:00] */
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_MASK      0x0001
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_ALIGN     0
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_BITS      1
#define PHY84328_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_SHIFT     0


/****************************************************************************
 * ln_device1 :: tx_pi_control4
 */
/* ln_device1 :: tx_pi_control4 :: tx_pi_sm_enable_override [15:15] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_MASK    0x8000
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_ALIGN   0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_BITS    1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_SHIFT   15

/* ln_device1 :: tx_pi_control4 :: tx_pi_sm_enable_override_value [14:14] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_MASK 0x4000
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_ALIGN 0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_BITS 1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_SHIFT 14

/* ln_device1 :: tx_pi_control4 :: tx_pi_cdr_lkdt_override [13:13] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_MASK     0x2000
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_ALIGN    0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_BITS     1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_SHIFT    13

/* ln_device1 :: tx_pi_control4 :: tx_pi_cdr_lkdt_override_value [12:12] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_MASK 0x1000
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_ALIGN 0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_BITS 1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_SHIFT 12

/* ln_device1 :: tx_pi_control4 :: tx_pi_halfSpd_override_ctl [11:11] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_MASK  0x0800
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_ALIGN 0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_BITS  1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_SHIFT 11

/* ln_device1 :: tx_pi_control4 :: tx_pi_halfSpd_ctl [10:10] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_MASK           0x0400
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_ALIGN          0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_BITS           1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_SHIFT          10

/* ln_device1 :: tx_pi_control4 :: tx_pi_loopback_mode_override_ctl [09:09] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_MASK 0x0200
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_ALIGN 0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_BITS 1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_SHIFT 9

/* ln_device1 :: tx_pi_control4 :: tx_pi_loopback_mode_ctl [08:08] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_MASK     0x0100
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_ALIGN    0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_BITS     1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_SHIFT    8

/* ln_device1 :: tx_pi_control4 :: tx_pi_status3_mux_sel [07:06] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_MASK       0x00c0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_ALIGN      0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_BITS       2
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_SHIFT      6

/* ln_device1 :: tx_pi_control4 :: tx_pi_status_latch [05:05] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_MASK          0x0020
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_ALIGN         0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_BITS          1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_SHIFT         5

/* ln_device1 :: tx_pi_control4 :: tx_pi_prop_bypass [04:04] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_MASK           0x0010
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_ALIGN          0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_BITS           1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_SHIFT          4

/* ln_device1 :: tx_pi_control4 :: tx_pi_prop_gain [03:01] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_MASK             0x000e
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_ALIGN            0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_BITS             3
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_SHIFT            1

/* ln_device1 :: tx_pi_control4 :: tx_pi_prop_acq [00:00] */
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_MASK              0x0001
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_ALIGN             0
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_BITS              1
#define PHY84328_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_SHIFT             0


/****************************************************************************
 * ln_device1 :: tx_pi_control5
 */
/* ln_device1 :: tx_pi_control5 :: reserved0 [15:01] */
#define PHY84328_DEV1_TX_PI_CONTROL5_RESERVED0_MASK                   0xfffe
#define PHY84328_DEV1_TX_PI_CONTROL5_RESERVED0_ALIGN                  0
#define PHY84328_DEV1_TX_PI_CONTROL5_RESERVED0_BITS                   15
#define PHY84328_DEV1_TX_PI_CONTROL5_RESERVED0_SHIFT                  1

/* ln_device1 :: tx_pi_control5 :: tx_pi_sm_rst [00:00] */
#define PHY84328_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_MASK                0x0001
#define PHY84328_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_ALIGN               0
#define PHY84328_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_BITS                1
#define PHY84328_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_SHIFT               0


/****************************************************************************
 * ln_device1 :: tx_pi_status1
 */
/* ln_device1 :: tx_pi_status1 :: reserved0 [15:15] */
#define PHY84328_DEV1_TX_PI_STATUS1_RESERVED0_MASK                    0x8000
#define PHY84328_DEV1_TX_PI_STATUS1_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_TX_PI_STATUS1_RESERVED0_BITS                    1
#define PHY84328_DEV1_TX_PI_STATUS1_RESERVED0_SHIFT                   15

/* ln_device1 :: tx_pi_status1 :: tx_pi_integ_reg [14:00] */
#define PHY84328_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_MASK              0x7fff
#define PHY84328_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_ALIGN             0
#define PHY84328_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_BITS              15
#define PHY84328_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_SHIFT             0


/****************************************************************************
 * ln_device1 :: tx_pi_status2
 */
/* ln_device1 :: tx_pi_status2 :: reserved0 [15:07] */
#define PHY84328_DEV1_TX_PI_STATUS2_RESERVED0_MASK                    0xff80
#define PHY84328_DEV1_TX_PI_STATUS2_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_TX_PI_STATUS2_RESERVED0_BITS                    9
#define PHY84328_DEV1_TX_PI_STATUS2_RESERVED0_SHIFT                   7

/* ln_device1 :: tx_pi_status2 :: tx_pi_phase_cntr [06:00] */
#define PHY84328_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_MASK             0x007f
#define PHY84328_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_ALIGN            0
#define PHY84328_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_BITS             7
#define PHY84328_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_SHIFT            0


/****************************************************************************
 * ln_device1 :: tx_pi_status3
 */
/* ln_device1 :: tx_pi_status3 :: tx_pi_phase_ctrl [15:00] */
#define PHY84328_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_MASK             0xffff
#define PHY84328_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_ALIGN            0
#define PHY84328_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_BITS             16
#define PHY84328_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_SHIFT            0


/****************************************************************************
 * ln_device1 :: tx_pi_status4
 */
/* ln_device1 :: tx_pi_status4 :: reserved0 [15:02] */
#define PHY84328_DEV1_TX_PI_STATUS4_RESERVED0_MASK                    0xfffc
#define PHY84328_DEV1_TX_PI_STATUS4_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_TX_PI_STATUS4_RESERVED0_BITS                    14
#define PHY84328_DEV1_TX_PI_STATUS4_RESERVED0_SHIFT                   2

/* ln_device1 :: tx_pi_status4 :: tx_pi_sm_en [01:01] */
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_MASK                  0x0002
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_ALIGN                 0
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_BITS                  1
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_SHIFT                 1

/* ln_device1 :: tx_pi_status4 :: tx_pi_sm_done [00:00] */
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_MASK                0x0001
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_ALIGN               0
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_BITS                1
#define PHY84328_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_SHIFT               0


/****************************************************************************
 * ln_device1 :: llpe_fifo_ctl
 */
/* ln_device1 :: llpe_fifo_ctl :: rel_level [15:11] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_LEVEL_MASK                    0xf800
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_LEVEL_ALIGN                   0
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_LEVEL_BITS                    5
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_LEVEL_SHIFT                   11

/* ln_device1 :: llpe_fifo_ctl :: rel_4cycles [10:10] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_MASK                  0x0400
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_ALIGN                 0
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_BITS                  1
#define PHY84328_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_SHIFT                 10

/* ln_device1 :: llpe_fifo_ctl :: lowlat_fifo_rstb_rel_sel [09:09] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_MASK     0x0200
#define PHY84328_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_ALIGN    0
#define PHY84328_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_BITS     1
#define PHY84328_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_SHIFT    9

/* ln_device1 :: llpe_fifo_ctl :: phase_error_sel [08:08] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_MASK              0x0100
#define PHY84328_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_ALIGN             0
#define PHY84328_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_BITS              1
#define PHY84328_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_SHIFT             8

/* ln_device1 :: llpe_fifo_ctl :: cap_prop_pe [07:07] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_MASK                  0x0080
#define PHY84328_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_ALIGN                 0
#define PHY84328_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_BITS                  1
#define PHY84328_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_SHIFT                 7

/* ln_device1 :: llpe_fifo_ctl :: llm_fifo_status_clear [06:06] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_MASK        0x0040
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_ALIGN       0
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_BITS        1
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_SHIFT       6

/* ln_device1 :: llpe_fifo_ctl :: hold_fifo_ptr_enable [05:05] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_MASK         0x0020
#define PHY84328_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_ALIGN        0
#define PHY84328_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_BITS         1
#define PHY84328_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_SHIFT        5

/* ln_device1 :: llpe_fifo_ctl :: fifo_auto_reset_enable [04:04] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_MASK       0x0010
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_ALIGN      0
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_BITS       1
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_SHIFT      4

/* ln_device1 :: llpe_fifo_ctl :: llpe_fifo_enable [03:03] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_MASK             0x0008
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_ALIGN            0
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_BITS             1
#define PHY84328_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_SHIFT            3

/* ln_device1 :: llpe_fifo_ctl :: fifo_initial_distance [02:00] */
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_MASK        0x0007
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_ALIGN       0
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_BITS        3
#define PHY84328_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_SHIFT       0


/****************************************************************************
 * ln_device1 :: llpe_fifo_sts
 */
/* ln_device1 :: llpe_fifo_sts :: fifo_rstb [15:15] */
#define PHY84328_DEV1_LLPE_FIFO_STS_FIFO_RSTB_MASK                    0x8000
#define PHY84328_DEV1_LLPE_FIFO_STS_FIFO_RSTB_ALIGN                   0
#define PHY84328_DEV1_LLPE_FIFO_STS_FIFO_RSTB_BITS                    1
#define PHY84328_DEV1_LLPE_FIFO_STS_FIFO_RSTB_SHIFT                   15

/* ln_device1 :: llpe_fifo_sts :: prop_sum [14:10] */
#define PHY84328_DEV1_LLPE_FIFO_STS_PROP_SUM_MASK                     0x7c00
#define PHY84328_DEV1_LLPE_FIFO_STS_PROP_SUM_ALIGN                    0
#define PHY84328_DEV1_LLPE_FIFO_STS_PROP_SUM_BITS                     5
#define PHY84328_DEV1_LLPE_FIFO_STS_PROP_SUM_SHIFT                    10

/* ln_device1 :: llpe_fifo_sts :: pe_cap_value [09:05] */
#define PHY84328_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_MASK                 0x03e0
#define PHY84328_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_ALIGN                0
#define PHY84328_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_BITS                 5
#define PHY84328_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_SHIFT                5

/* ln_device1 :: llpe_fifo_sts :: llpe_fifo_full [04:04] */
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_MASK               0x0010
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_ALIGN              0
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_BITS               1
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_SHIFT              4

/* ln_device1 :: llpe_fifo_sts :: llpe_fifo_full_sticky [03:03] */
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_MASK        0x0008
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_ALIGN       0
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_BITS        1
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_SHIFT       3

/* ln_device1 :: llpe_fifo_sts :: llpe_fifo_empty [02:02] */
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_MASK              0x0004
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_ALIGN             0
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_BITS              1
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_SHIFT             2

/* ln_device1 :: llpe_fifo_sts :: llpe_fifo_empty_sticky [01:01] */
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_MASK       0x0002
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_ALIGN      0
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_BITS       1
#define PHY84328_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_SHIFT      1

/* ln_device1 :: llpe_fifo_sts :: ll_analog_fifo_ovfb [00:00] */
#define PHY84328_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_MASK          0x0001
#define PHY84328_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_ALIGN         0
#define PHY84328_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_BITS          1
#define PHY84328_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_SHIFT         0


/****************************************************************************
 * ln_device1_QSFI_gpregs
 */
/****************************************************************************
 * ln_device1 :: GP2_0
 */
/* ln_device1 :: GP2_0 :: pll_mode [15:12] */
#define PHY84328_DEV1_GP2_0_PLL_MODE_MASK                             0xf000
#define PHY84328_DEV1_GP2_0_PLL_MODE_ALIGN                            0
#define PHY84328_DEV1_GP2_0_PLL_MODE_BITS                             4
#define PHY84328_DEV1_GP2_0_PLL_MODE_SHIFT                            12

/* ln_device1 :: GP2_0 :: sigdet [11:08] */
#define PHY84328_DEV1_GP2_0_SIGDET_MASK                               0x0f00
#define PHY84328_DEV1_GP2_0_SIGDET_ALIGN                              0
#define PHY84328_DEV1_GP2_0_SIGDET_BITS                               4
#define PHY84328_DEV1_GP2_0_SIGDET_SHIFT                              8

/* ln_device1 :: GP2_0 :: pll_lock_1g [07:04] */
#define PHY84328_DEV1_GP2_0_PLL_LOCK_1G_MASK                          0x00f0
#define PHY84328_DEV1_GP2_0_PLL_LOCK_1G_ALIGN                         0
#define PHY84328_DEV1_GP2_0_PLL_LOCK_1G_BITS                          4
#define PHY84328_DEV1_GP2_0_PLL_LOCK_1G_SHIFT                         4

/* ln_device1 :: GP2_0 :: sync_status_combo [03:00] */
#define PHY84328_DEV1_GP2_0_SYNC_STATUS_COMBO_MASK                    0x000f
#define PHY84328_DEV1_GP2_0_SYNC_STATUS_COMBO_ALIGN                   0
#define PHY84328_DEV1_GP2_0_SYNC_STATUS_COMBO_BITS                    4
#define PHY84328_DEV1_GP2_0_SYNC_STATUS_COMBO_SHIFT                   0


/****************************************************************************
 * ln_device1 :: GP2_1
 */
/* ln_device1 :: GP2_1 :: link_KR [15:12] */
#define PHY84328_DEV1_GP2_1_LINK_KR_MASK                              0xf000
#define PHY84328_DEV1_GP2_1_LINK_KR_ALIGN                             0
#define PHY84328_DEV1_GP2_1_LINK_KR_BITS                              4
#define PHY84328_DEV1_GP2_1_LINK_KR_SHIFT                             12

/* ln_device1 :: GP2_1 :: link_status [11:08] */
#define PHY84328_DEV1_GP2_1_LINK_STATUS_MASK                          0x0f00
#define PHY84328_DEV1_GP2_1_LINK_STATUS_ALIGN                         0
#define PHY84328_DEV1_GP2_1_LINK_STATUS_BITS                          4
#define PHY84328_DEV1_GP2_1_LINK_STATUS_SHIFT                         8

/* ln_device1 :: GP2_1 :: link_100fx [07:04] */
#define PHY84328_DEV1_GP2_1_LINK_100FX_MASK                           0x00f0
#define PHY84328_DEV1_GP2_1_LINK_100FX_ALIGN                          0
#define PHY84328_DEV1_GP2_1_LINK_100FX_BITS                           4
#define PHY84328_DEV1_GP2_1_LINK_100FX_SHIFT                          4

/* ln_device1 :: GP2_1 :: link_an [03:00] */
#define PHY84328_DEV1_GP2_1_LINK_AN_MASK                              0x000f
#define PHY84328_DEV1_GP2_1_LINK_AN_ALIGN                             0
#define PHY84328_DEV1_GP2_1_LINK_AN_BITS                              4
#define PHY84328_DEV1_GP2_1_LINK_AN_SHIFT                             0


/****************************************************************************
 * ln_device1 :: GP2_2
 */
/* ln_device1 :: GP2_2 :: reserved0 [15:14] */
#define PHY84328_DEV1_GP2_2_RESERVED0_MASK                            0xc000
#define PHY84328_DEV1_GP2_2_RESERVED0_ALIGN                           0
#define PHY84328_DEV1_GP2_2_RESERVED0_BITS                            2
#define PHY84328_DEV1_GP2_2_RESERVED0_SHIFT                           14

/* ln_device1 :: GP2_2 :: actual_speed_ln1 [13:08] */
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN1_MASK                     0x3f00
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN1_ALIGN                    0
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN1_BITS                     6
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN1_SHIFT                    8

/* ln_device1 :: GP2_2 :: reserved1 [07:06] */
#define PHY84328_DEV1_GP2_2_RESERVED1_MASK                            0x00c0
#define PHY84328_DEV1_GP2_2_RESERVED1_ALIGN                           0
#define PHY84328_DEV1_GP2_2_RESERVED1_BITS                            2
#define PHY84328_DEV1_GP2_2_RESERVED1_SHIFT                           6

/* ln_device1 :: GP2_2 :: actual_speed_ln0 [05:00] */
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN0_MASK                     0x003f
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN0_ALIGN                    0
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN0_BITS                     6
#define PHY84328_DEV1_GP2_2_ACTUAL_SPEED_LN0_SHIFT                    0


/****************************************************************************
 * ln_device1 :: GP2_3
 */
/* ln_device1 :: GP2_3 :: reserved0 [15:14] */
#define PHY84328_DEV1_GP2_3_RESERVED0_MASK                            0xc000
#define PHY84328_DEV1_GP2_3_RESERVED0_ALIGN                           0
#define PHY84328_DEV1_GP2_3_RESERVED0_BITS                            2
#define PHY84328_DEV1_GP2_3_RESERVED0_SHIFT                           14

/* ln_device1 :: GP2_3 :: actual_speed_ln3 [13:08] */
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN3_MASK                     0x3f00
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN3_ALIGN                    0
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN3_BITS                     6
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN3_SHIFT                    8

/* ln_device1 :: GP2_3 :: reserved1 [07:06] */
#define PHY84328_DEV1_GP2_3_RESERVED1_MASK                            0x00c0
#define PHY84328_DEV1_GP2_3_RESERVED1_ALIGN                           0
#define PHY84328_DEV1_GP2_3_RESERVED1_BITS                            2
#define PHY84328_DEV1_GP2_3_RESERVED1_SHIFT                           6

/* ln_device1 :: GP2_3 :: actual_speed_ln2 [05:00] */
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN2_MASK                     0x003f
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN2_ALIGN                    0
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN2_BITS                     6
#define PHY84328_DEV1_GP2_3_ACTUAL_SPEED_LN2_SHIFT                    0


/****************************************************************************
 * ln_device1 :: GP2_4
 */
/* ln_device1 :: GP2_4 :: cl73_autoneg_complete [15:12] */
#define PHY84328_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_MASK                0xf000
#define PHY84328_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_ALIGN               0
#define PHY84328_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_BITS                4
#define PHY84328_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_SHIFT               12

/* ln_device1 :: GP2_4 :: autoneg_complete [11:08] */
#define PHY84328_DEV1_GP2_4_AUTONEG_COMPLETE_MASK                     0x0f00
#define PHY84328_DEV1_GP2_4_AUTONEG_COMPLETE_ALIGN                    0
#define PHY84328_DEV1_GP2_4_AUTONEG_COMPLETE_BITS                     4
#define PHY84328_DEV1_GP2_4_AUTONEG_COMPLETE_SHIFT                    8

/* ln_device1 :: GP2_4 :: cl73_mr_lp_autoneg_able [07:04] */
#define PHY84328_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_MASK              0x00f0
#define PHY84328_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_ALIGN             0
#define PHY84328_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_BITS              4
#define PHY84328_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_SHIFT             4

/* ln_device1 :: GP2_4 :: cl73_mr_autoneg_able [03:00] */
#define PHY84328_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_MASK                 0x000f
#define PHY84328_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_ALIGN                0
#define PHY84328_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_BITS                 4
#define PHY84328_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_SHIFT                0


/****************************************************************************
 * ln_device1 :: GP2_5
 */
/* ln_device1 :: GP2_5 :: Cl73_BAMStat1_ln0 [15:00] */
#define PHY84328_DEV1_GP2_5_CL73_BAMSTAT1_LN0_MASK                    0xffff
#define PHY84328_DEV1_GP2_5_CL73_BAMSTAT1_LN0_ALIGN                   0
#define PHY84328_DEV1_GP2_5_CL73_BAMSTAT1_LN0_BITS                    16
#define PHY84328_DEV1_GP2_5_CL73_BAMSTAT1_LN0_SHIFT                   0


/****************************************************************************
 * ln_device1 :: GP2_6
 */
/* ln_device1 :: GP2_6 :: Cl73_BAMStat2_ln0 [15:00] */
#define PHY84328_DEV1_GP2_6_CL73_BAMSTAT2_LN0_MASK                    0xffff
#define PHY84328_DEV1_GP2_6_CL73_BAMSTAT2_LN0_ALIGN                   0
#define PHY84328_DEV1_GP2_6_CL73_BAMSTAT2_LN0_BITS                    16
#define PHY84328_DEV1_GP2_6_CL73_BAMSTAT2_LN0_SHIFT                   0


/****************************************************************************
 * ln_device1 :: GP2_7
 */
/* ln_device1 :: GP2_7 :: Cl73_BAMStat3_ln0 [15:00] */
#define PHY84328_DEV1_GP2_7_CL73_BAMSTAT3_LN0_MASK                    0xffff
#define PHY84328_DEV1_GP2_7_CL73_BAMSTAT3_LN0_ALIGN                   0
#define PHY84328_DEV1_GP2_7_CL73_BAMSTAT3_LN0_BITS                    16
#define PHY84328_DEV1_GP2_7_CL73_BAMSTAT3_LN0_SHIFT                   0


/****************************************************************************
 * ln_device1 :: GP2_9
 */
/* ln_device1 :: GP2_9 :: prbs_lock_ln0 [15:15] */
#define PHY84328_DEV1_GP2_9_PRBS_LOCK_LN0_MASK                        0x8000
#define PHY84328_DEV1_GP2_9_PRBS_LOCK_LN0_ALIGN                       0
#define PHY84328_DEV1_GP2_9_PRBS_LOCK_LN0_BITS                        1
#define PHY84328_DEV1_GP2_9_PRBS_LOCK_LN0_SHIFT                       15

/* ln_device1 :: GP2_9 :: tx0_fir_tap_main [14:09] */
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_MAIN_MASK                     0x7e00
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_MAIN_ALIGN                    0
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_MAIN_BITS                     6
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_MAIN_SHIFT                    9

/* ln_device1 :: GP2_9 :: tx0_fir_tap_pre [08:05] */
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_PRE_MASK                      0x01e0
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_PRE_ALIGN                     0
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_PRE_BITS                      4
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_PRE_SHIFT                     5

/* ln_device1 :: GP2_9 :: tx0_fir_tap_post [04:00] */
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_POST_MASK                     0x001f
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_POST_ALIGN                    0
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_POST_BITS                     5
#define PHY84328_DEV1_GP2_9_TX0_FIR_TAP_POST_SHIFT                    0


/****************************************************************************
 * ln_device1 :: GP2_A
 */
/* ln_device1 :: GP2_A :: prbs_lock_ln1 [15:15] */
#define PHY84328_DEV1_GP2_A_PRBS_LOCK_LN1_MASK                        0x8000
#define PHY84328_DEV1_GP2_A_PRBS_LOCK_LN1_ALIGN                       0
#define PHY84328_DEV1_GP2_A_PRBS_LOCK_LN1_BITS                        1
#define PHY84328_DEV1_GP2_A_PRBS_LOCK_LN1_SHIFT                       15

/* ln_device1 :: GP2_A :: tx1_fir_tap_main [14:09] */
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_MAIN_MASK                     0x7e00
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_MAIN_ALIGN                    0
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_MAIN_BITS                     6
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_MAIN_SHIFT                    9

/* ln_device1 :: GP2_A :: tx1_fir_tap_pre [08:05] */
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_PRE_MASK                      0x01e0
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_PRE_ALIGN                     0
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_PRE_BITS                      4
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_PRE_SHIFT                     5

/* ln_device1 :: GP2_A :: tx1_fir_tap_post [04:00] */
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_POST_MASK                     0x001f
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_POST_ALIGN                    0
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_POST_BITS                     5
#define PHY84328_DEV1_GP2_A_TX1_FIR_TAP_POST_SHIFT                    0


/****************************************************************************
 * ln_device1 :: GP2_B
 */
/* ln_device1 :: GP2_B :: prbs_lock_ln2 [15:15] */
#define PHY84328_DEV1_GP2_B_PRBS_LOCK_LN2_MASK                        0x8000
#define PHY84328_DEV1_GP2_B_PRBS_LOCK_LN2_ALIGN                       0
#define PHY84328_DEV1_GP2_B_PRBS_LOCK_LN2_BITS                        1
#define PHY84328_DEV1_GP2_B_PRBS_LOCK_LN2_SHIFT                       15

/* ln_device1 :: GP2_B :: tx2_fir_tap_main [14:09] */
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_MAIN_MASK                     0x7e00
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_MAIN_ALIGN                    0
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_MAIN_BITS                     6
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_MAIN_SHIFT                    9

/* ln_device1 :: GP2_B :: tx2_fir_tap_pre [08:05] */
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_PRE_MASK                      0x01e0
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_PRE_ALIGN                     0
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_PRE_BITS                      4
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_PRE_SHIFT                     5

/* ln_device1 :: GP2_B :: tx2_fir_tap_post [04:00] */
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_POST_MASK                     0x001f
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_POST_ALIGN                    0
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_POST_BITS                     5
#define PHY84328_DEV1_GP2_B_TX2_FIR_TAP_POST_SHIFT                    0


/****************************************************************************
 * ln_device1 :: GP2_C
 */
/* ln_device1 :: GP2_C :: prbs_lock_ln3 [15:15] */
#define PHY84328_DEV1_GP2_C_PRBS_LOCK_LN3_MASK                        0x8000
#define PHY84328_DEV1_GP2_C_PRBS_LOCK_LN3_ALIGN                       0
#define PHY84328_DEV1_GP2_C_PRBS_LOCK_LN3_BITS                        1
#define PHY84328_DEV1_GP2_C_PRBS_LOCK_LN3_SHIFT                       15

/* ln_device1 :: GP2_C :: tx3_fir_tap_main [14:09] */
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_MAIN_MASK                     0x7e00
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_MAIN_ALIGN                    0
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_MAIN_BITS                     6
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_MAIN_SHIFT                    9

/* ln_device1 :: GP2_C :: tx3_fir_tap_pre [08:05] */
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_PRE_MASK                      0x01e0
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_PRE_ALIGN                     0
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_PRE_BITS                      4
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_PRE_SHIFT                     5

/* ln_device1 :: GP2_C :: tx3_fir_tap_post [04:00] */
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_POST_MASK                     0x001f
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_POST_ALIGN                    0
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_POST_BITS                     5
#define PHY84328_DEV1_GP2_C_TX3_FIR_TAP_POST_SHIFT                    0


/****************************************************************************
 * ln_device1_cl72_user_regs
 */
/****************************************************************************
 * ln_device1 :: cl72_xmt_control_register
 */
/* ln_device1 :: cl72_xmt_control_register :: xmt_control_page [15:00] */
#define PHY84328_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_MASK 0xffff
#define PHY84328_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_ALIGN 0
#define PHY84328_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_BITS 16
#define PHY84328_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl72_rcvd_status_register
 */
/* ln_device1 :: cl72_rcvd_status_register :: rcvd_status_page [15:00] */
#define PHY84328_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_MASK 0xffff
#define PHY84328_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_ALIGN 0
#define PHY84328_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_BITS 16
#define PHY84328_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl72_tx_fir_tap_register
 */
/* ln_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_force [15:15] */
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_MASK  0x8000
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_ALIGN 0
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_BITS  1
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_SHIFT 15

/* ln_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_post [14:10] */
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_MASK   0x7c00
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_ALIGN  0
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_BITS   5
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_SHIFT  10

/* ln_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_main [09:04] */
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_MASK   0x03f0
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_ALIGN  0
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_BITS   6
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_SHIFT  4

/* ln_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_pre [03:00] */
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_MASK    0x000f
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_ALIGN   0
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_BITS    4
#define PHY84328_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_SHIFT   0


/****************************************************************************
 * ln_device1 :: cl72_misc1_control
 */
/* ln_device1 :: cl72_misc1_control :: link_control_force [15:15] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_MASK      0x8000
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_ALIGN     0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_BITS      1
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_SHIFT     15

/* ln_device1 :: cl72_misc1_control :: link_control_forceval [14:14] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_MASK   0x4000
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_ALIGN  0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_BITS   1
#define PHY84328_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_SHIFT  14

/* ln_device1 :: cl72_misc1_control :: tx_fir_tap_main_kx_init_val [13:08] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_MASK 0x3f00
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_BITS 6
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_SHIFT 8

/* ln_device1 :: cl72_misc1_control :: tap_default_muxsel_force [07:07] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_MASK 0x0080
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_ALIGN 0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_BITS 1
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_SHIFT 7

/* ln_device1 :: cl72_misc1_control :: tap_default_muxsel_forceval [06:04] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_MASK 0x0070
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_ALIGN 0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_BITS 3
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_SHIFT 4

/* ln_device1 :: cl72_misc1_control :: reserved0 [03:02] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RESERVED0_MASK               0x000c
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RESERVED0_ALIGN              0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RESERVED0_BITS               2
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RESERVED0_SHIFT              2

/* ln_device1 :: cl72_misc1_control :: tr_coarse_lock [01:01] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_MASK          0x0002
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_ALIGN         0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_BITS          1
#define PHY84328_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_SHIFT         1

/* ln_device1 :: cl72_misc1_control :: rx_trained [00:00] */
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_MASK              0x0001
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_ALIGN             0
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_BITS              1
#define PHY84328_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_SHIFT             0


/****************************************************************************
 * ln_device1 :: cl72_misc2_control
 */
/* ln_device1 :: cl72_misc2_control :: reserved0 [15:14] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RESERVED0_MASK               0xc000
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RESERVED0_ALIGN              0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RESERVED0_BITS               2
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RESERVED0_SHIFT              14

/* ln_device1 :: cl72_misc2_control :: rxfifo_data_swap_r20clk [13:13] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_MASK 0x2000
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_BITS 1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_SHIFT 13

/* ln_device1 :: cl72_misc2_control :: txfifo_data_swap_t20clk [12:12] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_MASK 0x1000
#define PHY84328_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_BITS 1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_SHIFT 12

/* ln_device1 :: cl72_misc2_control :: signal_detect_fec_sel [11:11] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_MASK   0x0800
#define PHY84328_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_ALIGN  0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_BITS   1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_SHIFT  11

/* ln_device1 :: cl72_misc2_control :: wait_timer_frame_inc_en [10:10] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_MASK 0x0400
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_BITS 1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_SHIFT 10

/* ln_device1 :: cl72_misc2_control :: wait_timer_frame_cnt_init_sel [09:08] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_MASK 0x0300
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_BITS 2
#define PHY84328_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_SHIFT 8

/* ln_device1 :: cl72_misc2_control :: main_tap_adjust_force [07:07] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_MASK   0x0080
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_ALIGN  0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_BITS   1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_SHIFT  7

/* ln_device1 :: cl72_misc2_control :: main_tap_adjust_forceval [06:06] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_MASK 0x0040
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_BITS 1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_SHIFT 6

/* ln_device1 :: cl72_misc2_control :: main_tap_adjust_en [05:05] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_MASK      0x0020
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_ALIGN     0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_BITS      1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_SHIFT     5

/* ln_device1 :: cl72_misc2_control :: newpg_rcvd_override [04:04] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_MASK     0x0010
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_ALIGN    0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_BITS     1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_SHIFT    4

/* ln_device1 :: cl72_misc2_control :: newpg_rcvd_load [03:03] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_MASK         0x0008
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_ALIGN        0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_BITS         1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_SHIFT        3

/* ln_device1 :: cl72_misc2_control :: inc_dec_val_sel [02:02] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_MASK         0x0004
#define PHY84328_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_ALIGN        0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_BITS         1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_SHIFT        2

/* ln_device1 :: cl72_misc2_control :: dis_max_wait_timer_force [01:01] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_MASK 0x0002
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_BITS 1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_SHIFT 1

/* ln_device1 :: cl72_misc2_control :: dis_max_wait_timer_forceval [00:00] */
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_MASK 0x0001
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_ALIGN 0
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_BITS 1
#define PHY84328_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl72_kr_default_control
 */
/* ln_device1 :: cl72_kr_default_control :: reserved0 [15:15] */
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_MASK          0x8000
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_ALIGN         0
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_BITS          1
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_SHIFT         15

/* ln_device1 :: cl72_kr_default_control :: tx_fir_tap_post_kr_init_val [14:10] */
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_MASK 0x7c00
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_BITS 5
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_SHIFT 10

/* ln_device1 :: cl72_kr_default_control :: tx_fir_tap_main_kr_init_val [09:04] */
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_MASK 0x03f0
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_BITS 6
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_SHIFT 4

/* ln_device1 :: cl72_kr_default_control :: tx_fir_tap_pre_kr_init_val [03:00] */
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_MASK 0x000f
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_BITS 4
#define PHY84328_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl72_os_default_control
 */
/* ln_device1 :: cl72_os_default_control :: reserved0 [15:15] */
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_MASK          0x8000
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_ALIGN         0
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_BITS          1
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_SHIFT         15

/* ln_device1 :: cl72_os_default_control :: tx_fir_tap_post_os_init_val [14:10] */
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_MASK 0x7c00
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_BITS 5
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_SHIFT 10

/* ln_device1 :: cl72_os_default_control :: tx_fir_tap_main_os_init_val [09:04] */
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_MASK 0x03f0
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_BITS 6
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_SHIFT 4

/* ln_device1 :: cl72_os_default_control :: tx_fir_tap_pre_os_init_val [03:00] */
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_MASK 0x000f
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_BITS 4
#define PHY84328_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl72_br_default_control
 */
/* ln_device1 :: cl72_br_default_control :: reserved0 [15:15] */
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_MASK          0x8000
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_ALIGN         0
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_BITS          1
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_SHIFT         15

/* ln_device1 :: cl72_br_default_control :: tx_fir_tap_post_br_init_val [14:10] */
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_MASK 0x7c00
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_BITS 5
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_SHIFT 10

/* ln_device1 :: cl72_br_default_control :: tx_fir_tap_main_br_init_val [09:04] */
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_MASK 0x03f0
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_BITS 6
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_SHIFT 4

/* ln_device1 :: cl72_br_default_control :: tx_fir_tap_pre_br_init_val [03:00] */
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_MASK 0x000f
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_ALIGN 0
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_BITS 4
#define PHY84328_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl72_tap_limit_control
 */
/* ln_device1 :: cl72_tap_limit_control :: reserved0 [15:15] */
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_MASK           0x8000
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_ALIGN          0
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_BITS           1
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_SHIFT          15

/* ln_device1 :: cl72_tap_limit_control :: post_tap_limit [14:10] */
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_MASK      0x7c00
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_ALIGN     0
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_BITS      5
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_SHIFT     10

/* ln_device1 :: cl72_tap_limit_control :: main_tap_limit [09:04] */
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_MASK      0x03f0
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_ALIGN     0
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_BITS      6
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_SHIFT     4

/* ln_device1 :: cl72_tap_limit_control :: pre_tap_limit [03:00] */
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_MASK       0x000f
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_ALIGN      0
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_BITS       4
#define PHY84328_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_SHIFT      0


/****************************************************************************
 * ln_device1 :: cl72_misc3_control
 */
/* ln_device1 :: cl72_misc3_control :: cl72_en_mask [15:00] */
#define PHY84328_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_MASK            0xffff
#define PHY84328_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_ALIGN           0
#define PHY84328_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_BITS            16
#define PHY84328_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_SHIFT           0


/****************************************************************************
 * ln_device1 :: cl72_tap_preset_control
 */
/* ln_device1 :: cl72_tap_preset_control :: reserved0 [15:09] */
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_MASK          0xfe00
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_ALIGN         0
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_BITS          7
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_SHIFT         9

/* ln_device1 :: cl72_tap_preset_control :: pre_init_val [08:05] */
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_MASK       0x01e0
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_ALIGN      0
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_BITS       4
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_SHIFT      5

/* ln_device1 :: cl72_tap_preset_control :: post_init_val [04:00] */
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_MASK      0x001f
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_ALIGN     0
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_BITS      5
#define PHY84328_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_SHIFT     0


/****************************************************************************
 * ln_device1 :: cl72_misc4_control
 */
/* ln_device1 :: cl72_misc4_control :: reserved0 [15:12] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RESERVED0_MASK               0xf000
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RESERVED0_ALIGN              0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RESERVED0_BITS               4
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RESERVED0_SHIFT              12

/* ln_device1 :: cl72_misc4_control :: rx_wclk_20_mode_sel [11:10] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_MASK     0x0c00
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_ALIGN    0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_BITS     2
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_SHIFT    10

/* ln_device1 :: cl72_misc4_control :: rx_wclk16_ckgate_off [09:09] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_MASK    0x0200
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_ALIGN   0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_BITS    1
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_SHIFT   9

/* ln_device1 :: cl72_misc4_control :: rx_wclk16_legacy_clkmode [08:08] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_MASK 0x0100
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_ALIGN 0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_BITS 1
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_SHIFT 8

/* ln_device1 :: cl72_misc4_control :: rx_wclk16_wclk20_per_lane [07:07] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_MASK 0x0080
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_ALIGN 0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_BITS 1
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_SHIFT 7

/* ln_device1 :: cl72_misc4_control :: rx_wclk_16_mode_sel [06:05] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_MASK     0x0060
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_ALIGN    0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_BITS     2
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_SHIFT    5

/* ln_device1 :: cl72_misc4_control :: rx_wclk33_mode_sel [04:03] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_MASK      0x0018
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_ALIGN     0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_BITS      2
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_SHIFT     3

/* ln_device1 :: cl72_misc4_control :: rx_wclk_cl72_rst_sw [02:02] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_MASK     0x0004
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_ALIGN    0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_BITS     1
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_SHIFT    2

/* ln_device1 :: cl72_misc4_control :: rx_wclk_cl72_ckgate_sw [01:01] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_MASK  0x0002
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_ALIGN 0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_BITS  1
#define PHY84328_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_SHIFT 1

/* ln_device1 :: cl72_misc4_control :: cl72_en_mask [00:00] */
#define PHY84328_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_MASK            0x0001
#define PHY84328_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_ALIGN           0
#define PHY84328_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_BITS            1
#define PHY84328_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_SHIFT           0


/****************************************************************************
 * ln_device1 :: cl72_fault_register
 */
/* ln_device1 :: cl72_fault_register :: reserved0 [15:04] */
#define PHY84328_DEV1_CL72_FAULT_REGISTER_RESERVED0_MASK              0xfff0
#define PHY84328_DEV1_CL72_FAULT_REGISTER_RESERVED0_ALIGN             0
#define PHY84328_DEV1_CL72_FAULT_REGISTER_RESERVED0_BITS              12
#define PHY84328_DEV1_CL72_FAULT_REGISTER_RESERVED0_SHIFT             4

/* ln_device1 :: cl72_fault_register :: cl72_frame_lock [03:03] */
#define PHY84328_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_MASK        0x0008
#define PHY84328_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_ALIGN       0
#define PHY84328_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_BITS        1
#define PHY84328_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_SHIFT       3

/* ln_device1 :: cl72_fault_register :: micro_status_bit2 [02:02] */
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_MASK      0x0004
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_ALIGN     0
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_BITS      1
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_SHIFT     2

/* ln_device1 :: cl72_fault_register :: micro_status_bit1 [01:01] */
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_MASK      0x0002
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_ALIGN     0
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_BITS      1
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_SHIFT     1

/* ln_device1 :: cl72_fault_register :: micro_status_bit0 [00:00] */
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_MASK      0x0001
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_ALIGN     0
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_BITS      1
#define PHY84328_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_SHIFT     0


/****************************************************************************
 * ln_device1 :: cl72_debug_1_register
 */
/* ln_device1 :: cl72_debug_1_register :: reserved0 [15:12] */
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_MASK            0xf000
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_ALIGN           0
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_BITS            4
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_SHIFT           12

/* ln_device1 :: cl72_debug_1_register :: tap_max_val [11:06] */
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_MASK          0x0fc0
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_ALIGN         0
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_BITS          6
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_SHIFT         6

/* ln_device1 :: cl72_debug_1_register :: tap_min_val [05:00] */
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_MASK          0x003f
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_ALIGN         0
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_BITS          6
#define PHY84328_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_SHIFT         0


/****************************************************************************
 * ln_device1 :: cl72_debug_2_register
 */
/* ln_device1 :: cl72_debug_2_register :: pmd_data_swap [15:15] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_MASK        0x8000
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_ALIGN       0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_BITS        1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_SHIFT       15

/* ln_device1 :: cl72_debug_2_register :: brk_ring_osc [14:14] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_MASK         0x4000
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_ALIGN        0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_BITS         1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_SHIFT        14

/* ln_device1 :: cl72_debug_2_register :: strict_marker_chk [13:13] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_MASK    0x2000
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_ALIGN   0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_BITS    1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_SHIFT   13

/* ln_device1 :: cl72_debug_2_register :: strict_dme_chk [12:12] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_MASK       0x1000
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_ALIGN      0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_BITS       1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_SHIFT      12

/* ln_device1 :: cl72_debug_2_register :: dis_max_wait_timer [11:11] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_MASK   0x0800
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_ALIGN  0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_BITS   1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_SHIFT  11

/* ln_device1 :: cl72_debug_2_register :: max_wait_timer_val [10:09] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_MASK   0x0600
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_ALIGN  0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_BITS   2
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_SHIFT  9

/* ln_device1 :: cl72_debug_2_register :: signal_det_force [08:08] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_MASK     0x0100
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_ALIGN    0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_BITS     1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_SHIFT    8

/* ln_device1 :: cl72_debug_2_register :: tr_coarse_lock_force [07:07] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_MASK 0x0080
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_ALIGN 0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_BITS 1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_SHIFT 7

/* ln_device1 :: cl72_debug_2_register :: clk_gate_force_ [06:06] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__MASK      0x0040
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__BITS      1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__SHIFT     6

/* ln_device1 :: cl72_debug_2_register :: clk_gate_forceval [05:05] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_MASK    0x0020
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_ALIGN   0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_BITS    1
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_SHIFT   5

/* ln_device1 :: cl72_debug_2_register :: bad_marker_cnt [04:02] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_MASK       0x001c
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_ALIGN      0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_BITS       3
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_SHIFT      2

/* ln_device1 :: cl72_debug_2_register :: good_marker_cnt [01:00] */
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_MASK      0x0003
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_BITS      2
#define PHY84328_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_SHIFT     0


/****************************************************************************
 * ln_device1 :: cl72_debug_3_register
 */
/* ln_device1 :: cl72_debug_3_register :: signal_ok_force [15:15] */
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_MASK      0x8000
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_BITS      1
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_SHIFT     15

/* ln_device1 :: cl72_debug_3_register :: ctrl_frame_dly [14:11] */
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_MASK       0x7800
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_ALIGN      0
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_BITS       4
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_SHIFT      11

/* ln_device1 :: cl72_debug_3_register :: random_seed [10:00] */
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_MASK          0x07ff
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_ALIGN         0
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_BITS          11
#define PHY84328_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_SHIFT         0


/****************************************************************************
 * ln_device1 :: cl72_debug_4_register
 */
/* ln_device1 :: cl72_debug_4_register :: reserved0 [15:14] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_MASK            0xc000
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_ALIGN           0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_BITS            2
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_SHIFT           14

/* ln_device1 :: cl72_debug_4_register :: brcm_mode_force [13:13] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_MASK      0x2000
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_BITS      1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_SHIFT     13

/* ln_device1 :: cl72_debug_4_register :: brcm_mode_forceval [12:12] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_MASK   0x1000
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_ALIGN  0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_BITS   1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_SHIFT  12

/* ln_device1 :: cl72_debug_4_register :: v2_constraint_dis [11:11] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_MASK    0x0800
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_ALIGN   0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_BITS    1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_SHIFT   11

/* ln_device1 :: cl72_debug_4_register :: tap_v2_val [10:06] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_MASK           0x07c0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_ALIGN          0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_BITS           5
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_SHIFT          6

/* ln_device1 :: cl72_debug_4_register :: micro_reg_reset [05:05] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_MASK      0x0020
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_BITS      1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_SHIFT     5

/* ln_device1 :: cl72_debug_4_register :: sigdet_forceval [04:04] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_MASK      0x0010
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_BITS      1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_SHIFT     4

/* ln_device1 :: cl72_debug_4_register :: sigdet_force [03:03] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_MASK         0x0008
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_ALIGN        0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_BITS         1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_SHIFT        3

/* ln_device1 :: cl72_debug_4_register :: trnpat_en_forceval [02:02] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_MASK   0x0004
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_ALIGN  0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_BITS   1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_SHIFT  2

/* ln_device1 :: cl72_debug_4_register :: trnpat_en_force [01:01] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_MASK      0x0002
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_ALIGN     0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_BITS      1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_SHIFT     1

/* ln_device1 :: cl72_debug_4_register :: ppm_offset_en [00:00] */
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_MASK        0x0001
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_ALIGN       0
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_BITS        1
#define PHY84328_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_SHIFT       0


/****************************************************************************
 * ln_device1_userLanesCtrl_Registers
 */
/****************************************************************************
 * ln_device1 :: xgxsControl
 */
/* ln_device1 :: xgxsControl :: pgen_en [15:15] */
#define PHY84328_DEV1_XGXSCONTROL_PGEN_EN_MASK                        0x8000
#define PHY84328_DEV1_XGXSCONTROL_PGEN_EN_ALIGN                       0
#define PHY84328_DEV1_XGXSCONTROL_PGEN_EN_BITS                        1
#define PHY84328_DEV1_XGXSCONTROL_PGEN_EN_SHIFT                       15

/* ln_device1 :: xgxsControl :: pcmp_en [14:14] */
#define PHY84328_DEV1_XGXSCONTROL_PCMP_EN_MASK                        0x4000
#define PHY84328_DEV1_XGXSCONTROL_PCMP_EN_ALIGN                       0
#define PHY84328_DEV1_XGXSCONTROL_PCMP_EN_BITS                        1
#define PHY84328_DEV1_XGXSCONTROL_PCMP_EN_SHIFT                       14

/* ln_device1 :: xgxsControl :: start_sequencer [13:13] */
#define PHY84328_DEV1_XGXSCONTROL_START_SEQUENCER_MASK                0x2000
#define PHY84328_DEV1_XGXSCONTROL_START_SEQUENCER_ALIGN               0
#define PHY84328_DEV1_XGXSCONTROL_START_SEQUENCER_BITS                1
#define PHY84328_DEV1_XGXSCONTROL_START_SEQUENCER_SHIFT               13

/* ln_device1 :: xgxsControl :: reset_anlg [12:12] */
#define PHY84328_DEV1_XGXSCONTROL_RESET_ANLG_MASK                     0x1000
#define PHY84328_DEV1_XGXSCONTROL_RESET_ANLG_ALIGN                    0
#define PHY84328_DEV1_XGXSCONTROL_RESET_ANLG_BITS                     1
#define PHY84328_DEV1_XGXSCONTROL_RESET_ANLG_SHIFT                    12

/* ln_device1 :: xgxsControl :: mode_10g [11:08] */
#define PHY84328_DEV1_XGXSCONTROL_MODE_10G_MASK                       0x0f00
#define PHY84328_DEV1_XGXSCONTROL_MODE_10G_ALIGN                      0
#define PHY84328_DEV1_XGXSCONTROL_MODE_10G_BITS                       4
#define PHY84328_DEV1_XGXSCONTROL_MODE_10G_SHIFT                      8

/* ln_device1 :: xgxsControl :: pll_bypass [07:07] */
#define PHY84328_DEV1_XGXSCONTROL_PLL_BYPASS_MASK                     0x0080
#define PHY84328_DEV1_XGXSCONTROL_PLL_BYPASS_ALIGN                    0
#define PHY84328_DEV1_XGXSCONTROL_PLL_BYPASS_BITS                     1
#define PHY84328_DEV1_XGXSCONTROL_PLL_BYPASS_SHIFT                    7

/* ln_device1 :: xgxsControl :: rloop [06:06] */
#define PHY84328_DEV1_XGXSCONTROL_RLOOP_MASK                          0x0040
#define PHY84328_DEV1_XGXSCONTROL_RLOOP_ALIGN                         0
#define PHY84328_DEV1_XGXSCONTROL_RLOOP_BITS                          1
#define PHY84328_DEV1_XGXSCONTROL_RLOOP_SHIFT                         6

/* ln_device1 :: xgxsControl :: reserved0 [05:05] */
#define PHY84328_DEV1_XGXSCONTROL_RESERVED0_MASK                      0x0020
#define PHY84328_DEV1_XGXSCONTROL_RESERVED0_ALIGN                     0
#define PHY84328_DEV1_XGXSCONTROL_RESERVED0_BITS                      1
#define PHY84328_DEV1_XGXSCONTROL_RESERVED0_SHIFT                     5

/* ln_device1 :: xgxsControl :: mdio_cont_en [04:04] */
#define PHY84328_DEV1_XGXSCONTROL_MDIO_CONT_EN_MASK                   0x0010
#define PHY84328_DEV1_XGXSCONTROL_MDIO_CONT_EN_ALIGN                  0
#define PHY84328_DEV1_XGXSCONTROL_MDIO_CONT_EN_BITS                   1
#define PHY84328_DEV1_XGXSCONTROL_MDIO_CONT_EN_SHIFT                  4

/* ln_device1 :: xgxsControl :: cdet_en [03:03] */
#define PHY84328_DEV1_XGXSCONTROL_CDET_EN_MASK                        0x0008
#define PHY84328_DEV1_XGXSCONTROL_CDET_EN_ALIGN                       0
#define PHY84328_DEV1_XGXSCONTROL_CDET_EN_BITS                        1
#define PHY84328_DEV1_XGXSCONTROL_CDET_EN_SHIFT                       3

/* ln_device1 :: xgxsControl :: eden [02:02] */
#define PHY84328_DEV1_XGXSCONTROL_EDEN_MASK                           0x0004
#define PHY84328_DEV1_XGXSCONTROL_EDEN_ALIGN                          0
#define PHY84328_DEV1_XGXSCONTROL_EDEN_BITS                           1
#define PHY84328_DEV1_XGXSCONTROL_EDEN_SHIFT                          2

/* ln_device1 :: xgxsControl :: afrst_en [01:01] */
#define PHY84328_DEV1_XGXSCONTROL_AFRST_EN_MASK                       0x0002
#define PHY84328_DEV1_XGXSCONTROL_AFRST_EN_ALIGN                      0
#define PHY84328_DEV1_XGXSCONTROL_AFRST_EN_BITS                       1
#define PHY84328_DEV1_XGXSCONTROL_AFRST_EN_SHIFT                      1

/* ln_device1 :: xgxsControl :: txcko_div [00:00] */
#define PHY84328_DEV1_XGXSCONTROL_TXCKO_DIV_MASK                      0x0001
#define PHY84328_DEV1_XGXSCONTROL_TXCKO_DIV_ALIGN                     0
#define PHY84328_DEV1_XGXSCONTROL_TXCKO_DIV_BITS                      1
#define PHY84328_DEV1_XGXSCONTROL_TXCKO_DIV_SHIFT                     0


/****************************************************************************
 * ln_device1 :: xgxsStatus
 */
/* ln_device1 :: xgxsStatus :: status_en [15:15] */
#define PHY84328_DEV1_XGXSSTATUS_STATUS_EN_MASK                       0x8000
#define PHY84328_DEV1_XGXSSTATUS_STATUS_EN_ALIGN                      0
#define PHY84328_DEV1_XGXSSTATUS_STATUS_EN_BITS                       1
#define PHY84328_DEV1_XGXSSTATUS_STATUS_EN_SHIFT                      15

/* ln_device1 :: xgxsStatus :: reserved0 [14:12] */
#define PHY84328_DEV1_XGXSSTATUS_RESERVED0_MASK                       0x7000
#define PHY84328_DEV1_XGXSSTATUS_RESERVED0_ALIGN                      0
#define PHY84328_DEV1_XGXSSTATUS_RESERVED0_BITS                       3
#define PHY84328_DEV1_XGXSSTATUS_RESERVED0_SHIFT                      12

/* ln_device1 :: xgxsStatus :: txpll_lock [11:11] */
#define PHY84328_DEV1_XGXSSTATUS_TXPLL_LOCK_MASK                      0x0800
#define PHY84328_DEV1_XGXSSTATUS_TXPLL_LOCK_ALIGN                     0
#define PHY84328_DEV1_XGXSSTATUS_TXPLL_LOCK_BITS                      1
#define PHY84328_DEV1_XGXSSTATUS_TXPLL_LOCK_SHIFT                     11

/* ln_device1 :: xgxsStatus :: reserved1 [10:04] */
#define PHY84328_DEV1_XGXSSTATUS_RESERVED1_MASK                       0x07f0
#define PHY84328_DEV1_XGXSSTATUS_RESERVED1_ALIGN                      0
#define PHY84328_DEV1_XGXSSTATUS_RESERVED1_BITS                       7
#define PHY84328_DEV1_XGXSSTATUS_RESERVED1_SHIFT                      4

/* ln_device1 :: xgxsStatus :: pll_mode_afe [03:03] */
#define PHY84328_DEV1_XGXSSTATUS_PLL_MODE_AFE_MASK                    0x0008
#define PHY84328_DEV1_XGXSSTATUS_PLL_MODE_AFE_ALIGN                   0
#define PHY84328_DEV1_XGXSSTATUS_PLL_MODE_AFE_BITS                    1
#define PHY84328_DEV1_XGXSSTATUS_PLL_MODE_AFE_SHIFT                   3

/* ln_device1 :: xgxsStatus :: reserved2 [02:00] */
#define PHY84328_DEV1_XGXSSTATUS_RESERVED2_MASK                       0x0007
#define PHY84328_DEV1_XGXSSTATUS_RESERVED2_ALIGN                      0
#define PHY84328_DEV1_XGXSSTATUS_RESERVED2_BITS                       3
#define PHY84328_DEV1_XGXSSTATUS_RESERVED2_SHIFT                      0


/****************************************************************************
 * ln_device1 :: miscControl1
 */
/* ln_device1 :: miscControl1 :: PMD_Lane3_tx_disable [15:15] */
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_MASK          0x8000
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_ALIGN         0
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_BITS          1
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_SHIFT         15

/* ln_device1 :: miscControl1 :: PMD_Lane2_tx_disable [14:14] */
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_MASK          0x4000
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_ALIGN         0
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_BITS          1
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_SHIFT         14

/* ln_device1 :: miscControl1 :: PMD_Lane1_tx_disable [13:13] */
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_MASK          0x2000
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_ALIGN         0
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_BITS          1
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_SHIFT         13

/* ln_device1 :: miscControl1 :: PMD_Lane0_tx_disable [12:12] */
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_MASK          0x1000
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_ALIGN         0
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_BITS          1
#define PHY84328_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_SHIFT         12

/* ln_device1 :: miscControl1 :: Global_PMD_tx_disable [11:11] */
#define PHY84328_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_MASK         0x0800
#define PHY84328_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_ALIGN        0
#define PHY84328_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_BITS         1
#define PHY84328_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_SHIFT        11

/* ln_device1 :: miscControl1 :: reserved0 [10:05] */
#define PHY84328_DEV1_MISCCONTROL1_RESERVED0_MASK                     0x07e0
#define PHY84328_DEV1_MISCCONTROL1_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_MISCCONTROL1_RESERVED0_BITS                     6
#define PHY84328_DEV1_MISCCONTROL1_RESERVED0_SHIFT                    5

/* ln_device1 :: miscControl1 :: force_div5_for_lxck25 [04:04] */
#define PHY84328_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_MASK         0x0010
#define PHY84328_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_ALIGN        0
#define PHY84328_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_BITS         1
#define PHY84328_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_SHIFT        4

/* ln_device1 :: miscControl1 :: reserved1 [03:03] */
#define PHY84328_DEV1_MISCCONTROL1_RESERVED1_MASK                     0x0008
#define PHY84328_DEV1_MISCCONTROL1_RESERVED1_ALIGN                    0
#define PHY84328_DEV1_MISCCONTROL1_RESERVED1_BITS                     1
#define PHY84328_DEV1_MISCCONTROL1_RESERVED1_SHIFT                    3

/* ln_device1 :: miscControl1 :: invert_rx_sigdet [02:02] */
#define PHY84328_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_MASK              0x0004
#define PHY84328_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_ALIGN             0
#define PHY84328_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_BITS              1
#define PHY84328_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_SHIFT             2

/* ln_device1 :: miscControl1 :: ieee_blksel_autodet [01:01] */
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_MASK           0x0002
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_ALIGN          0
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_BITS           1
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_SHIFT          1

/* ln_device1 :: miscControl1 :: ieee_blksel_val [00:00] */
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_MASK               0x0001
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_ALIGN              0
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_BITS               1
#define PHY84328_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_SHIFT              0


/****************************************************************************
 * ln_device1 :: laneCtrl2
 */
/* ln_device1 :: laneCtrl2 :: reserved0 [15:08] */
#define PHY84328_DEV1_LANECTRL2_RESERVED0_MASK                        0xff00
#define PHY84328_DEV1_LANECTRL2_RESERVED0_ALIGN                       0
#define PHY84328_DEV1_LANECTRL2_RESERVED0_BITS                        8
#define PHY84328_DEV1_LANECTRL2_RESERVED0_SHIFT                       8

/* ln_device1 :: laneCtrl2 :: rloop1g [07:04] */
#define PHY84328_DEV1_LANECTRL2_RLOOP1G_MASK                          0x00f0
#define PHY84328_DEV1_LANECTRL2_RLOOP1G_ALIGN                         0
#define PHY84328_DEV1_LANECTRL2_RLOOP1G_BITS                          4
#define PHY84328_DEV1_LANECTRL2_RLOOP1G_SHIFT                         4

/* ln_device1 :: laneCtrl2 :: reserved1 [03:00] */
#define PHY84328_DEV1_LANECTRL2_RESERVED1_MASK                        0x000f
#define PHY84328_DEV1_LANECTRL2_RESERVED1_ALIGN                       0
#define PHY84328_DEV1_LANECTRL2_RESERVED1_BITS                        4
#define PHY84328_DEV1_LANECTRL2_RESERVED1_SHIFT                       0


/****************************************************************************
 * ln_device1 :: laneCtrl3
 */
/* ln_device1 :: laneCtrl3 :: lock_ref [15:12] */
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_MASK                         0xf000
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_ALIGN                        0
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_BITS                         4
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_SHIFT                        12

/* ln_device1 :: laneCtrl3 :: pwrdwn_force [11:11] */
#define PHY84328_DEV1_LANECTRL3_PWRDWN_FORCE_MASK                     0x0800
#define PHY84328_DEV1_LANECTRL3_PWRDWN_FORCE_ALIGN                    0
#define PHY84328_DEV1_LANECTRL3_PWRDWN_FORCE_BITS                     1
#define PHY84328_DEV1_LANECTRL3_PWRDWN_FORCE_SHIFT                    11

/* ln_device1 :: laneCtrl3 :: lock_ref_en [10:10] */
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_EN_MASK                      0x0400
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_EN_ALIGN                     0
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_EN_BITS                      1
#define PHY84328_DEV1_LANECTRL3_LOCK_REF_EN_SHIFT                     10

/* ln_device1 :: laneCtrl3 :: pwrdwn10g_pll_dis [09:09] */
#define PHY84328_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_MASK                0x0200
#define PHY84328_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_ALIGN               0
#define PHY84328_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_BITS                1
#define PHY84328_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_SHIFT               9

/* ln_device1 :: laneCtrl3 :: pwrdwn_pll [08:08] */
#define PHY84328_DEV1_LANECTRL3_PWRDWN_PLL_MASK                       0x0100
#define PHY84328_DEV1_LANECTRL3_PWRDWN_PLL_ALIGN                      0
#define PHY84328_DEV1_LANECTRL3_PWRDWN_PLL_BITS                       1
#define PHY84328_DEV1_LANECTRL3_PWRDWN_PLL_SHIFT                      8

/* ln_device1 :: laneCtrl3 :: pwrdn_tx [07:04] */
#define PHY84328_DEV1_LANECTRL3_PWRDN_TX_MASK                         0x00f0
#define PHY84328_DEV1_LANECTRL3_PWRDN_TX_ALIGN                        0
#define PHY84328_DEV1_LANECTRL3_PWRDN_TX_BITS                         4
#define PHY84328_DEV1_LANECTRL3_PWRDN_TX_SHIFT                        4

/* ln_device1 :: laneCtrl3 :: pwrdn_rx [03:00] */
#define PHY84328_DEV1_LANECTRL3_PWRDN_RX_MASK                         0x000f
#define PHY84328_DEV1_LANECTRL3_PWRDN_RX_ALIGN                        0
#define PHY84328_DEV1_LANECTRL3_PWRDN_RX_BITS                         4
#define PHY84328_DEV1_LANECTRL3_PWRDN_RX_SHIFT                        0


/****************************************************************************
 * ln_device1 :: lanePrbs
 */
/* ln_device1 :: lanePrbs :: prbs_en3 [15:15] */
#define PHY84328_DEV1_LANEPRBS_PRBS_EN3_MASK                          0x8000
#define PHY84328_DEV1_LANEPRBS_PRBS_EN3_ALIGN                         0
#define PHY84328_DEV1_LANEPRBS_PRBS_EN3_BITS                          1
#define PHY84328_DEV1_LANEPRBS_PRBS_EN3_SHIFT                         15

/* ln_device1 :: lanePrbs :: prbs_inv3 [14:14] */
#define PHY84328_DEV1_LANEPRBS_PRBS_INV3_MASK                         0x4000
#define PHY84328_DEV1_LANEPRBS_PRBS_INV3_ALIGN                        0
#define PHY84328_DEV1_LANEPRBS_PRBS_INV3_BITS                         1
#define PHY84328_DEV1_LANEPRBS_PRBS_INV3_SHIFT                        14

/* ln_device1 :: lanePrbs :: prbs_order3 [13:12] */
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER3_MASK                       0x3000
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER3_ALIGN                      0
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER3_BITS                       2
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER3_SHIFT                      12

/* ln_device1 :: lanePrbs :: prbs_en2 [11:11] */
#define PHY84328_DEV1_LANEPRBS_PRBS_EN2_MASK                          0x0800
#define PHY84328_DEV1_LANEPRBS_PRBS_EN2_ALIGN                         0
#define PHY84328_DEV1_LANEPRBS_PRBS_EN2_BITS                          1
#define PHY84328_DEV1_LANEPRBS_PRBS_EN2_SHIFT                         11

/* ln_device1 :: lanePrbs :: prbs_inv2 [10:10] */
#define PHY84328_DEV1_LANEPRBS_PRBS_INV2_MASK                         0x0400
#define PHY84328_DEV1_LANEPRBS_PRBS_INV2_ALIGN                        0
#define PHY84328_DEV1_LANEPRBS_PRBS_INV2_BITS                         1
#define PHY84328_DEV1_LANEPRBS_PRBS_INV2_SHIFT                        10

/* ln_device1 :: lanePrbs :: prbs_order2 [09:08] */
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER2_MASK                       0x0300
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER2_ALIGN                      0
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER2_BITS                       2
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER2_SHIFT                      8

/* ln_device1 :: lanePrbs :: prbs_en1 [07:07] */
#define PHY84328_DEV1_LANEPRBS_PRBS_EN1_MASK                          0x0080
#define PHY84328_DEV1_LANEPRBS_PRBS_EN1_ALIGN                         0
#define PHY84328_DEV1_LANEPRBS_PRBS_EN1_BITS                          1
#define PHY84328_DEV1_LANEPRBS_PRBS_EN1_SHIFT                         7

/* ln_device1 :: lanePrbs :: prbs_inv1 [06:06] */
#define PHY84328_DEV1_LANEPRBS_PRBS_INV1_MASK                         0x0040
#define PHY84328_DEV1_LANEPRBS_PRBS_INV1_ALIGN                        0
#define PHY84328_DEV1_LANEPRBS_PRBS_INV1_BITS                         1
#define PHY84328_DEV1_LANEPRBS_PRBS_INV1_SHIFT                        6

/* ln_device1 :: lanePrbs :: prbs_order1 [05:04] */
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER1_MASK                       0x0030
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER1_ALIGN                      0
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER1_BITS                       2
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER1_SHIFT                      4

/* ln_device1 :: lanePrbs :: prbs_en0 [03:03] */
#define PHY84328_DEV1_LANEPRBS_PRBS_EN0_MASK                          0x0008
#define PHY84328_DEV1_LANEPRBS_PRBS_EN0_ALIGN                         0
#define PHY84328_DEV1_LANEPRBS_PRBS_EN0_BITS                          1
#define PHY84328_DEV1_LANEPRBS_PRBS_EN0_SHIFT                         3

/* ln_device1 :: lanePrbs :: prbs_inv0 [02:02] */
#define PHY84328_DEV1_LANEPRBS_PRBS_INV0_MASK                         0x0004
#define PHY84328_DEV1_LANEPRBS_PRBS_INV0_ALIGN                        0
#define PHY84328_DEV1_LANEPRBS_PRBS_INV0_BITS                         1
#define PHY84328_DEV1_LANEPRBS_PRBS_INV0_SHIFT                        2

/* ln_device1 :: lanePrbs :: prbs_order0 [01:00] */
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER0_MASK                       0x0003
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER0_ALIGN                      0
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER0_BITS                       2
#define PHY84328_DEV1_LANEPRBS_PRBS_ORDER0_SHIFT                      0


/****************************************************************************
 * ln_device1 :: laneCtrl
 */
/* ln_device1 :: laneCtrl :: reserved0 [15:11] */
#define PHY84328_DEV1_LANECTRL_RESERVED0_MASK                         0xf800
#define PHY84328_DEV1_LANECTRL_RESERVED0_ALIGN                        0
#define PHY84328_DEV1_LANECTRL_RESERVED0_BITS                         5
#define PHY84328_DEV1_LANECTRL_RESERVED0_SHIFT                        11

/* ln_device1 :: laneCtrl :: pwrdn_ext_dis [10:10] */
#define PHY84328_DEV1_LANECTRL_PWRDN_EXT_DIS_MASK                     0x0400
#define PHY84328_DEV1_LANECTRL_PWRDN_EXT_DIS_ALIGN                    0
#define PHY84328_DEV1_LANECTRL_PWRDN_EXT_DIS_BITS                     1
#define PHY84328_DEV1_LANECTRL_PWRDN_EXT_DIS_SHIFT                    10

/* ln_device1 :: laneCtrl :: pwrdn_safe_dis [09:09] */
#define PHY84328_DEV1_LANECTRL_PWRDN_SAFE_DIS_MASK                    0x0200
#define PHY84328_DEV1_LANECTRL_PWRDN_SAFE_DIS_ALIGN                   0
#define PHY84328_DEV1_LANECTRL_PWRDN_SAFE_DIS_BITS                    1
#define PHY84328_DEV1_LANECTRL_PWRDN_SAFE_DIS_SHIFT                   9

/* ln_device1 :: laneCtrl :: pwrdwn_clks_en [08:08] */
#define PHY84328_DEV1_LANECTRL_PWRDWN_CLKS_EN_MASK                    0x0100
#define PHY84328_DEV1_LANECTRL_PWRDWN_CLKS_EN_ALIGN                   0
#define PHY84328_DEV1_LANECTRL_PWRDWN_CLKS_EN_BITS                    1
#define PHY84328_DEV1_LANECTRL_PWRDWN_CLKS_EN_SHIFT                   8

/* ln_device1 :: laneCtrl :: rxSeqStart_ext_dis [07:07] */
#define PHY84328_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_MASK                0x0080
#define PHY84328_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_ALIGN               0
#define PHY84328_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_BITS                1
#define PHY84328_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_SHIFT               7

/* ln_device1 :: laneCtrl :: pll_lock_rstb_r [06:06] */
#define PHY84328_DEV1_LANECTRL_PLL_LOCK_RSTB_R_MASK                   0x0040
#define PHY84328_DEV1_LANECTRL_PLL_LOCK_RSTB_R_ALIGN                  0
#define PHY84328_DEV1_LANECTRL_PLL_LOCK_RSTB_R_BITS                   1
#define PHY84328_DEV1_LANECTRL_PLL_LOCK_RSTB_R_SHIFT                  6

/* ln_device1 :: laneCtrl :: lfck_bypass [05:05] */
#define PHY84328_DEV1_LANECTRL_LFCK_BYPASS_MASK                       0x0020
#define PHY84328_DEV1_LANECTRL_LFCK_BYPASS_ALIGN                      0
#define PHY84328_DEV1_LANECTRL_LFCK_BYPASS_BITS                       1
#define PHY84328_DEV1_LANECTRL_LFCK_BYPASS_SHIFT                      5

/* ln_device1 :: laneCtrl :: rx_snoop_en [04:04] */
#define PHY84328_DEV1_LANECTRL_RX_SNOOP_EN_MASK                       0x0010
#define PHY84328_DEV1_LANECTRL_RX_SNOOP_EN_ALIGN                      0
#define PHY84328_DEV1_LANECTRL_RX_SNOOP_EN_BITS                       1
#define PHY84328_DEV1_LANECTRL_RX_SNOOP_EN_SHIFT                      4

/* ln_device1 :: laneCtrl :: mode_10g_snoop [03:00] */
#define PHY84328_DEV1_LANECTRL_MODE_10G_SNOOP_MASK                    0x000f
#define PHY84328_DEV1_LANECTRL_MODE_10G_SNOOP_ALIGN                   0
#define PHY84328_DEV1_LANECTRL_MODE_10G_SNOOP_BITS                    4
#define PHY84328_DEV1_LANECTRL_MODE_10G_SNOOP_SHIFT                   0


/****************************************************************************
 * ln_device1 :: TestModeLane
 */
/* ln_device1 :: TestModeLane :: eee_fast_timer_en [15:15] */
#define PHY84328_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_MASK             0x8000
#define PHY84328_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_ALIGN            0
#define PHY84328_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_BITS             1
#define PHY84328_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_SHIFT            15

/* ln_device1 :: TestModeLane :: eee_gateclk_en [14:14] */
#define PHY84328_DEV1_TESTMODELANE_EEE_GATECLK_EN_MASK                0x4000
#define PHY84328_DEV1_TESTMODELANE_EEE_GATECLK_EN_ALIGN               0
#define PHY84328_DEV1_TESTMODELANE_EEE_GATECLK_EN_BITS                1
#define PHY84328_DEV1_TESTMODELANE_EEE_GATECLK_EN_SHIFT               14

/* ln_device1 :: TestModeLane :: eee_gateoutclk_en [13:13] */
#define PHY84328_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_MASK             0x2000
#define PHY84328_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_ALIGN            0
#define PHY84328_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_BITS             1
#define PHY84328_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_SHIFT            13

/* ln_device1 :: TestModeLane :: reserved0 [12:11] */
#define PHY84328_DEV1_TESTMODELANE_RESERVED0_MASK                     0x1800
#define PHY84328_DEV1_TESTMODELANE_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_TESTMODELANE_RESERVED0_BITS                     2
#define PHY84328_DEV1_TESTMODELANE_RESERVED0_SHIFT                    11

/* ln_device1 :: TestModeLane :: indck_mode_en_rx_force [10:10] */
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_MASK        0x0400
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_ALIGN       0
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_BITS        1
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_SHIFT       10

/* ln_device1 :: TestModeLane :: indck_mode_en_rx_val [09:09] */
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_MASK          0x0200
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_ALIGN         0
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_BITS          1
#define PHY84328_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_SHIFT         9

/* ln_device1 :: TestModeLane :: use_cl82en_cya [08:08] */
#define PHY84328_DEV1_TESTMODELANE_USE_CL82EN_CYA_MASK                0x0100
#define PHY84328_DEV1_TESTMODELANE_USE_CL82EN_CYA_ALIGN               0
#define PHY84328_DEV1_TESTMODELANE_USE_CL82EN_CYA_BITS                1
#define PHY84328_DEV1_TESTMODELANE_USE_CL82EN_CYA_SHIFT               8

/* ln_device1 :: TestModeLane :: txfifo_bypass [07:07] */
#define PHY84328_DEV1_TESTMODELANE_TXFIFO_BYPASS_MASK                 0x0080
#define PHY84328_DEV1_TESTMODELANE_TXFIFO_BYPASS_ALIGN                0
#define PHY84328_DEV1_TESTMODELANE_TXFIFO_BYPASS_BITS                 1
#define PHY84328_DEV1_TESTMODELANE_TXFIFO_BYPASS_SHIFT                7

/* ln_device1 :: TestModeLane :: reserved1 [06:06] */
#define PHY84328_DEV1_TESTMODELANE_RESERVED1_MASK                     0x0040
#define PHY84328_DEV1_TESTMODELANE_RESERVED1_ALIGN                    0
#define PHY84328_DEV1_TESTMODELANE_RESERVED1_BITS                     1
#define PHY84328_DEV1_TESTMODELANE_RESERVED1_SHIFT                    6

/* ln_device1 :: TestModeLane :: mode_change_rst_disable_for_tx [05:05] */
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_MASK 0x0020
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_ALIGN 0
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_BITS 1
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_SHIFT 5

/* ln_device1 :: TestModeLane :: mode_change_rst_disable_for_rx [04:04] */
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_MASK 0x0010
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_ALIGN 0
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_BITS 1
#define PHY84328_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_SHIFT 4

/* ln_device1 :: TestModeLane :: reserved2 [03:00] */
#define PHY84328_DEV1_TESTMODELANE_RESERVED2_MASK                     0x000f
#define PHY84328_DEV1_TESTMODELANE_RESERVED2_ALIGN                    0
#define PHY84328_DEV1_TESTMODELANE_RESERVED2_BITS                     4
#define PHY84328_DEV1_TESTMODELANE_RESERVED2_SHIFT                    0


/****************************************************************************
 * ln_device1 :: laneReset
 */
/* ln_device1 :: laneReset :: reset_mdio [15:15] */
#define PHY84328_DEV1_LANERESET_RESET_MDIO_MASK                       0x8000
#define PHY84328_DEV1_LANERESET_RESET_MDIO_ALIGN                      0
#define PHY84328_DEV1_LANERESET_RESET_MDIO_BITS                       1
#define PHY84328_DEV1_LANERESET_RESET_MDIO_SHIFT                      15

/* ln_device1 :: laneReset :: reserved0 [14:09] */
#define PHY84328_DEV1_LANERESET_RESERVED0_MASK                        0x7e00
#define PHY84328_DEV1_LANERESET_RESERVED0_ALIGN                       0
#define PHY84328_DEV1_LANERESET_RESERVED0_BITS                        6
#define PHY84328_DEV1_LANERESET_RESERVED0_SHIFT                       9

/* ln_device1 :: laneReset :: reset_pll [08:08] */
#define PHY84328_DEV1_LANERESET_RESET_PLL_MASK                        0x0100
#define PHY84328_DEV1_LANERESET_RESET_PLL_ALIGN                       0
#define PHY84328_DEV1_LANERESET_RESET_PLL_BITS                        1
#define PHY84328_DEV1_LANERESET_RESET_PLL_SHIFT                       8

/* ln_device1 :: laneReset :: reset_tx [07:04] */
#define PHY84328_DEV1_LANERESET_RESET_TX_MASK                         0x00f0
#define PHY84328_DEV1_LANERESET_RESET_TX_ALIGN                        0
#define PHY84328_DEV1_LANERESET_RESET_TX_BITS                         4
#define PHY84328_DEV1_LANERESET_RESET_TX_SHIFT                        4

/* ln_device1 :: laneReset :: reset_rx [03:00] */
#define PHY84328_DEV1_LANERESET_RESET_RX_MASK                         0x000f
#define PHY84328_DEV1_LANERESET_RESET_RX_ALIGN                        0
#define PHY84328_DEV1_LANERESET_RESET_RX_BITS                         4
#define PHY84328_DEV1_LANERESET_RESET_RX_SHIFT                        0


/****************************************************************************
 * ln_device1 :: XFIcontrol
 */
/* ln_device1 :: XFIcontrol :: reserved0 [15:06] */
#define PHY84328_DEV1_XFICONTROL_RESERVED0_MASK                       0xffc0
#define PHY84328_DEV1_XFICONTROL_RESERVED0_ALIGN                      0
#define PHY84328_DEV1_XFICONTROL_RESERVED0_BITS                       10
#define PHY84328_DEV1_XFICONTROL_RESERVED0_SHIFT                      6

/* ln_device1 :: XFIcontrol :: fc_mode_disable [05:05] */
#define PHY84328_DEV1_XFICONTROL_FC_MODE_DISABLE_MASK                 0x0020
#define PHY84328_DEV1_XFICONTROL_FC_MODE_DISABLE_ALIGN                0
#define PHY84328_DEV1_XFICONTROL_FC_MODE_DISABLE_BITS                 1
#define PHY84328_DEV1_XFICONTROL_FC_MODE_DISABLE_SHIFT                5

/* ln_device1 :: XFIcontrol :: xfipcs_pwrdown [04:04] */
#define PHY84328_DEV1_XFICONTROL_XFIPCS_PWRDOWN_MASK                  0x0010
#define PHY84328_DEV1_XFICONTROL_XFIPCS_PWRDOWN_ALIGN                 0
#define PHY84328_DEV1_XFICONTROL_XFIPCS_PWRDOWN_BITS                  1
#define PHY84328_DEV1_XFICONTROL_XFIPCS_PWRDOWN_SHIFT                 4

/* ln_device1 :: XFIcontrol :: xfi_rx_bypass_val [03:03] */
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_MASK               0x0008
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_ALIGN              0
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_BITS               1
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_SHIFT              3

/* ln_device1 :: XFIcontrol :: xfi_rx_bypass_force [02:02] */
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_MASK             0x0004
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_ALIGN            0
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_BITS             1
#define PHY84328_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_SHIFT            2

/* ln_device1 :: XFIcontrol :: xfi_tx_bypass_val [01:01] */
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_MASK               0x0002
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_ALIGN              0
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_BITS               1
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_SHIFT              1

/* ln_device1 :: XFIcontrol :: xfi_tx_bypass_force [00:00] */
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_MASK             0x0001
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_ALIGN            0
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_BITS             1
#define PHY84328_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_SHIFT            0


/****************************************************************************
 * ln_device1 :: cl73Control7
 */
/* ln_device1 :: cl73Control7 :: cl73_an_switch_cntL [15:00] */
#define PHY84328_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_MASK           0xffff
#define PHY84328_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_ALIGN          0
#define PHY84328_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_BITS           16
#define PHY84328_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_SHIFT          0


/****************************************************************************
 * ln_device1 :: cl73Control8
 */
/* ln_device1 :: cl73Control8 :: cl73_refclk_161_offset_cnt [15:08] */
#define PHY84328_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_MASK    0xff00
#define PHY84328_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_ALIGN   0
#define PHY84328_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_BITS    8
#define PHY84328_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_SHIFT   8

/* ln_device1 :: cl73Control8 :: cl73_an_switch_cntH [07:00] */
#define PHY84328_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_MASK           0x00ff
#define PHY84328_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_ALIGN          0
#define PHY84328_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_BITS           8
#define PHY84328_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_SHIFT          0


/****************************************************************************
 * ln_device1 :: cl73Control9
 */
/* ln_device1 :: cl73Control9 :: reserved0 [15:15] */
#define PHY84328_DEV1_CL73CONTROL9_RESERVED0_MASK                     0x8000
#define PHY84328_DEV1_CL73CONTROL9_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_CL73CONTROL9_RESERVED0_BITS                     1
#define PHY84328_DEV1_CL73CONTROL9_RESERVED0_SHIFT                    15

/* ln_device1 :: cl73Control9 :: rxSeqDone_cya [14:14] */
#define PHY84328_DEV1_CL73CONTROL9_RXSEQDONE_CYA_MASK                 0x4000
#define PHY84328_DEV1_CL73CONTROL9_RXSEQDONE_CYA_ALIGN                0
#define PHY84328_DEV1_CL73CONTROL9_RXSEQDONE_CYA_BITS                 1
#define PHY84328_DEV1_CL73CONTROL9_RXSEQDONE_CYA_SHIFT                14

/* ln_device1 :: cl73Control9 :: cl73_link_fail_inhibit_timer_kr_val [13:00] */
#define PHY84328_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_MASK 0x3fff
#define PHY84328_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_ALIGN 0
#define PHY84328_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_BITS 14
#define PHY84328_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_SHIFT 0


/****************************************************************************
 * ln_device1 :: cl73Control10
 */
/* ln_device1 :: cl73Control10 :: reserved0 [15:14] */
#define PHY84328_DEV1_CL73CONTROL10_RESERVED0_MASK                    0xc000
#define PHY84328_DEV1_CL73CONTROL10_RESERVED0_ALIGN                   0
#define PHY84328_DEV1_CL73CONTROL10_RESERVED0_BITS                    2
#define PHY84328_DEV1_CL73CONTROL10_RESERVED0_SHIFT                   14

/* ln_device1 :: cl73Control10 :: cl73_link_fail_inhibit_timer_cl72_val [13:00] */
#define PHY84328_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_MASK 0x3fff
#define PHY84328_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_ALIGN 0
#define PHY84328_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_BITS 14
#define PHY84328_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_SHIFT 0


/****************************************************************************
 * ln_device1 :: xfi_afe_ctl1
 */
/* ln_device1 :: xfi_afe_ctl1 :: refclk_val [15:15] */
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_VAL_MASK                    0x8000
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_VAL_ALIGN                   0
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_VAL_BITS                    1
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_VAL_SHIFT                   15

/* ln_device1 :: xfi_afe_ctl1 :: refclk_sel [14:14] */
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_SEL_MASK                    0x4000
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_SEL_ALIGN                   0
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_SEL_BITS                    1
#define PHY84328_DEV1_XFI_AFE_CTL1_REFCLK_SEL_SHIFT                   14

/* ln_device1 :: xfi_afe_ctl1 :: tx_fir_sel [13:13] */
#define PHY84328_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_MASK                    0x2000
#define PHY84328_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_ALIGN                   0
#define PHY84328_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_BITS                    1
#define PHY84328_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_SHIFT                   13

/* ln_device1 :: xfi_afe_ctl1 :: cal_valid_value [12:12] */
#define PHY84328_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_MASK               0x1000
#define PHY84328_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_ALIGN              0
#define PHY84328_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_BITS               1
#define PHY84328_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_SHIFT              12

/* ln_device1 :: xfi_afe_ctl1 :: calibration_valid [11:11] */
#define PHY84328_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_MASK             0x0800
#define PHY84328_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_ALIGN            0
#define PHY84328_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_BITS             1
#define PHY84328_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_SHIFT            11

/* ln_device1 :: xfi_afe_ctl1 :: Status_Select [10:08] */
#define PHY84328_DEV1_XFI_AFE_CTL1_STATUS_SELECT_MASK                 0x0700
#define PHY84328_DEV1_XFI_AFE_CTL1_STATUS_SELECT_ALIGN                0
#define PHY84328_DEV1_XFI_AFE_CTL1_STATUS_SELECT_BITS                 3
#define PHY84328_DEV1_XFI_AFE_CTL1_STATUS_SELECT_SHIFT                8

/* ln_device1 :: xfi_afe_ctl1 :: drv5g_sel [07:07] */
#define PHY84328_DEV1_XFI_AFE_CTL1_DRV5G_SEL_MASK                     0x0080
#define PHY84328_DEV1_XFI_AFE_CTL1_DRV5G_SEL_ALIGN                    0
#define PHY84328_DEV1_XFI_AFE_CTL1_DRV5G_SEL_BITS                     1
#define PHY84328_DEV1_XFI_AFE_CTL1_DRV5G_SEL_SHIFT                    7

/* ln_device1 :: xfi_afe_ctl1 :: buf10g_sel [06:06] */
#define PHY84328_DEV1_XFI_AFE_CTL1_BUF10G_SEL_MASK                    0x0040
#define PHY84328_DEV1_XFI_AFE_CTL1_BUF10G_SEL_ALIGN                   0
#define PHY84328_DEV1_XFI_AFE_CTL1_BUF10G_SEL_BITS                    1
#define PHY84328_DEV1_XFI_AFE_CTL1_BUF10G_SEL_SHIFT                   6

/* ln_device1 :: xfi_afe_ctl1 :: pll_range_sel [05:05] */
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_MASK                 0x0020
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_ALIGN                0
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_BITS                 1
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_SHIFT                5

/* ln_device1 :: xfi_afe_ctl1 :: pll_rescal_sel [04:04] */
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_MASK                0x0010
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_ALIGN               0
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_BITS                1
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_SHIFT               4

/* ln_device1 :: xfi_afe_ctl1 :: pll_rescal_offset_sel [03:03] */
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_MASK         0x0008
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_ALIGN        0
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_BITS         1
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_SHIFT        3

/* ln_device1 :: xfi_afe_ctl1 :: pll_rescal_offset [02:00] */
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_MASK             0x0007
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_ALIGN            0
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_BITS             3
#define PHY84328_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SHIFT            0


/****************************************************************************
 * ln_device1 :: xfi_afe_ctl2
 */
/* ln_device1 :: xfi_afe_ctl2 :: reserved0 [15:14] */
#define PHY84328_DEV1_XFI_AFE_CTL2_RESERVED0_MASK                     0xc000
#define PHY84328_DEV1_XFI_AFE_CTL2_RESERVED0_ALIGN                    0
#define PHY84328_DEV1_XFI_AFE_CTL2_RESERVED0_BITS                     2
#define PHY84328_DEV1_XFI_AFE_CTL2_RESERVED0_SHIFT                    14

/* ln_device1 :: xfi_afe_ctl2 :: pll_mode_sel [13:13] */
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_MASK                  0x2000
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_ALIGN                 0
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_BITS                  1
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_SHIFT                 13

/* ln_device1 :: xfi_afe_ctl2 :: pll_sts_sel [12:12] */
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_MASK                   0x1000
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_ALIGN                  0
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_BITS                   1
#define PHY84328_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_SHIFT                  12

/* ln_device1 :: xfi_afe_ctl2 :: Ge50sel_val [11:11] */
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_MASK                   0x0800
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_ALIGN                  0
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_BITS                   1
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_SHIFT                  11

/* ln_device1 :: xfi_afe_ctl2 :: Ge50sel [10:10] */
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_MASK                       0x0400
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_ALIGN                      0
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_BITS                       1
#define PHY84328_DEV1_XFI_AFE_CTL2_GE50SEL_SHIFT                      10

/* ln_device1 :: xfi_afe_ctl2 :: Fc156sel_val [09:09] */
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_MASK                  0x0200
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_ALIGN                 0
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_BITS                  1
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_SHIFT                 9

/* ln_device1 :: xfi_afe_ctl2 :: Fc156sel [08:08] */
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_MASK                      0x0100
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_ALIGN                     0
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_BITS                      1
#define PHY84328_DEV1_XFI_AFE_CTL2_FC156SEL_SHIFT                     8

/* ln_device1 :: xfi_afe_ctl2 :: tx_rescal_sel [07:04] */
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_MASK                 0x00f0
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_ALIGN                0
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_BITS                 4
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_SHIFT                4

/* ln_device1 :: xfi_afe_ctl2 :: tx_fir_sel [03:00] */
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_MASK                    0x000f
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_ALIGN                   0
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_BITS                    4
#define PHY84328_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_SHIFT                   0


/****************************************************************************
 ****************************************************************************
 ****************************************************************************
 ****************************************************************************
 ****************************************************************************
 ****************************************************************************
 *                          ln_device7_AN_Standard_Registers
 */


#define PHY84328_DEV7_AN_CONTROL_REGISTER 0x00000000 /* AN Control Register */
#define PHY84328_DEV7_AN_STATUS_REGISTER  0x00000001 /* AN Status Register */
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_0 0x00000002 /* AN Identifier Register 0 */
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_1 0x00000003 /* AN Identifier Register 1 */
#define PHY84328_DEV7_AN_OUI_ID0_REGISTER 0x0000000e /* AN OUI ID0 Register */
#define PHY84328_DEV7_AN_OUI_ID1_REG      0x0000000f /* AN OUI ID1 Reg */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER 0x00000010 /* AN Advertisement 1 Register */
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER 0x00000011 /* AN Advertisement 2 Register */
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER 0x00000012 /* AN Advertisement 3 Register */
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG 0x00000013 /* AN LP Base Page Ability 1 Register */
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG 0x00000014 /* AN LP Base Page Ability 2 Register */
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG 0x00000015 /* AN LP Base Page Ability 3 Register */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER 0x00000016 /* AN XNP transmit 1 Register */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_2_REGISTER 0x00000017 /* AN XNP transmit 2 Register */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_3_REGISTER 0x00000018 /* AN XNP transmit 3 Register */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER 0x00000019 /* AN LP XNP transmit 1 Register */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER 0x0000001a /* AN LP XNP transmit 2 Register */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER 0x0000001b /* AN LP XNP transmit 3 Register */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER 0x00000030 /* Backplane Ethernet Status Register */
#define PHY84328_DEV7_EEE_ADV             0x0000003c /* EEE_adv_type */
#define PHY84328_DEV7_EEE_LP_ADV          0x0000003d /* EEE_lp_adv_type */


/****************************************************************************
 * ln_device7_cl73_userb0
 */
#define PHY84328_DEV7_CL73_UCTRL1         0x0000c370 /* CL73_UCtrl1_type */
#define PHY84328_DEV7_CL73_USTAT1         0x0000c371 /* CL73_UStat1_type */
#define PHY84328_DEV7_CL73_BAMCTRL1       0x0000c372 /* CL73_BAMCtrl1_type */
#define PHY84328_DEV7_CL73_BAMCTRL2       0x0000c373 /* CL73_BAMCtrl2_type */
#define PHY84328_DEV7_CL73_BAMCTRL3       0x0000c374 /* CL73_BAMCtrl3_type */
#define PHY84328_DEV7_CL73_BAMSTAT1       0x0000c375 /* CL73_BAMStat1_type */
#define PHY84328_DEV7_CL73_BAMSTAT2       0x0000c376 /* CL73_BAMStat2_type */
#define PHY84328_DEV7_CL73_BAMSTAT3       0x0000c377 /* CL73_BAMStat3_type */
#define PHY84328_DEV7_CL73_UCTRL2         0x0000c378 /* CL73_UCtrl2_type */
#define PHY84328_DEV7_CL73_EEECTRL_TYPE   0x0000c37e /* CL73_EEECtrl_type */


/****************************************************************************
 * ln_device7_gp_status
 */
#define PHY84328_DEV7_MISCRXSTATUS        0x0000c120 /* MiscRxStatus_Reg */
#define PHY84328_DEV7_X2500STATUS1        0x0000c12a /* basex2500Status1_Reg */
#define PHY84328_DEV7_TOPANSTATUS1        0x0000c12b /* topANStatus1_Reg */
#define PHY84328_DEV7_LP_UP1              0x0000c12c /* LP_UP1_Reg */
#define PHY84328_DEV7_LP_UP2              0x0000c12d /* LP_UP2_Reg */
#define PHY84328_DEV7_LP_UP3              0x0000c12e /* LP_UP3_Reg */


/****************************************************************************
 * ln_device7_userPerLnCtrl_Registers
 */
#define PHY84328_DEV7_CL73CONTROL1        0x0000c135 /* Clause 73 auto-negotiation control register 1 */
#define PHY84328_DEV7_CL73CONTROL2        0x0000c136 /* Clause 73 auto-negotiation control register 2 */
#define PHY84328_DEV7_CL73CONTROL3        0x0000c137 /* Clause 73 auto-negotiation control register 3 */
#define PHY84328_DEV7_CL73CONTROL4        0x0000c138 /* Clause 73 auto-negotiation control register 4 */
#define PHY84328_DEV7_CL73CONTROL5        0x0000c139 /* Clause 73 auto-negotiation control register 5 */
#define PHY84328_DEV7_CL73CONTROL6        0x0000c13a /* Clause 73 auto-negotiation control register 6 */
#define PHY84328_DEV7_CL73DMETMRS         0x0000c13b /* Clause 73 auto-negotiation DME Timers Register */
#define PHY84328_DEV7_CONTROL1000X1       0x0000c300 /* 1000X control 1 register */
#define PHY84328_DEV7_CONTROL1000X2       0x0000c301 /* 1000X control 2 register */
#define PHY84328_DEV7_CONTROL1000X3       0x0000c302 /* 1000X control 3 register */
#define PHY84328_DEV7_CONTROL1000X4       0x0000c303 /* 1000X control 4 register */
#define PHY84328_DEV7_STATUS1000X1        0x0000c304 /* 1000X status 1 register */
#define PHY84328_DEV7_STATUS1000X2        0x0000c305 /* 1000X status 2 register */
#define PHY84328_DEV7_STATUS1000X3        0x0000c306 /* 1000X status 3 register */
#define PHY84328_DEV7_BADCODEGROUP        0x0000c307 /* Invalid code group count register */
#define PHY84328_DEV7_MISC1               0x0000c308 /* Miscellaneous 1 control register */
#define PHY84328_DEV7_MISC2               0x0000c309 /* Miscellaneous 2 control register */
#define PHY84328_DEV7_PATGENCTRL          0x0000c30a /* Pattern generator control register */
#define PHY84328_DEV7_PATGENSTAT          0x0000c30b /* Pattern generator status register */
#define PHY84328_DEV7_TESTMODE            0x0000c30c /* Test mode register */
#define PHY84328_DEV7_TXPKTCNT            0x0000c30d /* Tx packet count register */
#define PHY84328_DEV7_RXPKTCNT            0x0000c30e /* Rx packet count register */
#define PHY84328_DEV7_DIGCTL_3_0          0x0000c320 /* AN lost link count time, bits 15:0 */
#define PHY84328_DEV7_DIGCTL_3_1          0x0000c321 /* AN switch count time, bits 15:0 */
#define PHY84328_DEV7_DIGCTL_3_2          0x0000c322 /* AN link count time, bits 15:0 */
#define PHY84328_DEV7_DIGCTL_3_3          0x0000c323 /* AN switch count & link count time, bits 23:16 */
#define PHY84328_DEV7_DIGCTL_3_4          0x0000c324 /* Over 1G message page number & AN fail count timer */
#define PHY84328_DEV7_DIGCTL_3_5          0x0000c325 /* AN ignore link count time, bits 15:0 */
#define PHY84328_DEV7_DIGCTL_3_6          0x0000c326 /* AN lost link count & ignore link count time, bits 23:16 */
#define PHY84328_DEV7_UP1                 0x0000c329 /* AN local device user page 1 */
#define PHY84328_DEV7_UP2                 0x0000c32a /* AN local device user page 2 */
#define PHY84328_DEV7_UP3                 0x0000c32b /* AN local device user page 3 */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1    0x0000c32c /* AN link partner user page 1 */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2    0x0000c32d /* AN link partner user page 2 */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3    0x0000c32e /* AN link partner user page 3 */
#define PHY84328_DEV7_RPHYMISCRXSTATUS    0x0000c330 /* Dig 4 Miscellaneous Rx status register */
#define PHY84328_DEV7_LP_BASEPAGE         0x0000c331 /* Dig 4 Link partner basepage register */
#define PHY84328_DEV7_LP_NEXTPAGE_0       0x0000c332 /* Dig 4 Link partner nextpage 0 register */
#define PHY84328_DEV7_LP_NEXTPAGE_1       0x0000c333 /* Dig 4 Link partner nextpage 1 register */
#define PHY84328_DEV7_LP_NEXTPAGE_2       0x0000c334 /* Dig 4 Link partner nextpage 2 register */
#define PHY84328_DEV7_LP_NEXTPAGE_3       0x0000c335 /* Dig 4 Link partner nextpage 3 register */
#define PHY84328_DEV7_LP_NEXTPAGE_4       0x0000c336 /* Dig 4 Link partner nextpage 4 register */
#define PHY84328_DEV7_RP_NEXTPAGE_0       0x0000c337 /* Remote phy nextpage 0 register */
#define PHY84328_DEV7_RP_NEXTPAGE_1       0x0000c338 /* Dig 4 Remote phy nextpage 1 register */
#define PHY84328_DEV7_RP_NEXTPAGE_2       0x0000c339 /* Dig 4 Remote phy nextpage 2 register */
#define PHY84328_DEV7_RP_NEXTPAGE_3       0x0000c33a /* Dig 4 Remote phy nextpage 3 register */
#define PHY84328_DEV7_RP_NEXTPAGE_4       0x0000c33b /* Dig 4 Remote phy nextpage 4 register */
#define PHY84328_DEV7_MISC3               0x0000c33c /* Dig 4 Miscellaneous 3 control register */
#define PHY84328_DEV7_MISC4               0x0000c33d /* Dig 4 Miscelaneous 4 control register */
#define PHY84328_DEV7_MISC5               0x0000c33e /* Dig 4 Miscelaneous 5 control register */
#define PHY84328_DEV7_LINKCNT_CL72_MSB    0x0000c340 /* CL72 Link counter MSB [23:16] */
#define PHY84328_DEV7_LINKCNT_CL72_LSB    0x0000c341 /* CL72 Link counter LSB [15:0] */
#define PHY84328_DEV7_LP_UP4              0x0000c342 /* Link Partner's UP4 page */
#define PHY84328_DEV7_LP_UP5              0x0000c343 /* Link Partner's UP5 page */
#define PHY84328_DEV7_MISC6               0x0000c345 /* Misc6 */
#define PHY84328_DEV7_MISC7               0x0000c349 /* Misc7 */
#define PHY84328_DEV7_MISC8               0x0000c34a /* Misc8 */
#define PHY84328_DEV7_LINK_STATUS         0x0000c34d /* link_status */
#define PHY84328_DEV7_ACTUAL_SPEED        0x0000c34e /* Actual Speed status */
#define PHY84328_DEV7_MP5_NEXTPAGECTRL    0x0000c350 /* MP5, Message Page 5, next page control register */
#define PHY84328_DEV7_LINK_TIMER_OFFSET1  0x0000c351 /* sgmii & max timer offsets */
#define PHY84328_DEV7_LINK_TIMER_OFFSET2  0x0000c352 /* link up & link down timer offsets */
#define PHY84328_DEV7_LINK_TIMER_OFFSET3  0x0000c353 /* break link & next page link timer offsets */
#define PHY84328_DEV7_OUI_MSB_FIELD       0x0000c354 /* 11 MSbits of the oui, oui[23:13] */
#define PHY84328_DEV7_OUI_LSB_FIELD       0x0000c355 /* 11 middle bits of the oui, oui[12:2] */
#define PHY84328_DEV7_UD_FIELD            0x0000c357 /* User defined field of MP5 */
#define PHY84328_DEV7_LP_UD_FIELD         0x0000c35b /* Link partner's User defined field of MP5 */
#define PHY84328_DEV7_SGMIIBASEPAGE       0x0000c35c /* sgmii_basepage */
#define PHY84328_DEV7_UP5                 0x0000c35e /* AN local device user page 5 */


/****************************************************************************
 * ln_device7_AN_Standard_Registers
 */
/****************************************************************************
 * ln_device7 :: an_control_register
 */
/* ln_device7 :: an_control_register :: an_reset [15:15] */
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AN_RESET_MASK               0x8000
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AN_RESET_ALIGN              0
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AN_RESET_BITS               1
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AN_RESET_SHIFT              15

/* ln_device7 :: an_control_register :: reserved0 [14:13] */
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED0_MASK              0x6000
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED0_ALIGN             0
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED0_BITS              2
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED0_SHIFT             13

/* ln_device7 :: an_control_register :: auto_negotiationenable [12:12] */
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_MASK 0x1000
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_ALIGN 0
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_BITS 1
#define PHY84328_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_SHIFT 12

/* ln_device7 :: an_control_register :: reserved1 [11:10] */
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED1_MASK              0x0c00
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED1_ALIGN             0
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED1_BITS              2
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED1_SHIFT             10

/* ln_device7 :: an_control_register :: restart_auto_negotiation [09:09] */
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_MASK 0x0200
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_ALIGN 0
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_BITS 1
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_SHIFT 9

/* ln_device7 :: an_control_register :: reserved2 [08:00] */
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED2_MASK              0x01ff
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED2_ALIGN             0
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED2_BITS              9
#define PHY84328_DEV7_AN_CONTROL_REGISTER_RESERVED2_SHIFT             0


/****************************************************************************
 * ln_device7 :: an_status_register
 */
/* ln_device7 :: an_status_register :: reserved0 [15:10] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED0_MASK               0xfc00
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED0_ALIGN              0
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED0_BITS               6
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED0_SHIFT              10

/* ln_device7 :: an_status_register :: parallel_detection_fault [09:09] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_MASK 0x0200
#define PHY84328_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_ALIGN 0
#define PHY84328_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_BITS 1
#define PHY84328_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_SHIFT 9

/* ln_device7 :: an_status_register :: reserved1 [08:08] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED1_MASK               0x0100
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED1_ALIGN              0
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED1_BITS               1
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED1_SHIFT              8

/* ln_device7 :: an_status_register :: extended_next_pagestatus [07:07] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_MASK 0x0080
#define PHY84328_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_ALIGN 0
#define PHY84328_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_BITS 1
#define PHY84328_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_SHIFT 7

/* ln_device7 :: an_status_register :: page_received [06:06] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_MASK           0x0040
#define PHY84328_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_ALIGN          0
#define PHY84328_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_BITS           1
#define PHY84328_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_SHIFT          6

/* ln_device7 :: an_status_register :: auto_negotiationcomplete [05:05] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_MASK 0x0020
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_ALIGN 0
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_BITS 1
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_SHIFT 5

/* ln_device7 :: an_status_register :: remote_fault [04:04] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_MASK            0x0010
#define PHY84328_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_ALIGN           0
#define PHY84328_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_BITS            1
#define PHY84328_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_SHIFT           4

/* ln_device7 :: an_status_register :: auto_negotiationability [03:03] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_MASK 0x0008
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_ALIGN 0
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_BITS 1
#define PHY84328_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_SHIFT 3

/* ln_device7 :: an_status_register :: link_status [02:02] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_STATUS_MASK             0x0004
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_STATUS_ALIGN            0
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_STATUS_BITS             1
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_STATUS_SHIFT            2

/* ln_device7 :: an_status_register :: reserved2 [01:01] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED2_MASK               0x0002
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED2_ALIGN              0
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED2_BITS               1
#define PHY84328_DEV7_AN_STATUS_REGISTER_RESERVED2_SHIFT              1

/* ln_device7 :: an_status_register :: link_partner_auto_negotiationability [00:00] */
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_MASK 0x0001
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_ALIGN 0
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_BITS 1
#define PHY84328_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_identifier_register_0
 */
/* ln_device7 :: an_identifier_register_0 :: device_id_0 [15:00] */
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_MASK       0xffff
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_ALIGN      0
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_BITS       16
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_SHIFT      0


/****************************************************************************
 * ln_device7 :: an_identifier_register_1
 */
/* ln_device7 :: an_identifier_register_1 :: device_id_1 [15:00] */
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_MASK       0xffff
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_ALIGN      0
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_BITS       16
#define PHY84328_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_SHIFT      0


/****************************************************************************
 * ln_device7 :: an_oui_id0_register
 */
/* ln_device7 :: an_oui_id0_register :: device_id_0 [15:00] */
#define PHY84328_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_MASK            0xffff
#define PHY84328_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_ALIGN           0
#define PHY84328_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_BITS            16
#define PHY84328_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_SHIFT           0


/****************************************************************************
 * ln_device7 :: an_oui_id1_reg
 */
/* ln_device7 :: an_oui_id1_reg :: device_id_1 [15:00] */
#define PHY84328_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_MASK                 0xffff
#define PHY84328_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_ALIGN                0
#define PHY84328_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_BITS                 16
#define PHY84328_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_SHIFT                0


/****************************************************************************
 * ln_device7 :: an_advertisement_1_register
 */
/* ln_device7 :: an_advertisement_1_register :: next_page [15:15] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_MASK      0x8000
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_ALIGN     0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_BITS      1
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_SHIFT     15

/* ln_device7 :: an_advertisement_1_register :: acknowledge [14:14] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_MASK    0x4000
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_ALIGN   0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_BITS    1
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_SHIFT   14

/* ln_device7 :: an_advertisement_1_register :: remote_fault [13:13] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_MASK   0x2000
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_ALIGN  0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_BITS   1
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_SHIFT  13

/* ln_device7 :: an_advertisement_1_register :: pause [12:10] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_MASK          0x1c00
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_ALIGN         0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_BITS          3
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_SHIFT         10

/* ln_device7 :: an_advertisement_1_register :: echoed_nonce [09:05] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_MASK   0x03e0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_ALIGN  0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_BITS   5
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_SHIFT  5

/* ln_device7 :: an_advertisement_1_register :: selector_field [04:00] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_MASK 0x001f
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_ALIGN 0
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_BITS 5
#define PHY84328_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_advertisement_2_register
 */
/* ln_device7 :: an_advertisement_2_register :: techAbility [15:05] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_MASK    0xffe0
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_ALIGN   0
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_BITS    11
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_SHIFT   5

/* ln_device7 :: an_advertisement_2_register :: transmitted_nonce [04:00] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_MASK 0x001f
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_ALIGN 0
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_BITS 5
#define PHY84328_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_advertisement_3_register
 */
/* ln_device7 :: an_advertisement_3_register :: fec_requested [15:14] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_MASK  0xc000
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_ALIGN 0
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_BITS  2
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_SHIFT 14

/* ln_device7 :: an_advertisement_3_register :: reserved0 [13:00] */
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_MASK      0x3fff
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_ALIGN     0
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_BITS      14
#define PHY84328_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_SHIFT     0


/****************************************************************************
 * ln_device7 :: an_lp_base_page_ability_1_reg
 */
/* ln_device7 :: an_lp_base_page_ability_1_reg :: d15_d0 [15:00] */
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_MASK       0xffff
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_ALIGN      0
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_BITS       16
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_SHIFT      0


/****************************************************************************
 * ln_device7 :: an_lp_base_page_ability_2_reg
 */
/* ln_device7 :: an_lp_base_page_ability_2_reg :: d31_16 [15:00] */
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_MASK       0xffff
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_ALIGN      0
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_BITS       16
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_SHIFT      0


/****************************************************************************
 * ln_device7 :: an_lp_base_page_ability_3_reg
 */
/* ln_device7 :: an_lp_base_page_ability_3_reg :: d47_32 [15:00] */
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_MASK       0xffff
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_ALIGN      0
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_BITS       16
#define PHY84328_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_SHIFT      0


/****************************************************************************
 * ln_device7 :: an_xnp_transmit_1_register
 */
/* ln_device7 :: an_xnp_transmit_1_register :: next_page [15:15] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_MASK       0x8000
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_ALIGN      0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_BITS       1
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_SHIFT      15

/* ln_device7 :: an_xnp_transmit_1_register :: reserved0 [14:14] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_MASK       0x4000
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_ALIGN      0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_BITS       1
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_SHIFT      14

/* ln_device7 :: an_xnp_transmit_1_register :: message_page [13:13] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_MASK    0x2000
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_ALIGN   0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_BITS    1
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_SHIFT   13

/* ln_device7 :: an_xnp_transmit_1_register :: acknowledge_2 [12:12] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_MASK   0x1000
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_ALIGN  0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_BITS   1
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_SHIFT  12

/* ln_device7 :: an_xnp_transmit_1_register :: toggle [11:11] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_MASK          0x0800
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_ALIGN         0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_BITS          1
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_SHIFT         11

/* ln_device7 :: an_xnp_transmit_1_register :: message_unformatedcode_field [10:00] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_MASK 0x07ff
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_ALIGN 0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_BITS 11
#define PHY84328_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_xnp_transmit_2_register
 */
/* ln_device7 :: an_xnp_transmit_2_register :: unformated_codefield_1 [15:00] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_MASK 0xffff
#define PHY84328_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_ALIGN 0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_BITS 16
#define PHY84328_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_xnp_transmit_3_register
 */
/* ln_device7 :: an_xnp_transmit_3_register :: unformated_codefield_3 [15:00] */
#define PHY84328_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_MASK 0xffff
#define PHY84328_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_ALIGN 0
#define PHY84328_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_BITS 16
#define PHY84328_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_lp_xnp_transmit_1_register
 */
/* ln_device7 :: an_lp_xnp_transmit_1_register :: next_page [15:15] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_MASK    0x8000
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_ALIGN   0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_BITS    1
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_SHIFT   15

/* ln_device7 :: an_lp_xnp_transmit_1_register :: acknowledge [14:14] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_MASK  0x4000
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_ALIGN 0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_BITS  1
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_SHIFT 14

/* ln_device7 :: an_lp_xnp_transmit_1_register :: message_page [13:13] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_MASK 0x2000
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_ALIGN 0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_BITS 1
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_SHIFT 13

/* ln_device7 :: an_lp_xnp_transmit_1_register :: acknowledge_2 [12:12] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_MASK 0x1000
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_ALIGN 0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_BITS 1
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_SHIFT 12

/* ln_device7 :: an_lp_xnp_transmit_1_register :: toggle [11:11] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_MASK       0x0800
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_ALIGN      0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_BITS       1
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_SHIFT      11

/* ln_device7 :: an_lp_xnp_transmit_1_register :: message_unformatedcode_field [10:00] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_MASK 0x07ff
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_ALIGN 0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_BITS 11
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_lp_xnp_transmit_2_register
 */
/* ln_device7 :: an_lp_xnp_transmit_2_register :: unformated_codefield_1 [15:00] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_MASK 0xffff
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_ALIGN 0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_BITS 16
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_SHIFT 0


/****************************************************************************
 * ln_device7 :: an_lp_xnp_transmit_3_register
 */
/* ln_device7 :: an_lp_xnp_transmit_3_register :: unformated_codefield_3 [15:00] */
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_MASK 0xffff
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_ALIGN 0
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_BITS 16
#define PHY84328_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_SHIFT 0


/****************************************************************************
 * ln_device7 :: backplane_ethernet_status_register
 */
/* ln_device7 :: backplane_ethernet_status_register :: reserved0 [15:07] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_MASK 0xff80
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_BITS 9
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_SHIFT 7

/* ln_device7 :: backplane_ethernet_status_register :: fortygbase_cr4 [06:06] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_MASK 0x0040
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_SHIFT 6

/* ln_device7 :: backplane_ethernet_status_register :: fortygbase_kr [05:05] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_MASK 0x0020
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_SHIFT 5

/* ln_device7 :: backplane_ethernet_status_register :: tengbase_kr_fecnegotiated [04:04] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_MASK 0x0010
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_SHIFT 4

/* ln_device7 :: backplane_ethernet_status_register :: tengbase_kr [03:03] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_MASK 0x0008
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_SHIFT 3

/* ln_device7 :: backplane_ethernet_status_register :: tengbase_kx4 [02:02] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_MASK 0x0004
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_SHIFT 2

/* ln_device7 :: backplane_ethernet_status_register :: gigbase_kx [01:01] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_MASK 0x0002
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_SHIFT 1

/* ln_device7 :: backplane_ethernet_status_register :: bp_an_ability [00:00] */
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_MASK 0x0001
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_ALIGN 0
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_BITS 1
#define PHY84328_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_SHIFT 0


/****************************************************************************
 * ln_device7 :: EEE_adv
 */
/* ln_device7 :: EEE_adv :: reserved0 [15:07] */
#define PHY84328_DEV7_EEE_ADV_RESERVED0_MASK                          0xff80
#define PHY84328_DEV7_EEE_ADV_RESERVED0_ALIGN                         0
#define PHY84328_DEV7_EEE_ADV_RESERVED0_BITS                          9
#define PHY84328_DEV7_EEE_ADV_RESERVED0_SHIFT                         7

/* ln_device7 :: EEE_adv :: EEE_10G_KR [06:06] */
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KR_MASK                         0x0040
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KR_ALIGN                        0
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KR_BITS                         1
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KR_SHIFT                        6

/* ln_device7 :: EEE_adv :: EEE_10G_KX4 [05:05] */
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KX4_MASK                        0x0020
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KX4_ALIGN                       0
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KX4_BITS                        1
#define PHY84328_DEV7_EEE_ADV_EEE_10G_KX4_SHIFT                       5

/* ln_device7 :: EEE_adv :: EEE_1G_KX [04:04] */
#define PHY84328_DEV7_EEE_ADV_EEE_1G_KX_MASK                          0x0010
#define PHY84328_DEV7_EEE_ADV_EEE_1G_KX_ALIGN                         0
#define PHY84328_DEV7_EEE_ADV_EEE_1G_KX_BITS                          1
#define PHY84328_DEV7_EEE_ADV_EEE_1G_KX_SHIFT                         4

/* ln_device7 :: EEE_adv :: reserved1 [03:00] */
#define PHY84328_DEV7_EEE_ADV_RESERVED1_MASK                          0x000f
#define PHY84328_DEV7_EEE_ADV_RESERVED1_ALIGN                         0
#define PHY84328_DEV7_EEE_ADV_RESERVED1_BITS                          4
#define PHY84328_DEV7_EEE_ADV_RESERVED1_SHIFT                         0


/****************************************************************************
 * ln_device7 :: EEE_lp_adv
 */
/* ln_device7 :: EEE_lp_adv :: reserved0 [15:07] */
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED0_MASK                       0xff80
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED0_ALIGN                      0
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED0_BITS                       9
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED0_SHIFT                      7

/* ln_device7 :: EEE_lp_adv :: EEE_10G_KR [06:06] */
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KR_MASK                      0x0040
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KR_ALIGN                     0
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KR_BITS                      1
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KR_SHIFT                     6

/* ln_device7 :: EEE_lp_adv :: EEE_10G_KX4 [05:05] */
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KX4_MASK                     0x0020
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KX4_ALIGN                    0
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KX4_BITS                     1
#define PHY84328_DEV7_EEE_LP_ADV_EEE_10G_KX4_SHIFT                    5

/* ln_device7 :: EEE_lp_adv :: EEE_1G_KX [04:04] */
#define PHY84328_DEV7_EEE_LP_ADV_EEE_1G_KX_MASK                       0x0010
#define PHY84328_DEV7_EEE_LP_ADV_EEE_1G_KX_ALIGN                      0
#define PHY84328_DEV7_EEE_LP_ADV_EEE_1G_KX_BITS                       1
#define PHY84328_DEV7_EEE_LP_ADV_EEE_1G_KX_SHIFT                      4

/* ln_device7 :: EEE_lp_adv :: reserved1 [03:00] */
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED1_MASK                       0x000f
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED1_ALIGN                      0
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED1_BITS                       4
#define PHY84328_DEV7_EEE_LP_ADV_RESERVED1_SHIFT                      0


/****************************************************************************
 * ln_device7_cl73_userb0
 */
/****************************************************************************
 * ln_device7 :: CL73_UCtrl1
 */
/* ln_device7 :: CL73_UCtrl1 :: cl73_fast_timers [15:15] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_MASK               0x8000
#define PHY84328_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_ALIGN              0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_BITS               1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_SHIFT              15

/* ln_device7 :: CL73_UCtrl1 :: txDisableBam_en_over [14:14] */
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_MASK           0x4000
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_ALIGN          0
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_BITS           1
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_SHIFT          14

/* ln_device7 :: CL73_UCtrl1 :: txDisableBam_en_val [13:13] */
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_MASK            0x2000
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_ALIGN           0
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_BITS            1
#define PHY84328_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_SHIFT           13

/* ln_device7 :: CL73_UCtrl1 :: cl73_lossOfSyncFail_en [12:12] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_MASK         0x1000
#define PHY84328_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_ALIGN        0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_BITS         1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_SHIFT        12

/* ln_device7 :: CL73_UCtrl1 :: cl73_parDet_dis [11:11] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_MASK                0x0800
#define PHY84328_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_ALIGN               0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_BITS                1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_SHIFT               11

/* ln_device7 :: CL73_UCtrl1 :: cl73_allowCl37AN [10:10] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_MASK               0x0400
#define PHY84328_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_ALIGN              0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_BITS               1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_SHIFT              10

/* ln_device7 :: CL73_UCtrl1 :: longParDetTimer_dis [09:09] */
#define PHY84328_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_MASK            0x0200
#define PHY84328_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_ALIGN           0
#define PHY84328_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_BITS            1
#define PHY84328_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_SHIFT           9

/* ln_device7 :: CL73_UCtrl1 :: linkFailTimer_dis [08:08] */
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_MASK              0x0100
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_ALIGN             0
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_BITS              1
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_SHIFT             8

/* ln_device7 :: CL73_UCtrl1 :: linkFailTimerQual_en [07:07] */
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_MASK           0x0080
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_ALIGN          0
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_BITS           1
#define PHY84328_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_SHIFT          7

/* ln_device7 :: CL73_UCtrl1 :: cl73_nonce_match_over [06:06] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_MASK          0x0040
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_ALIGN         0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_BITS          1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_SHIFT         6

/* ln_device7 :: CL73_UCtrl1 :: cl73_nonce_match_val [05:05] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_MASK           0x0020
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_ALIGN          0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_BITS           1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_SHIFT          5

/* ln_device7 :: CL73_UCtrl1 :: couple_w_cl73_restart_wo_link_fail [04:04] */
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_MASK 0x0010
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_ALIGN 0
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_BITS 1
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_SHIFT 4

/* ln_device7 :: CL73_UCtrl1 :: couple_w_cl73_restart [03:03] */
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_MASK          0x0008
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_ALIGN         0
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_BITS          1
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_SHIFT         3

/* ln_device7 :: CL73_UCtrl1 :: couple_w_cl37_restart [02:02] */
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_MASK          0x0004
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_ALIGN         0
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_BITS          1
#define PHY84328_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_SHIFT         2

/* ln_device7 :: CL73_UCtrl1 :: CL73_UStat1_muxsel [01:01] */
#define PHY84328_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_MASK             0x0002
#define PHY84328_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_ALIGN            0
#define PHY84328_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_BITS             1
#define PHY84328_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_SHIFT            1

/* ln_device7 :: CL73_UCtrl1 :: force_cl73_tx_omux_en [00:00] */
#define PHY84328_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_MASK          0x0001
#define PHY84328_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_ALIGN         0
#define PHY84328_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_BITS          1
#define PHY84328_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_SHIFT         0


/****************************************************************************
 * ln_device7 :: CL73_UStat1
 */
/* ln_device7 :: CL73_UStat1 :: reserved0 [15:10] */
#define PHY84328_DEV7_CL73_USTAT1_RESERVED0_MASK                      0xfc00
#define PHY84328_DEV7_CL73_USTAT1_RESERVED0_ALIGN                     0
#define PHY84328_DEV7_CL73_USTAT1_RESERVED0_BITS                      6
#define PHY84328_DEV7_CL73_USTAT1_RESERVED0_SHIFT                     10

/* ln_device7 :: CL73_UStat1 :: arb_fsm [09:00] */
#define PHY84328_DEV7_CL73_USTAT1_ARB_FSM_MASK                        0x03ff
#define PHY84328_DEV7_CL73_USTAT1_ARB_FSM_ALIGN                       0
#define PHY84328_DEV7_CL73_USTAT1_ARB_FSM_BITS                        10
#define PHY84328_DEV7_CL73_USTAT1_ARB_FSM_SHIFT                       0


/****************************************************************************
 * ln_device7 :: CL73_BAMCtrl1
 */
/* ln_device7 :: CL73_BAMCtrl1 :: CL73_bamEn [15:15] */
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMEN_MASK                   0x8000
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMEN_ALIGN                  0
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMEN_BITS                   1
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMEN_SHIFT                  15

/* ln_device7 :: CL73_BAMCtrl1 :: CL73_bam_station_mngr_en [14:14] */
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_MASK     0x4000
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_ALIGN    0
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_BITS     1
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_SHIFT    14

/* ln_device7 :: CL73_BAMCtrl1 :: CL73_bamNP_after_bp_en [13:13] */
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_MASK       0x2000
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_ALIGN      0
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_BITS       1
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_SHIFT      13

/* ln_device7 :: CL73_BAMCtrl1 :: CL73_bam_test_MP5_halt_en [12:12] */
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_MASK    0x1000
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_ALIGN   0
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_BITS    1
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_SHIFT   12

/* ln_device7 :: CL73_BAMCtrl1 :: CL73_bam_test_MP5_halt_step [11:11] */
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_MASK  0x0800
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_ALIGN 0
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_BITS  1
#define PHY84328_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_SHIFT 11

/* ln_device7 :: CL73_BAMCtrl1 :: reserved0 [10:10] */
#define PHY84328_DEV7_CL73_BAMCTRL1_RESERVED0_MASK                    0x0400
#define PHY84328_DEV7_CL73_BAMCTRL1_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_CL73_BAMCTRL1_RESERVED0_BITS                    1
#define PHY84328_DEV7_CL73_BAMCTRL1_RESERVED0_SHIFT                   10

/* ln_device7 :: CL73_BAMCtrl1 :: UD_code_field_41_32 [09:00] */
#define PHY84328_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_MASK          0x03ff
#define PHY84328_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_ALIGN         0
#define PHY84328_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_BITS          10
#define PHY84328_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_SHIFT         0


/****************************************************************************
 * ln_device7 :: CL73_BAMCtrl2
 */
/* ln_device7 :: CL73_BAMCtrl2 :: UD_code_field_31_16 [15:00] */
#define PHY84328_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_MASK          0xffff
#define PHY84328_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_ALIGN         0
#define PHY84328_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_BITS          16
#define PHY84328_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_SHIFT         0


/****************************************************************************
 * ln_device7 :: CL73_BAMCtrl3
 */
/* ln_device7 :: CL73_BAMCtrl3 :: UD_code_field_15_0 [15:00] */
#define PHY84328_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_MASK           0xffff
#define PHY84328_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_ALIGN          0
#define PHY84328_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_BITS           16
#define PHY84328_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_SHIFT          0


/****************************************************************************
 * ln_device7 :: CL73_BAMStat1
 */
/* ln_device7 :: CL73_BAMStat1 :: reserved0 [15:10] */
#define PHY84328_DEV7_CL73_BAMSTAT1_RESERVED0_MASK                    0xfc00
#define PHY84328_DEV7_CL73_BAMSTAT1_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_CL73_BAMSTAT1_RESERVED0_BITS                    6
#define PHY84328_DEV7_CL73_BAMSTAT1_RESERVED0_SHIFT                   10

/* ln_device7 :: CL73_BAMStat1 :: LP_UD_code_field_41_32 [09:00] */
#define PHY84328_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_MASK       0x03ff
#define PHY84328_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_ALIGN      0
#define PHY84328_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_BITS       10
#define PHY84328_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_SHIFT      0


/****************************************************************************
 * ln_device7 :: CL73_BAMStat2
 */
/* ln_device7 :: CL73_BAMStat2 :: LP_UD_code_field_31_16 [15:00] */
#define PHY84328_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_MASK       0xffff
#define PHY84328_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_ALIGN      0
#define PHY84328_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_BITS       16
#define PHY84328_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_SHIFT      0


/****************************************************************************
 * ln_device7 :: CL73_BAMStat3
 */
/* ln_device7 :: CL73_BAMStat3 :: LP_UD_code_field_15_0 [15:00] */
#define PHY84328_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_MASK        0xffff
#define PHY84328_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_ALIGN       0
#define PHY84328_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_BITS        16
#define PHY84328_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_SHIFT       0


/****************************************************************************
 * ln_device7 :: CL73_UCtrl2
 */
/* ln_device7 :: CL73_UCtrl2 :: reserved0 [15:15] */
#define PHY84328_DEV7_CL73_UCTRL2_RESERVED0_MASK                      0x8000
#define PHY84328_DEV7_CL73_UCTRL2_RESERVED0_ALIGN                     0
#define PHY84328_DEV7_CL73_UCTRL2_RESERVED0_BITS                      1
#define PHY84328_DEV7_CL73_UCTRL2_RESERVED0_SHIFT                     15

/* ln_device7 :: CL73_UCtrl2 :: Disable_Wait4_DME_RxSeqDone_4_AN_START [14:14] */
#define PHY84328_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_MASK 0x4000
#define PHY84328_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_ALIGN 0
#define PHY84328_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_BITS 1
#define PHY84328_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_SHIFT 14

/* ln_device7 :: CL73_UCtrl2 :: an_good_trap [13:13] */
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_MASK                   0x2000
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_ALIGN                  0
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_BITS                   1
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_SHIFT                  13

/* ln_device7 :: CL73_UCtrl2 :: an_good_checkTrap [12:12] */
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_MASK              0x1000
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_ALIGN             0
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_BITS              1
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_SHIFT             12

/* ln_device7 :: CL73_UCtrl2 :: uselink [11:11] */
#define PHY84328_DEV7_CL73_UCTRL2_USELINK_MASK                        0x0800
#define PHY84328_DEV7_CL73_UCTRL2_USELINK_ALIGN                       0
#define PHY84328_DEV7_CL73_UCTRL2_USELINK_BITS                        1
#define PHY84328_DEV7_CL73_UCTRL2_USELINK_SHIFT                       11

/* ln_device7 :: CL73_UCtrl2 :: rx_dme_status_sel [10:09] */
#define PHY84328_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_MASK              0x0600
#define PHY84328_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_ALIGN             0
#define PHY84328_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_BITS              2
#define PHY84328_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_SHIFT             9

/* ln_device7 :: CL73_UCtrl2 :: cl73_suppress_mr_page_rx_dis [08:08] */
#define PHY84328_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_MASK   0x0100
#define PHY84328_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_ALIGN  0
#define PHY84328_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_BITS   1
#define PHY84328_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_SHIFT  8

/* ln_device7 :: CL73_UCtrl2 :: cl73_record_2NP_after_BP_en [07:07] */
#define PHY84328_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_MASK    0x0080
#define PHY84328_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_ALIGN   0
#define PHY84328_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_BITS    1
#define PHY84328_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_SHIFT   7

/* ln_device7 :: CL73_UCtrl2 :: cl73_BAMStat123_sel [06:04] */
#define PHY84328_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_MASK            0x0070
#define PHY84328_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_ALIGN           0
#define PHY84328_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_BITS            3
#define PHY84328_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_SHIFT           4

/* ln_device7 :: CL73_UCtrl2 :: sigdet_timer_dis [03:03] */
#define PHY84328_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_MASK               0x0008
#define PHY84328_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_ALIGN              0
#define PHY84328_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_BITS               1
#define PHY84328_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_SHIFT              3

/* ln_device7 :: CL73_UCtrl2 :: an_good_check_bam37_dis [02:02] */
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_MASK        0x0004
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_ALIGN       0
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_BITS        1
#define PHY84328_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_SHIFT       2

/* ln_device7 :: CL73_UCtrl2 :: config_match_dis [01:01] */
#define PHY84328_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_MASK               0x0002
#define PHY84328_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_ALIGN              0
#define PHY84328_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_BITS               1
#define PHY84328_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_SHIFT              1

/* ln_device7 :: CL73_UCtrl2 :: hold_lp_ability [00:00] */
#define PHY84328_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_MASK                0x0001
#define PHY84328_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_ALIGN               0
#define PHY84328_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_BITS                1
#define PHY84328_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_SHIFT               0


/****************************************************************************
 * ln_device7 :: CL73_EEECtrl_type
 */
/* ln_device7 :: CL73_EEECtrl_type :: CL73_eeeEn [15:15] */
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_MASK               0x8000
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_ALIGN              0
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_BITS               1
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_SHIFT              15

/* ln_device7 :: CL73_EEECtrl_type :: CL73_eeeNP_after_bp_en [14:14] */
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_MASK   0x4000
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_ALIGN  0
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_BITS   1
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_SHIFT  14

/* ln_device7 :: CL73_EEECtrl_type :: hold_eee_lp_ability [13:13] */
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_MASK      0x2000
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_ALIGN     0
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_BITS      1
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_SHIFT     13

/* ln_device7 :: CL73_EEECtrl_type :: reserved0 [12:00] */
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_RESERVED0_MASK                0x1fff
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_RESERVED0_ALIGN               0
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_RESERVED0_BITS                13
#define PHY84328_DEV7_CL73_EEECTRL_TYPE_RESERVED0_SHIFT               0


/****************************************************************************
 * ln_device7_gp_status
 */
/****************************************************************************
 * ln_device7 :: miscrxstatus
 */
/* ln_device7 :: miscrxstatus :: capture_NP_lh [15:15] */
#define PHY84328_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_MASK                 0x8000
#define PHY84328_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_ALIGN                0
#define PHY84328_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_BITS                 1
#define PHY84328_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_SHIFT                15

/* ln_device7 :: miscrxstatus :: teton_brk_link_lh [14:14] */
#define PHY84328_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_MASK             0x4000
#define PHY84328_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_ALIGN            0
#define PHY84328_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_BITS             1
#define PHY84328_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_SHIFT            14

/* ln_device7 :: miscrxstatus :: UP3_lh [13:13] */
#define PHY84328_DEV7_MISCRXSTATUS_UP3_LH_MASK                        0x2000
#define PHY84328_DEV7_MISCRXSTATUS_UP3_LH_ALIGN                       0
#define PHY84328_DEV7_MISCRXSTATUS_UP3_LH_BITS                        1
#define PHY84328_DEV7_MISCRXSTATUS_UP3_LH_SHIFT                       13

/* ln_device7 :: miscrxstatus :: MP5_lh [12:12] */
#define PHY84328_DEV7_MISCRXSTATUS_MP5_LH_MASK                        0x1000
#define PHY84328_DEV7_MISCRXSTATUS_MP5_LH_ALIGN                       0
#define PHY84328_DEV7_MISCRXSTATUS_MP5_LH_BITS                        1
#define PHY84328_DEV7_MISCRXSTATUS_MP5_LH_SHIFT                       12

/* ln_device7 :: miscrxstatus :: nonMatchingOUI_lh [11:11] */
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_MASK             0x0800
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_ALIGN            0
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_BITS             1
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_SHIFT            11

/* ln_device7 :: miscrxstatus :: matchingOUI_msb_lh [10:10] */
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_MASK            0x0400
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_ALIGN           0
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_BITS            1
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_SHIFT           10

/* ln_device7 :: miscrxstatus :: matchingOUI_lsb_lh [09:09] */
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_MASK            0x0200
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_ALIGN           0
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_BITS            1
#define PHY84328_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_SHIFT           9

/* ln_device7 :: miscrxstatus :: invalidSeq_lh [08:08] */
#define PHY84328_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_MASK                 0x0100
#define PHY84328_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_ALIGN                0
#define PHY84328_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_BITS                 1
#define PHY84328_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_SHIFT                8

/* ln_device7 :: miscrxstatus :: nullMP_lh [07:07] */
#define PHY84328_DEV7_MISCRXSTATUS_NULLMP_LH_MASK                     0x0080
#define PHY84328_DEV7_MISCRXSTATUS_NULLMP_LH_ALIGN                    0
#define PHY84328_DEV7_MISCRXSTATUS_NULLMP_LH_BITS                     1
#define PHY84328_DEV7_MISCRXSTATUS_NULLMP_LH_SHIFT                    7

/* ln_device7 :: miscrxstatus :: remotePhyMP_lh [06:06] */
#define PHY84328_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_MASK                0x0040
#define PHY84328_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_ALIGN               0
#define PHY84328_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_BITS                1
#define PHY84328_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_SHIFT               6

/* ln_device7 :: miscrxstatus :: nonMatchingMP_lh [05:05] */
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_MASK              0x0020
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_ALIGN             0
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_BITS              1
#define PHY84328_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_SHIFT             5

/* ln_device7 :: miscrxstatus :: over1gMP_lh [04:04] */
#define PHY84328_DEV7_MISCRXSTATUS_OVER1GMP_LH_MASK                   0x0010
#define PHY84328_DEV7_MISCRXSTATUS_OVER1GMP_LH_ALIGN                  0
#define PHY84328_DEV7_MISCRXSTATUS_OVER1GMP_LH_BITS                   1
#define PHY84328_DEV7_MISCRXSTATUS_OVER1GMP_LH_SHIFT                  4

/* ln_device7 :: miscrxstatus :: rx_config_is_0_lh [03:03] */
#define PHY84328_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_MASK             0x0008
#define PHY84328_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_ALIGN            0
#define PHY84328_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_BITS             1
#define PHY84328_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_SHIFT            3

/* ln_device7 :: miscrxstatus :: np_toggle_err_lh [02:02] */
#define PHY84328_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_MASK              0x0004
#define PHY84328_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_ALIGN             0
#define PHY84328_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_BITS              1
#define PHY84328_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_SHIFT             2

/* ln_device7 :: miscrxstatus :: mr_np_lh [01:01] */
#define PHY84328_DEV7_MISCRXSTATUS_MR_NP_LH_MASK                      0x0002
#define PHY84328_DEV7_MISCRXSTATUS_MR_NP_LH_ALIGN                     0
#define PHY84328_DEV7_MISCRXSTATUS_MR_NP_LH_BITS                      1
#define PHY84328_DEV7_MISCRXSTATUS_MR_NP_LH_SHIFT                     1

/* ln_device7 :: miscrxstatus :: mr_bp_lh [00:00] */
#define PHY84328_DEV7_MISCRXSTATUS_MR_BP_LH_MASK                      0x0001
#define PHY84328_DEV7_MISCRXSTATUS_MR_BP_LH_ALIGN                     0
#define PHY84328_DEV7_MISCRXSTATUS_MR_BP_LH_BITS                      1
#define PHY84328_DEV7_MISCRXSTATUS_MR_BP_LH_SHIFT                     0


/****************************************************************************
 * ln_device7 :: x2500status1
 */
/* ln_device7 :: x2500status1 :: hcd_over_1g_or [15:15] */
#define PHY84328_DEV7_X2500STATUS1_HCD_OVER_1G_OR_MASK                0x8000
#define PHY84328_DEV7_X2500STATUS1_HCD_OVER_1G_OR_ALIGN               0
#define PHY84328_DEV7_X2500STATUS1_HCD_OVER_1G_OR_BITS                1
#define PHY84328_DEV7_X2500STATUS1_HCD_OVER_1G_OR_SHIFT               15

/* ln_device7 :: x2500status1 :: latch_hcd_over_1g [14:14] */
#define PHY84328_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_MASK             0x4000
#define PHY84328_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_ALIGN            0
#define PHY84328_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_BITS             1
#define PHY84328_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_SHIFT            14

/* ln_device7 :: x2500status1 :: latchmdio [13:13] */
#define PHY84328_DEV7_X2500STATUS1_LATCHMDIO_MASK                     0x2000
#define PHY84328_DEV7_X2500STATUS1_LATCHMDIO_ALIGN                    0
#define PHY84328_DEV7_X2500STATUS1_LATCHMDIO_BITS                     1
#define PHY84328_DEV7_X2500STATUS1_LATCHMDIO_SHIFT                    13

/* ln_device7 :: x2500status1 :: s_bc_reg_rst [12:12] */
#define PHY84328_DEV7_X2500STATUS1_S_BC_REG_RST_MASK                  0x1000
#define PHY84328_DEV7_X2500STATUS1_S_BC_REG_RST_ALIGN                 0
#define PHY84328_DEV7_X2500STATUS1_S_BC_REG_RST_BITS                  1
#define PHY84328_DEV7_X2500STATUS1_S_BC_REG_RST_SHIFT                 12

/* ln_device7 :: x2500status1 :: s_wait2res [11:11] */
#define PHY84328_DEV7_X2500STATUS1_S_WAIT2RES_MASK                    0x0800
#define PHY84328_DEV7_X2500STATUS1_S_WAIT2RES_ALIGN                   0
#define PHY84328_DEV7_X2500STATUS1_S_WAIT2RES_BITS                    1
#define PHY84328_DEV7_X2500STATUS1_S_WAIT2RES_SHIFT                   11

/* ln_device7 :: x2500status1 :: s_wait30ms [10:10] */
#define PHY84328_DEV7_X2500STATUS1_S_WAIT30MS_MASK                    0x0400
#define PHY84328_DEV7_X2500STATUS1_S_WAIT30MS_ALIGN                   0
#define PHY84328_DEV7_X2500STATUS1_S_WAIT30MS_BITS                    1
#define PHY84328_DEV7_X2500STATUS1_S_WAIT30MS_SHIFT                   10

/* ln_device7 :: x2500status1 :: s_clockswit [09:09] */
#define PHY84328_DEV7_X2500STATUS1_S_CLOCKSWIT_MASK                   0x0200
#define PHY84328_DEV7_X2500STATUS1_S_CLOCKSWIT_ALIGN                  0
#define PHY84328_DEV7_X2500STATUS1_S_CLOCKSWIT_BITS                   1
#define PHY84328_DEV7_X2500STATUS1_S_CLOCKSWIT_SHIFT                  9

/* ln_device7 :: x2500status1 :: s_pllswit [08:08] */
#define PHY84328_DEV7_X2500STATUS1_S_PLLSWIT_MASK                     0x0100
#define PHY84328_DEV7_X2500STATUS1_S_PLLSWIT_ALIGN                    0
#define PHY84328_DEV7_X2500STATUS1_S_PLLSWIT_BITS                     1
#define PHY84328_DEV7_X2500STATUS1_S_PLLSWIT_SHIFT                    8

/* ln_device7 :: x2500status1 :: s_wait4link [07:07] */
#define PHY84328_DEV7_X2500STATUS1_S_WAIT4LINK_MASK                   0x0080
#define PHY84328_DEV7_X2500STATUS1_S_WAIT4LINK_ALIGN                  0
#define PHY84328_DEV7_X2500STATUS1_S_WAIT4LINK_BITS                   1
#define PHY84328_DEV7_X2500STATUS1_S_WAIT4LINK_SHIFT                  7

/* ln_device7 :: x2500status1 :: s_complete [06:06] */
#define PHY84328_DEV7_X2500STATUS1_S_COMPLETE_MASK                    0x0040
#define PHY84328_DEV7_X2500STATUS1_S_COMPLETE_ALIGN                   0
#define PHY84328_DEV7_X2500STATUS1_S_COMPLETE_BITS                    1
#define PHY84328_DEV7_X2500STATUS1_S_COMPLETE_SHIFT                   6

/* ln_device7 :: x2500status1 :: s_lostlink [05:05] */
#define PHY84328_DEV7_X2500STATUS1_S_LOSTLINK_MASK                    0x0020
#define PHY84328_DEV7_X2500STATUS1_S_LOSTLINK_ALIGN                   0
#define PHY84328_DEV7_X2500STATUS1_S_LOSTLINK_BITS                    1
#define PHY84328_DEV7_X2500STATUS1_S_LOSTLINK_SHIFT                   5

/* ln_device7 :: x2500status1 :: s_dead [04:04] */
#define PHY84328_DEV7_X2500STATUS1_S_DEAD_MASK                        0x0010
#define PHY84328_DEV7_X2500STATUS1_S_DEAD_ALIGN                       0
#define PHY84328_DEV7_X2500STATUS1_S_DEAD_BITS                        1
#define PHY84328_DEV7_X2500STATUS1_S_DEAD_SHIFT                       4

/* ln_device7 :: x2500status1 :: fail_cnt [03:00] */
#define PHY84328_DEV7_X2500STATUS1_FAIL_CNT_MASK                      0x000f
#define PHY84328_DEV7_X2500STATUS1_FAIL_CNT_ALIGN                     0
#define PHY84328_DEV7_X2500STATUS1_FAIL_CNT_BITS                      4
#define PHY84328_DEV7_X2500STATUS1_FAIL_CNT_SHIFT                     0


/****************************************************************************
 * ln_device7 :: topanstatus1
 */
/* ln_device7 :: topanstatus1 :: reserved0 [15:14] */
#define PHY84328_DEV7_TOPANSTATUS1_RESERVED0_MASK                     0xc000
#define PHY84328_DEV7_TOPANSTATUS1_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_TOPANSTATUS1_RESERVED0_BITS                     2
#define PHY84328_DEV7_TOPANSTATUS1_RESERVED0_SHIFT                    14

/* ln_device7 :: topanstatus1 :: actual_speed [13:08] */
#define PHY84328_DEV7_TOPANSTATUS1_ACTUAL_SPEED_MASK                  0x3f00
#define PHY84328_DEV7_TOPANSTATUS1_ACTUAL_SPEED_ALIGN                 0
#define PHY84328_DEV7_TOPANSTATUS1_ACTUAL_SPEED_BITS                  6
#define PHY84328_DEV7_TOPANSTATUS1_ACTUAL_SPEED_SHIFT                 8

/* ln_device7 :: topanstatus1 :: pause_resolution_rxside [07:07] */
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_MASK       0x0080
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_ALIGN      0
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_BITS       1
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_SHIFT      7

/* ln_device7 :: topanstatus1 :: pause_resolution_txside [06:06] */
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_MASK       0x0040
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_ALIGN      0
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_BITS       1
#define PHY84328_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_SHIFT      6

/* ln_device7 :: topanstatus1 :: cl73_lp_np_BAM_able [05:05] */
#define PHY84328_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_MASK           0x0020
#define PHY84328_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_ALIGN          0
#define PHY84328_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_BITS           1
#define PHY84328_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_SHIFT          5

/* ln_device7 :: topanstatus1 :: cl73_mr_lp_autoneg_able [04:04] */
#define PHY84328_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_MASK       0x0010
#define PHY84328_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_ALIGN      0
#define PHY84328_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_BITS       1
#define PHY84328_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_SHIFT      4

/* ln_device7 :: topanstatus1 :: duplex_status [03:03] */
#define PHY84328_DEV7_TOPANSTATUS1_DUPLEX_STATUS_MASK                 0x0008
#define PHY84328_DEV7_TOPANSTATUS1_DUPLEX_STATUS_ALIGN                0
#define PHY84328_DEV7_TOPANSTATUS1_DUPLEX_STATUS_BITS                 1
#define PHY84328_DEV7_TOPANSTATUS1_DUPLEX_STATUS_SHIFT                3

/* ln_device7 :: topanstatus1 :: link_status [02:02] */
#define PHY84328_DEV7_TOPANSTATUS1_LINK_STATUS_MASK                   0x0004
#define PHY84328_DEV7_TOPANSTATUS1_LINK_STATUS_ALIGN                  0
#define PHY84328_DEV7_TOPANSTATUS1_LINK_STATUS_BITS                   1
#define PHY84328_DEV7_TOPANSTATUS1_LINK_STATUS_SHIFT                  2

/* ln_device7 :: topanstatus1 :: cl37_autoneg_complete [01:01] */
#define PHY84328_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_MASK         0x0002
#define PHY84328_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_ALIGN        0
#define PHY84328_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_BITS         1
#define PHY84328_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_SHIFT        1

/* ln_device7 :: topanstatus1 :: cl73_autoneg_complete [00:00] */
#define PHY84328_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_MASK         0x0001
#define PHY84328_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_ALIGN        0
#define PHY84328_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_BITS         1
#define PHY84328_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_SHIFT        0


/****************************************************************************
 * ln_device7 :: lp_up1
 */
/* ln_device7 :: lp_up1 :: reserved0 [15:11] */
#define PHY84328_DEV7_LP_UP1_RESERVED0_MASK                           0xf800
#define PHY84328_DEV7_LP_UP1_RESERVED0_ALIGN                          0
#define PHY84328_DEV7_LP_UP1_RESERVED0_BITS                           5
#define PHY84328_DEV7_LP_UP1_RESERVED0_SHIFT                          11

/* ln_device7 :: lp_up1 :: lp_adv_over_1g [10:00] */
#define PHY84328_DEV7_LP_UP1_LP_ADV_OVER_1G_MASK                      0x07ff
#define PHY84328_DEV7_LP_UP1_LP_ADV_OVER_1G_ALIGN                     0
#define PHY84328_DEV7_LP_UP1_LP_ADV_OVER_1G_BITS                      11
#define PHY84328_DEV7_LP_UP1_LP_ADV_OVER_1G_SHIFT                     0


/****************************************************************************
 * ln_device7 :: lp_up2
 */
/* ln_device7 :: lp_up2 :: reserved0 [15:11] */
#define PHY84328_DEV7_LP_UP2_RESERVED0_MASK                           0xf800
#define PHY84328_DEV7_LP_UP2_RESERVED0_ALIGN                          0
#define PHY84328_DEV7_LP_UP2_RESERVED0_BITS                           5
#define PHY84328_DEV7_LP_UP2_RESERVED0_SHIFT                          11

/* ln_device7 :: lp_up2 :: lp_adv_over_1g [10:00] */
#define PHY84328_DEV7_LP_UP2_LP_ADV_OVER_1G_MASK                      0x07ff
#define PHY84328_DEV7_LP_UP2_LP_ADV_OVER_1G_ALIGN                     0
#define PHY84328_DEV7_LP_UP2_LP_ADV_OVER_1G_BITS                      11
#define PHY84328_DEV7_LP_UP2_LP_ADV_OVER_1G_SHIFT                     0


/****************************************************************************
 * ln_device7 :: lp_up3
 */
/* ln_device7 :: lp_up3 :: reserved0 [15:11] */
#define PHY84328_DEV7_LP_UP3_RESERVED0_MASK                           0xf800
#define PHY84328_DEV7_LP_UP3_RESERVED0_ALIGN                          0
#define PHY84328_DEV7_LP_UP3_RESERVED0_BITS                           5
#define PHY84328_DEV7_LP_UP3_RESERVED0_SHIFT                          11

/* ln_device7 :: lp_up3 :: lp_adv_over_1g [10:00] */
#define PHY84328_DEV7_LP_UP3_LP_ADV_OVER_1G_MASK                      0x07ff
#define PHY84328_DEV7_LP_UP3_LP_ADV_OVER_1G_ALIGN                     0
#define PHY84328_DEV7_LP_UP3_LP_ADV_OVER_1G_BITS                      11
#define PHY84328_DEV7_LP_UP3_LP_ADV_OVER_1G_SHIFT                     0


/****************************************************************************
 * ln_device7_userPerLnCtrl_Registers
 */
/****************************************************************************
 * ln_device7 :: cl73Control1
 */
/* ln_device7 :: cl73Control1 :: reserved0 [15:08] */
#define PHY84328_DEV7_CL73CONTROL1_RESERVED0_MASK                     0xff00
#define PHY84328_DEV7_CL73CONTROL1_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_CL73CONTROL1_RESERVED0_BITS                     8
#define PHY84328_DEV7_CL73CONTROL1_RESERVED0_SHIFT                    8

/* ln_device7 :: cl73Control1 :: cl73_internal_10us_timer_val [07:00] */
#define PHY84328_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_MASK  0x00ff
#define PHY84328_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_ALIGN 0
#define PHY84328_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_BITS  8
#define PHY84328_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_SHIFT 0


/****************************************************************************
 * ln_device7 :: cl73Control2
 */
/* ln_device7 :: cl73Control2 :: reserved0 [15:13] */
#define PHY84328_DEV7_CL73CONTROL2_RESERVED0_MASK                     0xe000
#define PHY84328_DEV7_CL73CONTROL2_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_CL73CONTROL2_RESERVED0_BITS                     3
#define PHY84328_DEV7_CL73CONTROL2_RESERVED0_SHIFT                    13

/* ln_device7 :: cl73Control2 :: cl73_link_fail_inhibit_timer_val [12:00] */
#define PHY84328_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_MASK 0x1fff
#define PHY84328_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_ALIGN 0
#define PHY84328_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_BITS 13
#define PHY84328_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_SHIFT 0


/****************************************************************************
 * ln_device7 :: cl73Control3
 */
/* ln_device7 :: cl73Control3 :: reserved0 [15:13] */
#define PHY84328_DEV7_CL73CONTROL3_RESERVED0_MASK                     0xe000
#define PHY84328_DEV7_CL73CONTROL3_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_CL73CONTROL3_RESERVED0_BITS                     3
#define PHY84328_DEV7_CL73CONTROL3_RESERVED0_SHIFT                    13

/* ln_device7 :: cl73Control3 :: cl73_an_wait_timer_val [12:00] */
#define PHY84328_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_MASK        0x1fff
#define PHY84328_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_ALIGN       0
#define PHY84328_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_BITS        13
#define PHY84328_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_SHIFT       0


/****************************************************************************
 * ln_device7 :: cl73Control4
 */
/* ln_device7 :: cl73Control4 :: reserved0 [15:13] */
#define PHY84328_DEV7_CL73CONTROL4_RESERVED0_MASK                     0xe000
#define PHY84328_DEV7_CL73CONTROL4_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_CL73CONTROL4_RESERVED0_BITS                     3
#define PHY84328_DEV7_CL73CONTROL4_RESERVED0_SHIFT                    13

/* ln_device7 :: cl73Control4 :: cl73_break_link_timer_val [12:00] */
#define PHY84328_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_MASK     0x1fff
#define PHY84328_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_ALIGN    0
#define PHY84328_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_BITS     13
#define PHY84328_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_SHIFT    0


/****************************************************************************
 * ln_device7 :: cl73Control5
 */
/* ln_device7 :: cl73Control5 :: reserved0 [15:13] */
#define PHY84328_DEV7_CL73CONTROL5_RESERVED0_MASK                     0xe000
#define PHY84328_DEV7_CL73CONTROL5_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_CL73CONTROL5_RESERVED0_BITS                     3
#define PHY84328_DEV7_CL73CONTROL5_RESERVED0_SHIFT                    13

/* ln_device7 :: cl73Control5 :: cl73_break_link_timer_bam_val [12:00] */
#define PHY84328_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_MASK 0x1fff
#define PHY84328_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_ALIGN 0
#define PHY84328_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_BITS 13
#define PHY84328_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_SHIFT 0


/****************************************************************************
 * ln_device7 :: cl73Control6
 */
/* ln_device7 :: cl73Control6 :: reserved0 [15:13] */
#define PHY84328_DEV7_CL73CONTROL6_RESERVED0_MASK                     0xe000
#define PHY84328_DEV7_CL73CONTROL6_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_CL73CONTROL6_RESERVED0_BITS                     3
#define PHY84328_DEV7_CL73CONTROL6_RESERVED0_SHIFT                    13

/* ln_device7 :: cl73Control6 :: cl73_ignore_link_timer_val [12:00] */
#define PHY84328_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_MASK    0x1fff
#define PHY84328_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_ALIGN   0
#define PHY84328_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_BITS    13
#define PHY84328_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_SHIFT   0


/****************************************************************************
 * ln_device7 :: cl73DmeTmrs
 */
/* ln_device7 :: cl73DmeTmrs :: cl73_dme_page_test_max_cnt_val [15:08] */
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_MASK 0xff00
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_ALIGN 0
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_BITS 8
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_SHIFT 8

/* ln_device7 :: cl73DmeTmrs :: cl73_dme_page_test_min_cnt_val [07:00] */
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_MASK 0x00ff
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_ALIGN 0
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_BITS 8
#define PHY84328_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_SHIFT 0


/****************************************************************************
 * ln_device7 :: Control1000X1
 */
/* ln_device7 :: Control1000X1 :: reserved0 [15:15] */
#define PHY84328_DEV7_CONTROL1000X1_RESERVED0_MASK                    0x8000
#define PHY84328_DEV7_CONTROL1000X1_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_CONTROL1000X1_RESERVED0_BITS                    1
#define PHY84328_DEV7_CONTROL1000X1_RESERVED0_SHIFT                   15

/* ln_device7 :: Control1000X1 :: disable_signal_detect_filter [14:14] */
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_MASK 0x4000
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_ALIGN 0
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_BITS 1
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_SHIFT 14

/* ln_device7 :: Control1000X1 :: reserved1 [13:12] */
#define PHY84328_DEV7_CONTROL1000X1_RESERVED1_MASK                    0x3000
#define PHY84328_DEV7_CONTROL1000X1_RESERVED1_ALIGN                   0
#define PHY84328_DEV7_CONTROL1000X1_RESERVED1_BITS                    2
#define PHY84328_DEV7_CONTROL1000X1_RESERVED1_SHIFT                   12

/* ln_device7 :: Control1000X1 :: sel_rx_pkts_for_cntr [11:11] */
#define PHY84328_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_MASK         0x0800
#define PHY84328_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_ALIGN        0
#define PHY84328_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_BITS         1
#define PHY84328_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_SHIFT        11

/* ln_device7 :: Control1000X1 :: remote_loopback [10:10] */
#define PHY84328_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_MASK              0x0400
#define PHY84328_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_ALIGN             0
#define PHY84328_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_BITS              1
#define PHY84328_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_SHIFT             10

/* ln_device7 :: Control1000X1 :: zero_comma_detector_phase [09:09] */
#define PHY84328_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_MASK    0x0200
#define PHY84328_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_ALIGN   0
#define PHY84328_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_BITS    1
#define PHY84328_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_SHIFT   9

/* ln_device7 :: Control1000X1 :: comma_det_en [08:08] */
#define PHY84328_DEV7_CONTROL1000X1_COMMA_DET_EN_MASK                 0x0100
#define PHY84328_DEV7_CONTROL1000X1_COMMA_DET_EN_ALIGN                0
#define PHY84328_DEV7_CONTROL1000X1_COMMA_DET_EN_BITS                 1
#define PHY84328_DEV7_CONTROL1000X1_COMMA_DET_EN_SHIFT                8

/* ln_device7 :: Control1000X1 :: crc_checker_disable [07:07] */
#define PHY84328_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_MASK          0x0080
#define PHY84328_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_ALIGN         0
#define PHY84328_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_BITS          1
#define PHY84328_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_SHIFT         7

/* ln_device7 :: Control1000X1 :: disable_pll_pwrdwn [06:06] */
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_MASK           0x0040
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_ALIGN          0
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_BITS           1
#define PHY84328_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_SHIFT          6

/* ln_device7 :: Control1000X1 :: sgmii_master_mode [05:05] */
#define PHY84328_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_MASK            0x0020
#define PHY84328_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_BITS            1
#define PHY84328_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_SHIFT           5

/* ln_device7 :: Control1000X1 :: autodet_en [04:04] */
#define PHY84328_DEV7_CONTROL1000X1_AUTODET_EN_MASK                   0x0010
#define PHY84328_DEV7_CONTROL1000X1_AUTODET_EN_ALIGN                  0
#define PHY84328_DEV7_CONTROL1000X1_AUTODET_EN_BITS                   1
#define PHY84328_DEV7_CONTROL1000X1_AUTODET_EN_SHIFT                  4

/* ln_device7 :: Control1000X1 :: invert_signal_detect [03:03] */
#define PHY84328_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_MASK         0x0008
#define PHY84328_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_ALIGN        0
#define PHY84328_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_BITS         1
#define PHY84328_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_SHIFT        3

/* ln_device7 :: Control1000X1 :: signal_detect_en [02:02] */
#define PHY84328_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_MASK             0x0004
#define PHY84328_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_ALIGN            0
#define PHY84328_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_BITS             1
#define PHY84328_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_SHIFT            2

/* ln_device7 :: Control1000X1 :: tbi_interface [01:01] */
#define PHY84328_DEV7_CONTROL1000X1_TBI_INTERFACE_MASK                0x0002
#define PHY84328_DEV7_CONTROL1000X1_TBI_INTERFACE_ALIGN               0
#define PHY84328_DEV7_CONTROL1000X1_TBI_INTERFACE_BITS                1
#define PHY84328_DEV7_CONTROL1000X1_TBI_INTERFACE_SHIFT               1

/* ln_device7 :: Control1000X1 :: fiber_mode_1000X [00:00] */
#define PHY84328_DEV7_CONTROL1000X1_FIBER_MODE_1000X_MASK             0x0001
#define PHY84328_DEV7_CONTROL1000X1_FIBER_MODE_1000X_ALIGN            0
#define PHY84328_DEV7_CONTROL1000X1_FIBER_MODE_1000X_BITS             1
#define PHY84328_DEV7_CONTROL1000X1_FIBER_MODE_1000X_SHIFT            0


/****************************************************************************
 * ln_device7 :: Control1000X2
 */
/* ln_device7 :: Control1000X2 :: disable_extend_fdx_only [15:15] */
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_MASK      0x8000
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_ALIGN     0
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_BITS      1
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_SHIFT     15

/* ln_device7 :: Control1000X2 :: clear_ber_counter [14:14] */
#define PHY84328_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_MASK            0x4000
#define PHY84328_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_BITS            1
#define PHY84328_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_SHIFT           14

/* ln_device7 :: Control1000X2 :: transmit_idlejam_seq_test [13:13] */
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_MASK    0x2000
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_ALIGN   0
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_BITS    1
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_SHIFT   13

/* ln_device7 :: Control1000X2 :: transmit_packet_seq_test [12:12] */
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_MASK     0x1000
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_ALIGN    0
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_BITS     1
#define PHY84328_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_SHIFT    12

/* ln_device7 :: Control1000X2 :: test_cntr [11:11] */
#define PHY84328_DEV7_CONTROL1000X2_TEST_CNTR_MASK                    0x0800
#define PHY84328_DEV7_CONTROL1000X2_TEST_CNTR_ALIGN                   0
#define PHY84328_DEV7_CONTROL1000X2_TEST_CNTR_BITS                    1
#define PHY84328_DEV7_CONTROL1000X2_TEST_CNTR_SHIFT                   11

/* ln_device7 :: Control1000X2 :: bypass_pcs_tx [10:10] */
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_TX_MASK                0x0400
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_TX_ALIGN               0
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_TX_BITS                1
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_TX_SHIFT               10

/* ln_device7 :: Control1000X2 :: bypass_pcs_rx [09:09] */
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_RX_MASK                0x0200
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_RX_ALIGN               0
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_RX_BITS                1
#define PHY84328_DEV7_CONTROL1000X2_BYPASS_PCS_RX_SHIFT               9

/* ln_device7 :: Control1000X2 :: disable_TRRR_generation [08:08] */
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_MASK      0x0100
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_ALIGN     0
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_BITS      1
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_SHIFT     8

/* ln_device7 :: Control1000X2 :: disable_carrier_extend [07:07] */
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_MASK       0x0080
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_ALIGN      0
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_BITS       1
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_SHIFT      7

/* ln_device7 :: Control1000X2 :: autoneg_fast_timers [06:06] */
#define PHY84328_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_MASK          0x0040
#define PHY84328_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_ALIGN         0
#define PHY84328_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_BITS          1
#define PHY84328_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_SHIFT         6

/* ln_device7 :: Control1000X2 :: force_xmit_data_on_txside [05:05] */
#define PHY84328_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_MASK    0x0020
#define PHY84328_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_ALIGN   0
#define PHY84328_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_BITS    1
#define PHY84328_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_SHIFT   5

/* ln_device7 :: Control1000X2 :: disable_remote_fault_sensing [04:04] */
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_MASK 0x0010
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_ALIGN 0
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_BITS 1
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_SHIFT 4

/* ln_device7 :: Control1000X2 :: enable_autoneg_err_timer [03:03] */
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_MASK     0x0008
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_ALIGN    0
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_BITS     1
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_SHIFT    3

/* ln_device7 :: Control1000X2 :: filter_force_link [02:02] */
#define PHY84328_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_MASK            0x0004
#define PHY84328_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_BITS            1
#define PHY84328_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_SHIFT           2

/* ln_device7 :: Control1000X2 :: disable_false_link [01:01] */
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_MASK           0x0002
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_ALIGN          0
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_BITS           1
#define PHY84328_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_SHIFT          1

/* ln_device7 :: Control1000X2 :: enable_parallel_detection [00:00] */
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_MASK    0x0001
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_ALIGN   0
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_BITS    1
#define PHY84328_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_SHIFT   0


/****************************************************************************
 * ln_device7 :: Control1000X3
 */
/* ln_device7 :: Control1000X3 :: disable_packet_misalign [15:15] */
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_MASK      0x8000
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_ALIGN     0
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_BITS      1
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_SHIFT     15

/* ln_device7 :: Control1000X3 :: rxfifo_gmii_reset [14:14] */
#define PHY84328_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_MASK            0x4000
#define PHY84328_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_BITS            1
#define PHY84328_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_SHIFT           14

/* ln_device7 :: Control1000X3 :: disable_tx_crs [13:13] */
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_TX_CRS_MASK               0x2000
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_TX_CRS_ALIGN              0
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_TX_CRS_BITS               1
#define PHY84328_DEV7_CONTROL1000X3_DISABLE_TX_CRS_SHIFT              13

/* ln_device7 :: Control1000X3 :: invert_ext_phy_crs [12:12] */
#define PHY84328_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_MASK           0x1000
#define PHY84328_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_ALIGN          0
#define PHY84328_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_BITS           1
#define PHY84328_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_SHIFT          12

/* ln_device7 :: Control1000X3 :: ext_phy_crs_mode [11:11] */
#define PHY84328_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_MASK             0x0800
#define PHY84328_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_ALIGN            0
#define PHY84328_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_BITS             1
#define PHY84328_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_SHIFT            11

/* ln_device7 :: Control1000X3 :: jam_false_carrier_mode [10:10] */
#define PHY84328_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_MASK       0x0400
#define PHY84328_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_ALIGN      0
#define PHY84328_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_BITS       1
#define PHY84328_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_SHIFT      10

/* ln_device7 :: Control1000X3 :: block_txen_mode [09:09] */
#define PHY84328_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_MASK              0x0200
#define PHY84328_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_ALIGN             0
#define PHY84328_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_BITS              1
#define PHY84328_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_SHIFT             9

/* ln_device7 :: Control1000X3 :: force_txfifo_on [08:08] */
#define PHY84328_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_MASK              0x0100
#define PHY84328_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_ALIGN             0
#define PHY84328_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_BITS              1
#define PHY84328_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_SHIFT             8

/* ln_device7 :: Control1000X3 :: bypass_txfifo1000 [07:07] */
#define PHY84328_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_MASK            0x0080
#define PHY84328_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_BITS            1
#define PHY84328_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_SHIFT           7

/* ln_device7 :: Control1000X3 :: freq_lock_elasticity_tx [06:06] */
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_MASK      0x0040
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_ALIGN     0
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_BITS      1
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_SHIFT     6

/* ln_device7 :: Control1000X3 :: freq_lock_elasticity_rx [05:05] */
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_MASK      0x0020
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_ALIGN     0
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_BITS      1
#define PHY84328_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_SHIFT     5

/* ln_device7 :: Control1000X3 :: early_preamble_rx [04:04] */
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_MASK            0x0010
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_BITS            1
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_SHIFT           4

/* ln_device7 :: Control1000X3 :: early_preamble_tx [03:03] */
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_MASK            0x0008
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_BITS            1
#define PHY84328_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_SHIFT           3

/* ln_device7 :: Control1000X3 :: fifo_elasicity_tx [02:01] */
#define PHY84328_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_MASK            0x0006
#define PHY84328_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_BITS            2
#define PHY84328_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_SHIFT           1

/* ln_device7 :: Control1000X3 :: tx_fifo_rst [00:00] */
#define PHY84328_DEV7_CONTROL1000X3_TX_FIFO_RST_MASK                  0x0001
#define PHY84328_DEV7_CONTROL1000X3_TX_FIFO_RST_ALIGN                 0
#define PHY84328_DEV7_CONTROL1000X3_TX_FIFO_RST_BITS                  1
#define PHY84328_DEV7_CONTROL1000X3_TX_FIFO_RST_SHIFT                 0


/****************************************************************************
 * ln_device7 :: Control1000X4
 */
/* ln_device7 :: Control1000X4 :: reserved0 [15:14] */
#define PHY84328_DEV7_CONTROL1000X4_RESERVED0_MASK                    0xc000
#define PHY84328_DEV7_CONTROL1000X4_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_CONTROL1000X4_RESERVED0_BITS                    2
#define PHY84328_DEV7_CONTROL1000X4_RESERVED0_SHIFT                   14

/* ln_device7 :: Control1000X4 :: disable_resolution_err_restart [13:13] */
#define PHY84328_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_MASK 0x2000
#define PHY84328_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_ALIGN 0
#define PHY84328_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_BITS 1
#define PHY84328_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_SHIFT 13

/* ln_device7 :: Control1000X4 :: enable_last_resolution_err [12:12] */
#define PHY84328_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_MASK   0x1000
#define PHY84328_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_ALIGN  0
#define PHY84328_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_BITS   1
#define PHY84328_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_SHIFT  12

/* ln_device7 :: Control1000X4 :: tx_config_reg_sel [11:11] */
#define PHY84328_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_MASK            0x0800
#define PHY84328_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_ALIGN           0
#define PHY84328_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_BITS            1
#define PHY84328_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_SHIFT           11

/* ln_device7 :: Control1000X4 :: zero_rxdgmii [10:10] */
#define PHY84328_DEV7_CONTROL1000X4_ZERO_RXDGMII_MASK                 0x0400
#define PHY84328_DEV7_CONTROL1000X4_ZERO_RXDGMII_ALIGN                0
#define PHY84328_DEV7_CONTROL1000X4_ZERO_RXDGMII_BITS                 1
#define PHY84328_DEV7_CONTROL1000X4_ZERO_RXDGMII_SHIFT                10

/* ln_device7 :: Control1000X4 :: clear_linkdown [09:09] */
#define PHY84328_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_MASK               0x0200
#define PHY84328_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_ALIGN              0
#define PHY84328_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_BITS               1
#define PHY84328_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_SHIFT              9

/* ln_device7 :: Control1000X4 :: latch_linkdown_enable [08:08] */
#define PHY84328_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_MASK        0x0100
#define PHY84328_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_ALIGN       0
#define PHY84328_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_BITS        1
#define PHY84328_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_SHIFT       8

/* ln_device7 :: Control1000X4 :: link_force [07:07] */
#define PHY84328_DEV7_CONTROL1000X4_LINK_FORCE_MASK                   0x0080
#define PHY84328_DEV7_CONTROL1000X4_LINK_FORCE_ALIGN                  0
#define PHY84328_DEV7_CONTROL1000X4_LINK_FORCE_BITS                   1
#define PHY84328_DEV7_CONTROL1000X4_LINK_FORCE_SHIFT                  7

/* ln_device7 :: Control1000X4 :: reserved1 [06:06] */
#define PHY84328_DEV7_CONTROL1000X4_RESERVED1_MASK                    0x0040
#define PHY84328_DEV7_CONTROL1000X4_RESERVED1_ALIGN                   0
#define PHY84328_DEV7_CONTROL1000X4_RESERVED1_BITS                    1
#define PHY84328_DEV7_CONTROL1000X4_RESERVED1_SHIFT                   6

/* ln_device7 :: Control1000X4 :: lp_next_page_sel [05:05] */
#define PHY84328_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_MASK             0x0020
#define PHY84328_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_ALIGN            0
#define PHY84328_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_BITS             1
#define PHY84328_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_SHIFT            5

/* ln_device7 :: Control1000X4 :: np_count_ClrnBp [04:04] */
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_MASK              0x0010
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_ALIGN             0
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_BITS              1
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_SHIFT             4

/* ln_device7 :: Control1000X4 :: np_count_ClrnRd [03:03] */
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_MASK              0x0008
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_ALIGN             0
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_BITS              1
#define PHY84328_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_SHIFT             3

/* ln_device7 :: Control1000X4 :: MiscRxStatus_sel [02:00] */
#define PHY84328_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_MASK             0x0007
#define PHY84328_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_ALIGN            0
#define PHY84328_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_BITS             3
#define PHY84328_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_SHIFT            0


/****************************************************************************
 * ln_device7 :: Status1000X1
 */
/* ln_device7 :: Status1000X1 :: txfifo_err_detected [15:15] */
#define PHY84328_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_MASK           0x8000
#define PHY84328_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_ALIGN          0
#define PHY84328_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_BITS           1
#define PHY84328_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_SHIFT          15

/* ln_device7 :: Status1000X1 :: rxfifo_err_detected [14:14] */
#define PHY84328_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_MASK           0x4000
#define PHY84328_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_ALIGN          0
#define PHY84328_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_BITS           1
#define PHY84328_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_SHIFT          14

/* ln_device7 :: Status1000X1 :: false_carrier_detected [13:13] */
#define PHY84328_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_MASK        0x2000
#define PHY84328_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_ALIGN       0
#define PHY84328_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_BITS        1
#define PHY84328_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_SHIFT       13

/* ln_device7 :: Status1000X1 :: crc_err_detected [12:12] */
#define PHY84328_DEV7_STATUS1000X1_CRC_ERR_DETECTED_MASK              0x1000
#define PHY84328_DEV7_STATUS1000X1_CRC_ERR_DETECTED_ALIGN             0
#define PHY84328_DEV7_STATUS1000X1_CRC_ERR_DETECTED_BITS              1
#define PHY84328_DEV7_STATUS1000X1_CRC_ERR_DETECTED_SHIFT             12

/* ln_device7 :: Status1000X1 :: tx_err_detected [11:11] */
#define PHY84328_DEV7_STATUS1000X1_TX_ERR_DETECTED_MASK               0x0800
#define PHY84328_DEV7_STATUS1000X1_TX_ERR_DETECTED_ALIGN              0
#define PHY84328_DEV7_STATUS1000X1_TX_ERR_DETECTED_BITS               1
#define PHY84328_DEV7_STATUS1000X1_TX_ERR_DETECTED_SHIFT              11

/* ln_device7 :: Status1000X1 :: rx_err_detected [10:10] */
#define PHY84328_DEV7_STATUS1000X1_RX_ERR_DETECTED_MASK               0x0400
#define PHY84328_DEV7_STATUS1000X1_RX_ERR_DETECTED_ALIGN              0
#define PHY84328_DEV7_STATUS1000X1_RX_ERR_DETECTED_BITS               1
#define PHY84328_DEV7_STATUS1000X1_RX_ERR_DETECTED_SHIFT              10

/* ln_device7 :: Status1000X1 :: carrier_extend_err_detected [09:09] */
#define PHY84328_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_MASK   0x0200
#define PHY84328_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_ALIGN  0
#define PHY84328_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_BITS   1
#define PHY84328_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_SHIFT  9

/* ln_device7 :: Status1000X1 :: early_end_extension_detected [08:08] */
#define PHY84328_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_MASK  0x0100
#define PHY84328_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_ALIGN 0
#define PHY84328_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_BITS  1
#define PHY84328_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_SHIFT 8

/* ln_device7 :: Status1000X1 :: link_status_change [07:07] */
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_MASK            0x0080
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_ALIGN           0
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_BITS            1
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_SHIFT           7

/* ln_device7 :: Status1000X1 :: pause_resolution_rxside [06:06] */
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_MASK       0x0040
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_ALIGN      0
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_BITS       1
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_SHIFT      6

/* ln_device7 :: Status1000X1 :: pause_resolution_txside [05:05] */
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_MASK       0x0020
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_ALIGN      0
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_BITS       1
#define PHY84328_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_SHIFT      5

/* ln_device7 :: Status1000X1 :: speed_status [04:03] */
#define PHY84328_DEV7_STATUS1000X1_SPEED_STATUS_MASK                  0x0018
#define PHY84328_DEV7_STATUS1000X1_SPEED_STATUS_ALIGN                 0
#define PHY84328_DEV7_STATUS1000X1_SPEED_STATUS_BITS                  2
#define PHY84328_DEV7_STATUS1000X1_SPEED_STATUS_SHIFT                 3

/* ln_device7 :: Status1000X1 :: duplex_status [02:02] */
#define PHY84328_DEV7_STATUS1000X1_DUPLEX_STATUS_MASK                 0x0004
#define PHY84328_DEV7_STATUS1000X1_DUPLEX_STATUS_ALIGN                0
#define PHY84328_DEV7_STATUS1000X1_DUPLEX_STATUS_BITS                 1
#define PHY84328_DEV7_STATUS1000X1_DUPLEX_STATUS_SHIFT                2

/* ln_device7 :: Status1000X1 :: link_status [01:01] */
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_MASK                   0x0002
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_ALIGN                  0
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_BITS                   1
#define PHY84328_DEV7_STATUS1000X1_LINK_STATUS_SHIFT                  1

/* ln_device7 :: Status1000X1 :: sgmii_mode [00:00] */
#define PHY84328_DEV7_STATUS1000X1_SGMII_MODE_MASK                    0x0001
#define PHY84328_DEV7_STATUS1000X1_SGMII_MODE_ALIGN                   0
#define PHY84328_DEV7_STATUS1000X1_SGMII_MODE_BITS                    1
#define PHY84328_DEV7_STATUS1000X1_SGMII_MODE_SHIFT                   0


/****************************************************************************
 * ln_device7 :: Status1000X2
 */
/* ln_device7 :: Status1000X2 :: sgmii_mode_change [15:15] */
#define PHY84328_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_MASK             0x8000
#define PHY84328_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_ALIGN            0
#define PHY84328_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_BITS             1
#define PHY84328_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_SHIFT            15

/* ln_device7 :: Status1000X2 :: consistency_mismatch [14:14] */
#define PHY84328_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_MASK          0x4000
#define PHY84328_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_ALIGN         0
#define PHY84328_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_BITS          1
#define PHY84328_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_SHIFT         14

/* ln_device7 :: Status1000X2 :: autoneg_resolution_err [13:13] */
#define PHY84328_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_MASK        0x2000
#define PHY84328_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_ALIGN       0
#define PHY84328_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_BITS        1
#define PHY84328_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_SHIFT       13

/* ln_device7 :: Status1000X2 :: sgmii_selector_mismatch [12:12] */
#define PHY84328_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_MASK       0x1000
#define PHY84328_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_ALIGN      0
#define PHY84328_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_BITS       1
#define PHY84328_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_SHIFT      12

/* ln_device7 :: Status1000X2 :: sync_status_fail [11:11] */
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_MASK              0x0800
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_ALIGN             0
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_BITS              1
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_SHIFT             11

/* ln_device7 :: Status1000X2 :: sync_status_ok [10:10] */
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_OK_MASK                0x0400
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_OK_ALIGN               0
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_OK_BITS                1
#define PHY84328_DEV7_STATUS1000X2_SYNC_STATUS_OK_SHIFT               10

/* ln_device7 :: Status1000X2 :: rudi_c [09:09] */
#define PHY84328_DEV7_STATUS1000X2_RUDI_C_MASK                        0x0200
#define PHY84328_DEV7_STATUS1000X2_RUDI_C_ALIGN                       0
#define PHY84328_DEV7_STATUS1000X2_RUDI_C_BITS                        1
#define PHY84328_DEV7_STATUS1000X2_RUDI_C_SHIFT                       9

/* ln_device7 :: Status1000X2 :: rudi_I [08:08] */
#define PHY84328_DEV7_STATUS1000X2_RUDI_I_MASK                        0x0100
#define PHY84328_DEV7_STATUS1000X2_RUDI_I_ALIGN                       0
#define PHY84328_DEV7_STATUS1000X2_RUDI_I_BITS                        1
#define PHY84328_DEV7_STATUS1000X2_RUDI_I_SHIFT                       8

/* ln_device7 :: Status1000X2 :: rudi_invalid [07:07] */
#define PHY84328_DEV7_STATUS1000X2_RUDI_INVALID_MASK                  0x0080
#define PHY84328_DEV7_STATUS1000X2_RUDI_INVALID_ALIGN                 0
#define PHY84328_DEV7_STATUS1000X2_RUDI_INVALID_BITS                  1
#define PHY84328_DEV7_STATUS1000X2_RUDI_INVALID_SHIFT                 7

/* ln_device7 :: Status1000X2 :: linkDown_syncLoss [06:06] */
#define PHY84328_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_MASK             0x0040
#define PHY84328_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_ALIGN            0
#define PHY84328_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_BITS             1
#define PHY84328_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_SHIFT            6

/* ln_device7 :: Status1000X2 :: idle_detect_state [05:05] */
#define PHY84328_DEV7_STATUS1000X2_IDLE_DETECT_STATE_MASK             0x0020
#define PHY84328_DEV7_STATUS1000X2_IDLE_DETECT_STATE_ALIGN            0
#define PHY84328_DEV7_STATUS1000X2_IDLE_DETECT_STATE_BITS             1
#define PHY84328_DEV7_STATUS1000X2_IDLE_DETECT_STATE_SHIFT            5

/* ln_device7 :: Status1000X2 :: complete_acknowledge_state [04:04] */
#define PHY84328_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_MASK    0x0010
#define PHY84328_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_ALIGN   0
#define PHY84328_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_BITS    1
#define PHY84328_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_SHIFT   4

/* ln_device7 :: Status1000X2 :: acknowledge_detect_state [03:03] */
#define PHY84328_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_MASK      0x0008
#define PHY84328_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_ALIGN     0
#define PHY84328_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_BITS      1
#define PHY84328_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_SHIFT     3

/* ln_device7 :: Status1000X2 :: ability_detect_state [02:02] */
#define PHY84328_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_MASK          0x0004
#define PHY84328_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_ALIGN         0
#define PHY84328_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_BITS          1
#define PHY84328_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_SHIFT         2

/* ln_device7 :: Status1000X2 :: reserved0 [01:01] */
#define PHY84328_DEV7_STATUS1000X2_RESERVED0_MASK                     0x0002
#define PHY84328_DEV7_STATUS1000X2_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_STATUS1000X2_RESERVED0_BITS                     1
#define PHY84328_DEV7_STATUS1000X2_RESERVED0_SHIFT                    1

/* ln_device7 :: Status1000X2 :: an_enable_state [00:00] */
#define PHY84328_DEV7_STATUS1000X2_AN_ENABLE_STATE_MASK               0x0001
#define PHY84328_DEV7_STATUS1000X2_AN_ENABLE_STATE_ALIGN              0
#define PHY84328_DEV7_STATUS1000X2_AN_ENABLE_STATE_BITS               1
#define PHY84328_DEV7_STATUS1000X2_AN_ENABLE_STATE_SHIFT              0


/****************************************************************************
 * ln_device7 :: Status1000X3
 */
/* ln_device7 :: Status1000X3 :: reserved0 [15:14] */
#define PHY84328_DEV7_STATUS1000X3_RESERVED0_MASK                     0xc000
#define PHY84328_DEV7_STATUS1000X3_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_STATUS1000X3_RESERVED0_BITS                     2
#define PHY84328_DEV7_STATUS1000X3_RESERVED0_SHIFT                    14

/* ln_device7 :: Status1000X3 :: tx_os_fifo_error [13:13] */
#define PHY84328_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_MASK              0x2000
#define PHY84328_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_ALIGN             0
#define PHY84328_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_BITS              1
#define PHY84328_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_SHIFT             13

/* ln_device7 :: Status1000X3 :: pd_park_an [12:12] */
#define PHY84328_DEV7_STATUS1000X3_PD_PARK_AN_MASK                    0x1000
#define PHY84328_DEV7_STATUS1000X3_PD_PARK_AN_ALIGN                   0
#define PHY84328_DEV7_STATUS1000X3_PD_PARK_AN_BITS                    1
#define PHY84328_DEV7_STATUS1000X3_PD_PARK_AN_SHIFT                   12

/* ln_device7 :: Status1000X3 :: remotePhy_autosel [11:11] */
#define PHY84328_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_MASK             0x0800
#define PHY84328_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_ALIGN            0
#define PHY84328_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_BITS             1
#define PHY84328_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_SHIFT            11

/* ln_device7 :: Status1000X3 :: latch_linkdown [10:10] */
#define PHY84328_DEV7_STATUS1000X3_LATCH_LINKDOWN_MASK                0x0400
#define PHY84328_DEV7_STATUS1000X3_LATCH_LINKDOWN_ALIGN               0
#define PHY84328_DEV7_STATUS1000X3_LATCH_LINKDOWN_BITS                1
#define PHY84328_DEV7_STATUS1000X3_LATCH_LINKDOWN_SHIFT               10

/* ln_device7 :: Status1000X3 :: sd_filter [09:09] */
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_MASK                     0x0200
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_ALIGN                    0
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_BITS                     1
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_SHIFT                    9

/* ln_device7 :: Status1000X3 :: sd_mux [08:08] */
#define PHY84328_DEV7_STATUS1000X3_SD_MUX_MASK                        0x0100
#define PHY84328_DEV7_STATUS1000X3_SD_MUX_ALIGN                       0
#define PHY84328_DEV7_STATUS1000X3_SD_MUX_BITS                        1
#define PHY84328_DEV7_STATUS1000X3_SD_MUX_SHIFT                       8

/* ln_device7 :: Status1000X3 :: sd_filter_chg [07:07] */
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_CHG_MASK                 0x0080
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_CHG_ALIGN                0
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_CHG_BITS                 1
#define PHY84328_DEV7_STATUS1000X3_SD_FILTER_CHG_SHIFT                7

/* ln_device7 :: Status1000X3 :: reserved1 [06:00] */
#define PHY84328_DEV7_STATUS1000X3_RESERVED1_MASK                     0x007f
#define PHY84328_DEV7_STATUS1000X3_RESERVED1_ALIGN                    0
#define PHY84328_DEV7_STATUS1000X3_RESERVED1_BITS                     7
#define PHY84328_DEV7_STATUS1000X3_RESERVED1_SHIFT                    0


/****************************************************************************
 * ln_device7 :: BadCodeGroup
 */
/* ln_device7 :: BadCodeGroup :: badCodeGroups [15:08] */
#define PHY84328_DEV7_BADCODEGROUP_BADCODEGROUPS_MASK                 0xff00
#define PHY84328_DEV7_BADCODEGROUP_BADCODEGROUPS_ALIGN                0
#define PHY84328_DEV7_BADCODEGROUP_BADCODEGROUPS_BITS                 8
#define PHY84328_DEV7_BADCODEGROUP_BADCODEGROUPS_SHIFT                8

/* ln_device7 :: BadCodeGroup :: reserved0 [07:00] */
#define PHY84328_DEV7_BADCODEGROUP_RESERVED0_MASK                     0x00ff
#define PHY84328_DEV7_BADCODEGROUP_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_BADCODEGROUP_RESERVED0_BITS                     8
#define PHY84328_DEV7_BADCODEGROUP_RESERVED0_SHIFT                    0


/****************************************************************************
 * ln_device7 :: Misc1
 */
/* ln_device7 :: Misc1 :: refclk_sel [15:13] */
#define PHY84328_DEV7_MISC1_REFCLK_SEL_MASK                           0xe000
#define PHY84328_DEV7_MISC1_REFCLK_SEL_ALIGN                          0
#define PHY84328_DEV7_MISC1_REFCLK_SEL_BITS                           3
#define PHY84328_DEV7_MISC1_REFCLK_SEL_SHIFT                          13

/* ln_device7 :: Misc1 :: force_pll_mode_afe_sel [12:12] */
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_MASK               0x1000
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_ALIGN              0
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_BITS               1
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_SHIFT              12

/* ln_device7 :: Misc1 :: force_pll_mode_afe [11:08] */
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_MASK                   0x0f00
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_ALIGN                  0
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_BITS                   4
#define PHY84328_DEV7_MISC1_FORCE_PLL_MODE_AFE_SHIFT                  8

/* ln_device7 :: Misc1 :: force_tick0_sw2 [07:07] */
#define PHY84328_DEV7_MISC1_FORCE_TICK0_SW2_MASK                      0x0080
#define PHY84328_DEV7_MISC1_FORCE_TICK0_SW2_ALIGN                     0
#define PHY84328_DEV7_MISC1_FORCE_TICK0_SW2_BITS                      1
#define PHY84328_DEV7_MISC1_FORCE_TICK0_SW2_SHIFT                     7

/* ln_device7 :: Misc1 :: tx_underrun_1000_dis [06:06] */
#define PHY84328_DEV7_MISC1_TX_UNDERRUN_1000_DIS_MASK                 0x0040
#define PHY84328_DEV7_MISC1_TX_UNDERRUN_1000_DIS_ALIGN                0
#define PHY84328_DEV7_MISC1_TX_UNDERRUN_1000_DIS_BITS                 1
#define PHY84328_DEV7_MISC1_TX_UNDERRUN_1000_DIS_SHIFT                6

/* ln_device7 :: Misc1 :: force_ln_mode [05:05] */
#define PHY84328_DEV7_MISC1_FORCE_LN_MODE_MASK                        0x0020
#define PHY84328_DEV7_MISC1_FORCE_LN_MODE_ALIGN                       0
#define PHY84328_DEV7_MISC1_FORCE_LN_MODE_BITS                        1
#define PHY84328_DEV7_MISC1_FORCE_LN_MODE_SHIFT                       5

/* ln_device7 :: Misc1 :: force_speed [04:00] */
#define PHY84328_DEV7_MISC1_FORCE_SPEED_MASK                          0x001f
#define PHY84328_DEV7_MISC1_FORCE_SPEED_ALIGN                         0
#define PHY84328_DEV7_MISC1_FORCE_SPEED_BITS                          5
#define PHY84328_DEV7_MISC1_FORCE_SPEED_SHIFT                         0


/****************************************************************************
 * ln_device7 :: Misc2
 */
/* ln_device7 :: Misc2 :: rxckpl_sel_combo [15:15] */
#define PHY84328_DEV7_MISC2_RXCKPL_SEL_COMBO_MASK                     0x8000
#define PHY84328_DEV7_MISC2_RXCKPL_SEL_COMBO_ALIGN                    0
#define PHY84328_DEV7_MISC2_RXCKPL_SEL_COMBO_BITS                     1
#define PHY84328_DEV7_MISC2_RXCKPL_SEL_COMBO_SHIFT                    15

/* ln_device7 :: Misc2 :: rxck_mii_gen_sel_force [14:14] */
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_MASK               0x4000
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_ALIGN              0
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_BITS               1
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_SHIFT              14

/* ln_device7 :: Misc2 :: rxck_mii_gen_sel_val [13:13] */
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_MASK                 0x2000
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_ALIGN                0
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_BITS                 1
#define PHY84328_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_SHIFT                13

/* ln_device7 :: Misc2 :: rlpbk_sw_force [12:12] */
#define PHY84328_DEV7_MISC2_RLPBK_SW_FORCE_MASK                       0x1000
#define PHY84328_DEV7_MISC2_RLPBK_SW_FORCE_ALIGN                      0
#define PHY84328_DEV7_MISC2_RLPBK_SW_FORCE_BITS                       1
#define PHY84328_DEV7_MISC2_RLPBK_SW_FORCE_SHIFT                      12

/* ln_device7 :: Misc2 :: rlpbk_RxRst_en [11:11] */
#define PHY84328_DEV7_MISC2_RLPBK_RXRST_EN_MASK                       0x0800
#define PHY84328_DEV7_MISC2_RLPBK_RXRST_EN_ALIGN                      0
#define PHY84328_DEV7_MISC2_RLPBK_RXRST_EN_BITS                       1
#define PHY84328_DEV7_MISC2_RLPBK_RXRST_EN_SHIFT                      11

/* ln_device7 :: Misc2 :: clkSigdet_bypass [10:10] */
#define PHY84328_DEV7_MISC2_CLKSIGDET_BYPASS_MASK                     0x0400
#define PHY84328_DEV7_MISC2_CLKSIGDET_BYPASS_ALIGN                    0
#define PHY84328_DEV7_MISC2_CLKSIGDET_BYPASS_BITS                     1
#define PHY84328_DEV7_MISC2_CLKSIGDET_BYPASS_SHIFT                    10

/* ln_device7 :: Misc2 :: clk41_bypass [09:09] */
#define PHY84328_DEV7_MISC2_CLK41_BYPASS_MASK                         0x0200
#define PHY84328_DEV7_MISC2_CLK41_BYPASS_ALIGN                        0
#define PHY84328_DEV7_MISC2_CLK41_BYPASS_BITS                         1
#define PHY84328_DEV7_MISC2_CLK41_BYPASS_SHIFT                        9

/* ln_device7 :: Misc2 :: miiGmiiDly_en [08:08] */
#define PHY84328_DEV7_MISC2_MIIGMIIDLY_EN_MASK                        0x0100
#define PHY84328_DEV7_MISC2_MIIGMIIDLY_EN_ALIGN                       0
#define PHY84328_DEV7_MISC2_MIIGMIIDLY_EN_BITS                        1
#define PHY84328_DEV7_MISC2_MIIGMIIDLY_EN_SHIFT                       8

/* ln_device7 :: Misc2 :: miiGmiiMux_en [07:07] */
#define PHY84328_DEV7_MISC2_MIIGMIIMUX_EN_MASK                        0x0080
#define PHY84328_DEV7_MISC2_MIIGMIIMUX_EN_ALIGN                       0
#define PHY84328_DEV7_MISC2_MIIGMIIMUX_EN_BITS                        1
#define PHY84328_DEV7_MISC2_MIIGMIIMUX_EN_SHIFT                       7

/* ln_device7 :: Misc2 :: KX_cl73_an_en [06:06] */
#define PHY84328_DEV7_MISC2_KX_CL73_AN_EN_MASK                        0x0040
#define PHY84328_DEV7_MISC2_KX_CL73_AN_EN_ALIGN                       0
#define PHY84328_DEV7_MISC2_KX_CL73_AN_EN_BITS                        1
#define PHY84328_DEV7_MISC2_KX_CL73_AN_EN_SHIFT                       6

/* ln_device7 :: Misc2 :: pma_pmd_forced_speed_enc_en [05:05] */
#define PHY84328_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_MASK          0x0020
#define PHY84328_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_ALIGN         0
#define PHY84328_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_BITS          1
#define PHY84328_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_SHIFT         5

/* ln_device7 :: Misc2 :: fifo_err_cya [04:04] */
#define PHY84328_DEV7_MISC2_FIFO_ERR_CYA_MASK                         0x0010
#define PHY84328_DEV7_MISC2_FIFO_ERR_CYA_ALIGN                        0
#define PHY84328_DEV7_MISC2_FIFO_ERR_CYA_BITS                         1
#define PHY84328_DEV7_MISC2_FIFO_ERR_CYA_SHIFT                        4

/* ln_device7 :: Misc2 :: an_txdisablePhase [03:03] */
#define PHY84328_DEV7_MISC2_AN_TXDISABLEPHASE_MASK                    0x0008
#define PHY84328_DEV7_MISC2_AN_TXDISABLEPHASE_ALIGN                   0
#define PHY84328_DEV7_MISC2_AN_TXDISABLEPHASE_BITS                    1
#define PHY84328_DEV7_MISC2_AN_TXDISABLEPHASE_SHIFT                   3

/* ln_device7 :: Misc2 :: an_rxSeqStartDis [02:02] */
#define PHY84328_DEV7_MISC2_AN_RXSEQSTARTDIS_MASK                     0x0004
#define PHY84328_DEV7_MISC2_AN_RXSEQSTARTDIS_ALIGN                    0
#define PHY84328_DEV7_MISC2_AN_RXSEQSTARTDIS_BITS                     1
#define PHY84328_DEV7_MISC2_AN_RXSEQSTARTDIS_SHIFT                    2

/* ln_device7 :: Misc2 :: an_txdisable_ln [01:01] */
#define PHY84328_DEV7_MISC2_AN_TXDISABLE_LN_MASK                      0x0002
#define PHY84328_DEV7_MISC2_AN_TXDISABLE_LN_ALIGN                     0
#define PHY84328_DEV7_MISC2_AN_TXDISABLE_LN_BITS                      1
#define PHY84328_DEV7_MISC2_AN_TXDISABLE_LN_SHIFT                     1

/* ln_device7 :: Misc2 :: an_deadTrap [00:00] */
#define PHY84328_DEV7_MISC2_AN_DEADTRAP_MASK                          0x0001
#define PHY84328_DEV7_MISC2_AN_DEADTRAP_ALIGN                         0
#define PHY84328_DEV7_MISC2_AN_DEADTRAP_BITS                          1
#define PHY84328_DEV7_MISC2_AN_DEADTRAP_SHIFT                         0


/****************************************************************************
 * ln_device7 :: PatGenCtrl
 */
/* ln_device7 :: PatGenCtrl :: patgen_lpi_en [15:15] */
#define PHY84328_DEV7_PATGENCTRL_PATGEN_LPI_EN_MASK                   0x8000
#define PHY84328_DEV7_PATGENCTRL_PATGEN_LPI_EN_ALIGN                  0
#define PHY84328_DEV7_PATGENCTRL_PATGEN_LPI_EN_BITS                   1
#define PHY84328_DEV7_PATGENCTRL_PATGEN_LPI_EN_SHIFT                  15

/* ln_device7 :: PatGenCtrl :: tx_err [14:14] */
#define PHY84328_DEV7_PATGENCTRL_TX_ERR_MASK                          0x4000
#define PHY84328_DEV7_PATGENCTRL_TX_ERR_ALIGN                         0
#define PHY84328_DEV7_PATGENCTRL_TX_ERR_BITS                          1
#define PHY84328_DEV7_PATGENCTRL_TX_ERR_SHIFT                         14

/* ln_device7 :: PatGenCtrl :: skip_crc [13:13] */
#define PHY84328_DEV7_PATGENCTRL_SKIP_CRC_MASK                        0x2000
#define PHY84328_DEV7_PATGENCTRL_SKIP_CRC_ALIGN                       0
#define PHY84328_DEV7_PATGENCTRL_SKIP_CRC_BITS                        1
#define PHY84328_DEV7_PATGENCTRL_SKIP_CRC_SHIFT                       13

/* ln_device7 :: PatGenCtrl :: en_crc_checker_fragment_err_det [12:12] */
#define PHY84328_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_MASK 0x1000
#define PHY84328_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_ALIGN 0
#define PHY84328_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_BITS 1
#define PHY84328_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_SHIFT 12

/* ln_device7 :: PatGenCtrl :: ipg_select [11:09] */
#define PHY84328_DEV7_PATGENCTRL_IPG_SELECT_MASK                      0x0e00
#define PHY84328_DEV7_PATGENCTRL_IPG_SELECT_ALIGN                     0
#define PHY84328_DEV7_PATGENCTRL_IPG_SELECT_BITS                      3
#define PHY84328_DEV7_PATGENCTRL_IPG_SELECT_SHIFT                     9

/* ln_device7 :: PatGenCtrl :: pkt_size [08:03] */
#define PHY84328_DEV7_PATGENCTRL_PKT_SIZE_MASK                        0x01f8
#define PHY84328_DEV7_PATGENCTRL_PKT_SIZE_ALIGN                       0
#define PHY84328_DEV7_PATGENCTRL_PKT_SIZE_BITS                        6
#define PHY84328_DEV7_PATGENCTRL_PKT_SIZE_SHIFT                       3

/* ln_device7 :: PatGenCtrl :: single_pass_mode [02:02] */
#define PHY84328_DEV7_PATGENCTRL_SINGLE_PASS_MODE_MASK                0x0004
#define PHY84328_DEV7_PATGENCTRL_SINGLE_PASS_MODE_ALIGN               0
#define PHY84328_DEV7_PATGENCTRL_SINGLE_PASS_MODE_BITS                1
#define PHY84328_DEV7_PATGENCTRL_SINGLE_PASS_MODE_SHIFT               2

/* ln_device7 :: PatGenCtrl :: run_pattern_gen [01:01] */
#define PHY84328_DEV7_PATGENCTRL_RUN_PATTERN_GEN_MASK                 0x0002
#define PHY84328_DEV7_PATGENCTRL_RUN_PATTERN_GEN_ALIGN                0
#define PHY84328_DEV7_PATGENCTRL_RUN_PATTERN_GEN_BITS                 1
#define PHY84328_DEV7_PATGENCTRL_RUN_PATTERN_GEN_SHIFT                1

/* ln_device7 :: PatGenCtrl :: sel_pattern_gen_data [00:00] */
#define PHY84328_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_MASK            0x0001
#define PHY84328_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_ALIGN           0
#define PHY84328_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_BITS            1
#define PHY84328_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_SHIFT           0


/****************************************************************************
 * ln_device7 :: PatGenStat
 */
/* ln_device7 :: PatGenStat :: reserved0 [15:04] */
#define PHY84328_DEV7_PATGENSTAT_RESERVED0_MASK                       0xfff0
#define PHY84328_DEV7_PATGENSTAT_RESERVED0_ALIGN                      0
#define PHY84328_DEV7_PATGENSTAT_RESERVED0_BITS                       12
#define PHY84328_DEV7_PATGENSTAT_RESERVED0_SHIFT                      4

/* ln_device7 :: PatGenStat :: pattern_gen_active [03:03] */
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_MASK              0x0008
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_ALIGN             0
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_BITS              1
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_SHIFT             3

/* ln_device7 :: PatGenStat :: pattern_gen_fsm [02:00] */
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_FSM_MASK                 0x0007
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_FSM_ALIGN                0
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_FSM_BITS                 3
#define PHY84328_DEV7_PATGENSTAT_PATTERN_GEN_FSM_SHIFT                0


/****************************************************************************
 * ln_device7 :: TestMode
 */
/* ln_device7 :: TestMode :: disable_reset_cnt [15:15] */
#define PHY84328_DEV7_TESTMODE_DISABLE_RESET_CNT_MASK                 0x8000
#define PHY84328_DEV7_TESTMODE_DISABLE_RESET_CNT_ALIGN                0
#define PHY84328_DEV7_TESTMODE_DISABLE_RESET_CNT_BITS                 1
#define PHY84328_DEV7_TESTMODE_DISABLE_RESET_CNT_SHIFT                15

/* ln_device7 :: TestMode :: clear_packet_counters [14:14] */
#define PHY84328_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_MASK             0x4000
#define PHY84328_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_ALIGN            0
#define PHY84328_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_BITS             1
#define PHY84328_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_SHIFT            14

/* ln_device7 :: TestMode :: reserved0 [13:05] */
#define PHY84328_DEV7_TESTMODE_RESERVED0_MASK                         0x3fe0
#define PHY84328_DEV7_TESTMODE_RESERVED0_ALIGN                        0
#define PHY84328_DEV7_TESTMODE_RESERVED0_BITS                         9
#define PHY84328_DEV7_TESTMODE_RESERVED0_SHIFT                        5

/* ln_device7 :: TestMode :: fifo_fsm_cya_rx [04:04] */
#define PHY84328_DEV7_TESTMODE_FIFO_FSM_CYA_RX_MASK                   0x0010
#define PHY84328_DEV7_TESTMODE_FIFO_FSM_CYA_RX_ALIGN                  0
#define PHY84328_DEV7_TESTMODE_FIFO_FSM_CYA_RX_BITS                   1
#define PHY84328_DEV7_TESTMODE_FIFO_FSM_CYA_RX_SHIFT                  4

/* ln_device7 :: TestMode :: dig1000x_afrst_cya [03:03] */
#define PHY84328_DEV7_TESTMODE_DIG1000X_AFRST_CYA_MASK                0x0008
#define PHY84328_DEV7_TESTMODE_DIG1000X_AFRST_CYA_ALIGN               0
#define PHY84328_DEV7_TESTMODE_DIG1000X_AFRST_CYA_BITS                1
#define PHY84328_DEV7_TESTMODE_DIG1000X_AFRST_CYA_SHIFT               3

/* ln_device7 :: TestMode :: fifo_elasicity_rx [02:01] */
#define PHY84328_DEV7_TESTMODE_FIFO_ELASICITY_RX_MASK                 0x0006
#define PHY84328_DEV7_TESTMODE_FIFO_ELASICITY_RX_ALIGN                0
#define PHY84328_DEV7_TESTMODE_FIFO_ELASICITY_RX_BITS                 2
#define PHY84328_DEV7_TESTMODE_FIFO_ELASICITY_RX_SHIFT                1

/* ln_device7 :: TestMode :: fifo_ipg_rx_cya [00:00] */
#define PHY84328_DEV7_TESTMODE_FIFO_IPG_RX_CYA_MASK                   0x0001
#define PHY84328_DEV7_TESTMODE_FIFO_IPG_RX_CYA_ALIGN                  0
#define PHY84328_DEV7_TESTMODE_FIFO_IPG_RX_CYA_BITS                   1
#define PHY84328_DEV7_TESTMODE_FIFO_IPG_RX_CYA_SHIFT                  0


/****************************************************************************
 * ln_device7 :: TxPktCnt
 */
/* ln_device7 :: TxPktCnt :: TxPktCnt [15:00] */
#define PHY84328_DEV7_TXPKTCNT_TXPKTCNT_MASK                          0xffff
#define PHY84328_DEV7_TXPKTCNT_TXPKTCNT_ALIGN                         0
#define PHY84328_DEV7_TXPKTCNT_TXPKTCNT_BITS                          16
#define PHY84328_DEV7_TXPKTCNT_TXPKTCNT_SHIFT                         0


/****************************************************************************
 * ln_device7 :: RxPktCnt
 */
/* ln_device7 :: RxPktCnt :: RxPktCnt [15:00] */
#define PHY84328_DEV7_RXPKTCNT_RXPKTCNT_MASK                          0xffff
#define PHY84328_DEV7_RXPKTCNT_RXPKTCNT_ALIGN                         0
#define PHY84328_DEV7_RXPKTCNT_RXPKTCNT_BITS                          16
#define PHY84328_DEV7_RXPKTCNT_RXPKTCNT_SHIFT                         0


/****************************************************************************
 * ln_device7 :: digctl_3_0
 */
/* ln_device7 :: digctl_3_0 :: an_lostLink_cnt [15:00] */
#define PHY84328_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_MASK                 0xffff
#define PHY84328_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_ALIGN                0
#define PHY84328_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_BITS                 16
#define PHY84328_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_SHIFT                0


/****************************************************************************
 * ln_device7 :: digctl_3_1
 */
/* ln_device7 :: digctl_3_1 :: an_switch_cnt [15:00] */
#define PHY84328_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_MASK                   0xffff
#define PHY84328_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_ALIGN                  0
#define PHY84328_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_BITS                   16
#define PHY84328_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_SHIFT                  0


/****************************************************************************
 * ln_device7 :: digctl_3_2
 */
/* ln_device7 :: digctl_3_2 :: an_link_cnt [15:00] */
#define PHY84328_DEV7_DIGCTL_3_2_AN_LINK_CNT_MASK                     0xffff
#define PHY84328_DEV7_DIGCTL_3_2_AN_LINK_CNT_ALIGN                    0
#define PHY84328_DEV7_DIGCTL_3_2_AN_LINK_CNT_BITS                     16
#define PHY84328_DEV7_DIGCTL_3_2_AN_LINK_CNT_SHIFT                    0


/****************************************************************************
 * ln_device7 :: digctl_3_3
 */
/* ln_device7 :: digctl_3_3 :: an_switch_cnt2 [15:08] */
#define PHY84328_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_MASK                  0xff00
#define PHY84328_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_ALIGN                 0
#define PHY84328_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_BITS                  8
#define PHY84328_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_SHIFT                 8

/* ln_device7 :: digctl_3_3 :: an_link_cnt2 [07:00] */
#define PHY84328_DEV7_DIGCTL_3_3_AN_LINK_CNT2_MASK                    0x00ff
#define PHY84328_DEV7_DIGCTL_3_3_AN_LINK_CNT2_ALIGN                   0
#define PHY84328_DEV7_DIGCTL_3_3_AN_LINK_CNT2_BITS                    8
#define PHY84328_DEV7_DIGCTL_3_3_AN_LINK_CNT2_SHIFT                   0


/****************************************************************************
 * ln_device7 :: digctl_3_4
 */
/* ln_device7 :: digctl_3_4 :: mp_number [15:05] */
#define PHY84328_DEV7_DIGCTL_3_4_MP_NUMBER_MASK                       0xffe0
#define PHY84328_DEV7_DIGCTL_3_4_MP_NUMBER_ALIGN                      0
#define PHY84328_DEV7_DIGCTL_3_4_MP_NUMBER_BITS                       11
#define PHY84328_DEV7_DIGCTL_3_4_MP_NUMBER_SHIFT                      5

/* ln_device7 :: digctl_3_4 :: no_fail_cnt [04:04] */
#define PHY84328_DEV7_DIGCTL_3_4_NO_FAIL_CNT_MASK                     0x0010
#define PHY84328_DEV7_DIGCTL_3_4_NO_FAIL_CNT_ALIGN                    0
#define PHY84328_DEV7_DIGCTL_3_4_NO_FAIL_CNT_BITS                     1
#define PHY84328_DEV7_DIGCTL_3_4_NO_FAIL_CNT_SHIFT                    4

/* ln_device7 :: digctl_3_4 :: an_fail_cnt [03:00] */
#define PHY84328_DEV7_DIGCTL_3_4_AN_FAIL_CNT_MASK                     0x000f
#define PHY84328_DEV7_DIGCTL_3_4_AN_FAIL_CNT_ALIGN                    0
#define PHY84328_DEV7_DIGCTL_3_4_AN_FAIL_CNT_BITS                     4
#define PHY84328_DEV7_DIGCTL_3_4_AN_FAIL_CNT_SHIFT                    0


/****************************************************************************
 * ln_device7 :: digctl_3_5
 */
/* ln_device7 :: digctl_3_5 :: an_ignoreLink_cnt [15:00] */
#define PHY84328_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_MASK               0xffff
#define PHY84328_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_ALIGN              0
#define PHY84328_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_BITS               16
#define PHY84328_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_SHIFT              0


/****************************************************************************
 * ln_device7 :: digctl_3_6
 */
/* ln_device7 :: digctl_3_6 :: an_lostLink_cnt2 [15:08] */
#define PHY84328_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_MASK                0xff00
#define PHY84328_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_ALIGN               0
#define PHY84328_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_BITS                8
#define PHY84328_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_SHIFT               8

/* ln_device7 :: digctl_3_6 :: an_ingoreLink_cnt2 [07:00] */
#define PHY84328_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_MASK              0x00ff
#define PHY84328_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_ALIGN             0
#define PHY84328_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_BITS              8
#define PHY84328_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_SHIFT             0


/****************************************************************************
 * ln_device7 :: UP1
 */
/* ln_device7 :: UP1 :: reserved0 [15:11] */
#define PHY84328_DEV7_UP1_RESERVED0_MASK                              0xf800
#define PHY84328_DEV7_UP1_RESERVED0_ALIGN                             0
#define PHY84328_DEV7_UP1_RESERVED0_BITS                              5
#define PHY84328_DEV7_UP1_RESERVED0_SHIFT                             11

/* ln_device7 :: UP1 :: dataRate_20GX4 [10:10] */
#define PHY84328_DEV7_UP1_DATARATE_20GX4_MASK                         0x0400
#define PHY84328_DEV7_UP1_DATARATE_20GX4_ALIGN                        0
#define PHY84328_DEV7_UP1_DATARATE_20GX4_BITS                         1
#define PHY84328_DEV7_UP1_DATARATE_20GX4_SHIFT                        10

/* ln_device7 :: UP1 :: dataRate_16GX4 [09:09] */
#define PHY84328_DEV7_UP1_DATARATE_16GX4_MASK                         0x0200
#define PHY84328_DEV7_UP1_DATARATE_16GX4_ALIGN                        0
#define PHY84328_DEV7_UP1_DATARATE_16GX4_BITS                         1
#define PHY84328_DEV7_UP1_DATARATE_16GX4_SHIFT                        9

/* ln_device7 :: UP1 :: dataRate_15GX4 [08:08] */
#define PHY84328_DEV7_UP1_DATARATE_15GX4_MASK                         0x0100
#define PHY84328_DEV7_UP1_DATARATE_15GX4_ALIGN                        0
#define PHY84328_DEV7_UP1_DATARATE_15GX4_BITS                         1
#define PHY84328_DEV7_UP1_DATARATE_15GX4_SHIFT                        8

/* ln_device7 :: UP1 :: dataRate_13GX4 [07:07] */
#define PHY84328_DEV7_UP1_DATARATE_13GX4_MASK                         0x0080
#define PHY84328_DEV7_UP1_DATARATE_13GX4_ALIGN                        0
#define PHY84328_DEV7_UP1_DATARATE_13GX4_BITS                         1
#define PHY84328_DEV7_UP1_DATARATE_13GX4_SHIFT                        7

/* ln_device7 :: UP1 :: dataRate_12p5GX4 [06:06] */
#define PHY84328_DEV7_UP1_DATARATE_12P5GX4_MASK                       0x0040
#define PHY84328_DEV7_UP1_DATARATE_12P5GX4_ALIGN                      0
#define PHY84328_DEV7_UP1_DATARATE_12P5GX4_BITS                       1
#define PHY84328_DEV7_UP1_DATARATE_12P5GX4_SHIFT                      6

/* ln_device7 :: UP1 :: dataRate_12GX4 [05:05] */
#define PHY84328_DEV7_UP1_DATARATE_12GX4_MASK                         0x0020
#define PHY84328_DEV7_UP1_DATARATE_12GX4_ALIGN                        0
#define PHY84328_DEV7_UP1_DATARATE_12GX4_BITS                         1
#define PHY84328_DEV7_UP1_DATARATE_12GX4_SHIFT                        5

/* ln_device7 :: UP1 :: dataRate_10GCX4 [04:04] */
#define PHY84328_DEV7_UP1_DATARATE_10GCX4_MASK                        0x0010
#define PHY84328_DEV7_UP1_DATARATE_10GCX4_ALIGN                       0
#define PHY84328_DEV7_UP1_DATARATE_10GCX4_BITS                        1
#define PHY84328_DEV7_UP1_DATARATE_10GCX4_SHIFT                       4

/* ln_device7 :: UP1 :: dataRate_10GX4 [03:03] */
#define PHY84328_DEV7_UP1_DATARATE_10GX4_MASK                         0x0008
#define PHY84328_DEV7_UP1_DATARATE_10GX4_ALIGN                        0
#define PHY84328_DEV7_UP1_DATARATE_10GX4_BITS                         1
#define PHY84328_DEV7_UP1_DATARATE_10GX4_SHIFT                        3

/* ln_device7 :: UP1 :: dataRate_6GX4 [02:02] */
#define PHY84328_DEV7_UP1_DATARATE_6GX4_MASK                          0x0004
#define PHY84328_DEV7_UP1_DATARATE_6GX4_ALIGN                         0
#define PHY84328_DEV7_UP1_DATARATE_6GX4_BITS                          1
#define PHY84328_DEV7_UP1_DATARATE_6GX4_SHIFT                         2

/* ln_device7 :: UP1 :: dataRate_5GX4 [01:01] */
#define PHY84328_DEV7_UP1_DATARATE_5GX4_MASK                          0x0002
#define PHY84328_DEV7_UP1_DATARATE_5GX4_ALIGN                         0
#define PHY84328_DEV7_UP1_DATARATE_5GX4_BITS                          1
#define PHY84328_DEV7_UP1_DATARATE_5GX4_SHIFT                         1

/* ln_device7 :: UP1 :: dataRate_2p5GX1 [00:00] */
#define PHY84328_DEV7_UP1_DATARATE_2P5GX1_MASK                        0x0001
#define PHY84328_DEV7_UP1_DATARATE_2P5GX1_ALIGN                       0
#define PHY84328_DEV7_UP1_DATARATE_2P5GX1_BITS                        1
#define PHY84328_DEV7_UP1_DATARATE_2P5GX1_SHIFT                       0


/****************************************************************************
 * ln_device7 :: UP2
 */
/* ln_device7 :: UP2 :: reserved0 [15:11] */
#define PHY84328_DEV7_UP2_RESERVED0_MASK                              0xf800
#define PHY84328_DEV7_UP2_RESERVED0_ALIGN                             0
#define PHY84328_DEV7_UP2_RESERVED0_BITS                              5
#define PHY84328_DEV7_UP2_RESERVED0_SHIFT                             11

/* ln_device7 :: UP2 :: valid [10:10] */
#define PHY84328_DEV7_UP2_VALID_MASK                                  0x0400
#define PHY84328_DEV7_UP2_VALID_ALIGN                                 0
#define PHY84328_DEV7_UP2_VALID_BITS                                  1
#define PHY84328_DEV7_UP2_VALID_SHIFT                                 10

/* ln_device7 :: UP2 :: preemphasis [09:06] */
#define PHY84328_DEV7_UP2_PREEMPHASIS_MASK                            0x03c0
#define PHY84328_DEV7_UP2_PREEMPHASIS_ALIGN                           0
#define PHY84328_DEV7_UP2_PREEMPHASIS_BITS                            4
#define PHY84328_DEV7_UP2_PREEMPHASIS_SHIFT                           6

/* ln_device7 :: UP2 :: idriver [05:03] */
#define PHY84328_DEV7_UP2_IDRIVER_MASK                                0x0038
#define PHY84328_DEV7_UP2_IDRIVER_ALIGN                               0
#define PHY84328_DEV7_UP2_IDRIVER_BITS                                3
#define PHY84328_DEV7_UP2_IDRIVER_SHIFT                               3

/* ln_device7 :: UP2 :: ipredriver [02:00] */
#define PHY84328_DEV7_UP2_IPREDRIVER_MASK                             0x0007
#define PHY84328_DEV7_UP2_IPREDRIVER_ALIGN                            0
#define PHY84328_DEV7_UP2_IPREDRIVER_BITS                             3
#define PHY84328_DEV7_UP2_IPREDRIVER_SHIFT                            0


/****************************************************************************
 * ln_device7 :: UP3
 */
/* ln_device7 :: UP3 :: reserved0 [15:11] */
#define PHY84328_DEV7_UP3_RESERVED0_MASK                              0xf800
#define PHY84328_DEV7_UP3_RESERVED0_ALIGN                             0
#define PHY84328_DEV7_UP3_RESERVED0_BITS                              5
#define PHY84328_DEV7_UP3_RESERVED0_SHIFT                             11

/* ln_device7 :: UP3 :: last [10:10] */
#define PHY84328_DEV7_UP3_LAST_MASK                                   0x0400
#define PHY84328_DEV7_UP3_LAST_ALIGN                                  0
#define PHY84328_DEV7_UP3_LAST_BITS                                   1
#define PHY84328_DEV7_UP3_LAST_SHIFT                                  10

/* ln_device7 :: UP3 :: dataRate_21GX4 [09:09] */
#define PHY84328_DEV7_UP3_DATARATE_21GX4_MASK                         0x0200
#define PHY84328_DEV7_UP3_DATARATE_21GX4_ALIGN                        0
#define PHY84328_DEV7_UP3_DATARATE_21GX4_BITS                         1
#define PHY84328_DEV7_UP3_DATARATE_21GX4_SHIFT                        9

/* ln_device7 :: UP3 :: dataRate_25p45GX4 [08:08] */
#define PHY84328_DEV7_UP3_DATARATE_25P45GX4_MASK                      0x0100
#define PHY84328_DEV7_UP3_DATARATE_25P45GX4_ALIGN                     0
#define PHY84328_DEV7_UP3_DATARATE_25P45GX4_BITS                      1
#define PHY84328_DEV7_UP3_DATARATE_25P45GX4_SHIFT                     8

/* ln_device7 :: UP3 :: dataRate_31p5G [07:07] */
#define PHY84328_DEV7_UP3_DATARATE_31P5G_MASK                         0x0080
#define PHY84328_DEV7_UP3_DATARATE_31P5G_ALIGN                        0
#define PHY84328_DEV7_UP3_DATARATE_31P5G_BITS                         1
#define PHY84328_DEV7_UP3_DATARATE_31P5G_SHIFT                        7

/* ln_device7 :: UP3 :: reserved1 [06:06] */
#define PHY84328_DEV7_UP3_RESERVED1_MASK                              0x0040
#define PHY84328_DEV7_UP3_RESERVED1_ALIGN                             0
#define PHY84328_DEV7_UP3_RESERVED1_BITS                              1
#define PHY84328_DEV7_UP3_RESERVED1_SHIFT                             6

/* ln_device7 :: UP3 :: dataRate_40G [05:05] */
#define PHY84328_DEV7_UP3_DATARATE_40G_MASK                           0x0020
#define PHY84328_DEV7_UP3_DATARATE_40G_ALIGN                          0
#define PHY84328_DEV7_UP3_DATARATE_40G_BITS                           1
#define PHY84328_DEV7_UP3_DATARATE_40G_SHIFT                          5

/* ln_device7 :: UP3 :: reserved2 [04:03] */
#define PHY84328_DEV7_UP3_RESERVED2_MASK                              0x0018
#define PHY84328_DEV7_UP3_RESERVED2_ALIGN                             0
#define PHY84328_DEV7_UP3_RESERVED2_BITS                              2
#define PHY84328_DEV7_UP3_RESERVED2_SHIFT                             3

/* ln_device7 :: UP3 :: Cl72 [02:02] */
#define PHY84328_DEV7_UP3_CL72_MASK                                   0x0004
#define PHY84328_DEV7_UP3_CL72_ALIGN                                  0
#define PHY84328_DEV7_UP3_CL72_BITS                                   1
#define PHY84328_DEV7_UP3_CL72_SHIFT                                  2

/* ln_device7 :: UP3 :: FEC [01:01] */
#define PHY84328_DEV7_UP3_FEC_MASK                                    0x0002
#define PHY84328_DEV7_UP3_FEC_ALIGN                                   0
#define PHY84328_DEV7_UP3_FEC_BITS                                    1
#define PHY84328_DEV7_UP3_FEC_SHIFT                                   1

/* ln_device7 :: UP3 :: HiGig2 [00:00] */
#define PHY84328_DEV7_UP3_HIGIG2_MASK                                 0x0001
#define PHY84328_DEV7_UP3_HIGIG2_ALIGN                                0
#define PHY84328_DEV7_UP3_HIGIG2_BITS                                 1
#define PHY84328_DEV7_UP3_HIGIG2_SHIFT                                0


/****************************************************************************
 * ln_device7 :: xgxsblock4LP_UP1
 */
/* ln_device7 :: xgxsblock4LP_UP1 :: reserved0 [15:11] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_MASK                 0xf800
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_ALIGN                0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_BITS                 5
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_SHIFT                11

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_20GX4 [10:10] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_MASK            0x0400
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_SHIFT           10

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_16GX4 [09:09] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_MASK            0x0200
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_SHIFT           9

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_15GX4 [08:08] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_MASK            0x0100
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_SHIFT           8

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_13GX4 [07:07] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_MASK            0x0080
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_SHIFT           7

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_12p5GX4 [06:06] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_MASK          0x0040
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_ALIGN         0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_BITS          1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_SHIFT         6

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_12GX4 [05:05] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_MASK            0x0020
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_SHIFT           5

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_10GCX4 [04:04] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_MASK           0x0010
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_ALIGN          0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_BITS           1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_SHIFT          4

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_10GX4 [03:03] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_MASK            0x0008
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_SHIFT           3

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_6GX4 [02:02] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_MASK             0x0004
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_ALIGN            0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_BITS             1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_SHIFT            2

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_5GX4 [01:01] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_MASK             0x0002
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_ALIGN            0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_BITS             1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_SHIFT            1

/* ln_device7 :: xgxsblock4LP_UP1 :: dataRate_2p5GX1 [00:00] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_MASK           0x0001
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_ALIGN          0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_BITS           1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_SHIFT          0


/****************************************************************************
 * ln_device7 :: xgxsblock4LP_UP2
 */
/* ln_device7 :: xgxsblock4LP_UP2 :: reserved0 [15:11] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_MASK                 0xf800
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_ALIGN                0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_BITS                 5
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_SHIFT                11

/* ln_device7 :: xgxsblock4LP_UP2 :: valid [10:10] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_VALID_MASK                     0x0400
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_VALID_ALIGN                    0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_VALID_BITS                     1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_VALID_SHIFT                    10

/* ln_device7 :: xgxsblock4LP_UP2 :: preemphasis [09:06] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_MASK               0x03c0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_ALIGN              0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_BITS               4
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_SHIFT              6

/* ln_device7 :: xgxsblock4LP_UP2 :: idriver [05:03] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_MASK                   0x0038
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_ALIGN                  0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_BITS                   3
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_SHIFT                  3

/* ln_device7 :: xgxsblock4LP_UP2 :: ipredriver [02:00] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_MASK                0x0007
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_ALIGN               0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_BITS                3
#define PHY84328_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_SHIFT               0


/****************************************************************************
 * ln_device7 :: xgxsblock4LP_UP3
 */
/* ln_device7 :: xgxsblock4LP_UP3 :: reserved0 [15:11] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_MASK                 0xf800
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_ALIGN                0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_BITS                 5
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_SHIFT                11

/* ln_device7 :: xgxsblock4LP_UP3 :: last [10:10] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_LAST_MASK                      0x0400
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_LAST_ALIGN                     0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_LAST_BITS                      1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_LAST_SHIFT                     10

/* ln_device7 :: xgxsblock4LP_UP3 :: dataRate_21GX4 [09:09] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_MASK            0x0200
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_SHIFT           9

/* ln_device7 :: xgxsblock4LP_UP3 :: dataRate_25p45GX4 [08:08] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_MASK         0x0100
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_ALIGN        0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_BITS         1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_SHIFT        8

/* ln_device7 :: xgxsblock4LP_UP3 :: dataRate_31p5G [07:07] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_MASK            0x0080
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_ALIGN           0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_BITS            1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_SHIFT           7

/* ln_device7 :: xgxsblock4LP_UP3 :: reserved1 [06:06] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_MASK                 0x0040
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_ALIGN                0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_BITS                 1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_SHIFT                6

/* ln_device7 :: xgxsblock4LP_UP3 :: dataRate_40G [05:05] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_MASK              0x0020
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_ALIGN             0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_BITS              1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_SHIFT             5

/* ln_device7 :: xgxsblock4LP_UP3 :: reserved2 [04:03] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_MASK                 0x0018
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_ALIGN                0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_BITS                 2
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_SHIFT                3

/* ln_device7 :: xgxsblock4LP_UP3 :: Cl72 [02:02] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_CL72_MASK                      0x0004
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_CL72_ALIGN                     0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_CL72_BITS                      1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_CL72_SHIFT                     2

/* ln_device7 :: xgxsblock4LP_UP3 :: FEC [01:01] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_FEC_MASK                       0x0002
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_FEC_ALIGN                      0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_FEC_BITS                       1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_FEC_SHIFT                      1

/* ln_device7 :: xgxsblock4LP_UP3 :: HiGig2 [00:00] */
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_MASK                    0x0001
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_ALIGN                   0
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_BITS                    1
#define PHY84328_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_SHIFT                   0


/****************************************************************************
 * ln_device7 :: rphyMiscRxStatus
 */
/* ln_device7 :: rphyMiscRxStatus :: capture_NP_lh [15:15] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_MASK             0x8000
#define PHY84328_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_ALIGN            0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_BITS             1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_SHIFT            15

/* ln_device7 :: rphyMiscRxStatus :: teton_brk_link_lh [14:14] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_MASK         0x4000
#define PHY84328_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_ALIGN        0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_BITS         1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_SHIFT        14

/* ln_device7 :: rphyMiscRxStatus :: UP3_lh [13:13] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_UP3_LH_MASK                    0x2000
#define PHY84328_DEV7_RPHYMISCRXSTATUS_UP3_LH_ALIGN                   0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_UP3_LH_BITS                    1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_UP3_LH_SHIFT                   13

/* ln_device7 :: rphyMiscRxStatus :: MP5_lh [12:12] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MP5_LH_MASK                    0x1000
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MP5_LH_ALIGN                   0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MP5_LH_BITS                    1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MP5_LH_SHIFT                   12

/* ln_device7 :: rphyMiscRxStatus :: nonMatchingOUI_lh [11:11] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_MASK         0x0800
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_ALIGN        0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_BITS         1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_SHIFT        11

/* ln_device7 :: rphyMiscRxStatus :: matchingOUI_msb_lh [10:10] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_MASK        0x0400
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_ALIGN       0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_BITS        1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_SHIFT       10

/* ln_device7 :: rphyMiscRxStatus :: matchingOUI_lsb_lh [09:09] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_MASK        0x0200
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_ALIGN       0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_BITS        1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_SHIFT       9

/* ln_device7 :: rphyMiscRxStatus :: invalidSeq_lh [08:08] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_MASK             0x0100
#define PHY84328_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_ALIGN            0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_BITS             1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_SHIFT            8

/* ln_device7 :: rphyMiscRxStatus :: nullMP_lh [07:07] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_MASK                 0x0080
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_ALIGN                0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_BITS                 1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_SHIFT                7

/* ln_device7 :: rphyMiscRxStatus :: remotePhyMP_lh [06:06] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_MASK            0x0040
#define PHY84328_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_ALIGN           0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_BITS            1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_SHIFT           6

/* ln_device7 :: rphyMiscRxStatus :: nonMatchingMP_lh [05:05] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_MASK          0x0020
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_ALIGN         0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_BITS          1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_SHIFT         5

/* ln_device7 :: rphyMiscRxStatus :: over1gMP_lh [04:04] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_MASK               0x0010
#define PHY84328_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_ALIGN              0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_BITS               1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_SHIFT              4

/* ln_device7 :: rphyMiscRxStatus :: rx_config_is_0_lh [03:03] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_MASK         0x0008
#define PHY84328_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_ALIGN        0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_BITS         1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_SHIFT        3

/* ln_device7 :: rphyMiscRxStatus :: np_toggle_err_lh [02:02] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_MASK          0x0004
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_ALIGN         0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_BITS          1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_SHIFT         2

/* ln_device7 :: rphyMiscRxStatus :: mr_np_lh [01:01] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_MASK                  0x0002
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_ALIGN                 0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_BITS                  1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_SHIFT                 1

/* ln_device7 :: rphyMiscRxStatus :: mr_bp_lh [00:00] */
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_MASK                  0x0001
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_ALIGN                 0
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_BITS                  1
#define PHY84328_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_SHIFT                 0


/****************************************************************************
 * ln_device7 :: lp_basePage
 */
/* ln_device7 :: lp_basePage :: lp_basePage [15:00] */
#define PHY84328_DEV7_LP_BASEPAGE_LP_BASEPAGE_MASK                    0xffff
#define PHY84328_DEV7_LP_BASEPAGE_LP_BASEPAGE_ALIGN                   0
#define PHY84328_DEV7_LP_BASEPAGE_LP_BASEPAGE_BITS                    16
#define PHY84328_DEV7_LP_BASEPAGE_LP_BASEPAGE_SHIFT                   0


/****************************************************************************
 * ln_device7 :: lp_nextPage_0
 */
/* ln_device7 :: lp_nextPage_0 :: lp_nextPage_0 [15:00] */
#define PHY84328_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_MASK                0xffff
#define PHY84328_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_ALIGN               0
#define PHY84328_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_BITS                16
#define PHY84328_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_SHIFT               0


/****************************************************************************
 * ln_device7 :: lp_nextPage_1
 */
/* ln_device7 :: lp_nextPage_1 :: lp_nextPage_1 [15:00] */
#define PHY84328_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_MASK                0xffff
#define PHY84328_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_ALIGN               0
#define PHY84328_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_BITS                16
#define PHY84328_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_SHIFT               0


/****************************************************************************
 * ln_device7 :: lp_nextPage_2
 */
/* ln_device7 :: lp_nextPage_2 :: lp_nextPage_2 [15:00] */
#define PHY84328_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_MASK                0xffff
#define PHY84328_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_ALIGN               0
#define PHY84328_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_BITS                16
#define PHY84328_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_SHIFT               0


/****************************************************************************
 * ln_device7 :: lp_nextPage_3
 */
/* ln_device7 :: lp_nextPage_3 :: lp_nextPage_3 [15:00] */
#define PHY84328_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_MASK                0xffff
#define PHY84328_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_ALIGN               0
#define PHY84328_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_BITS                16
#define PHY84328_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_SHIFT               0


/****************************************************************************
 * ln_device7 :: lp_nextPage_4
 */
/* ln_device7 :: lp_nextPage_4 :: lp_nextPage_4 [15:00] */
#define PHY84328_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_MASK                0xffff
#define PHY84328_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_ALIGN               0
#define PHY84328_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_BITS                16
#define PHY84328_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_SHIFT               0


/****************************************************************************
 * ln_device7 :: rp_nextPage_0
 */
/* ln_device7 :: rp_nextPage_0 :: reserved0 [15:15] */
#define PHY84328_DEV7_RP_NEXTPAGE_0_RESERVED0_MASK                    0x8000
#define PHY84328_DEV7_RP_NEXTPAGE_0_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_RP_NEXTPAGE_0_RESERVED0_BITS                    1
#define PHY84328_DEV7_RP_NEXTPAGE_0_RESERVED0_SHIFT                   15

/* ln_device7 :: rp_nextPage_0 :: extra_page_disable [14:14] */
#define PHY84328_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_MASK           0x4000
#define PHY84328_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_ALIGN          0
#define PHY84328_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_BITS           1
#define PHY84328_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_SHIFT          14

/* ln_device7 :: rp_nextPage_0 :: null_page_enable [13:13] */
#define PHY84328_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_MASK             0x2000
#define PHY84328_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_ALIGN            0
#define PHY84328_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_BITS             1
#define PHY84328_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_SHIFT            13

/* ln_device7 :: rp_nextPage_0 :: over_1g_disable [12:12] */
#define PHY84328_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_MASK              0x1000
#define PHY84328_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_ALIGN             0
#define PHY84328_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_BITS              1
#define PHY84328_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_SHIFT             12

/* ln_device7 :: rp_nextPage_0 :: remote_phy_enable [11:11] */
#define PHY84328_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_MASK            0x0800
#define PHY84328_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_ALIGN           0
#define PHY84328_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_BITS            1
#define PHY84328_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_SHIFT           11

/* ln_device7 :: rp_nextPage_0 :: rp_nextPage_0 [10:00] */
#define PHY84328_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_MASK                0x07ff
#define PHY84328_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_ALIGN               0
#define PHY84328_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_BITS                11
#define PHY84328_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_SHIFT               0


/****************************************************************************
 * ln_device7 :: rp_nextPage_1
 */
/* ln_device7 :: rp_nextPage_1 :: reserved0 [15:15] */
#define PHY84328_DEV7_RP_NEXTPAGE_1_RESERVED0_MASK                    0x8000
#define PHY84328_DEV7_RP_NEXTPAGE_1_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_RP_NEXTPAGE_1_RESERVED0_BITS                    1
#define PHY84328_DEV7_RP_NEXTPAGE_1_RESERVED0_SHIFT                   15

/* ln_device7 :: rp_nextPage_1 :: remotePhy_linkDown_rstrt_disable [14:14] */
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_MASK 0x4000
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_ALIGN 0
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_BITS 1
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_SHIFT 14

/* ln_device7 :: rp_nextPage_1 :: remotePhy_rsltn_err_rstrt_disable [13:13] */
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_MASK 0x2000
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_ALIGN 0
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_BITS 1
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_SHIFT 13

/* ln_device7 :: rp_nextPage_1 :: remotePhy_resolution_disable [12:12] */
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_MASK 0x1000
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_ALIGN 0
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_BITS 1
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_SHIFT 12

/* ln_device7 :: rp_nextPage_1 :: remotePhy_decode_enable [11:11] */
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_MASK      0x0800
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_ALIGN     0
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_BITS      1
#define PHY84328_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_SHIFT     11

/* ln_device7 :: rp_nextPage_1 :: rp_nextPage_1 [10:00] */
#define PHY84328_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_MASK                0x07ff
#define PHY84328_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_ALIGN               0
#define PHY84328_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_BITS                11
#define PHY84328_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_SHIFT               0


/****************************************************************************
 * ln_device7 :: rp_nextPage_2
 */
/* ln_device7 :: rp_nextPage_2 :: reserved0 [15:12] */
#define PHY84328_DEV7_RP_NEXTPAGE_2_RESERVED0_MASK                    0xf000
#define PHY84328_DEV7_RP_NEXTPAGE_2_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_RP_NEXTPAGE_2_RESERVED0_BITS                    4
#define PHY84328_DEV7_RP_NEXTPAGE_2_RESERVED0_SHIFT                   12

/* ln_device7 :: rp_nextPage_2 :: remPhy_NP_clr_disable [11:11] */
#define PHY84328_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_MASK        0x0800
#define PHY84328_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_ALIGN       0
#define PHY84328_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_BITS        1
#define PHY84328_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_SHIFT       11

/* ln_device7 :: rp_nextPage_2 :: rp_nextPage_2 [10:00] */
#define PHY84328_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_MASK                0x07ff
#define PHY84328_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_ALIGN               0
#define PHY84328_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_BITS                11
#define PHY84328_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_SHIFT               0


/****************************************************************************
 * ln_device7 :: rp_nextPage_3
 */
/* ln_device7 :: rp_nextPage_3 :: reserved0 [15:11] */
#define PHY84328_DEV7_RP_NEXTPAGE_3_RESERVED0_MASK                    0xf800
#define PHY84328_DEV7_RP_NEXTPAGE_3_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_RP_NEXTPAGE_3_RESERVED0_BITS                    5
#define PHY84328_DEV7_RP_NEXTPAGE_3_RESERVED0_SHIFT                   11

/* ln_device7 :: rp_nextPage_3 :: rp_nextPage_3 [10:00] */
#define PHY84328_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_MASK                0x07ff
#define PHY84328_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_ALIGN               0
#define PHY84328_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_BITS                11
#define PHY84328_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_SHIFT               0


/****************************************************************************
 * ln_device7 :: rp_nextPage_4
 */
/* ln_device7 :: rp_nextPage_4 :: reserved0 [15:11] */
#define PHY84328_DEV7_RP_NEXTPAGE_4_RESERVED0_MASK                    0xf800
#define PHY84328_DEV7_RP_NEXTPAGE_4_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_RP_NEXTPAGE_4_RESERVED0_BITS                    5
#define PHY84328_DEV7_RP_NEXTPAGE_4_RESERVED0_SHIFT                   11

/* ln_device7 :: rp_nextPage_4 :: rp_nextPage_4 [10:00] */
#define PHY84328_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_MASK                0x07ff
#define PHY84328_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_ALIGN               0
#define PHY84328_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_BITS                11
#define PHY84328_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_SHIFT               0


/****************************************************************************
 * ln_device7 :: Misc3
 */
/* ln_device7 :: Misc3 :: ind_40bitif [15:15] */
#define PHY84328_DEV7_MISC3_IND_40BITIF_MASK                          0x8000
#define PHY84328_DEV7_MISC3_IND_40BITIF_ALIGN                         0
#define PHY84328_DEV7_MISC3_IND_40BITIF_BITS                          1
#define PHY84328_DEV7_MISC3_IND_40BITIF_SHIFT                         15

/* ln_device7 :: Misc3 :: cl49_ed66_en_override [14:14] */
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_MASK                0x4000
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_ALIGN               0
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_BITS                1
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_SHIFT               14

/* ln_device7 :: Misc3 :: cl49_ed66_en_val [13:13] */
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_VAL_MASK                     0x2000
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_VAL_ALIGN                    0
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_VAL_BITS                     1
#define PHY84328_DEV7_MISC3_CL49_ED66_EN_VAL_SHIFT                    13

/* ln_device7 :: Misc3 :: fifo_fsm_cya [12:12] */
#define PHY84328_DEV7_MISC3_FIFO_FSM_CYA_MASK                         0x1000
#define PHY84328_DEV7_MISC3_FIFO_FSM_CYA_ALIGN                        0
#define PHY84328_DEV7_MISC3_FIFO_FSM_CYA_BITS                         1
#define PHY84328_DEV7_MISC3_FIFO_FSM_CYA_SHIFT                        12

/* ln_device7 :: Misc3 :: rxck_mii_override_val [11:11] */
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_MASK                0x0800
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_ALIGN               0
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_BITS                1
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_SHIFT               11

/* ln_device7 :: Misc3 :: rxck_mii_override [10:10] */
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_MASK                    0x0400
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_ALIGN                   0
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_BITS                    1
#define PHY84328_DEV7_MISC3_RXCK_MII_OVERRIDE_SHIFT                   10

/* ln_device7 :: Misc3 :: fifo_ipg_cya [09:09] */
#define PHY84328_DEV7_MISC3_FIFO_IPG_CYA_MASK                         0x0200
#define PHY84328_DEV7_MISC3_FIFO_IPG_CYA_ALIGN                        0
#define PHY84328_DEV7_MISC3_FIFO_IPG_CYA_BITS                         1
#define PHY84328_DEV7_MISC3_FIFO_IPG_CYA_SHIFT                        9

/* ln_device7 :: Misc3 :: scr_en_per_lane [08:08] */
#define PHY84328_DEV7_MISC3_SCR_EN_PER_LANE_MASK                      0x0100
#define PHY84328_DEV7_MISC3_SCR_EN_PER_LANE_ALIGN                     0
#define PHY84328_DEV7_MISC3_SCR_EN_PER_LANE_BITS                      1
#define PHY84328_DEV7_MISC3_SCR_EN_PER_LANE_SHIFT                     8

/* ln_device7 :: Misc3 :: force_speed_b5 [07:07] */
#define PHY84328_DEV7_MISC3_FORCE_SPEED_B5_MASK                       0x0080
#define PHY84328_DEV7_MISC3_FORCE_SPEED_B5_ALIGN                      0
#define PHY84328_DEV7_MISC3_FORCE_SPEED_B5_BITS                       1
#define PHY84328_DEV7_MISC3_FORCE_SPEED_B5_SHIFT                      7

/* ln_device7 :: Misc3 :: laneDisable [06:06] */
#define PHY84328_DEV7_MISC3_LANEDISABLE_MASK                          0x0040
#define PHY84328_DEV7_MISC3_LANEDISABLE_ALIGN                         0
#define PHY84328_DEV7_MISC3_LANEDISABLE_BITS                          1
#define PHY84328_DEV7_MISC3_LANEDISABLE_SHIFT                         6

/* ln_device7 :: Misc3 :: fifo_err_cya2 [05:05] */
#define PHY84328_DEV7_MISC3_FIFO_ERR_CYA2_MASK                        0x0020
#define PHY84328_DEV7_MISC3_FIFO_ERR_CYA2_ALIGN                       0
#define PHY84328_DEV7_MISC3_FIFO_ERR_CYA2_BITS                        1
#define PHY84328_DEV7_MISC3_FIFO_ERR_CYA2_SHIFT                       5

/* ln_device7 :: Misc3 :: disable_pcs_tx_r [04:04] */
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_R_MASK                     0x0010
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_R_ALIGN                    0
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_R_BITS                     1
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_R_SHIFT                    4

/* ln_device7 :: Misc3 :: disable_pcs_tx_force_r [03:03] */
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_MASK               0x0008
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_ALIGN              0
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_BITS               1
#define PHY84328_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_SHIFT              3

/* ln_device7 :: Misc3 :: tbi_mode_force_r [02:02] */
#define PHY84328_DEV7_MISC3_TBI_MODE_FORCE_R_MASK                     0x0004
#define PHY84328_DEV7_MISC3_TBI_MODE_FORCE_R_ALIGN                    0
#define PHY84328_DEV7_MISC3_TBI_MODE_FORCE_R_BITS                     1
#define PHY84328_DEV7_MISC3_TBI_MODE_FORCE_R_SHIFT                    2

/* ln_device7 :: Misc3 :: rxSigdetPwrdn_override_val [01:01] */
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_MASK           0x0002
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_ALIGN          0
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_BITS           1
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_SHIFT          1

/* ln_device7 :: Misc3 :: rxSigdetPwrdn_override [00:00] */
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_MASK               0x0001
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_ALIGN              0
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_BITS               1
#define PHY84328_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_SHIFT              0


/****************************************************************************
 * ln_device7 :: Misc4
 */
/* ln_device7 :: Misc4 :: reserved0 [15:15] */
#define PHY84328_DEV7_MISC4_RESERVED0_MASK                            0x8000
#define PHY84328_DEV7_MISC4_RESERVED0_ALIGN                           0
#define PHY84328_DEV7_MISC4_RESERVED0_BITS                            1
#define PHY84328_DEV7_MISC4_RESERVED0_SHIFT                           15

/* ln_device7 :: Misc4 :: scr_en_over [14:14] */
#define PHY84328_DEV7_MISC4_SCR_EN_OVER_MASK                          0x4000
#define PHY84328_DEV7_MISC4_SCR_EN_OVER_ALIGN                         0
#define PHY84328_DEV7_MISC4_SCR_EN_OVER_BITS                          1
#define PHY84328_DEV7_MISC4_SCR_EN_OVER_SHIFT                         14

/* ln_device7 :: Misc4 :: div33_clk_use_cya [13:13] */
#define PHY84328_DEV7_MISC4_DIV33_CLK_USE_CYA_MASK                    0x2000
#define PHY84328_DEV7_MISC4_DIV33_CLK_USE_CYA_ALIGN                   0
#define PHY84328_DEV7_MISC4_DIV33_CLK_USE_CYA_BITS                    1
#define PHY84328_DEV7_MISC4_DIV33_CLK_USE_CYA_SHIFT                   13

/* ln_device7 :: Misc4 :: os3_en_val [12:12] */
#define PHY84328_DEV7_MISC4_OS3_EN_VAL_MASK                           0x1000
#define PHY84328_DEV7_MISC4_OS3_EN_VAL_ALIGN                          0
#define PHY84328_DEV7_MISC4_OS3_EN_VAL_BITS                           1
#define PHY84328_DEV7_MISC4_OS3_EN_VAL_SHIFT                          12

/* ln_device7 :: Misc4 :: os3_en_override [11:11] */
#define PHY84328_DEV7_MISC4_OS3_EN_OVERRIDE_MASK                      0x0800
#define PHY84328_DEV7_MISC4_OS3_EN_OVERRIDE_ALIGN                     0
#define PHY84328_DEV7_MISC4_OS3_EN_OVERRIDE_BITS                      1
#define PHY84328_DEV7_MISC4_OS3_EN_OVERRIDE_SHIFT                     11

/* ln_device7 :: Misc4 :: decouple_actual_speed [10:10] */
#define PHY84328_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_MASK                0x0400
#define PHY84328_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_ALIGN               0
#define PHY84328_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_BITS                1
#define PHY84328_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_SHIFT               10

/* ln_device7 :: Misc4 :: fx_mode_rx_pre [09:09] */
#define PHY84328_DEV7_MISC4_FX_MODE_RX_PRE_MASK                       0x0200
#define PHY84328_DEV7_MISC4_FX_MODE_RX_PRE_ALIGN                      0
#define PHY84328_DEV7_MISC4_FX_MODE_RX_PRE_BITS                       1
#define PHY84328_DEV7_MISC4_FX_MODE_RX_PRE_SHIFT                      9

/* ln_device7 :: Misc4 :: fiber_select_rx_pre [08:08] */
#define PHY84328_DEV7_MISC4_FIBER_SELECT_RX_PRE_MASK                  0x0100
#define PHY84328_DEV7_MISC4_FIBER_SELECT_RX_PRE_ALIGN                 0
#define PHY84328_DEV7_MISC4_FIBER_SELECT_RX_PRE_BITS                  1
#define PHY84328_DEV7_MISC4_FIBER_SELECT_RX_PRE_SHIFT                 8

/* ln_device7 :: Misc4 :: force_speed_rx_pre [07:02] */
#define PHY84328_DEV7_MISC4_FORCE_SPEED_RX_PRE_MASK                   0x00fc
#define PHY84328_DEV7_MISC4_FORCE_SPEED_RX_PRE_ALIGN                  0
#define PHY84328_DEV7_MISC4_FORCE_SPEED_RX_PRE_BITS                   6
#define PHY84328_DEV7_MISC4_FORCE_SPEED_RX_PRE_SHIFT                  2

/* ln_device7 :: Misc4 :: reg0_forced_speed_rx_pre [01:00] */
#define PHY84328_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_MASK             0x0003
#define PHY84328_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_ALIGN            0
#define PHY84328_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_BITS             2
#define PHY84328_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_SHIFT            0


/****************************************************************************
 * ln_device7 :: Misc5
 */
/* ln_device7 :: Misc5 :: LPI_en_rx [15:15] */
#define PHY84328_DEV7_MISC5_LPI_EN_RX_MASK                            0x8000
#define PHY84328_DEV7_MISC5_LPI_EN_RX_ALIGN                           0
#define PHY84328_DEV7_MISC5_LPI_EN_RX_BITS                            1
#define PHY84328_DEV7_MISC5_LPI_EN_RX_SHIFT                           15

/* ln_device7 :: Misc5 :: LPI_en_tx [14:14] */
#define PHY84328_DEV7_MISC5_LPI_EN_TX_MASK                            0x4000
#define PHY84328_DEV7_MISC5_LPI_EN_TX_ALIGN                           0
#define PHY84328_DEV7_MISC5_LPI_EN_TX_BITS                            1
#define PHY84328_DEV7_MISC5_LPI_EN_TX_SHIFT                           14

/* ln_device7 :: Misc5 :: tgen_data_sel [13:13] */
#define PHY84328_DEV7_MISC5_TGEN_DATA_SEL_MASK                        0x2000
#define PHY84328_DEV7_MISC5_TGEN_DATA_SEL_ALIGN                       0
#define PHY84328_DEV7_MISC5_TGEN_DATA_SEL_BITS                        1
#define PHY84328_DEV7_MISC5_TGEN_DATA_SEL_SHIFT                       13

/* ln_device7 :: Misc5 :: tgen_cx4 [12:12] */
#define PHY84328_DEV7_MISC5_TGEN_CX4_MASK                             0x1000
#define PHY84328_DEV7_MISC5_TGEN_CX4_ALIGN                            0
#define PHY84328_DEV7_MISC5_TGEN_CX4_BITS                             1
#define PHY84328_DEV7_MISC5_TGEN_CX4_SHIFT                            12

/* ln_device7 :: Misc5 :: tgen_link [11:11] */
#define PHY84328_DEV7_MISC5_TGEN_LINK_MASK                            0x0800
#define PHY84328_DEV7_MISC5_TGEN_LINK_ALIGN                           0
#define PHY84328_DEV7_MISC5_TGEN_LINK_BITS                            1
#define PHY84328_DEV7_MISC5_TGEN_LINK_SHIFT                           11

/* ln_device7 :: Misc5 :: tgen_tmsel [10:08] */
#define PHY84328_DEV7_MISC5_TGEN_TMSEL_MASK                           0x0700
#define PHY84328_DEV7_MISC5_TGEN_TMSEL_ALIGN                          0
#define PHY84328_DEV7_MISC5_TGEN_TMSEL_BITS                           3
#define PHY84328_DEV7_MISC5_TGEN_TMSEL_SHIFT                          8

/* ln_device7 :: Misc5 :: reserved0 [07:04] */
#define PHY84328_DEV7_MISC5_RESERVED0_MASK                            0x00f0
#define PHY84328_DEV7_MISC5_RESERVED0_ALIGN                           0
#define PHY84328_DEV7_MISC5_RESERVED0_BITS                            4
#define PHY84328_DEV7_MISC5_RESERVED0_SHIFT                           4

/* ln_device7 :: Misc5 :: rchk_en [03:03] */
#define PHY84328_DEV7_MISC5_RCHK_EN_MASK                              0x0008
#define PHY84328_DEV7_MISC5_RCHK_EN_ALIGN                             0
#define PHY84328_DEV7_MISC5_RCHK_EN_BITS                              1
#define PHY84328_DEV7_MISC5_RCHK_EN_SHIFT                             3

/* ln_device7 :: Misc5 :: rchk_tmsel [02:00] */
#define PHY84328_DEV7_MISC5_RCHK_TMSEL_MASK                           0x0007
#define PHY84328_DEV7_MISC5_RCHK_TMSEL_ALIGN                          0
#define PHY84328_DEV7_MISC5_RCHK_TMSEL_BITS                           3
#define PHY84328_DEV7_MISC5_RCHK_TMSEL_SHIFT                          0


/****************************************************************************
 * ln_device7 :: linkcnt_cl72_msb
 */
/* ln_device7 :: linkcnt_cl72_msb :: reserved_for_eco0 [15:08] */
#define PHY84328_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_MASK         0xff00
#define PHY84328_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_ALIGN        0
#define PHY84328_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_BITS         8
#define PHY84328_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_SHIFT        8

/* ln_device7 :: linkcnt_cl72_msb :: link_cnt_cl72_msbB [07:00] */
#define PHY84328_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_MASK        0x00ff
#define PHY84328_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_ALIGN       0
#define PHY84328_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_BITS        8
#define PHY84328_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_SHIFT       0


/****************************************************************************
 * ln_device7 :: linkcnt_cl72_lsb
 */
/* ln_device7 :: linkcnt_cl72_lsb :: link_cnt_cl72_lsbB [15:00] */
#define PHY84328_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_MASK        0xffff
#define PHY84328_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_ALIGN       0
#define PHY84328_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_BITS        16
#define PHY84328_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_SHIFT       0


/****************************************************************************
 * ln_device7 :: LP_UP4
 */
/* ln_device7 :: LP_UP4 :: reserved0 [15:11] */
#define PHY84328_DEV7_LP_UP4_RESERVED0_MASK                           0xf800
#define PHY84328_DEV7_LP_UP4_RESERVED0_ALIGN                          0
#define PHY84328_DEV7_LP_UP4_RESERVED0_BITS                           5
#define PHY84328_DEV7_LP_UP4_RESERVED0_SHIFT                          11

/* ln_device7 :: LP_UP4 :: last [10:10] */
#define PHY84328_DEV7_LP_UP4_LAST_MASK                                0x0400
#define PHY84328_DEV7_LP_UP4_LAST_ALIGN                               0
#define PHY84328_DEV7_LP_UP4_LAST_BITS                                1
#define PHY84328_DEV7_LP_UP4_LAST_SHIFT                               10

/* ln_device7 :: LP_UP4 :: dataRate_1GCX1 [09:09] */
#define PHY84328_DEV7_LP_UP4_DATARATE_1GCX1_MASK                      0x0200
#define PHY84328_DEV7_LP_UP4_DATARATE_1GCX1_ALIGN                     0
#define PHY84328_DEV7_LP_UP4_DATARATE_1GCX1_BITS                      1
#define PHY84328_DEV7_LP_UP4_DATARATE_1GCX1_SHIFT                     9

/* ln_device7 :: LP_UP4 :: dataRate_10GCX1 [08:08] */
#define PHY84328_DEV7_LP_UP4_DATARATE_10GCX1_MASK                     0x0100
#define PHY84328_DEV7_LP_UP4_DATARATE_10GCX1_ALIGN                    0
#define PHY84328_DEV7_LP_UP4_DATARATE_10GCX1_BITS                     1
#define PHY84328_DEV7_LP_UP4_DATARATE_10GCX1_SHIFT                    8

/* ln_device7 :: LP_UP4 :: dataRate_15p75G_dxgxs [07:07] */
#define PHY84328_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_MASK               0x0080
#define PHY84328_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_ALIGN              0
#define PHY84328_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_BITS               1
#define PHY84328_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_SHIFT              7

/* ln_device7 :: LP_UP4 :: dataRate_20G_dxgxs [06:06] */
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_DXGXS_MASK                  0x0040
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_DXGXS_ALIGN                 0
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_DXGXS_BITS                  1
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_DXGXS_SHIFT                 6

/* ln_device7 :: LP_UP4 :: dataRate_20Gh_dxgxs [05:05] */
#define PHY84328_DEV7_LP_UP4_DATARATE_20GH_DXGXS_MASK                 0x0020
#define PHY84328_DEV7_LP_UP4_DATARATE_20GH_DXGXS_ALIGN                0
#define PHY84328_DEV7_LP_UP4_DATARATE_20GH_DXGXS_BITS                 1
#define PHY84328_DEV7_LP_UP4_DATARATE_20GH_DXGXS_SHIFT                5

/* ln_device7 :: LP_UP4 :: dataRate_12p7G_dxgxs [04:04] */
#define PHY84328_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_MASK                0x0010
#define PHY84328_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_ALIGN               0
#define PHY84328_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_BITS                1
#define PHY84328_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_SHIFT               4

/* ln_device7 :: LP_UP4 :: dataRate_10p5G_dxgxs [03:03] */
#define PHY84328_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_MASK                0x0008
#define PHY84328_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_ALIGN               0
#define PHY84328_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_BITS                1
#define PHY84328_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_SHIFT               3

/* ln_device7 :: LP_UP4 :: dataRate_10G_dxgxs [02:02] */
#define PHY84328_DEV7_LP_UP4_DATARATE_10G_DXGXS_MASK                  0x0004
#define PHY84328_DEV7_LP_UP4_DATARATE_10G_DXGXS_ALIGN                 0
#define PHY84328_DEV7_LP_UP4_DATARATE_10G_DXGXS_BITS                  1
#define PHY84328_DEV7_LP_UP4_DATARATE_10G_DXGXS_SHIFT                 2

/* ln_device7 :: LP_UP4 :: dataRate_10Gh_dxgxs [01:01] */
#define PHY84328_DEV7_LP_UP4_DATARATE_10GH_DXGXS_MASK                 0x0002
#define PHY84328_DEV7_LP_UP4_DATARATE_10GH_DXGXS_ALIGN                0
#define PHY84328_DEV7_LP_UP4_DATARATE_10GH_DXGXS_BITS                 1
#define PHY84328_DEV7_LP_UP4_DATARATE_10GH_DXGXS_SHIFT                1

/* ln_device7 :: LP_UP4 :: dataRate_20G [00:00] */
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_MASK                        0x0001
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_ALIGN                       0
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_BITS                        1
#define PHY84328_DEV7_LP_UP4_DATARATE_20G_SHIFT                       0


/****************************************************************************
 * ln_device7 :: LP_UP5
 */
/* ln_device7 :: LP_UP5 :: reserved0 [15:11] */
#define PHY84328_DEV7_LP_UP5_RESERVED0_MASK                           0xf800
#define PHY84328_DEV7_LP_UP5_RESERVED0_ALIGN                          0
#define PHY84328_DEV7_LP_UP5_RESERVED0_BITS                           5
#define PHY84328_DEV7_LP_UP5_RESERVED0_SHIFT                          11

/* ln_device7 :: LP_UP5 :: last [10:10] */
#define PHY84328_DEV7_LP_UP5_LAST_MASK                                0x0400
#define PHY84328_DEV7_LP_UP5_LAST_ALIGN                               0
#define PHY84328_DEV7_LP_UP5_LAST_BITS                                1
#define PHY84328_DEV7_LP_UP5_LAST_SHIFT                               10

/* ln_device7 :: LP_UP5 :: reserved1 [09:00] */
#define PHY84328_DEV7_LP_UP5_RESERVED1_MASK                           0x03ff
#define PHY84328_DEV7_LP_UP5_RESERVED1_ALIGN                          0
#define PHY84328_DEV7_LP_UP5_RESERVED1_BITS                           10
#define PHY84328_DEV7_LP_UP5_RESERVED1_SHIFT                          0


/****************************************************************************
 * ln_device7 :: Misc6
 */
/* ln_device7 :: Misc6 :: reset_rx_asic [15:15] */
#define PHY84328_DEV7_MISC6_RESET_RX_ASIC_MASK                        0x8000
#define PHY84328_DEV7_MISC6_RESET_RX_ASIC_ALIGN                       0
#define PHY84328_DEV7_MISC6_RESET_RX_ASIC_BITS                        1
#define PHY84328_DEV7_MISC6_RESET_RX_ASIC_SHIFT                       15

/* ln_device7 :: Misc6 :: reset_tx_asic [14:14] */
#define PHY84328_DEV7_MISC6_RESET_TX_ASIC_MASK                        0x4000
#define PHY84328_DEV7_MISC6_RESET_TX_ASIC_ALIGN                       0
#define PHY84328_DEV7_MISC6_RESET_TX_ASIC_BITS                        1
#define PHY84328_DEV7_MISC6_RESET_TX_ASIC_SHIFT                       14

/* ln_device7 :: Misc6 :: reserved0 [13:09] */
#define PHY84328_DEV7_MISC6_RESERVED0_MASK                            0x3e00
#define PHY84328_DEV7_MISC6_RESERVED0_ALIGN                           0
#define PHY84328_DEV7_MISC6_RESERVED0_BITS                            5
#define PHY84328_DEV7_MISC6_RESERVED0_SHIFT                           9

/* ln_device7 :: Misc6 :: rx_os8_frst_SM [08:08] */
#define PHY84328_DEV7_MISC6_RX_OS8_FRST_SM_MASK                       0x0100
#define PHY84328_DEV7_MISC6_RX_OS8_FRST_SM_ALIGN                      0
#define PHY84328_DEV7_MISC6_RX_OS8_FRST_SM_BITS                       1
#define PHY84328_DEV7_MISC6_RX_OS8_FRST_SM_SHIFT                      8

/* ln_device7 :: Misc6 :: use_brcm6466_31500_cya [07:07] */
#define PHY84328_DEV7_MISC6_USE_BRCM6466_31500_CYA_MASK               0x0080
#define PHY84328_DEV7_MISC6_USE_BRCM6466_31500_CYA_ALIGN              0
#define PHY84328_DEV7_MISC6_USE_BRCM6466_31500_CYA_BITS               1
#define PHY84328_DEV7_MISC6_USE_BRCM6466_31500_CYA_SHIFT              7

/* ln_device7 :: Misc6 :: cx4_sigdet_filt_all_speed [06:06] */
#define PHY84328_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_MASK            0x0040
#define PHY84328_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_ALIGN           0
#define PHY84328_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_BITS            1
#define PHY84328_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_SHIFT           6

/* ln_device7 :: Misc6 :: pcs_type_sel_1000x_cya [05:05] */
#define PHY84328_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_MASK               0x0020
#define PHY84328_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_ALIGN              0
#define PHY84328_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_BITS               1
#define PHY84328_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_SHIFT              5

/* ln_device7 :: Misc6 :: rx_os8_os3_alt_bits_cya [04:04] */
#define PHY84328_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_MASK              0x0010
#define PHY84328_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_ALIGN             0
#define PHY84328_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_BITS              1
#define PHY84328_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_SHIFT             4

/* ln_device7 :: Misc6 :: reserved1 [03:02] */
#define PHY84328_DEV7_MISC6_RESERVED1_MASK                            0x000c
#define PHY84328_DEV7_MISC6_RESERVED1_ALIGN                           0
#define PHY84328_DEV7_MISC6_RESERVED1_BITS                            2
#define PHY84328_DEV7_MISC6_RESERVED1_SHIFT                           2

/* ln_device7 :: Misc6 :: tx_os8_afrst_en [01:01] */
#define PHY84328_DEV7_MISC6_TX_OS8_AFRST_EN_MASK                      0x0002
#define PHY84328_DEV7_MISC6_TX_OS8_AFRST_EN_ALIGN                     0
#define PHY84328_DEV7_MISC6_TX_OS8_AFRST_EN_BITS                      1
#define PHY84328_DEV7_MISC6_TX_OS8_AFRST_EN_SHIFT                     1

/* ln_device7 :: Misc6 :: tx_os8_frst_SM [00:00] */
#define PHY84328_DEV7_MISC6_TX_OS8_FRST_SM_MASK                       0x0001
#define PHY84328_DEV7_MISC6_TX_OS8_FRST_SM_ALIGN                      0
#define PHY84328_DEV7_MISC6_TX_OS8_FRST_SM_BITS                       1
#define PHY84328_DEV7_MISC6_TX_OS8_FRST_SM_SHIFT                      0


/****************************************************************************
 * ln_device7 :: Misc7
 */
/* ln_device7 :: Misc7 :: reserved0 [15:14] */
#define PHY84328_DEV7_MISC7_RESERVED0_MASK                            0xc000
#define PHY84328_DEV7_MISC7_RESERVED0_ALIGN                           0
#define PHY84328_DEV7_MISC7_RESERVED0_BITS                            2
#define PHY84328_DEV7_MISC7_RESERVED0_SHIFT                           14

/* ln_device7 :: Misc7 :: force_oscdr_mode_val [13:10] */
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_MASK                 0x3c00
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_ALIGN                0
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_BITS                 4
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_SHIFT                10

/* ln_device7 :: Misc7 :: force_oscdr_mode_en [09:09] */
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_EN_MASK                  0x0200
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_EN_ALIGN                 0
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_EN_BITS                  1
#define PHY84328_DEV7_MISC7_FORCE_OSCDR_MODE_EN_SHIFT                 9

/* ln_device7 :: Misc7 :: reserved1 [08:08] */
#define PHY84328_DEV7_MISC7_RESERVED1_MASK                            0x0100
#define PHY84328_DEV7_MISC7_RESERVED1_ALIGN                           0
#define PHY84328_DEV7_MISC7_RESERVED1_BITS                            1
#define PHY84328_DEV7_MISC7_RESERVED1_SHIFT                           8

/* ln_device7 :: Misc7 :: force_speed_rx_pre_7_6 [07:06] */
#define PHY84328_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_MASK               0x00c0
#define PHY84328_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_ALIGN              0
#define PHY84328_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_BITS               2
#define PHY84328_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_SHIFT              6

/* ln_device7 :: Misc7 :: brcm6466_cl49_in_all_mode_cya [05:05] */
#define PHY84328_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_MASK        0x0020
#define PHY84328_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_ALIGN       0
#define PHY84328_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_BITS        1
#define PHY84328_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_SHIFT       5

/* ln_device7 :: Misc7 :: xfi_txfault_pll_cya [04:04] */
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_MASK                  0x0010
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_ALIGN                 0
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_BITS                  1
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_SHIFT                 4

/* ln_device7 :: Misc7 :: xfi_txfault_ext_cya [03:03] */
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_MASK                  0x0008
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_ALIGN                 0
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_BITS                  1
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_SHIFT                 3

/* ln_device7 :: Misc7 :: xfi_txfault_det_cya [02:02] */
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_DET_CYA_MASK                  0x0004
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_DET_CYA_ALIGN                 0
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_DET_CYA_BITS                  1
#define PHY84328_DEV7_MISC7_XFI_TXFAULT_DET_CYA_SHIFT                 2

/* ln_device7 :: Misc7 :: xfi_rxfault_link_cya [01:01] */
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_MASK                 0x0002
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_ALIGN                0
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_BITS                 1
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_SHIFT                1

/* ln_device7 :: Misc7 :: xfi_rxfault_det_cya [00:00] */
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_DET_CYA_MASK                  0x0001
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_DET_CYA_ALIGN                 0
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_DET_CYA_BITS                  1
#define PHY84328_DEV7_MISC7_XFI_RXFAULT_DET_CYA_SHIFT                 0


/****************************************************************************
 * ln_device7 :: Misc8
 */
/* ln_device7 :: Misc8 :: reserved0 [15:05] */
#define PHY84328_DEV7_MISC8_RESERVED0_MASK                            0xffe0
#define PHY84328_DEV7_MISC8_RESERVED0_ALIGN                           0
#define PHY84328_DEV7_MISC8_RESERVED0_BITS                            11
#define PHY84328_DEV7_MISC8_RESERVED0_SHIFT                           5

/* ln_device7 :: Misc8 :: force_oscdr_mode_en_rx [04:04] */
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_MASK               0x0010
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_ALIGN              0
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_BITS               1
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_SHIFT              4

/* ln_device7 :: Misc8 :: force_oscdr_mode_val [03:00] */
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_MASK                 0x000f
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_ALIGN                0
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_BITS                 4
#define PHY84328_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_SHIFT                0


/****************************************************************************
 * ln_device7 :: link_status
 */
/* ln_device7 :: link_status :: reserved0 [15:06] */
#define PHY84328_DEV7_LINK_STATUS_RESERVED0_MASK                      0xffc0
#define PHY84328_DEV7_LINK_STATUS_RESERVED0_ALIGN                     0
#define PHY84328_DEV7_LINK_STATUS_RESERVED0_BITS                      10
#define PHY84328_DEV7_LINK_STATUS_RESERVED0_SHIFT                     6

/* ln_device7 :: link_status :: ll_link [05:05] */
#define PHY84328_DEV7_LINK_STATUS_LL_LINK_MASK                        0x0020
#define PHY84328_DEV7_LINK_STATUS_LL_LINK_ALIGN                       0
#define PHY84328_DEV7_LINK_STATUS_LL_LINK_BITS                        1
#define PHY84328_DEV7_LINK_STATUS_LL_LINK_SHIFT                       5

/* ln_device7 :: link_status :: l_an_link [04:04] */
#define PHY84328_DEV7_LINK_STATUS_L_AN_LINK_MASK                      0x0010
#define PHY84328_DEV7_LINK_STATUS_L_AN_LINK_ALIGN                     0
#define PHY84328_DEV7_LINK_STATUS_L_AN_LINK_BITS                      1
#define PHY84328_DEV7_LINK_STATUS_L_AN_LINK_SHIFT                     4

/* ln_device7 :: link_status :: l_link_kr [03:03] */
#define PHY84328_DEV7_LINK_STATUS_L_LINK_KR_MASK                      0x0008
#define PHY84328_DEV7_LINK_STATUS_L_LINK_KR_ALIGN                     0
#define PHY84328_DEV7_LINK_STATUS_L_LINK_KR_BITS                      1
#define PHY84328_DEV7_LINK_STATUS_L_LINK_KR_SHIFT                     3

/* ln_device7 :: link_status :: l_link10g [02:02] */
#define PHY84328_DEV7_LINK_STATUS_L_LINK10G_MASK                      0x0004
#define PHY84328_DEV7_LINK_STATUS_L_LINK10G_ALIGN                     0
#define PHY84328_DEV7_LINK_STATUS_L_LINK10G_BITS                      1
#define PHY84328_DEV7_LINK_STATUS_L_LINK10G_SHIFT                     2

/* ln_device7 :: link_status :: l_link_status [01:01] */
#define PHY84328_DEV7_LINK_STATUS_L_LINK_STATUS_MASK                  0x0002
#define PHY84328_DEV7_LINK_STATUS_L_LINK_STATUS_ALIGN                 0
#define PHY84328_DEV7_LINK_STATUS_L_LINK_STATUS_BITS                  1
#define PHY84328_DEV7_LINK_STATUS_L_LINK_STATUS_SHIFT                 1

/* ln_device7 :: link_status :: l_link [00:00] */
#define PHY84328_DEV7_LINK_STATUS_L_LINK_MASK                         0x0001
#define PHY84328_DEV7_LINK_STATUS_L_LINK_ALIGN                        0
#define PHY84328_DEV7_LINK_STATUS_L_LINK_BITS                         1
#define PHY84328_DEV7_LINK_STATUS_L_LINK_SHIFT                        0


/****************************************************************************
 * ln_device7 :: actual_speed
 */
/* ln_device7 :: actual_speed :: reserved0 [15:14] */
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED0_MASK                     0xc000
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED0_ALIGN                    0
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED0_BITS                     2
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED0_SHIFT                    14

/* ln_device7 :: actual_speed :: actual_speed_rx [13:08] */
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_MASK               0x3f00
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_ALIGN              0
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_BITS               6
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_SHIFT              8

/* ln_device7 :: actual_speed :: reserved1 [07:06] */
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED1_MASK                     0x00c0
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED1_ALIGN                    0
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED1_BITS                     2
#define PHY84328_DEV7_ACTUAL_SPEED_RESERVED1_SHIFT                    6

/* ln_device7 :: actual_speed :: actual_speed_tx [05:00] */
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_MASK               0x003f
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_ALIGN              0
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_BITS               6
#define PHY84328_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_SHIFT              0


/****************************************************************************
 * ln_device7 :: mp5_NextPageCtrl
 */
/* ln_device7 :: mp5_NextPageCtrl :: reserved0 [15:04] */
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_RESERVED0_MASK                 0xfff0
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_RESERVED0_ALIGN                0
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_RESERVED0_BITS                 12
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_RESERVED0_SHIFT                4

/* ln_device7 :: mp5_NextPageCtrl :: np_sw_overRide_en [03:03] */
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_MASK         0x0008
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_ALIGN        0
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_BITS         1
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_SHIFT        3

/* ln_device7 :: mp5_NextPageCtrl :: teton_mode_up3_en [02:02] */
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_MASK         0x0004
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_ALIGN        0
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_BITS         1
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_SHIFT        2

/* ln_device7 :: mp5_NextPageCtrl :: teton_mode [01:01] */
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_MASK                0x0002
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_ALIGN               0
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_BITS                1
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_SHIFT               1

/* ln_device7 :: mp5_NextPageCtrl :: bam_mode [00:00] */
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_MASK                  0x0001
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_ALIGN                 0
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_BITS                  1
#define PHY84328_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_SHIFT                 0


/****************************************************************************
 * ln_device7 :: link_timer_offset1
 */
/* ln_device7 :: link_timer_offset1 :: sgmii_offset [15:08] */
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_MASK            0xff00
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_ALIGN           0
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_BITS            8
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_SHIFT           8

/* ln_device7 :: link_timer_offset1 :: max_offset [07:00] */
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_MASK              0x00ff
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_ALIGN             0
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_BITS              8
#define PHY84328_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_SHIFT             0


/****************************************************************************
 * ln_device7 :: link_timer_offset2
 */
/* ln_device7 :: link_timer_offset2 :: link_up_offset [15:08] */
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_MASK          0xff00
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_ALIGN         0
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_BITS          8
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_SHIFT         8

/* ln_device7 :: link_timer_offset2 :: link_down_offset [07:00] */
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_MASK        0x00ff
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_ALIGN       0
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_BITS        8
#define PHY84328_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_SHIFT       0


/****************************************************************************
 * ln_device7 :: link_timer_offset3
 */
/* ln_device7 :: link_timer_offset3 :: break_link_offset [15:08] */
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_MASK       0xff00
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_ALIGN      0
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_BITS       8
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_SHIFT      8

/* ln_device7 :: link_timer_offset3 :: np_link_offset [07:00] */
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_MASK          0x00ff
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_ALIGN         0
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_BITS          8
#define PHY84328_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_SHIFT         0


/****************************************************************************
 * ln_device7 :: oui_msb_field
 */
/* ln_device7 :: oui_msb_field :: reserved0 [15:11] */
#define PHY84328_DEV7_OUI_MSB_FIELD_RESERVED0_MASK                    0xf800
#define PHY84328_DEV7_OUI_MSB_FIELD_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_OUI_MSB_FIELD_RESERVED0_BITS                    5
#define PHY84328_DEV7_OUI_MSB_FIELD_RESERVED0_SHIFT                   11

/* ln_device7 :: oui_msb_field :: oui_msb_field [10:00] */
#define PHY84328_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_MASK                0x07ff
#define PHY84328_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_ALIGN               0
#define PHY84328_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_BITS                11
#define PHY84328_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_SHIFT               0


/****************************************************************************
 * ln_device7 :: oui_lsb_field
 */
/* ln_device7 :: oui_lsb_field :: reserved0 [15:11] */
#define PHY84328_DEV7_OUI_LSB_FIELD_RESERVED0_MASK                    0xf800
#define PHY84328_DEV7_OUI_LSB_FIELD_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_OUI_LSB_FIELD_RESERVED0_BITS                    5
#define PHY84328_DEV7_OUI_LSB_FIELD_RESERVED0_SHIFT                   11

/* ln_device7 :: oui_lsb_field :: oui_lsb_field [10:00] */
#define PHY84328_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_MASK                0x07ff
#define PHY84328_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_ALIGN               0
#define PHY84328_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_BITS                11
#define PHY84328_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_SHIFT               0


/****************************************************************************
 * ln_device7 :: ud_field
 */
/* ln_device7 :: ud_field :: reserved0 [15:11] */
#define PHY84328_DEV7_UD_FIELD_RESERVED0_MASK                         0xf800
#define PHY84328_DEV7_UD_FIELD_RESERVED0_ALIGN                        0
#define PHY84328_DEV7_UD_FIELD_RESERVED0_BITS                         5
#define PHY84328_DEV7_UD_FIELD_RESERVED0_SHIFT                        11

/* ln_device7 :: ud_field :: ud_reserved [10:06] */
#define PHY84328_DEV7_UD_FIELD_UD_RESERVED_MASK                       0x07c0
#define PHY84328_DEV7_UD_FIELD_UD_RESERVED_ALIGN                      0
#define PHY84328_DEV7_UD_FIELD_UD_RESERVED_BITS                       5
#define PHY84328_DEV7_UD_FIELD_UD_RESERVED_SHIFT                      6

/* ln_device7 :: ud_field :: remote_BN_page [05:05] */
#define PHY84328_DEV7_UD_FIELD_REMOTE_BN_PAGE_MASK                    0x0020
#define PHY84328_DEV7_UD_FIELD_REMOTE_BN_PAGE_ALIGN                   0
#define PHY84328_DEV7_UD_FIELD_REMOTE_BN_PAGE_BITS                    1
#define PHY84328_DEV7_UD_FIELD_REMOTE_BN_PAGE_SHIFT                   5

/* ln_device7 :: ud_field :: inband_MDIO [04:04] */
#define PHY84328_DEV7_UD_FIELD_INBAND_MDIO_MASK                       0x0010
#define PHY84328_DEV7_UD_FIELD_INBAND_MDIO_ALIGN                      0
#define PHY84328_DEV7_UD_FIELD_INBAND_MDIO_BITS                       1
#define PHY84328_DEV7_UD_FIELD_INBAND_MDIO_SHIFT                      4

/* ln_device7 :: ud_field :: autoneg_MDIO [03:03] */
#define PHY84328_DEV7_UD_FIELD_AUTONEG_MDIO_MASK                      0x0008
#define PHY84328_DEV7_UD_FIELD_AUTONEG_MDIO_ALIGN                     0
#define PHY84328_DEV7_UD_FIELD_AUTONEG_MDIO_BITS                      1
#define PHY84328_DEV7_UD_FIELD_AUTONEG_MDIO_SHIFT                     3

/* ln_device7 :: ud_field :: remote_serdes_phy [02:02] */
#define PHY84328_DEV7_UD_FIELD_REMOTE_SERDES_PHY_MASK                 0x0004
#define PHY84328_DEV7_UD_FIELD_REMOTE_SERDES_PHY_ALIGN                0
#define PHY84328_DEV7_UD_FIELD_REMOTE_SERDES_PHY_BITS                 1
#define PHY84328_DEV7_UD_FIELD_REMOTE_SERDES_PHY_SHIFT                2

/* ln_device7 :: ud_field :: remote_cu_phy [01:01] */
#define PHY84328_DEV7_UD_FIELD_REMOTE_CU_PHY_MASK                     0x0002
#define PHY84328_DEV7_UD_FIELD_REMOTE_CU_PHY_ALIGN                    0
#define PHY84328_DEV7_UD_FIELD_REMOTE_CU_PHY_BITS                     1
#define PHY84328_DEV7_UD_FIELD_REMOTE_CU_PHY_SHIFT                    1

/* ln_device7 :: ud_field :: over1g [00:00] */
#define PHY84328_DEV7_UD_FIELD_OVER1G_MASK                            0x0001
#define PHY84328_DEV7_UD_FIELD_OVER1G_ALIGN                           0
#define PHY84328_DEV7_UD_FIELD_OVER1G_BITS                            1
#define PHY84328_DEV7_UD_FIELD_OVER1G_SHIFT                           0


/****************************************************************************
 * ln_device7 :: lp_ud_field
 */
/* ln_device7 :: lp_ud_field :: reserved0 [15:11] */
#define PHY84328_DEV7_LP_UD_FIELD_RESERVED0_MASK                      0xf800
#define PHY84328_DEV7_LP_UD_FIELD_RESERVED0_ALIGN                     0
#define PHY84328_DEV7_LP_UD_FIELD_RESERVED0_BITS                      5
#define PHY84328_DEV7_LP_UD_FIELD_RESERVED0_SHIFT                     11

/* ln_device7 :: lp_ud_field :: ud_reserved [10:06] */
#define PHY84328_DEV7_LP_UD_FIELD_UD_RESERVED_MASK                    0x07c0
#define PHY84328_DEV7_LP_UD_FIELD_UD_RESERVED_ALIGN                   0
#define PHY84328_DEV7_LP_UD_FIELD_UD_RESERVED_BITS                    5
#define PHY84328_DEV7_LP_UD_FIELD_UD_RESERVED_SHIFT                   6

/* ln_device7 :: lp_ud_field :: remote_BN_page [05:05] */
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_MASK                 0x0020
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_ALIGN                0
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_BITS                 1
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_SHIFT                5

/* ln_device7 :: lp_ud_field :: inband_MDIO [04:04] */
#define PHY84328_DEV7_LP_UD_FIELD_INBAND_MDIO_MASK                    0x0010
#define PHY84328_DEV7_LP_UD_FIELD_INBAND_MDIO_ALIGN                   0
#define PHY84328_DEV7_LP_UD_FIELD_INBAND_MDIO_BITS                    1
#define PHY84328_DEV7_LP_UD_FIELD_INBAND_MDIO_SHIFT                   4

/* ln_device7 :: lp_ud_field :: autoneg_MDIO [03:03] */
#define PHY84328_DEV7_LP_UD_FIELD_AUTONEG_MDIO_MASK                   0x0008
#define PHY84328_DEV7_LP_UD_FIELD_AUTONEG_MDIO_ALIGN                  0
#define PHY84328_DEV7_LP_UD_FIELD_AUTONEG_MDIO_BITS                   1
#define PHY84328_DEV7_LP_UD_FIELD_AUTONEG_MDIO_SHIFT                  3

/* ln_device7 :: lp_ud_field :: remote_serdes_phy [02:02] */
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_MASK              0x0004
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_ALIGN             0
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_BITS              1
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_SHIFT             2

/* ln_device7 :: lp_ud_field :: remote_cu_phy [01:01] */
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_MASK                  0x0002
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_ALIGN                 0
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_BITS                  1
#define PHY84328_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_SHIFT                 1

/* ln_device7 :: lp_ud_field :: over1g [00:00] */
#define PHY84328_DEV7_LP_UD_FIELD_OVER1G_MASK                         0x0001
#define PHY84328_DEV7_LP_UD_FIELD_OVER1G_ALIGN                        0
#define PHY84328_DEV7_LP_UD_FIELD_OVER1G_BITS                         1
#define PHY84328_DEV7_LP_UD_FIELD_OVER1G_SHIFT                        0


/****************************************************************************
 * ln_device7 :: SGMIIbasepage
 */
/* ln_device7 :: SGMIIbasepage :: reserved0 [15:12] */
#define PHY84328_DEV7_SGMIIBASEPAGE_RESERVED0_MASK                    0xf000
#define PHY84328_DEV7_SGMIIBASEPAGE_RESERVED0_ALIGN                   0
#define PHY84328_DEV7_SGMIIBASEPAGE_RESERVED0_BITS                    4
#define PHY84328_DEV7_SGMIIBASEPAGE_RESERVED0_SHIFT                   12

/* ln_device7 :: SGMIIbasepage :: sgmii_basepage [11:00] */
#define PHY84328_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_MASK               0x0fff
#define PHY84328_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_ALIGN              0
#define PHY84328_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_BITS               12
#define PHY84328_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_SHIFT              0


/****************************************************************************
 * ln_device7 :: UP5
 */
/* ln_device7 :: UP5 :: reserved0 [15:11] */
#define PHY84328_DEV7_UP5_RESERVED0_MASK                              0xf800
#define PHY84328_DEV7_UP5_RESERVED0_ALIGN                             0
#define PHY84328_DEV7_UP5_RESERVED0_BITS                              5
#define PHY84328_DEV7_UP5_RESERVED0_SHIFT                             11

/* ln_device7 :: UP5 :: last [10:10] */
#define PHY84328_DEV7_UP5_LAST_MASK                                   0x0400
#define PHY84328_DEV7_UP5_LAST_ALIGN                                  0
#define PHY84328_DEV7_UP5_LAST_BITS                                   1
#define PHY84328_DEV7_UP5_LAST_SHIFT                                  10

/* ln_device7 :: UP5 :: reserved1 [09:00] */
#define PHY84328_DEV7_UP5_RESERVED1_MASK                              0x03ff
#define PHY84328_DEV7_UP5_RESERVED1_ALIGN                             0
#define PHY84328_DEV7_UP5_RESERVED1_BITS                              10
#define PHY84328_DEV7_UP5_RESERVED1_SHIFT                             0



/****************************************************************************
 * sys_device1_DSC_regs
 */
#define PHY84328_SYS_DEV1_CDR_CTRL0          0x0000c200 /* CDR_Control_0_Register */
#define PHY84328_SYS_DEV1_CDR_CTRL1          0x0000c201 /* CDR Control_1_Register */
#define PHY84328_SYS_DEV1_CDR_CTRL2          0x0000c202 /* CDR Control_2_Register */
#define PHY84328_SYS_DEV1_PI_CTRL0           0x0000c203 /* Phase_Interpolator_Control_0_Register */
#define PHY84328_SYS_DEV1_PI_CTRL1           0x0000c204 /* Phase_Interpolator_Control_1_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0      0x0000c205 /* DFE_VGA_Control_0_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1      0x0000c206 /* DFE_VGA_Control_1_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2      0x0000c207 /* DFE_VGA_Control_2_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3      0x0000c208 /* DFE_VGA_Control_3_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4      0x0000c209 /* DFE_VGA_Control_4_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5      0x0000c20a /* DFE_VGA_Control_5_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6      0x0000c20b /* DFE_VGA_Control_6_Register */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7      0x0000c20c /* DFE_VGA_Control_7_Register */
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0     0x0000c20d /* DSC_Diagnostics_Control_0_Register */
#define PHY84328_SYS_DEV1_UC_CTRL            0x0000c20e /* DSC_to_uController_Control_Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0       0x0000c210 /* DSC State Machine Control 0 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1       0x0000c211 /* DSC State Machine Control 1 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2       0x0000c212 /* DSC State Machine Control 2 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3       0x0000c213 /* DSC State Machine Control 3 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4       0x0000c214 /* DSC State Machine Control 4 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5       0x0000c215 /* DSC State Machine Control 5 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6       0x0000c216 /* DSC State Machine Control 6 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7       0x0000c217 /* DSC State Machine Control 7 Register */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8       0x0000c218 /* DSC State Machine Control 8 Register */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0      0x0000c219 /* DSC Analog Control 0 Register */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1      0x0000c21a /* DSC Analog Control 1 Register */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2      0x0000c21b /* DSC Analog Control 2 Register */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3      0x0000c21c /* DSC Analog Control 3 Register */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4      0x0000c21d /* DSC Analog Control 4 Register */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0     0x0000c21e /* DSC Misc Control 0 Register */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0      0x0000c250 /* CDR Lock Monitor Control 0 Register */


/****************************************************************************
 * sys_device1_Micro_regs
 */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0    0x0000c1e0 /* Micro-controller_Tuning_State_Debug_for_LN0 */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1    0x0000c1e1 /* Micro-controller_Tuning_State_Debug_for_LN1 */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2    0x0000c1e2 /* Micro-controller_Tuning_State_Debug_for_LN2 */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3    0x0000c1e3 /* Micro-controller_Tuning_State_Debug_for_LN3 */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0    0x0000c1e4 /* Micro-controller_Speed/Mode_Debug_for_LN0 */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1    0x0000c1e5 /* Micro-controller_Speed/Mode_Debug_for_LN1 */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2    0x0000c1e6 /* Micro-controller_Speed/Mode_Debug_for_LN2 */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3    0x0000c1e7 /* Micro-controller_Speed/Mode_Debug_for_LN3 */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0    0x0000c1e8 /* Micro-controller_CL72_Status_for_LN0 */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1    0x0000c1e9 /* Micro-controller_CL72_Status_for_LN1 */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2    0x0000c1ea /* Micro-controller_CL72_Status_for_LN2 */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3    0x0000c1eb /* Micro-controller_CL72_Status_for_LN3 */
#define PHY84328_SYS_DEV1_VERSION            0x0000c1f0 /* Micro-controller Version Register */
#define PHY84328_SYS_DEV1_TARGET             0x0000c1f1 /* Micro-controller Target Register */
#define PHY84328_SYS_DEV1_FIRMWARE_MODE      0x0000c1f2 /* Micro-controller firmware_mode 2_2 Register */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN0      0x0000c1f3 /* Micro-controller LN0 GPIO Control Register */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN1      0x0000c1f4 /* Micro-controller LN1 GPIO Control Register */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN2      0x0000c1f5 /* Micro-controller LN2 GPIO Control Register */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN3      0x0000c1f6 /* Micro-controller LN3 GPIO Control Register */
#define PHY84328_SYS_DEV1_GPIO_STS_LN0       0x0000c1f7 /* Micro-controller LN0 GPIO Status Register */
#define PHY84328_SYS_DEV1_GPIO_STS_LN1       0x0000c1f8 /* Micro-controller LN1 GPIO Status Register */
#define PHY84328_SYS_DEV1_GPIO_STS_LN2       0x0000c1f9 /* Micro-controller LN2 GPIO Status Register */
#define PHY84328_SYS_DEV1_GPIO_STS_LN3       0x0000c1fa /* Micro-controller LN3 GPIO Status Register */
#define PHY84328_SYS_DEV1_REGB               0x0000c1fb /* Micro Temp 2_B Register */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS 0x0000c1fc /* Micro Tuning states Bypass Register */
#define PHY84328_SYS_DEV1_TEMPERATURE        0x0000c1fd /* Die-Temperature Register */
#define PHY84328_SYS_DEV1_CRC                0x0000c1fe /* Micro-controller code-ram crc Register */


/****************************************************************************
 * sys_device1_PMD_Standard_Registers
 */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER 0x00000000 /* PMD Control Register */
#define PHY84328_SYS_DEV1_STATUS_REGISTER    0x00000001 /* Status Register */
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_0 0x00000002 /* PMD Identifier Register 0 */
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_1 0x00000003 /* PMD Identifier Register 1 */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY  0x00000004 /* PMD Speed Ability */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1 0x00000005 /* Devices in Package1 */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2 0x00000006 /* Devices in package 2 */
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER 0x00000007 /* PMD Control 2 Register */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2  0x00000008 /* Status Register 2 */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER 0x0000000a /* PMD receive signal detect Register */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER 0x0000000b /* PMD extended ability Register */
#define PHY84328_SYS_DEV1_PMD_OUI_ID0_REGISTER 0x0000000e /* PMD OUI ID0 Register */
#define PHY84328_SYS_DEV1_PMD_OUI_ID1_REG    0x0000000f /* PMD OUI ID1 Reg */
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER 0x00000096 /* R PMD Control Register */
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER 0x00000097 /* R PMD Status  Register */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152 0x00000098 /* TenGBASE_KR LP coefficient upd 152 */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153 0x00000099 /* TenGBASE_KR LP status report reg 153 */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154 0x0000009a /* TenGBASE_KR LD coefficient upd 154 */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155 0x0000009b /* TenGBASE_KR LD status report reg 155 */
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER 0x000000a0 /* TenGBASE_KX Control register */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER 0x000000a1 /* TenGBASE_KX Status register */


/****************************************************************************
 * sys_device1_QSFI_AFE_Registers
 */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS      0x0000c050 /* PLL_ana_status */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL     0x0000c051 /* PLL_ana_controls */
#define PHY84328_SYS_DEV1_ANAPLLATIMER1      0x0000c052 /* PLL_ana_timer1 */
#define PHY84328_SYS_DEV1_ANAPLLATIMER2      0x0000c053 /* PLL_ana_timer2 */
#define PHY84328_SYS_DEV1_ANAPLLATIMER3      0x0000c054 /* PLL_ana_timer3 */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL      0x0000c055 /* PLL_ana_CapCtrl */
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL      0x0000c056 /* PLL_ana_AmpCtrl */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1     0x0000c058 /* PLL_ana_status1 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0    0x0000c059 /* PLL_ana_control0 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1    0x0000c05a /* PLL_ana_control1 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2    0x0000c05b /* PLL_ana_control2 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3    0x0000c05c /* PLL_ana_control3 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4    0x0000c05d /* PLL_ana_control4 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5    0x0000c05e /* PLL_ana_control5 */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6    0x0000c05f /* PLL_ana_control6 */
#define PHY84328_SYS_DEV1_ANATXASTATUS       0x0000c060 /* Tx_ana_status */
#define PHY84328_SYS_DEV1_ANATXACONTROL      0x0000c061 /* Tx_ana_controls */
#define PHY84328_SYS_DEV1_ANATXASTATUS1      0x0000c064 /* Tx_ana_status1 */
#define PHY84328_SYS_DEV1_ANATXACONTROL1     0x0000c065 /* Tx_ana_control1 */
#define PHY84328_SYS_DEV1_ANATXACONTROL2     0x0000c066 /* Tx_ana_control2 */
#define PHY84328_SYS_DEV1_ANATXACONTROL3     0x0000c067 /* Tx_ana_control3 */
#define PHY84328_SYS_DEV1_ANATXACONTROL4     0x0000c068 /* Tx_ana_control4 */
#define PHY84328_SYS_DEV1_ANATXACONTROL5     0x0000c069 /* Tx_ana_control5 */
#define PHY84328_SYS_DEV1_ANATXACONTROL6     0x0000c06a /* Tx_ana_control6 */
#define PHY84328_SYS_DEV1_ANATXACONTROL7     0x0000c06b /* Tx_ana_control7 */
#define PHY84328_SYS_DEV1_ANARXSTATUS        0x0000c0b0 /* Rx lane status register */
#define PHY84328_SYS_DEV1_ANARXCONTROL       0x0000c0b1 /* Rx lane control register */
#define PHY84328_SYS_DEV1_ANARXSIGDET        0x0000c0b4 /* Rx Sigdet Control */
#define PHY84328_SYS_DEV1_ANARXACONTROL4     0x0000c0b5 /* Rx_analog_control_register */
#define PHY84328_SYS_DEV1_ANARXCONTROL2      0x0000c0b6 /* Rx 1G Control2 register */
#define PHY84328_SYS_DEV1_ANARXCONTROL1      0x0000c0b9 /* Rx 1G Control register */
#define PHY84328_SYS_DEV1_ANARXACONTROL1     0x0000c0bc /* Rx_analog_control_register */
#define PHY84328_SYS_DEV1_ANARXACONTROL2     0x0000c0bd /* Rx_analog_control_register */
#define PHY84328_SYS_DEV1_ANARXACONTROL3     0x0000c0be /* Rx_analog_control_register */


/****************************************************************************
 * sys_device1_QSFI_TXPI_registers
 */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1     0x0000c460 /* TX_Phase_interpolator_Control_1 Register */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2     0x0000c461 /* TX_Phase_interpolator_Control_2 Register */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3     0x0000c462 /* TX_Phase_interpolator_Control_3 Register */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4     0x0000c463 /* TX_Phase_interpolator_Control_4 Register */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5     0x0000c464 /* TX_Phase_interpolator_Control_5 Register */
#define PHY84328_SYS_DEV1_TX_PI_STATUS1      0x0000c465 /* TX_Phase_interpolator_Status_1 Register */
#define PHY84328_SYS_DEV1_TX_PI_STATUS2      0x0000c466 /* TX_Phase_interpolator_Status_2 Register */
#define PHY84328_SYS_DEV1_TX_PI_STATUS3      0x0000c467 /* TX_Phase_interpolator_Status_3 Register */
#define PHY84328_SYS_DEV1_TX_PI_STATUS4      0x0000c468 /* TX_Phase_interpolator_Status_4 Register */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL      0x0000c469 /* Low_Latency_Phase_Error_FIFO_Control_Register */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS      0x0000c46a /* Low_Latency_Phase_Error_FIFO_Status_Register */
#define PHY84328_SYS_DEV1_PMD_REGS_SEL       0x0000ffff /* Select System Side Registers For MDIO OP. */


/****************************************************************************
 * sys_device1_QSFI_gpregs
 */
#define PHY84328_SYS_DEV1_GP2_0              0x0000c1d0 /* PLL_Status_register */
#define PHY84328_SYS_DEV1_GP2_1              0x0000c1d1 /* Link_status_register */
#define PHY84328_SYS_DEV1_GP2_2              0x0000c1d2 /* speed_lane_0_1_register */
#define PHY84328_SYS_DEV1_GP2_3              0x0000c1d3 /* speed_lane_2_3_register */
#define PHY84328_SYS_DEV1_GP2_4              0x0000c1d4 /* autoneg_status_register */
#define PHY84328_SYS_DEV1_GP2_5              0x0000c1d5 /* CL73_BAMStat1_register */
#define PHY84328_SYS_DEV1_GP2_6              0x0000c1d6 /* CL73_BAMStat2_register */
#define PHY84328_SYS_DEV1_GP2_7              0x0000c1d7 /* CL73_BAMStat3_register */
#define PHY84328_SYS_DEV1_GP2_9              0x0000c1d9 /* PRBS_lock_ln0_register */
#define PHY84328_SYS_DEV1_GP2_A              0x0000c1da /* PRBS_lock_ln1_register */
#define PHY84328_SYS_DEV1_GP2_B              0x0000c1db /* PRBS_lock_ln2_register */
#define PHY84328_SYS_DEV1_GP2_C              0x0000c1dc /* PRBS_lock_ln3_register */


/****************************************************************************
 * sys_device1_cl72_user_regs
 */
#define PHY84328_SYS_DEV1_CL72_XMT_CONTROL_REGISTER 0x0000c2e0 /* CL72_TX_Coefficient_Update_Register */
#define PHY84328_SYS_DEV1_CL72_RCVD_STATUS_REGISTER 0x0000c2e1 /* CL72_Status_Report_Register */
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER 0x0000c2e2 /* CL72_TX_FIR_Tap_Register */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL 0x0000c2e3 /* CL72_Miscellaneous_1_Control_Register */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL 0x0000c2e4 /* CL72_Miscellaneous_2_Control_Register */
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL 0x0000c2e5 /* CL7_ KR_Default_Control_Register */
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL 0x0000c2e6 /* CL72_OS_Default_Control_Register */
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL 0x0000c2e7 /* CL72_BR_Defaul_Control_Register */
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL 0x0000c2e9 /* CL72_Tap_Limit_Control_Register */
#define PHY84328_SYS_DEV1_CL72_MISC3_CONTROL 0x0000c2ea /* CL72_Miscellaneous_3_Control_Register */
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL 0x0000c2eb /* CL72_Tap_Present_Control_Register */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL 0x0000c2ec /* CL72_Miscellaneous_4_Control_Register */
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER 0x0000c2f9 /* CL72_Fault_Register */
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER 0x0000c2fb /* CL72_Debug_1_Register */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER 0x0000c2fc /* CL72_Debug_2_Register */
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER 0x0000c2fd /* CL72_Debug_3_Register */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER 0x0000c2fe /* CL72_Debug_4_Register */


/****************************************************************************
 * sys_device1_userLanesCtrl_Registers
 */
#define PHY84328_SYS_DEV1_XGXSCONTROL        0x0000c000 /* XGXS control register */
#define PHY84328_SYS_DEV1_XGXSSTATUS         0x0000c001 /* XGXS status register */
#define PHY84328_SYS_DEV1_MISCCONTROL1       0x0000c00e /* Miscellaneous control 1 register */
#define PHY84328_SYS_DEV1_LANECTRL2          0x0000c017 /* Lane control 2 register */
#define PHY84328_SYS_DEV1_LANECTRL3          0x0000c018 /* Lane control 3 register */
#define PHY84328_SYS_DEV1_LANEPRBS           0x0000c019 /* Lane PRBS control register */
#define PHY84328_SYS_DEV1_LANECTRL           0x0000c01a /* Lane control register */
#define PHY84328_SYS_DEV1_TESTMODELANE       0x0000c106 /* Test_mode_lane_select_register */
#define PHY84328_SYS_DEV1_LANERESET          0x0000c10a /* Lane reset register */
#define PHY84328_SYS_DEV1_XFICONTROL         0x0000c10c /* XFI Control register */
#define PHY84328_SYS_DEV1_CL73CONTROL7       0x0000c160 /* CL73 Control 7 Register */
#define PHY84328_SYS_DEV1_CL73CONTROL8       0x0000c161 /* CL73 Control 8 Register */
#define PHY84328_SYS_DEV1_CL73CONTROL9       0x0000c162 /* CL73 Control 9 Register */
#define PHY84328_SYS_DEV1_CL73CONTROL10      0x0000c163 /* CL73 Control 10 Register */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1       0x0000c191 /* XFI AFE Control1 Register */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2       0x0000c192 /* XFI AFE Control2 Registe */


/****************************************************************************
 * sys_device1_DSC_regs
 */
/****************************************************************************
 * sys_device1 :: cdr_ctrl0
 */
/* sys_device1 :: cdr_ctrl0 :: cdros_xfi_integ_sat_sel [15:15] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_MASK         0x8000
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_ALIGN        0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_BITS         1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_XFI_INTEG_SAT_SEL_SHIFT        15

/* sys_device1 :: cdr_ctrl0 :: cdrbr_m1_slicer_only [14:14] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_MASK            0x4000
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_ALIGN           0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_BITS            1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_M1_SLICER_ONLY_SHIFT           14

/* sys_device1 :: cdr_ctrl0 :: cdrbr_p1_slicer_only [13:13] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_MASK            0x2000
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_ALIGN           0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_BITS            1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_P1_SLICER_ONLY_SHIFT           13

/* sys_device1 :: cdr_ctrl0 :: cdrbr_polarity [12:12] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_POLARITY_MASK                  0x1000
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_POLARITY_ALIGN                 0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_POLARITY_BITS                  1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_POLARITY_SHIFT                 12

/* sys_device1 :: cdr_ctrl0 :: cdrbr_third_vec_en [11:11] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_MASK              0x0800
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_ALIGN             0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_BITS              1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDRBR_THIRD_VEC_EN_SHIFT             11

/* sys_device1 :: cdr_ctrl0 :: cdros_rising_edge [10:10] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_MASK               0x0400
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_ALIGN              0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_BITS               1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_RISING_EDGE_SHIFT              10

/* sys_device1 :: cdr_ctrl0 :: cdros_falling_edge [09:09] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_MASK              0x0200
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_ALIGN             0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_BITS              1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_FALLING_EDGE_SHIFT             9

/* sys_device1 :: cdr_ctrl0 :: cdros_phase_sat_ctrl [08:07] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_MASK            0x0180
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_ALIGN           0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_BITS            2
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PHASE_SAT_CTRL_SHIFT           7

/* sys_device1 :: cdr_ctrl0 :: cdros_peak_polarity [06:06] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_MASK             0x0040
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_ALIGN            0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_BITS             1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_PEAK_POLARITY_SHIFT            6

/* sys_device1 :: cdr_ctrl0 :: cdros_zero_polarity [05:05] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_MASK             0x0020
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_ALIGN            0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_BITS             1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDROS_ZERO_POLARITY_SHIFT            5

/* sys_device1 :: cdr_ctrl0 :: cdr_phase_err_frz [04:04] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_MASK               0x0010
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_ALIGN              0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_BITS               1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_PHASE_ERR_FRZ_SHIFT              4

/* sys_device1 :: cdr_ctrl0 :: cdr_integ_reg_clr [03:03] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_MASK               0x0008
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_ALIGN              0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_BITS               1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_INTEG_REG_CLR_SHIFT              3

/* sys_device1 :: cdr_ctrl0 :: cdr_freq_upd_en [02:02] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_MASK                 0x0004
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_ALIGN                0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_BITS                 1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_UPD_EN_SHIFT                2

/* sys_device1 :: cdr_ctrl0 :: cdr_freq_en [01:01] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_EN_MASK                     0x0002
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_EN_ALIGN                    0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_EN_BITS                     1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_EN_SHIFT                    1

/* sys_device1 :: cdr_ctrl0 :: cdr_freq_override_en [00:00] */
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_MASK            0x0001
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_ALIGN           0
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_BITS            1
#define PHY84328_SYS_DEV1_CDR_CTRL0_CDR_FREQ_OVERRIDE_EN_SHIFT           0


/****************************************************************************
 * sys_device1 :: cdr_ctrl1
 */
/* sys_device1 :: cdr_ctrl1 :: cdr_freq_override_val [15:00] */
#define PHY84328_SYS_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_MASK           0xffff
#define PHY84328_SYS_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_ALIGN          0
#define PHY84328_SYS_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_BITS           16
#define PHY84328_SYS_DEV1_CDR_CTRL1_CDR_FREQ_OVERRIDE_VAL_SHIFT          0


/****************************************************************************
 * sys_device1 :: cdr_ctrl2
 */
/* sys_device1 :: cdr_ctrl2 :: rsvd_for_eco [15:10] */
#define PHY84328_SYS_DEV1_CDR_CTRL2_RSVD_FOR_ECO_MASK                    0xfc00
#define PHY84328_SYS_DEV1_CDR_CTRL2_RSVD_FOR_ECO_ALIGN                   0
#define PHY84328_SYS_DEV1_CDR_CTRL2_RSVD_FOR_ECO_BITS                    6
#define PHY84328_SYS_DEV1_CDR_CTRL2_RSVD_FOR_ECO_SHIFT                   10

/* sys_device1 :: cdr_ctrl2 :: cdros_phase_err_offset [09:06] */
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_MASK          0x03c0
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_ALIGN         0
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_BITS          4
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDROS_PHASE_ERR_OFFSET_SHIFT         6

/* sys_device1 :: cdr_ctrl2 :: cdrbr_phase_err_offset [05:00] */
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_MASK          0x003f
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_ALIGN         0
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_BITS          6
#define PHY84328_SYS_DEV1_CDR_CTRL2_CDRBR_PHASE_ERR_OFFSET_SHIFT         0


/****************************************************************************
 * sys_device1 :: pi_ctrl0
 */
/* sys_device1 :: pi_ctrl0 :: pi_cw_rst [15:15] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_CW_RST_MASK                        0x8000
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_CW_RST_ALIGN                       0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_CW_RST_BITS                        1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_CW_RST_SHIFT                       15

/* sys_device1 :: pi_ctrl0 :: interp_ctrl_dsel [14:12] */
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_MASK                 0x7000
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_ALIGN                0
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_BITS                 3
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_DSEL_SHIFT                12

/* sys_device1 :: pi_ctrl0 :: interp_ctrl_cap [11:11] */
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_CAP_MASK                  0x0800
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_CAP_ALIGN                 0
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_CAP_BITS                  1
#define PHY84328_SYS_DEV1_PI_CTRL0_INTERP_CTRL_CAP_SHIFT                 11

/* sys_device1 :: pi_ctrl0 :: reserved_for_eco0 [10:06] */
#define PHY84328_SYS_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_MASK                0x07c0
#define PHY84328_SYS_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_ALIGN               0
#define PHY84328_SYS_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_BITS                5
#define PHY84328_SYS_DEV1_PI_CTRL0_RESERVED_FOR_ECO0_SHIFT               6

/* sys_device1 :: pi_ctrl0 :: pi_phase_step_mult_os8 [05:05] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_MASK           0x0020
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_ALIGN          0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_BITS           1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS8_SHIFT          5

/* sys_device1 :: pi_ctrl0 :: pi_phase_step_mult_os4 [04:04] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_MASK           0x0010
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_ALIGN          0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_BITS           1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS4_SHIFT          4

/* sys_device1 :: pi_ctrl0 :: pi_phase_step_mult_os3 [03:03] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_MASK           0x0008
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_ALIGN          0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_BITS           1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS3_SHIFT          3

/* sys_device1 :: pi_ctrl0 :: pi_phase_step_mult_os2 [02:02] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_MASK           0x0004
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_ALIGN          0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_BITS           1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_OS2_SHIFT          2

/* sys_device1 :: pi_ctrl0 :: pi_phase_invert [01:01] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_INVERT_MASK                  0x0002
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_INVERT_ALIGN                 0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_INVERT_BITS                  1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_INVERT_SHIFT                 1

/* sys_device1 :: pi_ctrl0 :: pi_phase_step_mult [00:00] */
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_MASK               0x0001
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_ALIGN              0
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_BITS               1
#define PHY84328_SYS_DEV1_PI_CTRL0_PI_PHASE_STEP_MULT_SHIFT              0


/****************************************************************************
 * sys_device1 :: pi_ctrl1
 */
/* sys_device1 :: pi_ctrl1 :: reserved_for_eco0 [15:12] */
#define PHY84328_SYS_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_MASK                0xf000
#define PHY84328_SYS_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_ALIGN               0
#define PHY84328_SYS_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_BITS                4
#define PHY84328_SYS_DEV1_PI_CTRL1_RESERVED_FOR_ECO0_SHIFT               12

/* sys_device1 :: pi_ctrl1 :: pi_phase_step_dir [11:11] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_MASK                0x0800
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_ALIGN               0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_BITS                1
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_DIR_SHIFT               11

/* sys_device1 :: pi_ctrl1 :: pi_phase_step [10:09] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_MASK                    0x0600
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_ALIGN                   0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_BITS                    2
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STEP_SHIFT                   9

/* sys_device1 :: pi_ctrl1 :: pi_phase_delta [08:04] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_DELTA_MASK                   0x01f0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_DELTA_ALIGN                  0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_DELTA_BITS                   5
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_DELTA_SHIFT                  4

/* sys_device1 :: pi_ctrl1 :: pi_phase_strobe [03:03] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STROBE_MASK                  0x0008
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STROBE_ALIGN                 0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STROBE_BITS                  1
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_STROBE_SHIFT                 3

/* sys_device1 :: pi_ctrl1 :: pi_phase_rotate_override [02:02] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_MASK         0x0004
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_ALIGN        0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_BITS         1
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_PHASE_ROTATE_OVERRIDE_SHIFT        2

/* sys_device1 :: pi_ctrl1 :: pi_clk90_offset_override [01:01] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_MASK         0x0002
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_ALIGN        0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_BITS         1
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_CLK90_OFFSET_OVERRIDE_SHIFT        1

/* sys_device1 :: pi_ctrl1 :: pi_dual_phase_override [00:00] */
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_MASK           0x0001
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_ALIGN          0
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_BITS           1
#define PHY84328_SYS_DEV1_PI_CTRL1_PI_DUAL_PHASE_OVERRIDE_SHIFT          0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl0
 */
/* sys_device1 :: dfe_vga_ctrl0 :: dfe_abs_sum_max [15:09] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_MASK             0xfe00
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_ALIGN            0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_BITS             7
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_ABS_SUM_MAX_SHIFT            9

/* sys_device1 :: dfe_vga_ctrl0 :: random_tapsel_disable [08:08] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_MASK       0x0100
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_ALIGN      0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_BITS       1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_RANDOM_TAPSEL_DISABLE_SHIFT      8

/* sys_device1 :: dfe_vga_ctrl0 :: cor_neg2_en [07:07] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_MASK                 0x0080
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_ALIGN                0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_BITS                 1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG2_EN_SHIFT                7

/* sys_device1 :: dfe_vga_ctrl0 :: cor_neg1_en [06:06] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_MASK                 0x0040
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_ALIGN                0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_BITS                 1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_COR_NEG1_EN_SHIFT                6

/* sys_device1 :: dfe_vga_ctrl0 :: vga_polarity [05:05] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_MASK                0x0020
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_ALIGN               0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_BITS                1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_VGA_POLARITY_SHIFT               5

/* sys_device1 :: dfe_vga_ctrl0 :: dfe_polarity [04:04] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_MASK                0x0010
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_ALIGN               0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_BITS                1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_POLARITY_SHIFT               4

/* sys_device1 :: dfe_vga_ctrl0 :: trnsum_tap0_only [03:03] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_MASK            0x0008
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_ALIGN           0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_BITS            1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_TAP0_ONLY_SHIFT           3

/* sys_device1 :: dfe_vga_ctrl0 :: sum_m1err [02:02] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_MASK                   0x0004
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_ALIGN                  0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_BITS                   1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_SUM_M1ERR_SHIFT                  2

/* sys_device1 :: dfe_vga_ctrl0 :: trnsum_en [01:01] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_MASK                   0x0002
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_ALIGN                  0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_BITS                   1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_TRNSUM_EN_SHIFT                  1

/* sys_device1 :: dfe_vga_ctrl0 :: dfe_vga_clken [00:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_MASK               0x0001
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_ALIGN              0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_BITS               1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL0_DFE_VGA_CLKEN_SHIFT              0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl1
 */
/* sys_device1 :: dfe_vga_ctrl1 :: reserved_for_eco0 [15:14] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_MASK           0xc000
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_BITS           2
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_RESERVED_FOR_ECO0_SHIFT          14

/* sys_device1 :: dfe_vga_ctrl1 :: dfe_llms_update_count_sel [13:12] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_MASK   0x3000
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_ALIGN  0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_BITS   2
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_UPDATE_COUNT_SEL_SHIFT  12

/* sys_device1 :: dfe_vga_ctrl1 :: dfe_llms_en [11:11] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_MASK                 0x0800
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_ALIGN                0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_BITS                 1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_LLMS_EN_SHIFT                11

/* sys_device1 :: dfe_vga_ctrl1 :: dfe_cdros_qphase_mult_en [10:10] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_MASK    0x0400
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_ALIGN   0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_BITS    1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_CDROS_QPHASE_MULT_EN_SHIFT   10

/* sys_device1 :: dfe_vga_ctrl1 :: dfe_tap_2_dcd [09:06] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_MASK               0x03c0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_ALIGN              0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_BITS               4
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_2_DCD_SHIFT              6

/* sys_device1 :: dfe_vga_ctrl1 :: dfe_tap_1_do [05:03] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_MASK                0x0038
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_ALIGN               0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_BITS                3
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DO_SHIFT               3

/* sys_device1 :: dfe_vga_ctrl1 :: dfe_tap_1_de [02:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_MASK                0x0007
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_ALIGN               0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_BITS                3
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL1_DFE_TAP_1_DE_SHIFT               0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl2
 */
/* sys_device1 :: dfe_vga_ctrl2 :: vga3_override_val [15:12] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_MASK           0xf000
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_ALIGN          0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_BITS           4
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_VAL_SHIFT          12

/* sys_device1 :: dfe_vga_ctrl2 :: vga3_override_en [11:11] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_MASK            0x0800
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_ALIGN           0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_BITS            1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_VGA3_OVERRIDE_EN_SHIFT           11

/* sys_device1 :: dfe_vga_ctrl2 :: reserved_for_eco0 [10:10] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_MASK           0x0400
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_BITS           1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_RESERVED_FOR_ECO0_SHIFT          10

/* sys_device1 :: dfe_vga_ctrl2 :: dfe_vga_write_tapsel [09:07] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_MASK        0x0380
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_ALIGN       0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_BITS        3
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_TAPSEL_SHIFT       7

/* sys_device1 :: dfe_vga_ctrl2 :: dfe_vga_write_val [06:01] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_MASK           0x007e
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_ALIGN          0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_BITS           6
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_VAL_SHIFT          1

/* sys_device1 :: dfe_vga_ctrl2 :: dfe_vga_write_en [00:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_MASK            0x0001
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_ALIGN           0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_BITS            1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL2_DFE_VGA_WRITE_EN_SHIFT           0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl3
 */
/* sys_device1 :: dfe_vga_ctrl3 :: trnsum_otap_en [15:08] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_MASK              0xff00
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_ALIGN             0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_BITS              8
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_OTAP_EN_SHIFT             8

/* sys_device1 :: dfe_vga_ctrl3 :: trnsum_etap_en [07:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_MASK              0x00ff
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_ALIGN             0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_BITS              8
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL3_TRNSUM_ETAP_EN_SHIFT             0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl4
 */
/* sys_device1 :: dfe_vga_ctrl4 :: trnsum_otap_sign [15:08] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_MASK            0xff00
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_ALIGN           0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_BITS            8
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_OTAP_SIGN_SHIFT           8

/* sys_device1 :: dfe_vga_ctrl4 :: trnsum_etap_sign [07:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_MASK            0x00ff
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_ALIGN           0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_BITS            8
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL4_TRNSUM_ETAP_SIGN_SHIFT           0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl5
 */
/* sys_device1 :: dfe_vga_ctrl5 :: reserved_for_eco0 [15:10] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_MASK           0xfc00
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_BITS           6
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_RESERVED_FOR_ECO0_SHIFT          10

/* sys_device1 :: dfe_vga_ctrl5 :: vga_cor_sel_e [09:05] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_MASK               0x03e0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_ALIGN              0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_BITS               5
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_E_SHIFT              5

/* sys_device1 :: dfe_vga_ctrl5 :: vga_cor_sel_o [04:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_MASK               0x001f
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_ALIGN              0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_BITS               5
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL5_VGA_COR_SEL_O_SHIFT              0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl6
 */
/* sys_device1 :: dfe_vga_ctrl6 :: reserved_for_eco0 [15:10] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_MASK           0xfc00
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_BITS           6
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_RESERVED_FOR_ECO0_SHIFT          10

/* sys_device1 :: dfe_vga_ctrl6 :: dfe_cor_sel_e [09:05] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_MASK               0x03e0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_ALIGN              0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_BITS               5
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_E_SHIFT              5

/* sys_device1 :: dfe_vga_ctrl6 :: dfe_cor_sel_o [04:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_MASK               0x001f
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_ALIGN              0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_BITS               5
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL6_DFE_COR_SEL_O_SHIFT              0


/****************************************************************************
 * sys_device1 :: dfe_vga_ctrl7
 */
/* sys_device1 :: dfe_vga_ctrl7 :: disable_cl72_rcving_ctrl_frame [15:15] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_MASK 0x8000
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_ALIGN 0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_BITS 1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_DISABLE_CL72_RCVING_CTRL_FRAME_SHIFT 15

/* sys_device1 :: dfe_vga_ctrl7 :: pattern [14:08] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_MASK                     0x7f00
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_ALIGN                    0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_BITS                     7
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_SHIFT                    8

/* sys_device1 :: dfe_vga_ctrl7 :: pattern_bit_en [07:01] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_MASK              0x00fe
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_ALIGN             0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_BITS              7
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_BIT_EN_SHIFT             1

/* sys_device1 :: dfe_vga_ctrl7 :: pattern_en [00:00] */
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_EN_MASK                  0x0001
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_EN_ALIGN                 0
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_EN_BITS                  1
#define PHY84328_SYS_DEV1_DFE_VGA_CTRL7_PATTERN_EN_SHIFT                 0


/****************************************************************************
 * sys_device1 :: dsc_diag_ctrl0
 */
/* sys_device1 :: dsc_diag_ctrl0 :: rsvd_for_eco [15:12] */
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_MASK               0xf000
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_ALIGN              0
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_BITS               4
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_RSVD_FOR_ECO_SHIFT              12

/* sys_device1 :: dsc_diag_ctrl0 :: osx2_diag_ctrl [11:11] */
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_MASK             0x0800
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_ALIGN            0
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_BITS             1
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_OSX2_DIAG_CTRL_SHIFT            11

/* sys_device1 :: dsc_diag_ctrl0 :: voffset [10:07] */
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_VOFFSET_MASK                    0x0780
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_VOFFSET_ALIGN                   0
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_VOFFSET_BITS                    4
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_VOFFSET_SHIFT                   7

/* sys_device1 :: dsc_diag_ctrl0 :: hoffset [06:01] */
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_HOFFSET_MASK                    0x007e
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_HOFFSET_ALIGN                   0
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_HOFFSET_BITS                    6
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_HOFFSET_SHIFT                   1

/* sys_device1 :: dsc_diag_ctrl0 :: diagnostics_en [00:00] */
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_MASK             0x0001
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_ALIGN            0
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_BITS             1
#define PHY84328_SYS_DEV1_DSC_DIAG_CTRL0_DIAGNOSTICS_EN_SHIFT            0


/****************************************************************************
 * sys_device1 :: uC_ctrl
 */
/* sys_device1 :: uC_ctrl :: supplement_info [15:08] */
#define PHY84328_SYS_DEV1_UC_CTRL_SUPPLEMENT_INFO_MASK                   0xff00
#define PHY84328_SYS_DEV1_UC_CTRL_SUPPLEMENT_INFO_ALIGN                  0
#define PHY84328_SYS_DEV1_UC_CTRL_SUPPLEMENT_INFO_BITS                   8
#define PHY84328_SYS_DEV1_UC_CTRL_SUPPLEMENT_INFO_SHIFT                  8

/* sys_device1 :: uC_ctrl :: ready_for_cmd [07:07] */
#define PHY84328_SYS_DEV1_UC_CTRL_READY_FOR_CMD_MASK                     0x0080
#define PHY84328_SYS_DEV1_UC_CTRL_READY_FOR_CMD_ALIGN                    0
#define PHY84328_SYS_DEV1_UC_CTRL_READY_FOR_CMD_BITS                     1
#define PHY84328_SYS_DEV1_UC_CTRL_READY_FOR_CMD_SHIFT                    7

/* sys_device1 :: uC_ctrl :: error_found [06:06] */
#define PHY84328_SYS_DEV1_UC_CTRL_ERROR_FOUND_MASK                       0x0040
#define PHY84328_SYS_DEV1_UC_CTRL_ERROR_FOUND_ALIGN                      0
#define PHY84328_SYS_DEV1_UC_CTRL_ERROR_FOUND_BITS                       1
#define PHY84328_SYS_DEV1_UC_CTRL_ERROR_FOUND_SHIFT                      6

/* sys_device1 :: uC_ctrl :: cmd_info [05:04] */
#define PHY84328_SYS_DEV1_UC_CTRL_CMD_INFO_MASK                          0x0030
#define PHY84328_SYS_DEV1_UC_CTRL_CMD_INFO_ALIGN                         0
#define PHY84328_SYS_DEV1_UC_CTRL_CMD_INFO_BITS                          2
#define PHY84328_SYS_DEV1_UC_CTRL_CMD_INFO_SHIFT                         4

/* sys_device1 :: uC_ctrl :: gp_uC_req [03:00] */
#define PHY84328_SYS_DEV1_UC_CTRL_GP_UC_REQ_MASK                         0x000f
#define PHY84328_SYS_DEV1_UC_CTRL_GP_UC_REQ_ALIGN                        0
#define PHY84328_SYS_DEV1_UC_CTRL_GP_UC_REQ_BITS                         4
#define PHY84328_SYS_DEV1_UC_CTRL_GP_UC_REQ_SHIFT                        0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl0
 */
/* sys_device1 :: acq_sm_ctrl0 :: cl72_timer_en [15:15] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_MASK                0x8000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_ALIGN               0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_BITS                1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_CL72_TIMER_EN_SHIFT               15

/* sys_device1 :: acq_sm_ctrl0 :: acq2_timeout [14:10] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_MASK                 0x7c00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_ALIGN                0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_BITS                 5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ2_TIMEOUT_SHIFT                10

/* sys_device1 :: acq_sm_ctrl0 :: acq1_timeout [09:05] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_MASK                 0x03e0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_ALIGN                0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_BITS                 5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQ1_TIMEOUT_SHIFT                5

/* sys_device1 :: acq_sm_ctrl0 :: acqcdr_timeout [04:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_MASK               0x001f
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_ALIGN              0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_BITS               5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL0_ACQCDR_TIMEOUT_SHIFT              0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl1
 */
/* sys_device1 :: acq_sm_ctrl1 :: acqvga_timeout [15:11] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_MASK               0xf800
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_ALIGN              0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_BITS               5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_ACQVGA_TIMEOUT_SHIFT              11

/* sys_device1 :: acq_sm_ctrl1 :: bypass_os_integ_xfer [10:10] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_MASK         0x0400
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_ALIGN        0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_BITS         1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_BYPASS_OS_INTEG_XFER_SHIFT        10

/* sys_device1 :: acq_sm_ctrl1 :: dfe_frzval [09:05] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_MASK                   0x03e0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_ALIGN                  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_BITS                   5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRZVAL_SHIFT                  5

/* sys_device1 :: acq_sm_ctrl1 :: dfe_frcfrz [04:04] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_MASK                   0x0010
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_ALIGN                  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_BITS                   1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DFE_FRCFRZ_SHIFT                  4

/* sys_device1 :: acq_sm_ctrl1 :: vga_frzval [03:03] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_MASK                   0x0008
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_ALIGN                  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_BITS                   1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRZVAL_SHIFT                  3

/* sys_device1 :: acq_sm_ctrl1 :: vga_frcfrz [02:02] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_MASK                   0x0004
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_ALIGN                  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_BITS                   1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_VGA_FRCFRZ_SHIFT                  2

/* sys_device1 :: acq_sm_ctrl1 :: dsc_clr_val [01:01] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_MASK                  0x0002
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_ALIGN                 0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_BITS                  1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_VAL_SHIFT                 1

/* sys_device1 :: acq_sm_ctrl1 :: dsc_clr_frc [00:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_MASK                  0x0001
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_ALIGN                 0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_BITS                  1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL1_DSC_CLR_FRC_SHIFT                 0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl2
 */
/* sys_device1 :: acq_sm_ctrl2 :: sw_handover [15:15] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_MASK                  0x8000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_ALIGN                 0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_BITS                  1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SW_HANDOVER_SHIFT                 15

/* sys_device1 :: acq_sm_ctrl2 :: eee_acq_2_timeout [14:10] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_MASK            0x7c00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_ALIGN           0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_BITS            5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_2_TIMEOUT_SHIFT           10

/* sys_device1 :: acq_sm_ctrl2 :: eee_acq_phase_timeout [09:05] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_MASK        0x03e0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_ALIGN       0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_BITS        5
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_EEE_ACQ_PHASE_TIMEOUT_SHIFT       5

/* sys_device1 :: acq_sm_ctrl2 :: skip_acq [04:04] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_MASK                     0x0010
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_ALIGN                    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_BITS                     1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SKIP_ACQ_SHIFT                    4

/* sys_device1 :: acq_sm_ctrl2 :: train2_req [03:03] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_MASK                   0x0008
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_ALIGN                  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_BITS                   1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN2_REQ_SHIFT                  3

/* sys_device1 :: acq_sm_ctrl2 :: train1_req [02:02] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_MASK                   0x0004
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_ALIGN                  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_BITS                   1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN1_REQ_SHIFT                  2

/* sys_device1 :: acq_sm_ctrl2 :: soft_ack [01:01] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SOFT_ACK_MASK                     0x0002
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SOFT_ACK_ALIGN                    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SOFT_ACK_BITS                     1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_SOFT_ACK_SHIFT                    1

/* sys_device1 :: acq_sm_ctrl2 :: train_mode_en [00:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_MASK                0x0001
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_ALIGN               0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_BITS                1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL2_TRAIN_MODE_EN_SHIFT               0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl3
 */
/* sys_device1 :: acq_sm_ctrl3 :: pause_level_trigger_en [15:15] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_MASK       0x8000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_ALIGN      0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_BITS       1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_PAUSE_LEVEL_TRIGGER_EN_SHIFT      15

/* sys_device1 :: acq_sm_ctrl3 :: reserved_for_eco0 [14:14] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_MASK            0x4000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_BITS            1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_RESERVED_FOR_ECO0_SHIFT           14

/* sys_device1 :: acq_sm_ctrl3 :: os_dfe_en [13:13] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_MASK                    0x2000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_ALIGN                   0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_BITS                    1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_OS_DFE_EN_SHIFT                   13

/* sys_device1 :: acq_sm_ctrl3 :: dfe_taps2_5_en [12:12] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_MASK               0x1000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_ALIGN              0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_BITS               1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_TAPS2_5_EN_SHIFT              12

/* sys_device1 :: acq_sm_ctrl3 :: dfe_gain_acq2 [11:10] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_MASK                0x0c00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_ALIGN               0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_BITS                2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ2_SHIFT               10

/* sys_device1 :: acq_sm_ctrl3 :: dfe_gain_acq1 [09:08] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_MASK                0x0300
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_ALIGN               0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_BITS                2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_DFE_GAIN_ACQ1_SHIFT               8

/* sys_device1 :: acq_sm_ctrl3 :: vga_gain_acq2 [07:06] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_MASK                0x00c0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_ALIGN               0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_BITS                2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ2_SHIFT               6

/* sys_device1 :: acq_sm_ctrl3 :: vga_gain_acq1 [05:04] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_MASK                0x0030
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_ALIGN               0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_BITS                2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQ1_SHIFT               4

/* sys_device1 :: acq_sm_ctrl3 :: vga_gain_acqcdr [03:02] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_MASK              0x000c
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_ALIGN             0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_BITS              2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQCDR_SHIFT             2

/* sys_device1 :: acq_sm_ctrl3 :: vga_gain_acqvga [01:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_MASK              0x0003
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_ALIGN             0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_BITS              2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL3_VGA_GAIN_ACQVGA_SHIFT             0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl4
 */
/* sys_device1 :: acq_sm_ctrl4 :: cdros45_bwsel_prop_offset [15:14] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_MASK    0xc000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_ALIGN   0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_BITS    2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS45_BWSEL_PROP_OFFSET_SHIFT   14

/* sys_device1 :: acq_sm_ctrl4 :: cdros38_bwsel_prop_offset [13:12] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_MASK    0x3000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_ALIGN   0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_BITS    2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS38_BWSEL_PROP_OFFSET_SHIFT   12

/* sys_device1 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acq1_2 [11:08] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_MASK      0x0f00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_ALIGN     0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_BITS      4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQ1_2_SHIFT     8

/* sys_device1 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acqcdr [07:04] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_MASK      0x00f0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_ALIGN     0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_BITS      4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQCDR_SHIFT     4

/* sys_device1 :: acq_sm_ctrl4 :: cdros_bwsel_prop_acqvga [03:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_MASK      0x000f
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_ALIGN     0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_BITS      4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL4_CDROS_BWSEL_PROP_ACQVGA_SHIFT     0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl5
 */
/* sys_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_eee_acq2 [15:12] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_MASK   0xf000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_ALIGN  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_BITS   4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_EEE_ACQ2_SHIFT  12

/* sys_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acq1_2 [11:08] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_MASK     0x0f00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_ALIGN    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_BITS     4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQ1_2_SHIFT    8

/* sys_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acqcdr [07:04] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_MASK     0x00f0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_ALIGN    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_BITS     4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQCDR_SHIFT    4

/* sys_device1 :: acq_sm_ctrl5 :: cdros_bwsel_integ_acqvga [03:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_MASK     0x000f
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_ALIGN    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_BITS     4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL5_CDROS_BWSEL_INTEG_ACQVGA_SHIFT    0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl6
 */
/* sys_device1 :: acq_sm_ctrl6 :: reserved_for_eco0 [15:12] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_MASK            0xf000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_BITS            4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_RESERVED_FOR_ECO0_SHIFT           12

/* sys_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acq2 [11:09] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_MASK        0x0e00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_ALIGN       0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_BITS        3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ2_SHIFT       9

/* sys_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acq1 [08:06] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_MASK        0x01c0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_ALIGN       0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_BITS        3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQ1_SHIFT       6

/* sys_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acqcdr [05:03] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_MASK      0x0038
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_ALIGN     0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_BITS      3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQCDR_SHIFT     3

/* sys_device1 :: acq_sm_ctrl6 :: cdrbr_bwsel_prop_acqphase [02:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_MASK    0x0007
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_ALIGN   0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_BITS    3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL6_CDRBR_BWSEL_PROP_ACQPHASE_SHIFT   0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl7
 */
/* sys_device1 :: acq_sm_ctrl7 :: reserved_for_eco0 [15:12] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_MASK            0xf000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_BITS            4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_RESERVED_FOR_ECO0_SHIFT           12

/* sys_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acq2 [11:09] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_MASK       0x0e00
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_ALIGN      0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_BITS       3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ2_SHIFT      9

/* sys_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acq1 [08:06] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_MASK       0x01c0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_ALIGN      0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_BITS       3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQ1_SHIFT      6

/* sys_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acqcdr [05:03] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_MASK     0x0038
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_ALIGN    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_BITS     3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQCDR_SHIFT    3

/* sys_device1 :: acq_sm_ctrl7 :: cdrbr_bwsel_integ_acqphase [02:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_MASK   0x0007
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_ALIGN  0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_BITS   3
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL7_CDRBR_BWSEL_INTEG_ACQPHASE_SHIFT  0


/****************************************************************************
 * sys_device1 :: acq_sm_ctrl8
 */
/* sys_device1 :: acq_sm_ctrl8 :: reserved_for_eco0 [15:15] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_MASK            0x8000
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_ALIGN           0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_BITS            1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_RESERVED_FOR_ECO0_SHIFT           15

/* sys_device1 :: acq_sm_ctrl8 :: cdros_bwsel_prop_eee_acqphase [14:11] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_MASK 0x7800
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_ALIGN 0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_BITS 4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_EEE_ACQPHASE_SHIFT 11

/* sys_device1 :: acq_sm_ctrl8 :: phase_sat_ctrl_100fx [10:09] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_MASK         0x0600
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_ALIGN        0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_BITS         2
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PHASE_SAT_CTRL_100FX_SHIFT        9

/* sys_device1 :: acq_sm_ctrl8 :: pi_phase_step_mult_100fx [08:08] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_MASK     0x0100
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_ALIGN    0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_BITS     1
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_PI_PHASE_STEP_MULT_100FX_SHIFT    8

/* sys_device1 :: acq_sm_ctrl8 :: cdros_bwsel_integ_100fx [07:04] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_MASK      0x00f0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_ALIGN     0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_BITS      4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_INTEG_100FX_SHIFT     4

/* sys_device1 :: acq_sm_ctrl8 :: cdros_bwsel_prop_100fx [03:00] */
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_MASK       0x000f
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_ALIGN      0
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_BITS       4
#define PHY84328_SYS_DEV1_ACQ_SM_CTRL8_CDROS_BWSEL_PROP_100FX_SHIFT      0


/****************************************************************************
 * sys_device1 :: dsc_ana_ctrl0
 */
/* sys_device1 :: dsc_ana_ctrl0 :: reserved_for_eco0 [15:15] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_MASK           0x8000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_RESERVED_FOR_ECO0_SHIFT          15

/* sys_device1 :: dsc_ana_ctrl0 :: force_p1_ctrl_strobe [14:14] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_MASK        0x4000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_ALIGN       0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_BITS        1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_CTRL_STROBE_SHIFT       14

/* sys_device1 :: dsc_ana_ctrl0 :: force_p1_odd_ctrl [13:13] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_MASK           0x2000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_ODD_CTRL_SHIFT          13

/* sys_device1 :: dsc_ana_ctrl0 :: force_p1_evn_ctrl [12:12] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_MASK           0x1000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_FORCE_P1_EVN_CTRL_SHIFT          12

/* sys_device1 :: dsc_ana_ctrl0 :: p1_odd_ctrl [11:06] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_MASK                 0x0fc0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_BITS                 6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_ODD_CTRL_SHIFT                6

/* sys_device1 :: dsc_ana_ctrl0 :: p1_evn_ctrl [05:00] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_MASK                 0x003f
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_BITS                 6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL0_P1_EVN_CTRL_SHIFT                0


/****************************************************************************
 * sys_device1 :: dsc_ana_ctrl1
 */
/* sys_device1 :: dsc_ana_ctrl1 :: reserved_for_eco0 [15:15] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_MASK           0x8000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_RESERVED_FOR_ECO0_SHIFT          15

/* sys_device1 :: dsc_ana_ctrl1 :: force_d_ctrl_strobe [14:14] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_MASK         0x4000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_ALIGN        0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_BITS         1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_CTRL_STROBE_SHIFT        14

/* sys_device1 :: dsc_ana_ctrl1 :: force_d_odd_ctrl [13:13] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_MASK            0x2000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_ALIGN           0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_BITS            1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_ODD_CTRL_SHIFT           13

/* sys_device1 :: dsc_ana_ctrl1 :: force_d_evn_ctrl [12:12] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_MASK            0x1000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_ALIGN           0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_BITS            1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_FORCE_D_EVN_CTRL_SHIFT           12

/* sys_device1 :: dsc_ana_ctrl1 :: d_odd_ctrl [11:06] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_MASK                  0x0fc0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_ALIGN                 0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_BITS                  6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_ODD_CTRL_SHIFT                 6

/* sys_device1 :: dsc_ana_ctrl1 :: d_evn_ctrl [05:00] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_MASK                  0x003f
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_ALIGN                 0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_BITS                  6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL1_D_EVN_CTRL_SHIFT                 0


/****************************************************************************
 * sys_device1 :: dsc_ana_ctrl2
 */
/* sys_device1 :: dsc_ana_ctrl2 :: reserved_for_eco0 [15:15] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_MASK           0x8000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_RESERVED_FOR_ECO0_SHIFT          15

/* sys_device1 :: dsc_ana_ctrl2 :: force_m1_ctrl_strobe [14:14] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_MASK        0x4000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_ALIGN       0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_BITS        1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_CTRL_STROBE_SHIFT       14

/* sys_device1 :: dsc_ana_ctrl2 :: force_m1_odd_ctrl [13:13] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_MASK           0x2000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_ODD_CTRL_SHIFT          13

/* sys_device1 :: dsc_ana_ctrl2 :: force_m1_evn_ctrl [12:12] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_MASK           0x1000
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_FORCE_M1_EVN_CTRL_SHIFT          12

/* sys_device1 :: dsc_ana_ctrl2 :: m1_odd_ctrl [11:06] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_MASK                 0x0fc0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_BITS                 6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_ODD_CTRL_SHIFT                6

/* sys_device1 :: dsc_ana_ctrl2 :: m1_evn_ctrl [05:00] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_MASK                 0x003f
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_BITS                 6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL2_M1_EVN_CTRL_SHIFT                0


/****************************************************************************
 * sys_device1 :: dsc_ana_ctrl3
 */
/* sys_device1 :: dsc_ana_ctrl3 :: rsvd_for_eco [15:10] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_MASK                0xfc00
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_ALIGN               0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_BITS                6
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RSVD_FOR_ECO_SHIFT               10

/* sys_device1 :: dsc_ana_ctrl3 :: rx_pf_hiz [09:09] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_MASK                   0x0200
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_ALIGN                  0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_BITS                   1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_HIZ_SHIFT                  9

/* sys_device1 :: dsc_ana_ctrl3 :: force_rx_m1_thresh_zero [08:08] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_MASK     0x0100
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_ALIGN    0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_BITS     1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_M1_THRESH_ZERO_SHIFT    8

/* sys_device1 :: dsc_ana_ctrl3 :: rx_m1_thresh_zero [07:07] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_MASK           0x0080
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_BITS           1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_M1_THRESH_ZERO_SHIFT          7

/* sys_device1 :: dsc_ana_ctrl3 :: rx_thresh_sel [06:05] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_MASK               0x0060
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_ALIGN              0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_BITS               2
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_THRESH_SEL_SHIFT              5

/* sys_device1 :: dsc_ana_ctrl3 :: force_rx_pf_ctrl [04:04] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_MASK            0x0010
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_ALIGN           0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_BITS            1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_FORCE_RX_PF_CTRL_SHIFT           4

/* sys_device1 :: dsc_ana_ctrl3 :: rx_pf_ctrl [03:00] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_MASK                  0x000f
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_ALIGN                 0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_BITS                  4
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL3_RX_PF_CTRL_SHIFT                 0


/****************************************************************************
 * sys_device1 :: dsc_ana_ctrl4
 */
/* sys_device1 :: dsc_ana_ctrl4 :: reserved_for_eco0 [15:08] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_MASK           0xff00
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_BITS           8
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_RESERVED_FOR_ECO0_SHIFT          8

/* sys_device1 :: dsc_ana_ctrl4 :: br_offset_pd [07:07] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_MASK                0x0080
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_ALIGN               0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_BITS                1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_OFFSET_PD_SHIFT               7

/* sys_device1 :: dsc_ana_ctrl4 :: br_en_hgain [06:06] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_MASK                 0x0040
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_BITS                 1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_HGAIN_SHIFT                6

/* sys_device1 :: dsc_ana_ctrl4 :: br_en_dfe_clk [05:05] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_MASK               0x0020
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_ALIGN              0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_BITS               1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_EN_DFE_CLK_SHIFT              5

/* sys_device1 :: dsc_ana_ctrl4 :: br_pd_ch_p1 [04:04] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_MASK                 0x0010
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_BITS                 1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_BR_PD_CH_P1_SHIFT                4

/* sys_device1 :: dsc_ana_ctrl4 :: osr_offset_pd [03:03] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_MASK               0x0008
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_ALIGN              0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_BITS               1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_OFFSET_PD_SHIFT              3

/* sys_device1 :: dsc_ana_ctrl4 :: osr_en_hgain [02:02] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_MASK                0x0004
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_ALIGN               0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_BITS                1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_HGAIN_SHIFT               2

/* sys_device1 :: dsc_ana_ctrl4 :: osr_en_dfe_clk [01:01] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_MASK              0x0002
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_ALIGN             0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_BITS              1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_EN_DFE_CLK_SHIFT             1

/* sys_device1 :: dsc_ana_ctrl4 :: osr_pd_ch_p1 [00:00] */
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_MASK                0x0001
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_ALIGN               0
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_BITS                1
#define PHY84328_SYS_DEV1_DSC_ANA_CTRL4_OSR_PD_CH_P1_SHIFT               0


/****************************************************************************
 * sys_device1 :: dsc_misc_ctrl0
 */
/* sys_device1 :: dsc_misc_ctrl0 :: rxSeqStart [15:15] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_MASK                 0x8000
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_ALIGN                0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_BITS                 1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_SHIFT                15

/* sys_device1 :: dsc_misc_ctrl0 :: forceRxSeqDone [14:14] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_MASK             0x4000
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_ALIGN            0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_BITS             1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_SHIFT            14

/* sys_device1 :: dsc_misc_ctrl0 :: enable_acor_picw [13:13] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_MASK           0x2000
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_ALIGN          0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_BITS           1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_ENABLE_ACOR_PICW_SHIFT          13

/* sys_device1 :: dsc_misc_ctrl0 :: forceRxSeqDone_val [12:12] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_MASK         0x1000
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_ALIGN        0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_BITS         1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_FORCERXSEQDONE_VAL_SHIFT        12

/* sys_device1 :: dsc_misc_ctrl0 :: rxSeqStart_AN_disable [11:11] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_MASK      0x0800
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_ALIGN     0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_BITS      1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_RXSEQSTART_AN_DISABLE_SHIFT     11

/* sys_device1 :: dsc_misc_ctrl0 :: test_bus_sel_bit4 [10:10] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_MASK          0x0400
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_ALIGN         0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_BITS          1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BIT4_SHIFT         10

/* sys_device1 :: dsc_misc_ctrl0 :: cdrbr_sel_force [09:09] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_MASK            0x0200
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_ALIGN           0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_BITS            1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_SHIFT           9

/* sys_device1 :: dsc_misc_ctrl0 :: cdrbr_sel_force_val [08:08] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_MASK        0x0100
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_ALIGN       0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_BITS        1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_CDRBR_SEL_FORCE_VAL_SHIFT       8

/* sys_device1 :: dsc_misc_ctrl0 :: osr_mode_force [07:07] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_MASK             0x0080
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_ALIGN            0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_BITS             1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_SHIFT            7

/* sys_device1 :: dsc_misc_ctrl0 :: osr_mode_force_val [06:04] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_MASK         0x0070
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_ALIGN        0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_BITS         3
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_OSR_MODE_FORCE_VAL_SHIFT        4

/* sys_device1 :: dsc_misc_ctrl0 :: test_bus_sel [03:00] */
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_MASK               0x000f
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_ALIGN              0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BITS               4
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_SHIFT              0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_Off                0
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_OSx2data           1
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_OSx1data_m1        2
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_BR_data_m1_p1      3
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrPhaseVco        4
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrIntg            6
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_cdrPhaseErr        7
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeAccEvenOdd      8
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeVgasumDfe       9
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_dfeTrnsum          10
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe1            12
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe2            13
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe3            14
#define PHY84328_SYS_DEV1_DSC_MISC_CTRL0_TEST_BUS_SEL_anadfe4            15


/****************************************************************************
 * sys_device1 :: cdr_lm_ctrl_0
 */
/* sys_device1 :: cdr_lm_ctrl_0 :: reserved_for_eco0 [15:10] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_MASK           0xfc00
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_ALIGN          0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_BITS           6
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_RESERVED_FOR_ECO0_SHIFT          10

/* sys_device1 :: cdr_lm_ctrl_0 :: refclk_frc_sel [09:09] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_MASK              0x0200
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_ALIGN             0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_BITS              1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_SEL_SHIFT             9

/* sys_device1 :: cdr_lm_ctrl_0 :: refclk_frc_val [08:08] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_MASK              0x0100
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_ALIGN             0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_BITS              1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_FRC_VAL_SHIFT             8

/* sys_device1 :: cdr_lm_ctrl_0 :: refclk_async_sel [07:07] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_MASK            0x0080
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_ALIGN           0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_BITS            1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_REFCLK_ASYNC_SEL_SHIFT           7

/* sys_device1 :: cdr_lm_ctrl_0 :: pf_ctrl_strobe [06:06] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_MASK              0x0040
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_ALIGN             0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_BITS              1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_PF_CTRL_STROBE_SHIFT             6

/* sys_device1 :: cdr_lm_ctrl_0 :: force_pcs_clken [05:05] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_MASK             0x0020
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_ALIGN            0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_BITS             1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_SHIFT            5

/* sys_device1 :: cdr_lm_ctrl_0 :: force_pcs_clken_val [04:04] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_MASK         0x0010
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_ALIGN        0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_BITS         1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_FORCE_PCS_CLKEN_VAL_SHIFT        4

/* sys_device1 :: cdr_lm_ctrl_0 :: cdr_lm_thr_sel [03:01] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_MASK              0x000e
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_ALIGN             0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_BITS              3
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_THR_SEL_SHIFT             1

/* sys_device1 :: cdr_lm_ctrl_0 :: cdr_lm_en [00:00] */
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_MASK                   0x0001
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_ALIGN                  0
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_BITS                   1
#define PHY84328_SYS_DEV1_CDR_LM_CTRL_0_CDR_LM_EN_SHIFT                  0


/****************************************************************************
 * sys_device1_Micro_regs
 */
/****************************************************************************
 * sys_device1 :: state_debug_ln0
 */
/* sys_device1 :: state_debug_ln0 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_MASK             0x8000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_CORR_SHIFT            15

/* sys_device1 :: state_debug_ln0 :: DSC_DONE [14:14] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DSC_DONE_MASK                  0x4000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DSC_DONE_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DSC_DONE_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DSC_DONE_SHIFT                 14

/* sys_device1 :: state_debug_ln0 :: TUNING_DONE [13:13] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_TUNING_DONE_MASK               0x2000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_TUNING_DONE_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_TUNING_DONE_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_TUNING_DONE_SHIFT              13

/* sys_device1 :: state_debug_ln0 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_MASK          0x1000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_ALIGN         0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_BITS          1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_KR4_DIV16CK_BCST_SHIFT         12

/* sys_device1 :: state_debug_ln0 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_MASK            0x0800
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_ALIGN           0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_BITS            1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DCD_DFE_TUNING_SHIFT           11

/* sys_device1 :: state_debug_ln0 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_MASK           0x0400
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OSDFE_P1_TUNING_SHIFT          10

/* sys_device1 :: state_debug_ln0 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_MASK      0x0200
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_OFFSET_TUNING_SHIFT     9

/* sys_device1 :: state_debug_ln0 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_MASK        0x0100
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_ALIGN       0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_BITS        1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_REMOTE_TUNING_SHIFT       8

/* sys_device1 :: state_debug_ln0 :: CL72_TUNING [07:07] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_TUNING_MASK               0x0080
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_TUNING_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_TUNING_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CL72_TUNING_SHIFT              7

/* sys_device1 :: state_debug_ln0 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_MASK      0x0040
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_SLICER_TARGET_TUNING_SHIFT     6

/* sys_device1 :: state_debug_ln0 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_MASK           0x0020
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_VGA_BIAS_TUNING_SHIFT          5

/* sys_device1 :: state_debug_ln0 :: PF_TUNING [04:04] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_PF_TUNING_MASK                 0x0010
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_PF_TUNING_ALIGN                0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_PF_TUNING_BITS                 1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_PF_TUNING_SHIFT                4

/* sys_device1 :: state_debug_ln0 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_MASK       0x0008
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_ALIGN      0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_BITS       1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CLK90_OFFSET_TUNING_SHIFT      3

/* sys_device1 :: state_debug_ln0 :: OS_VGA_TUNING [02:02] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_MASK             0x0004
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_OS_VGA_TUNING_SHIFT            2

/* sys_device1 :: state_debug_ln0 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_MASK           0x0002
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_DFE_TAPS_2_5_EN_SHIFT          1

/* sys_device1 :: state_debug_ln0 :: CDR_LOCK [00:00] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_MASK                  0x0001
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN0_CDR_LOCK_SHIFT                 0


/****************************************************************************
 * sys_device1 :: state_debug_ln1
 */
/* sys_device1 :: state_debug_ln1 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_MASK             0x8000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_CORR_SHIFT            15

/* sys_device1 :: state_debug_ln1 :: DSC_DONE [14:14] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DSC_DONE_MASK                  0x4000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DSC_DONE_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DSC_DONE_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DSC_DONE_SHIFT                 14

/* sys_device1 :: state_debug_ln1 :: TUNING_DONE [13:13] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_TUNING_DONE_MASK               0x2000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_TUNING_DONE_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_TUNING_DONE_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_TUNING_DONE_SHIFT              13

/* sys_device1 :: state_debug_ln1 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_MASK          0x1000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_ALIGN         0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_BITS          1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_KR4_DIV16CK_BCST_SHIFT         12

/* sys_device1 :: state_debug_ln1 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_MASK            0x0800
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_ALIGN           0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_BITS            1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DCD_DFE_TUNING_SHIFT           11

/* sys_device1 :: state_debug_ln1 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_MASK           0x0400
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OSDFE_P1_TUNING_SHIFT          10

/* sys_device1 :: state_debug_ln1 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_MASK      0x0200
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_OFFSET_TUNING_SHIFT     9

/* sys_device1 :: state_debug_ln1 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_MASK        0x0100
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_ALIGN       0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_BITS        1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_REMOTE_TUNING_SHIFT       8

/* sys_device1 :: state_debug_ln1 :: CL72_TUNING [07:07] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_TUNING_MASK               0x0080
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_TUNING_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_TUNING_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CL72_TUNING_SHIFT              7

/* sys_device1 :: state_debug_ln1 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_MASK      0x0040
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_SLICER_TARGET_TUNING_SHIFT     6

/* sys_device1 :: state_debug_ln1 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_MASK           0x0020
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_VGA_BIAS_TUNING_SHIFT          5

/* sys_device1 :: state_debug_ln1 :: PF_TUNING [04:04] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_PF_TUNING_MASK                 0x0010
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_PF_TUNING_ALIGN                0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_PF_TUNING_BITS                 1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_PF_TUNING_SHIFT                4

/* sys_device1 :: state_debug_ln1 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_MASK       0x0008
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_ALIGN      0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_BITS       1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CLK90_OFFSET_TUNING_SHIFT      3

/* sys_device1 :: state_debug_ln1 :: OS_VGA_TUNING [02:02] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_MASK             0x0004
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_OS_VGA_TUNING_SHIFT            2

/* sys_device1 :: state_debug_ln1 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_MASK           0x0002
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_DFE_TAPS_2_5_EN_SHIFT          1

/* sys_device1 :: state_debug_ln1 :: CDR_LOCK [00:00] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_MASK                  0x0001
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN1_CDR_LOCK_SHIFT                 0


/****************************************************************************
 * sys_device1 :: state_debug_ln2
 */
/* sys_device1 :: state_debug_ln2 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_MASK             0x8000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_CORR_SHIFT            15

/* sys_device1 :: state_debug_ln2 :: DSC_DONE [14:14] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DSC_DONE_MASK                  0x4000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DSC_DONE_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DSC_DONE_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DSC_DONE_SHIFT                 14

/* sys_device1 :: state_debug_ln2 :: TUNING_DONE [13:13] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_TUNING_DONE_MASK               0x2000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_TUNING_DONE_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_TUNING_DONE_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_TUNING_DONE_SHIFT              13

/* sys_device1 :: state_debug_ln2 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_MASK          0x1000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_ALIGN         0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_BITS          1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_KR4_DIV16CK_BCST_SHIFT         12

/* sys_device1 :: state_debug_ln2 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_MASK            0x0800
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_ALIGN           0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_BITS            1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DCD_DFE_TUNING_SHIFT           11

/* sys_device1 :: state_debug_ln2 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_MASK           0x0400
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OSDFE_P1_TUNING_SHIFT          10

/* sys_device1 :: state_debug_ln2 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_MASK      0x0200
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_OFFSET_TUNING_SHIFT     9

/* sys_device1 :: state_debug_ln2 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_MASK        0x0100
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_ALIGN       0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_BITS        1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_REMOTE_TUNING_SHIFT       8

/* sys_device1 :: state_debug_ln2 :: CL72_TUNING [07:07] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_TUNING_MASK               0x0080
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_TUNING_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_TUNING_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CL72_TUNING_SHIFT              7

/* sys_device1 :: state_debug_ln2 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_MASK      0x0040
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_SLICER_TARGET_TUNING_SHIFT     6

/* sys_device1 :: state_debug_ln2 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_MASK           0x0020
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_VGA_BIAS_TUNING_SHIFT          5

/* sys_device1 :: state_debug_ln2 :: PF_TUNING [04:04] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_PF_TUNING_MASK                 0x0010
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_PF_TUNING_ALIGN                0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_PF_TUNING_BITS                 1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_PF_TUNING_SHIFT                4

/* sys_device1 :: state_debug_ln2 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_MASK       0x0008
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_ALIGN      0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_BITS       1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CLK90_OFFSET_TUNING_SHIFT      3

/* sys_device1 :: state_debug_ln2 :: OS_VGA_TUNING [02:02] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_MASK             0x0004
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_OS_VGA_TUNING_SHIFT            2

/* sys_device1 :: state_debug_ln2 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_MASK           0x0002
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_DFE_TAPS_2_5_EN_SHIFT          1

/* sys_device1 :: state_debug_ln2 :: CDR_LOCK [00:00] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_MASK                  0x0001
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN2_CDR_LOCK_SHIFT                 0


/****************************************************************************
 * sys_device1 :: state_debug_ln3
 */
/* sys_device1 :: state_debug_ln3 :: CDR_LOCK_CORR [15:15] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_MASK             0x8000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_CORR_SHIFT            15

/* sys_device1 :: state_debug_ln3 :: DSC_DONE [14:14] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DSC_DONE_MASK                  0x4000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DSC_DONE_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DSC_DONE_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DSC_DONE_SHIFT                 14

/* sys_device1 :: state_debug_ln3 :: TUNING_DONE [13:13] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_TUNING_DONE_MASK               0x2000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_TUNING_DONE_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_TUNING_DONE_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_TUNING_DONE_SHIFT              13

/* sys_device1 :: state_debug_ln3 :: KR4_DIV16CK_BCST [12:12] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_MASK          0x1000
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_ALIGN         0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_BITS          1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_KR4_DIV16CK_BCST_SHIFT         12

/* sys_device1 :: state_debug_ln3 :: DCD_DFE_TUNING [11:11] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_MASK            0x0800
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_ALIGN           0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_BITS            1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DCD_DFE_TUNING_SHIFT           11

/* sys_device1 :: state_debug_ln3 :: OSDFE_P1_TUNING [10:10] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_MASK           0x0400
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OSDFE_P1_TUNING_SHIFT          10

/* sys_device1 :: state_debug_ln3 :: SLICER_OFFSET_TUNING [09:09] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_MASK      0x0200
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_OFFSET_TUNING_SHIFT     9

/* sys_device1 :: state_debug_ln3 :: CL72_REMOTE_TUNING [08:08] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_MASK        0x0100
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_ALIGN       0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_BITS        1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_REMOTE_TUNING_SHIFT       8

/* sys_device1 :: state_debug_ln3 :: CL72_TUNING [07:07] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_TUNING_MASK               0x0080
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_TUNING_ALIGN              0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_TUNING_BITS               1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CL72_TUNING_SHIFT              7

/* sys_device1 :: state_debug_ln3 :: SLICER_TARGET_TUNING [06:06] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_MASK      0x0040
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_BITS      1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_SLICER_TARGET_TUNING_SHIFT     6

/* sys_device1 :: state_debug_ln3 :: VGA_BIAS_TUNING [05:05] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_MASK           0x0020
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_VGA_BIAS_TUNING_SHIFT          5

/* sys_device1 :: state_debug_ln3 :: PF_TUNING [04:04] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_PF_TUNING_MASK                 0x0010
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_PF_TUNING_ALIGN                0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_PF_TUNING_BITS                 1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_PF_TUNING_SHIFT                4

/* sys_device1 :: state_debug_ln3 :: CLK90_OFFSET_TUNING [03:03] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_MASK       0x0008
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_ALIGN      0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_BITS       1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CLK90_OFFSET_TUNING_SHIFT      3

/* sys_device1 :: state_debug_ln3 :: OS_VGA_TUNING [02:02] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_MASK             0x0004
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_ALIGN            0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_BITS             1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_OS_VGA_TUNING_SHIFT            2

/* sys_device1 :: state_debug_ln3 :: DFE_TAPS_2_5_EN [01:01] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_MASK           0x0002
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_ALIGN          0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_BITS           1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_DFE_TAPS_2_5_EN_SHIFT          1

/* sys_device1 :: state_debug_ln3 :: CDR_LOCK [00:00] */
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_MASK                  0x0001
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_ALIGN                 0
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_BITS                  1
#define PHY84328_SYS_DEV1_STATE_DEBUG_LN3_CDR_LOCK_SHIFT                 0


/****************************************************************************
 * sys_device1 :: speed_debug_ln0
 */
/* sys_device1 :: speed_debug_ln0 :: LOS_counter [15:12] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_MASK               0xf000
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_BITS               4
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_LOS_COUNTER_SHIFT              12

/* sys_device1 :: speed_debug_ln0 :: need_br_dfe [11:11] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_MASK               0x0800
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_BITS               1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_NEED_BR_DFE_SHIFT              11

/* sys_device1 :: speed_debug_ln0 :: br_dfe_enabled [10:10] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_MASK            0x0400
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_BR_DFE_ENABLED_SHIFT           10

/* sys_device1 :: speed_debug_ln0 :: os_dfe_enabled [09:09] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_MASK            0x0200
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_DFE_ENABLED_SHIFT           9

/* sys_device1 :: speed_debug_ln0 :: os_enabled [08:08] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_MASK                0x0100
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_ALIGN               0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_BITS                1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_OS_ENABLED_SHIFT               8

/* sys_device1 :: speed_debug_ln0 :: actual_speed [07:00] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_MASK              0x00ff
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_ALIGN             0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_BITS              8
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN0_ACTUAL_SPEED_SHIFT             0


/****************************************************************************
 * sys_device1 :: speed_debug_ln1
 */
/* sys_device1 :: speed_debug_ln1 :: LOS_counter [15:12] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_MASK               0xf000
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_BITS               4
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_LOS_COUNTER_SHIFT              12

/* sys_device1 :: speed_debug_ln1 :: need_br_dfe [11:11] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_MASK               0x0800
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_BITS               1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_NEED_BR_DFE_SHIFT              11

/* sys_device1 :: speed_debug_ln1 :: br_dfe_enabled [10:10] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_MASK            0x0400
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_BR_DFE_ENABLED_SHIFT           10

/* sys_device1 :: speed_debug_ln1 :: os_dfe_enabled [09:09] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_MASK            0x0200
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_DFE_ENABLED_SHIFT           9

/* sys_device1 :: speed_debug_ln1 :: os_enabled [08:08] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_MASK                0x0100
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_ALIGN               0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_BITS                1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_OS_ENABLED_SHIFT               8

/* sys_device1 :: speed_debug_ln1 :: actual_speed [07:00] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_MASK              0x00ff
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_ALIGN             0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_BITS              8
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN1_ACTUAL_SPEED_SHIFT             0


/****************************************************************************
 * sys_device1 :: speed_debug_ln2
 */
/* sys_device1 :: speed_debug_ln2 :: LOS_counter [15:12] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_MASK               0xf000
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_BITS               4
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_LOS_COUNTER_SHIFT              12

/* sys_device1 :: speed_debug_ln2 :: need_br_dfe [11:11] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_MASK               0x0800
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_BITS               1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_NEED_BR_DFE_SHIFT              11

/* sys_device1 :: speed_debug_ln2 :: br_dfe_enabled [10:10] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_MASK            0x0400
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_BR_DFE_ENABLED_SHIFT           10

/* sys_device1 :: speed_debug_ln2 :: os_dfe_enabled [09:09] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_MASK            0x0200
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_DFE_ENABLED_SHIFT           9

/* sys_device1 :: speed_debug_ln2 :: os_enabled [08:08] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_MASK                0x0100
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_ALIGN               0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_BITS                1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_OS_ENABLED_SHIFT               8

/* sys_device1 :: speed_debug_ln2 :: actual_speed [07:00] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_MASK              0x00ff
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_ALIGN             0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_BITS              8
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN2_ACTUAL_SPEED_SHIFT             0


/****************************************************************************
 * sys_device1 :: speed_debug_ln3
 */
/* sys_device1 :: speed_debug_ln3 :: LOS_counter [15:12] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_MASK               0xf000
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_BITS               4
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_LOS_COUNTER_SHIFT              12

/* sys_device1 :: speed_debug_ln3 :: need_br_dfe [11:11] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_MASK               0x0800
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_ALIGN              0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_BITS               1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_NEED_BR_DFE_SHIFT              11

/* sys_device1 :: speed_debug_ln3 :: br_dfe_enabled [10:10] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_MASK            0x0400
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_BR_DFE_ENABLED_SHIFT           10

/* sys_device1 :: speed_debug_ln3 :: os_dfe_enabled [09:09] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_MASK            0x0200
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_ALIGN           0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_BITS            1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_DFE_ENABLED_SHIFT           9

/* sys_device1 :: speed_debug_ln3 :: os_enabled [08:08] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_MASK                0x0100
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_ALIGN               0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_BITS                1
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_OS_ENABLED_SHIFT               8

/* sys_device1 :: speed_debug_ln3 :: actual_speed [07:00] */
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_MASK              0x00ff
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_ALIGN             0
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_BITS              8
#define PHY84328_SYS_DEV1_SPEED_DEBUG_LN3_ACTUAL_SPEED_SHIFT             0


/****************************************************************************
 * sys_device1 :: cl72_status_ln0
 */
/* sys_device1 :: cl72_status_ln0 :: temp_idx [15:12] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_TEMP_IDX_MASK                  0xf000
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_TEMP_IDX_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_TEMP_IDX_BITS                  4
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_TEMP_IDX_SHIFT                 12

/* sys_device1 :: cl72_status_ln0 :: dfe_tap1 [11:06] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_DFE_TAP1_MASK                  0x0fc0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_DFE_TAP1_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_DFE_TAP1_BITS                  6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_DFE_TAP1_SHIFT                 6

/* sys_device1 :: cl72_status_ln0 :: vga [05:00] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_VGA_MASK                       0x003f
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_VGA_ALIGN                      0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_VGA_BITS                       6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN0_VGA_SHIFT                      0


/****************************************************************************
 * sys_device1 :: cl72_status_ln1
 */
/* sys_device1 :: cl72_status_ln1 :: temp_idx [15:12] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_TEMP_IDX_MASK                  0xf000
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_TEMP_IDX_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_TEMP_IDX_BITS                  4
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_TEMP_IDX_SHIFT                 12

/* sys_device1 :: cl72_status_ln1 :: dfe_tap1 [11:06] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_DFE_TAP1_MASK                  0x0fc0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_DFE_TAP1_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_DFE_TAP1_BITS                  6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_DFE_TAP1_SHIFT                 6

/* sys_device1 :: cl72_status_ln1 :: vga [05:00] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_VGA_MASK                       0x003f
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_VGA_ALIGN                      0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_VGA_BITS                       6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN1_VGA_SHIFT                      0


/****************************************************************************
 * sys_device1 :: cl72_status_ln2
 */
/* sys_device1 :: cl72_status_ln2 :: temp_idx [15:12] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_TEMP_IDX_MASK                  0xf000
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_TEMP_IDX_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_TEMP_IDX_BITS                  4
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_TEMP_IDX_SHIFT                 12

/* sys_device1 :: cl72_status_ln2 :: dfe_tap1 [11:06] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_DFE_TAP1_MASK                  0x0fc0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_DFE_TAP1_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_DFE_TAP1_BITS                  6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_DFE_TAP1_SHIFT                 6

/* sys_device1 :: cl72_status_ln2 :: vga [05:00] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_VGA_MASK                       0x003f
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_VGA_ALIGN                      0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_VGA_BITS                       6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN2_VGA_SHIFT                      0


/****************************************************************************
 * sys_device1 :: cl72_status_ln3
 */
/* sys_device1 :: cl72_status_ln3 :: temp_idx [15:12] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_TEMP_IDX_MASK                  0xf000
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_TEMP_IDX_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_TEMP_IDX_BITS                  4
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_TEMP_IDX_SHIFT                 12

/* sys_device1 :: cl72_status_ln3 :: dfe_tap1 [11:06] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_DFE_TAP1_MASK                  0x0fc0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_DFE_TAP1_ALIGN                 0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_DFE_TAP1_BITS                  6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_DFE_TAP1_SHIFT                 6

/* sys_device1 :: cl72_status_ln3 :: vga [05:00] */
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_VGA_MASK                       0x003f
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_VGA_ALIGN                      0
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_VGA_BITS                       6
#define PHY84328_SYS_DEV1_CL72_STATUS_LN3_VGA_SHIFT                      0


/****************************************************************************
 * sys_device1 :: version
 */
/* sys_device1 :: version :: version [15:00] */
#define PHY84328_SYS_DEV1_VERSION_VERSION_MASK                           0xffff
#define PHY84328_SYS_DEV1_VERSION_VERSION_ALIGN                          0
#define PHY84328_SYS_DEV1_VERSION_VERSION_BITS                           16
#define PHY84328_SYS_DEV1_VERSION_VERSION_SHIFT                          0


/****************************************************************************
 * sys_device1 :: target
 */
/* sys_device1 :: target :: target [15:00] */
#define PHY84328_SYS_DEV1_TARGET_TARGET_MASK                             0xffff
#define PHY84328_SYS_DEV1_TARGET_TARGET_ALIGN                            0
#define PHY84328_SYS_DEV1_TARGET_TARGET_BITS                             16
#define PHY84328_SYS_DEV1_TARGET_TARGET_SHIFT                            0


/****************************************************************************
 * sys_device1 :: firmware_mode
 */
/* sys_device1 :: firmware_mode :: LN3_mode [15:12] */
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN3_MODE_MASK                    0xf000
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN3_MODE_ALIGN                   0
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN3_MODE_BITS                    4
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN3_MODE_SHIFT                   12

/* sys_device1 :: firmware_mode :: LN2_mode [11:08] */
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN2_MODE_MASK                    0x0f00
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN2_MODE_ALIGN                   0
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN2_MODE_BITS                    4
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN2_MODE_SHIFT                   8

/* sys_device1 :: firmware_mode :: LN1_mode [07:04] */
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN1_MODE_MASK                    0x00f0
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN1_MODE_ALIGN                   0
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN1_MODE_BITS                    4
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN1_MODE_SHIFT                   4

/* sys_device1 :: firmware_mode :: LN0_mode [03:00] */
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN0_MODE_MASK                    0x000f
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN0_MODE_ALIGN                   0
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN0_MODE_BITS                    4
#define PHY84328_SYS_DEV1_FIRMWARE_MODE_LN0_MODE_SHIFT                   0


/****************************************************************************
 * sys_device1 :: gpio_ctrl_ln0
 */
/* sys_device1 :: gpio_ctrl_ln0 :: GPIO_CTRL_LN0 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_MASK               0xffff
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_ALIGN              0
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_BITS               16
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN0_GPIO_CTRL_LN0_SHIFT              0


/****************************************************************************
 * sys_device1 :: gpio_ctrl_ln1
 */
/* sys_device1 :: gpio_ctrl_ln1 :: GPIO_CTRL_LN1 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_MASK               0xffff
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_ALIGN              0
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_BITS               16
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN1_GPIO_CTRL_LN1_SHIFT              0


/****************************************************************************
 * sys_device1 :: gpio_ctrl_ln2
 */
/* sys_device1 :: gpio_ctrl_ln2 :: GPIO_CTRL_LN2 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_MASK               0xffff
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_ALIGN              0
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_BITS               16
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN2_GPIO_CTRL_LN2_SHIFT              0


/****************************************************************************
 * sys_device1 :: gpio_ctrl_ln3
 */
/* sys_device1 :: gpio_ctrl_ln3 :: GPIO_CTRL_LN3 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_MASK               0xffff
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_ALIGN              0
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_BITS               16
#define PHY84328_SYS_DEV1_GPIO_CTRL_LN3_GPIO_CTRL_LN3_SHIFT              0


/****************************************************************************
 * sys_device1 :: gpio_sts_ln0
 */
/* sys_device1 :: gpio_sts_ln0 :: GPIO_STS_LN0 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_MASK                 0xffff
#define PHY84328_SYS_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_ALIGN                0
#define PHY84328_SYS_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_BITS                 16
#define PHY84328_SYS_DEV1_GPIO_STS_LN0_GPIO_STS_LN0_SHIFT                0


/****************************************************************************
 * sys_device1 :: gpio_sts_ln1
 */
/* sys_device1 :: gpio_sts_ln1 :: GPIO_STS_LN1 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_MASK                 0xffff
#define PHY84328_SYS_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_ALIGN                0
#define PHY84328_SYS_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_BITS                 16
#define PHY84328_SYS_DEV1_GPIO_STS_LN1_GPIO_STS_LN1_SHIFT                0


/****************************************************************************
 * sys_device1 :: gpio_sts_ln2
 */
/* sys_device1 :: gpio_sts_ln2 :: GPIO_STS_LN2 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_MASK                 0xffff
#define PHY84328_SYS_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_ALIGN                0
#define PHY84328_SYS_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_BITS                 16
#define PHY84328_SYS_DEV1_GPIO_STS_LN2_GPIO_STS_LN2_SHIFT                0


/****************************************************************************
 * sys_device1 :: gpio_sts_ln3
 */
/* sys_device1 :: gpio_sts_ln3 :: GPIO_STS_LN3 [15:00] */
#define PHY84328_SYS_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_MASK                 0xffff
#define PHY84328_SYS_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_ALIGN                0
#define PHY84328_SYS_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_BITS                 16
#define PHY84328_SYS_DEV1_GPIO_STS_LN3_GPIO_STS_LN3_SHIFT                0


/****************************************************************************
 * sys_device1 :: regB
 */
/* sys_device1 :: regB :: reserved_for_eco0 [15:00] */
#define PHY84328_SYS_DEV1_REGB_RESERVED_FOR_ECO0_MASK                    0xffff
#define PHY84328_SYS_DEV1_REGB_RESERVED_FOR_ECO0_ALIGN                   0
#define PHY84328_SYS_DEV1_REGB_RESERVED_FOR_ECO0_BITS                    16
#define PHY84328_SYS_DEV1_REGB_RESERVED_FOR_ECO0_SHIFT                   0


/****************************************************************************
 * sys_device1 :: tuning_state_bypass
 */
/* sys_device1 :: tuning_state_bypass :: reserved_for_eco0 [15:09] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_MASK     0xfe00
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_ALIGN    0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_BITS     7
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_RESERVED_FOR_ECO0_SHIFT    9

/* sys_device1 :: tuning_state_bypass :: bypass_steady_state_tuning [08:08] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_MASK 0x0100
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_ALIGN 0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_BITS 1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_STEADY_STATE_TUNING_SHIFT 8

/* sys_device1 :: tuning_state_bypass :: bypass_cdr_lock_monitor [07:07] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_MASK 0x0080
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_ALIGN 0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_BITS 1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CDR_LOCK_MONITOR_SHIFT 7

/* sys_device1 :: tuning_state_bypass :: bypass_dcd_tuning [06:06] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_MASK     0x0040
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_ALIGN    0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_BITS     1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_DCD_TUNING_SHIFT    6

/* sys_device1 :: tuning_state_bypass :: bypass_slicer_offset_tuning [05:05] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_MASK 0x0020
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_ALIGN 0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_BITS 1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_OFFSET_TUNING_SHIFT 5

/* sys_device1 :: tuning_state_bypass :: bypass_slicer_target_tuning [04:04] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_MASK 0x0010
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_ALIGN 0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_BITS 1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_SLICER_TARGET_TUNING_SHIFT 4

/* sys_device1 :: tuning_state_bypass :: bypass_vga_bias_tuning [03:03] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_MASK 0x0008
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_ALIGN 0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_BITS 1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_VGA_BIAS_TUNING_SHIFT 3

/* sys_device1 :: tuning_state_bypass :: bypass_pf_tuning [02:02] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_MASK      0x0004
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_ALIGN     0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_BITS      1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_PF_TUNING_SHIFT     2

/* sys_device1 :: tuning_state_bypass :: bypass_clk90_tuning [01:01] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_MASK   0x0002
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_ALIGN  0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_BITS   1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_CLK90_TUNING_SHIFT  1

/* sys_device1 :: tuning_state_bypass :: bypass_os_vga_tuning [00:00] */
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_MASK  0x0001
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_ALIGN 0
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_BITS  1
#define PHY84328_SYS_DEV1_TUNING_STATE_BYPASS_BYPASS_OS_VGA_TUNING_SHIFT 0


/****************************************************************************
 * sys_device1 :: temperature
 */
/* sys_device1 :: temperature :: force_temperature [15:15] */
#define PHY84328_SYS_DEV1_TEMPERATURE_FORCE_TEMPERATURE_MASK             0x8000
#define PHY84328_SYS_DEV1_TEMPERATURE_FORCE_TEMPERATURE_ALIGN            0
#define PHY84328_SYS_DEV1_TEMPERATURE_FORCE_TEMPERATURE_BITS             1
#define PHY84328_SYS_DEV1_TEMPERATURE_FORCE_TEMPERATURE_SHIFT            15

/* sys_device1 :: temperature :: reserved_for_eco0 [14:14] */
#define PHY84328_SYS_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_MASK             0x4000
#define PHY84328_SYS_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_ALIGN            0
#define PHY84328_SYS_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_BITS             1
#define PHY84328_SYS_DEV1_TEMPERATURE_RESERVED_FOR_ECO0_SHIFT            14

/* sys_device1 :: temperature :: temp_idx [13:10] */
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMP_IDX_MASK                      0x3c00
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMP_IDX_ALIGN                     0
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMP_IDX_BITS                      4
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMP_IDX_SHIFT                     10

/* sys_device1 :: temperature :: temperature [09:00] */
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMPERATURE_MASK                   0x03ff
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMPERATURE_ALIGN                  0
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMPERATURE_BITS                   10
#define PHY84328_SYS_DEV1_TEMPERATURE_TEMPERATURE_SHIFT                  0


/****************************************************************************
 * sys_device1 :: crc
 */
/* sys_device1 :: crc :: crc [15:00] */
#define PHY84328_SYS_DEV1_CRC_CRC_MASK                                   0xffff
#define PHY84328_SYS_DEV1_CRC_CRC_ALIGN                                  0
#define PHY84328_SYS_DEV1_CRC_CRC_BITS                                   16
#define PHY84328_SYS_DEV1_CRC_CRC_SHIFT                                  0


/****************************************************************************
 * sys_device1_PMD_Standard_Registers
 */
/****************************************************************************
 * sys_device1 :: pmd_control_register
 */
/* sys_device1 :: pmd_control_register :: reset [15:15] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESET_MASK                0x8000
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESET_ALIGN               0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESET_BITS                1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESET_SHIFT               15

/* sys_device1 :: pmd_control_register :: reserved0 [14:14] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED0_MASK            0x4000
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED0_ALIGN           0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED0_BITS            1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED0_SHIFT           14

/* sys_device1 :: pmd_control_register :: speed_selectionlsb [13:13] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_MASK   0x2000
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_ALIGN  0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_BITS   1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONLSB_SHIFT  13

/* sys_device1 :: pmd_control_register :: reserved1 [12:12] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED1_MASK            0x1000
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED1_ALIGN           0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED1_BITS            1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED1_SHIFT           12

/* sys_device1 :: pmd_control_register :: power_down [11:11] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_MASK           0x0800
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_ALIGN          0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_BITS           1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_POWER_DOWN_SHIFT          11

/* sys_device1 :: pmd_control_register :: reserved2 [10:07] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED2_MASK            0x0780
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED2_ALIGN           0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED2_BITS            4
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED2_SHIFT           7

/* sys_device1 :: pmd_control_register :: speed_selectionmsb [06:06] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_MASK   0x0040
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_ALIGN  0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_BITS   1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTIONMSB_SHIFT  6

/* sys_device1 :: pmd_control_register :: speed_selection [05:02] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_MASK      0x003c
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_ALIGN     0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_BITS      4
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_SPEED_SELECTION_SHIFT     2

/* sys_device1 :: pmd_control_register :: reserved3 [01:01] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED3_MASK            0x0002
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED3_ALIGN           0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED3_BITS            1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_RESERVED3_SHIFT           1

/* sys_device1 :: pmd_control_register :: pma_loopback [00:00] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_MASK         0x0001
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_ALIGN        0
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_BITS         1
#define PHY84328_SYS_DEV1_PMD_CONTROL_REGISTER_PMA_LOOPBACK_SHIFT        0


/****************************************************************************
 * sys_device1 :: status_register
 */
/* sys_device1 :: status_register :: reserved0 [15:08] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED0_MASK                 0xff00
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED0_ALIGN                0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED0_BITS                 8
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED0_SHIFT                8

/* sys_device1 :: status_register :: fault [07:07] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_FAULT_MASK                     0x0080
#define PHY84328_SYS_DEV1_STATUS_REGISTER_FAULT_ALIGN                    0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_FAULT_BITS                     1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_FAULT_SHIFT                    7

/* sys_device1 :: status_register :: reserved1 [06:03] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED1_MASK                 0x0078
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED1_ALIGN                0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED1_BITS                 4
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED1_SHIFT                3

/* sys_device1 :: status_register :: receive_link_status [02:02] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_MASK       0x0004
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_ALIGN      0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_BITS       1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RECEIVE_LINK_STATUS_SHIFT      2

/* sys_device1 :: status_register :: low_power_ability [01:01] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_MASK         0x0002
#define PHY84328_SYS_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_ALIGN        0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_BITS         1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_LOW_POWER_ABILITY_SHIFT        1

/* sys_device1 :: status_register :: reserved2 [00:00] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED2_MASK                 0x0001
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED2_ALIGN                0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED2_BITS                 1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_RESERVED2_SHIFT                0


/****************************************************************************
 * sys_device1 :: pmd_identifier_register_0
 */
/* sys_device1 :: pmd_identifier_register_0 :: device_id_0 [15:00] */
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_MASK     0xffff
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_ALIGN    0
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_BITS     16
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_0_DEVICE_ID_0_SHIFT    0


/****************************************************************************
 * sys_device1 :: pmd_identifier_register_1
 */
/* sys_device1 :: pmd_identifier_register_1 :: device_id_1 [15:00] */
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_MASK     0xffff
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_ALIGN    0
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_BITS     16
#define PHY84328_SYS_DEV1_PMD_IDENTIFIER_REGISTER_1_DEVICE_ID_1_SHIFT    0


/****************************************************************************
 * sys_device1 :: pmd_speed_ability
 */
/* sys_device1 :: pmd_speed_ability :: reserved0 [15:09] */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED0_MASK               0xfe00
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED0_ALIGN              0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED0_BITS               7
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED0_SHIFT              9

/* sys_device1 :: pmd_speed_ability :: fortyG_capable [08:08] */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_MASK          0x0100
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_ALIGN         0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_BITS          1
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_FORTYG_CAPABLE_SHIFT         8

/* sys_device1 :: pmd_speed_ability :: reserved1 [07:05] */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED1_MASK               0x00e0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED1_ALIGN              0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED1_BITS               3
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED1_SHIFT              5

/* sys_device1 :: pmd_speed_ability :: oneG_capable [04:04] */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_MASK            0x0010
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_ALIGN           0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_BITS            1
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_ONEG_CAPABLE_SHIFT           4

/* sys_device1 :: pmd_speed_ability :: reserved2 [03:01] */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED2_MASK               0x000e
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED2_ALIGN              0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED2_BITS               3
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_RESERVED2_SHIFT              1

/* sys_device1 :: pmd_speed_ability :: tenG_capable [00:00] */
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_MASK            0x0001
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_ALIGN           0
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_BITS            1
#define PHY84328_SYS_DEV1_PMD_SPEED_ABILITY_TENG_CAPABLE_SHIFT           0


/****************************************************************************
 * sys_device1 :: devices_in_package1
 */
/* sys_device1 :: devices_in_package1 :: reserved0 [15:12] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_RESERVED0_MASK             0xf000
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_RESERVED0_ALIGN            0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_RESERVED0_BITS             4
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_RESERVED0_SHIFT            12

/* sys_device1 :: devices_in_package1 :: Seperate_PMA_4_Present [11:11] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_4_PRESENT_MASK 0x0800
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_4_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_4_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_4_PRESENT_SHIFT 11

/* sys_device1 :: devices_in_package1 :: Seperate_PMA_3_Present [10:10] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_3_PRESENT_MASK 0x0400
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_3_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_3_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_3_PRESENT_SHIFT 10

/* sys_device1 :: devices_in_package1 :: Seperate_PMA_2_Present [09:09] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_2_PRESENT_MASK 0x0200
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_2_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_2_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_2_PRESENT_SHIFT 9

/* sys_device1 :: devices_in_package1 :: Seperate_PMA_1_Present [08:08] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_1_PRESENT_MASK 0x0100
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_1_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_1_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_SEPERATE_PMA_1_PRESENT_SHIFT 8

/* sys_device1 :: devices_in_package1 :: ang_present [07:07] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_ANG_PRESENT_MASK           0x0080
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_ANG_PRESENT_ALIGN          0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_ANG_PRESENT_BITS           1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_ANG_PRESENT_SHIFT          7

/* sys_device1 :: devices_in_package1 :: tc_present [06:06] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_TC_PRESENT_MASK            0x0040
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_TC_PRESENT_ALIGN           0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_TC_PRESENT_BITS            1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_TC_PRESENT_SHIFT           6

/* sys_device1 :: devices_in_package1 :: dte_xs_present [05:05] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_DTE_XS_PRESENT_MASK        0x0020
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_DTE_XS_PRESENT_ALIGN       0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_DTE_XS_PRESENT_BITS        1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_DTE_XS_PRESENT_SHIFT       5

/* sys_device1 :: devices_in_package1 :: phy_xs_present [04:04] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PHY_XS_PRESENT_MASK        0x0010
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PHY_XS_PRESENT_ALIGN       0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PHY_XS_PRESENT_BITS        1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PHY_XS_PRESENT_SHIFT       4

/* sys_device1 :: devices_in_package1 :: pcs_present [03:03] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PCS_PRESENT_MASK           0x0008
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PCS_PRESENT_ALIGN          0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PCS_PRESENT_BITS           1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PCS_PRESENT_SHIFT          3

/* sys_device1 :: devices_in_package1 :: wis_present [02:02] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_WIS_PRESENT_MASK           0x0004
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_WIS_PRESENT_ALIGN          0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_WIS_PRESENT_BITS           1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_WIS_PRESENT_SHIFT          2

/* sys_device1 :: devices_in_package1 :: pmd_pmapresent [01:01] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PMD_PMAPRESENT_MASK        0x0002
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PMD_PMAPRESENT_ALIGN       0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PMD_PMAPRESENT_BITS        1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_PMD_PMAPRESENT_SHIFT       1

/* sys_device1 :: devices_in_package1 :: clause_22registers_present [00:00] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_CLAUSE_22REGISTERS_PRESENT_MASK 0x0001
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_CLAUSE_22REGISTERS_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_CLAUSE_22REGISTERS_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE1_CLAUSE_22REGISTERS_PRESENT_SHIFT 0


/****************************************************************************
 * sys_device1 :: devices_in_package_2
 */
/* sys_device1 :: devices_in_package_2 :: vendor_specificdevice_2_present [15:15] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_MASK 0x8000
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_2_PRESENT_SHIFT 15

/* sys_device1 :: devices_in_package_2 :: vendor_specificdevice_1_present [14:14] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_MASK 0x4000
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_VENDOR_SPECIFICDEVICE_1_PRESENT_SHIFT 14

/* sys_device1 :: devices_in_package_2 :: clause_22extension_present [13:13] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_MASK 0x2000
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_ALIGN 0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_BITS 1
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_CLAUSE_22EXTENSION_PRESENT_SHIFT 13

/* sys_device1 :: devices_in_package_2 :: reserved0 [12:00] */
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_MASK            0x1fff
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_ALIGN           0
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_BITS            13
#define PHY84328_SYS_DEV1_DEVICES_IN_PACKAGE_2_RESERVED0_SHIFT           0


/****************************************************************************
 * sys_device1 :: pmd_control_2_register
 */
/* sys_device1 :: pmd_control_2_register :: reserved0 [15:06] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_MASK          0xffc0
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_ALIGN         0
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_BITS          10
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_RESERVED0_SHIFT         6

/* sys_device1 :: pmd_control_2_register :: pma_typeselection [05:00] */
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_MASK  0x003f
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_BITS  6
#define PHY84328_SYS_DEV1_PMD_CONTROL_2_REGISTER_PMA_TYPESELECTION_SHIFT 0


/****************************************************************************
 * sys_device1 :: status_register_2
 */
/* sys_device1 :: status_register_2 :: device_present [15:14] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_MASK          0xc000
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_ALIGN         0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_BITS          2
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_DEVICE_PRESENT_SHIFT         14

/* sys_device1 :: status_register_2 :: transmit_localfault_ability [13:13] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_MASK 0x2000
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_BITS 1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ABILITY_SHIFT 13

/* sys_device1 :: status_register_2 :: receive_localfault_ability [12:12] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_MASK 0x1000
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_BITS 1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ABILITY_SHIFT 12

/* sys_device1 :: status_register_2 :: transmit_localfault [11:11] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_MASK     0x0800
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_ALIGN    0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_BITS     1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TRANSMIT_LOCALFAULT_SHIFT    11

/* sys_device1 :: status_register_2 :: receive_localfault [10:10] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_MASK      0x0400
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_RECEIVE_LOCALFAULT_SHIFT     10

/* sys_device1 :: status_register_2 :: extended_abilities [09:09] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_MASK      0x0200
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_EXTENDED_ABILITIES_SHIFT     9

/* sys_device1 :: status_register_2 :: pmd_transmitdisable_ability [08:08] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_MASK 0x0100
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_BITS 1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMD_TRANSMITDISABLE_ABILITY_SHIFT 8

/* sys_device1 :: status_register_2 :: tengbase_srability [07:07] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_MASK      0x0080
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SRABILITY_SHIFT     7

/* sys_device1 :: status_register_2 :: tengbase_lrability [06:06] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_MASK      0x0040
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LRABILITY_SHIFT     6

/* sys_device1 :: status_register_2 :: tengbase_erability [05:05] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_MASK      0x0020
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_ERABILITY_SHIFT     5

/* sys_device1 :: status_register_2 :: tengbase_lx4ability [04:04] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_MASK     0x0010
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_ALIGN    0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_BITS     1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LX4ABILITY_SHIFT    4

/* sys_device1 :: status_register_2 :: tengbase_swability [03:03] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_MASK      0x0008
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_SWABILITY_SHIFT     3

/* sys_device1 :: status_register_2 :: tengbase_lwability [02:02] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_MASK      0x0004
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_LWABILITY_SHIFT     2

/* sys_device1 :: status_register_2 :: tengbase_ewability [01:01] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_MASK      0x0002
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_ALIGN     0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_BITS      1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_TENGBASE_EWABILITY_SHIFT     1

/* sys_device1 :: status_register_2 :: pma_local_loopbackability [00:00] */
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_MASK 0x0001
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_BITS 1
#define PHY84328_SYS_DEV1_STATUS_REGISTER_2_PMA_LOCAL_LOOPBACKABILITY_SHIFT 0


/****************************************************************************
 * sys_device1 :: pmd_receive_signal_detect_register
 */
/* sys_device1 :: pmd_receive_signal_detect_register :: reserved0 [15:05] */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_MASK 0xffe0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_BITS 11
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_RESERVED0_SHIFT 5

/* sys_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_3 [04:04] */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_MASK 0x0010
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_BITS 1
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_3_SHIFT 4

/* sys_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_2 [03:03] */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_MASK 0x0008
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_BITS 1
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_2_SHIFT 3

/* sys_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_1 [02:02] */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_MASK 0x0004
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_BITS 1
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_1_SHIFT 2

/* sys_device1 :: pmd_receive_signal_detect_register :: pmd_receivesignal_detect_0 [01:01] */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_MASK 0x0002
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_BITS 1
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_PMD_RECEIVESIGNAL_DETECT_0_SHIFT 1

/* sys_device1 :: pmd_receive_signal_detect_register :: global_pmdreceive_signal_ok [00:00] */
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_MASK 0x0001
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_BITS 1
#define PHY84328_SYS_DEV1_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_GLOBAL_PMDRECEIVE_SIGNAL_OK_SHIFT 0


/****************************************************************************
 * sys_device1 :: pmd_extended_ability_register
 */
/* sys_device1 :: pmd_extended_ability_register :: reserved0 [15:11] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_MASK   0xf800
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_ALIGN  0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_BITS   5
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED0_SHIFT  11

/* sys_device1 :: pmd_extended_ability_register :: fortygbase_tability [10:10] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_MASK 0x0400
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_FORTYGBASE_TABILITY_SHIFT 10

/* sys_device1 :: pmd_extended_ability_register :: reserved1 [09:09] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_MASK   0x0200
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_ALIGN  0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_BITS   1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_RESERVED1_SHIFT  9

/* sys_device1 :: pmd_extended_ability_register :: tenbase_tability [08:08] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_MASK 0x0100
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENBASE_TABILITY_SHIFT 8

/* sys_device1 :: pmd_extended_ability_register :: hundredbase_tx_ability [07:07] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_MASK 0x0080
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_HUNDREDBASE_TX_ABILITY_SHIFT 7

/* sys_device1 :: pmd_extended_ability_register :: gigbase_kxability [06:06] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_MASK 0x0040
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_KXABILITY_SHIFT 6

/* sys_device1 :: pmd_extended_ability_register :: gigbase_tability [05:05] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_MASK 0x0020
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_GIGBASE_TABILITY_SHIFT 5

/* sys_device1 :: pmd_extended_ability_register :: tengbase_krability [04:04] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_MASK 0x0010
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KRABILITY_SHIFT 4

/* sys_device1 :: pmd_extended_ability_register :: tengbase_kx4ability [03:03] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_MASK 0x0008
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_KX4ABILITY_SHIFT 3

/* sys_device1 :: pmd_extended_ability_register :: tengbase_tability [02:02] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_MASK 0x0004
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_TABILITY_SHIFT 2

/* sys_device1 :: pmd_extended_ability_register :: tengbase_lrmability [01:01] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_MASK 0x0002
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_LRMABILITY_SHIFT 1

/* sys_device1 :: pmd_extended_ability_register :: tengbase_cx4ability [00:00] */
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_MASK 0x0001
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_BITS 1
#define PHY84328_SYS_DEV1_PMD_EXTENDED_ABILITY_REGISTER_TENGBASE_CX4ABILITY_SHIFT 0


/****************************************************************************
 * sys_device1 :: pmd_oui_id0_register
 */
/* sys_device1 :: pmd_oui_id0_register :: pmd_form_id_0 [15:00] */
#define PHY84328_SYS_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_MASK        0xffff
#define PHY84328_SYS_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_ALIGN       0
#define PHY84328_SYS_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_BITS        16
#define PHY84328_SYS_DEV1_PMD_OUI_ID0_REGISTER_PMD_FORM_ID_0_SHIFT       0


/****************************************************************************
 * sys_device1 :: pmd_oui_id1_reg
 */
/* sys_device1 :: pmd_oui_id1_reg :: pmd_form_id_1 [15:00] */
#define PHY84328_SYS_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_MASK             0xffff
#define PHY84328_SYS_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_ALIGN            0
#define PHY84328_SYS_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_BITS             16
#define PHY84328_SYS_DEV1_PMD_OUI_ID1_REG_PMD_FORM_ID_1_SHIFT            0


/****************************************************************************
 * sys_device1 :: base_r_pmd_control_register
 */
/* sys_device1 :: base_r_pmd_control_register :: reserved0 [15:02] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_MASK     0xfffc
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_ALIGN    0
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_BITS     14
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESERVED0_SHIFT    2

/* sys_device1 :: base_r_pmd_control_register :: training_enable [01:01] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_MASK 0x0002
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_ALIGN 0
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_BITS 1
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_TRAINING_ENABLE_SHIFT 1

/* sys_device1 :: base_r_pmd_control_register :: restart_training [00:00] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_MASK 0x0001
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_ALIGN 0
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_BITS 1
#define PHY84328_SYS_DEV1_BASE_R_PMD_CONTROL_REGISTER_RESTART_TRAINING_SHIFT 0


/****************************************************************************
 * sys_device1 :: base_r_pmd_status_register
 */
/* sys_device1 :: base_r_pmd_status_register :: reserved0 [15:04] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_MASK      0xfff0
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_ALIGN     0
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_BITS      12
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RESERVED0_SHIFT     4

/* sys_device1 :: base_r_pmd_status_register :: training_failure_lane [03:03] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_MASK 0x0008
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_ALIGN 0
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_BITS 1
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_TRAINING_FAILURE_LANE_SHIFT 3

/* sys_device1 :: base_r_pmd_status_register :: start_up_protocol_status_lane [02:02] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_MASK 0x0004
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_ALIGN 0
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_BITS 1
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_START_UP_PROTOCOL_STATUS_LANE_SHIFT 2

/* sys_device1 :: base_r_pmd_status_register :: frame_lock_lane [01:01] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_MASK 0x0002
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_ALIGN 0
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_BITS 1
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_FRAME_LOCK_LANE_SHIFT 1

/* sys_device1 :: base_r_pmd_status_register :: receiver_status_lane [00:00] */
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_MASK 0x0001
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_ALIGN 0
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_BITS 1
#define PHY84328_SYS_DEV1_BASE_R_PMD_STATUS_REGISTER_RECEIVER_STATUS_LANE_SHIFT 0


/****************************************************************************
 * sys_device1 :: tengbase_kr_lp_coefficient_upd_152
 */
/* sys_device1 :: tengbase_kr_lp_coefficient_upd_152 :: lp_coeff_upd_reg [15:00] */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_MASK 0xffff
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_BITS 16
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_COEFFICIENT_UPD_152_LP_COEFF_UPD_REG_SHIFT 0


/****************************************************************************
 * sys_device1 :: tengbase_kr_lp_status_report_reg_153
 */
/* sys_device1 :: tengbase_kr_lp_status_report_reg_153 :: lp_coeff_status_reg [15:00] */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_MASK 0xffff
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_BITS 16
#define PHY84328_SYS_DEV1_TENGBASE_KR_LP_STATUS_REPORT_REG_153_LP_COEFF_STATUS_REG_SHIFT 0


/****************************************************************************
 * sys_device1 :: tengbase_kr_ld_coefficient_upd_154
 */
/* sys_device1 :: tengbase_kr_ld_coefficient_upd_154 :: ld_coeff_upd_reg [15:00] */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_MASK 0xffff
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_BITS 16
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_COEFFICIENT_UPD_154_LD_COEFF_UPD_REG_SHIFT 0


/****************************************************************************
 * sys_device1 :: tengbase_kr_ld_status_report_reg_155
 */
/* sys_device1 :: tengbase_kr_ld_status_report_reg_155 :: ld_coeff_status_reg [15:00] */
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_MASK 0xffff
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_BITS 16
#define PHY84328_SYS_DEV1_TENGBASE_KR_LD_STATUS_REPORT_REG_155_LD_COEFF_STATUS_REG_SHIFT 0


/****************************************************************************
 * sys_device1 :: tengbase_kx_control_register
 */
/* sys_device1 :: tengbase_kx_control_register :: reserved0 [15:01] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_MASK    0xfffe
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_ALIGN   0
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_BITS    15
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_RESERVED0_SHIFT   1

/* sys_device1 :: tengbase_kx_control_register :: pmd_transmit_disable [00:00] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_MASK 0x0001
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_CONTROL_REGISTER_PMD_TRANSMIT_DISABLE_SHIFT 0


/****************************************************************************
 * sys_device1 :: tengbase_kx_status_register
 */
/* sys_device1 :: tengbase_kx_status_register :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_MASK     0xc000
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_ALIGN    0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_BITS     2
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED0_SHIFT    14

/* sys_device1 :: tengbase_kx_status_register :: transmit_faultability [13:13] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_MASK 0x2000
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULTABILITY_SHIFT 13

/* sys_device1 :: tengbase_kx_status_register :: receive_faultability [12:12] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_MASK 0x1000
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULTABILITY_SHIFT 12

/* sys_device1 :: tengbase_kx_status_register :: transmit_fault [11:11] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_MASK 0x0800
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_TRANSMIT_FAULT_SHIFT 11

/* sys_device1 :: tengbase_kx_status_register :: receive_fault [10:10] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_MASK 0x0400
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RECEIVE_FAULT_SHIFT 10

/* sys_device1 :: tengbase_kx_status_register :: reserved1 [09:09] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_MASK     0x0200
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_ALIGN    0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_BITS     1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED1_SHIFT    9

/* sys_device1 :: tengbase_kx_status_register :: pmd_transmitdisable_ability [08:08] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_MASK 0x0100
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_PMD_TRANSMITDISABLE_ABILITY_SHIFT 8

/* sys_device1 :: tengbase_kx_status_register :: reserved2 [07:01] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_MASK     0x00fe
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_ALIGN    0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_BITS     7
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_RESERVED2_SHIFT    1

/* sys_device1 :: tengbase_kx_status_register :: signal_detectfrom_pmd [00:00] */
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_MASK 0x0001
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_ALIGN 0
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_BITS 1
#define PHY84328_SYS_DEV1_TENGBASE_KX_STATUS_REGISTER_SIGNAL_DETECTFROM_PMD_SHIFT 0


/****************************************************************************
 * sys_device1_QSFI_AFE_Registers
 */
/****************************************************************************
 * sys_device1 :: anaPllAStatus
 */
/* sys_device1 :: anaPllAStatus :: PLL_lock_detect [15:15] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_MASK             0x8000
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_ALIGN            0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_BITS             1
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_DETECT_SHIFT            15

/* sys_device1 :: anaPllAStatus :: PLL_cal_valid [14:14] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_MASK               0x4000
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_BITS               1
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_CAL_VALID_SHIFT              14

/* sys_device1 :: anaPllAStatus :: cal_state [13:11] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_CAL_STATE_MASK                   0x3800
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_CAL_STATE_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_CAL_STATE_BITS                   3
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_CAL_STATE_SHIFT                  11

/* sys_device1 :: anaPllAStatus :: PLL_lock_bar [10:10] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_MASK                0x0400
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_BITS                1
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_LOCK_BAR_SHIFT               10

/* sys_device1 :: anaPllAStatus :: reserved0 [09:08] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_RESERVED0_MASK                   0x0300
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_RESERVED0_BITS                   2
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_RESERVED0_SHIFT                  8

/* sys_device1 :: anaPllAStatus :: pll_rescal [07:05] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_RESCAL_MASK                  0x00e0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_RESCAL_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_RESCAL_BITS                  3
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_RESCAL_SHIFT                 5

/* sys_device1 :: anaPllAStatus :: pll_pwrdn [04:04] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_PWRDN_MASK                   0x0010
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_PWRDN_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_PWRDN_BITS                   1
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_PWRDN_SHIFT                  4

/* sys_device1 :: anaPllAStatus :: pll_mode_afe [03:00] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_MASK                0x000f
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_BITS                4
#define PHY84328_SYS_DEV1_ANAPLLASTATUS_PLL_MODE_AFE_SHIFT               0


/****************************************************************************
 * sys_device1 :: anaPllAControl
 */
/* sys_device1 :: anaPllAControl :: start_sequencer [15:15] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_START_SEQUENCER_MASK            0x8000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_START_SEQUENCER_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_START_SEQUENCER_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_START_SEQUENCER_SHIFT           15

/* sys_device1 :: anaPllAControl :: cal_th [14:13] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAL_TH_MASK                     0x6000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAL_TH_ALIGN                    0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAL_TH_BITS                     2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAL_TH_SHIFT                    13

/* sys_device1 :: anaPllAControl :: cap_delay [12:12] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAP_DELAY_MASK                  0x1000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAP_DELAY_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAP_DELAY_BITS                  1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_CAP_DELAY_SHIFT                 12

/* sys_device1 :: anaPllAControl :: pll_lkdt_byp [11:11] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_MASK               0x0800
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_BITS               1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_LKDT_BYP_SHIFT              11

/* sys_device1 :: anaPllAControl :: pll_clk_dis [10:10] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_MASK                0x0400
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_BITS                1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLL_CLK_DIS_SHIFT               10

/* sys_device1 :: anaPllAControl :: reserved0 [09:08] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED0_MASK                  0x0300
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED0_BITS                  2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED0_SHIFT                 8

/* sys_device1 :: anaPllAControl :: PllForceDone_en [07:07] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_MASK            0x0080
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_EN_SHIFT           7

/* sys_device1 :: anaPllAControl :: PllForceDone [06:06] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_MASK               0x0040
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_BITS               1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEDONE_SHIFT              6

/* sys_device1 :: anaPllAControl :: PllForcePass [05:05] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPASS_MASK               0x0020
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPASS_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPASS_BITS               1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPASS_SHIFT              5

/* sys_device1 :: anaPllAControl :: reserved1 [04:03] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED1_MASK                  0x0018
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED1_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED1_BITS                  2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_RESERVED1_SHIFT                 3

/* sys_device1 :: anaPllAControl :: PllForceVcoPass_en [02:02] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_MASK         0x0004
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_ALIGN        0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_BITS         1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_EN_SHIFT        2

/* sys_device1 :: anaPllAControl :: PllForceVcoPass [01:01] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_MASK            0x0002
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEVCOPASS_SHIFT           1

/* sys_device1 :: anaPllAControl :: PllForcePllLock [00:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_MASK            0x0001
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL_PLLFORCEPLLLOCK_SHIFT           0


/****************************************************************************
 * sys_device1 :: anaPllATimer1
 */
/* sys_device1 :: anaPllATimer1 :: reserved0 [15:13] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_RESERVED0_MASK                   0xe000
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_RESERVED0_BITS                   3
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_RESERVED0_SHIFT                  13

/* sys_device1 :: anaPllATimer1 :: Vco_calibration_StepTime [12:00] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_MASK    0x1fff
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_ALIGN   0
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_BITS    13
#define PHY84328_SYS_DEV1_ANAPLLATIMER1_VCO_CALIBRATION_STEPTIME_SHIFT   0


/****************************************************************************
 * sys_device1 :: anaPllATimer2
 */
/* sys_device1 :: anaPllATimer2 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED0_MASK                   0xc000
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED0_BITS                   2
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED0_SHIFT                  14

/* sys_device1 :: anaPllATimer2 :: freqDetTime [13:13] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_FREQDETTIME_MASK                 0x2000
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_FREQDETTIME_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_FREQDETTIME_BITS                 1
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_FREQDETTIME_SHIFT                13

/* sys_device1 :: anaPllATimer2 :: reserved1 [12:08] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED1_MASK                   0x1f00
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED1_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED1_BITS                   5
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RESERVED1_SHIFT                  8

/* sys_device1 :: anaPllATimer2 :: retryTime [07:00] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RETRYTIME_MASK                   0x00ff
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RETRYTIME_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RETRYTIME_BITS                   8
#define PHY84328_SYS_DEV1_ANAPLLATIMER2_RETRYTIME_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaPllATimer3
 */
/* sys_device1 :: anaPllATimer3 :: freqDetTime [15:00] */
#define PHY84328_SYS_DEV1_ANAPLLATIMER3_FREQDETTIME_MASK                 0xffff
#define PHY84328_SYS_DEV1_ANAPLLATIMER3_FREQDETTIME_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLATIMER3_FREQDETTIME_BITS                 16
#define PHY84328_SYS_DEV1_ANAPLLATIMER3_FREQDETTIME_SHIFT                0


/****************************************************************************
 * sys_device1 :: anaPllcapCtrl
 */
/* sys_device1 :: anaPllcapCtrl :: vcoSeqCYA [15:15] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_MASK                   0x8000
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_BITS                   1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSEQCYA_SHIFT                  15

/* sys_device1 :: anaPllcapCtrl :: vcoRestart [14:14] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORESTART_MASK                  0x4000
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORESTART_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORESTART_BITS                  1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORESTART_SHIFT                 14

/* sys_device1 :: anaPllcapCtrl :: vcoSelectM_en [13:13] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_MASK               0x2000
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_BITS               1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_EN_SHIFT              13

/* sys_device1 :: anaPllcapCtrl :: vcoForceSlowdn_en [12:12] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_MASK           0x1000
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_ALIGN          0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_BITS           1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDN_EN_SHIFT          12

/* sys_device1 :: anaPllcapCtrl :: vcoRstEn [11:11] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORSTEN_MASK                    0x0800
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORSTEN_ALIGN                   0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORSTEN_BITS                    1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCORSTEN_SHIFT                   11

/* sys_device1 :: anaPllcapCtrl :: vcoCntMask_en [10:10] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_MASK               0x0400
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_BITS               1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOCNTMASK_EN_SHIFT              10

/* sys_device1 :: anaPllcapCtrl :: slowdn_xor [09:09] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_MASK                  0x0200
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_BITS                  1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_SLOWDN_XOR_SHIFT                 9

/* sys_device1 :: anaPllcapCtrl :: vcoForceSlowDown [08:08] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_MASK            0x0100
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOFORCESLOWDOWN_SHIFT           8

/* sys_device1 :: anaPllcapCtrl :: vcoSelectM [07:00] */
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_MASK                  0x00ff
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_BITS                  8
#define PHY84328_SYS_DEV1_ANAPLLCAPCTRL_VCOSELECTM_SHIFT                 0


/****************************************************************************
 * sys_device1 :: anaPllampCtrl
 */
/* sys_device1 :: anaPllampCtrl :: pll_rescal_manual_en [15:15] */
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_MASK        0x8000
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_ALIGN       0
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_BITS        1
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_PLL_RESCAL_MANUAL_EN_SHIFT       15

/* sys_device1 :: anaPllampCtrl :: reserved0 [14:00] */
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_RESERVED0_MASK                   0x7fff
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_RESERVED0_BITS                   15
#define PHY84328_SYS_DEV1_ANAPLLAMPCTRL_RESERVED0_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaPllAStatus1
 */
/* sys_device1 :: anaPllAStatus1 :: reserved0 [15:03] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_RESERVED0_MASK                  0xfff8
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_RESERVED0_BITS                  13
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_RESERVED0_SHIFT                 3

/* sys_device1 :: anaPllAStatus1 :: pll_rescal [02:00] */
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_PLL_RESCAL_MASK                 0x0007
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_PLL_RESCAL_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_PLL_RESCAL_BITS                 3
#define PHY84328_SYS_DEV1_ANAPLLASTATUS1_PLL_RESCAL_SHIFT                0


/****************************************************************************
 * sys_device1 :: anaPllAControl0
 */
/* sys_device1 :: anaPllAControl0 :: buf10g_ctr_b0 [15:15] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_MASK             0x8000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_ALIGN            0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_BITS             1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_BUF10G_CTR_B0_SHIFT            15

/* sys_device1 :: anaPllAControl0 :: reserved0 [14:12] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RESERVED0_MASK                 0x7000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RESERVED0_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RESERVED0_BITS                 3
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RESERVED0_SHIFT                12

/* sys_device1 :: anaPllAControl0 :: en_test_pllclk [11:11] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_MASK            0x0800
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_EN_TEST_PLLCLK_SHIFT           11

/* sys_device1 :: anaPllAControl0 :: cpar [10:09] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CPAR_MASK                      0x0600
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CPAR_ALIGN                     0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CPAR_BITS                      2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CPAR_SHIFT                     9

/* sys_device1 :: anaPllAControl0 :: rpar [08:06] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RPAR_MASK                      0x01c0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RPAR_ALIGN                     0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RPAR_BITS                      3
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_RPAR_SHIFT                     6

/* sys_device1 :: anaPllAControl0 :: curr_sel [05:02] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CURR_SEL_MASK                  0x003c
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CURR_SEL_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CURR_SEL_BITS                  4
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_CURR_SEL_SHIFT                 2

/* sys_device1 :: anaPllAControl0 :: test_bg [01:01] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_BG_MASK                   0x0002
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_BG_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_BG_BITS                   1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_BG_SHIFT                  1

/* sys_device1 :: anaPllAControl0 :: test_vc [00:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_VC_MASK                   0x0001
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_VC_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_VC_BITS                   1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL0_TEST_VC_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaPllAControl1
 */
/* sys_device1 :: anaPllAControl1 :: vco_range_b4_b0 [15:11] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_MASK           0xf800
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_ALIGN          0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_BITS           5
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_VCO_RANGE_B4_B0_SHIFT          11

/* sys_device1 :: anaPllAControl1 :: sel_xaui [10:10] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_SEL_XAUI_MASK                  0x0400
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_SEL_XAUI_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_SEL_XAUI_BITS                  1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_SEL_XAUI_SHIFT                 10

/* sys_device1 :: anaPllAControl1 :: en_e10g [09:09] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_E10G_MASK                   0x0200
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_E10G_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_E10G_BITS                   1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_E10G_SHIFT                  9

/* sys_device1 :: anaPllAControl1 :: pllclksel [08:08] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLLCLKSEL_MASK                 0x0100
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLLCLKSEL_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLLCLKSEL_BITS                 1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLLCLKSEL_SHIFT                8

/* sys_device1 :: anaPllAControl1 :: en_rclk_refout [07:07] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_MASK            0x0080
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_RCLK_REFOUT_SHIFT           7

/* sys_device1 :: anaPllAControl1 :: pll_clkvco_cal_invert [06:06] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_MASK     0x0040
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_ALIGN    0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_BITS     1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_PLL_CLKVCO_CAL_INVERT_SHIFT    6

/* sys_device1 :: anaPllAControl1 :: en_i4buf10g [05:04] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_MASK               0x0030
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_ALIGN              0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_BITS               2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4BUF10G_SHIFT              4

/* sys_device1 :: anaPllAControl1 :: en_i4drv5g [03:02] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_MASK                0x000c
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_BITS                2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_EN_I4DRV5G_SHIFT               2

/* sys_device1 :: anaPllAControl1 :: buf10g_ctr_b2_b1 [01:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_MASK          0x0003
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_ALIGN         0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_BITS          2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL1_BUF10G_CTR_B2_B1_SHIFT         0


/****************************************************************************
 * sys_device1 :: anaPllAControl2
 */
/* sys_device1 :: anaPllAControl2 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_RESERVED0_MASK                 0xc000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_RESERVED0_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_RESERVED0_BITS                 2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_RESERVED0_SHIFT                14

/* sys_device1 :: anaPllAControl2 :: clk_test_sel [13:11] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_MASK              0x3800
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_ALIGN             0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_BITS              3
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_CLK_TEST_SEL_SHIFT             11

/* sys_device1 :: anaPllAControl2 :: bg_pwrdn [10:10] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_BG_PWRDN_MASK                  0x0400
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_BG_PWRDN_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_BG_PWRDN_BITS                  1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_BG_PWRDN_SHIFT                 10

/* sys_device1 :: anaPllAControl2 :: pll_pwrdn [09:09] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_PLL_PWRDN_MASK                 0x0200
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_PLL_PWRDN_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_PLL_PWRDN_BITS                 1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_PLL_PWRDN_SHIFT                9

/* sys_device1 :: anaPllAControl2 :: en_cmos_refout [08:08] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_MASK            0x0100
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CMOS_REFOUT_SHIFT           8

/* sys_device1 :: anaPllAControl2 :: en_cml_refout [07:07] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_MASK             0x0080
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_ALIGN            0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_BITS             1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_CML_REFOUT_SHIFT            7

/* sys_device1 :: anaPllAControl2 :: vdd_bgb [06:06] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VDD_BGB_MASK                   0x0040
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VDD_BGB_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VDD_BGB_BITS                   1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VDD_BGB_SHIFT                  6

/* sys_device1 :: anaPllAControl2 :: terminal_sel [05:05] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_MASK              0x0020
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_ALIGN             0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_BITS              1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_TERMINAL_SEL_SHIFT             5

/* sys_device1 :: anaPllAControl2 :: vco_bias [04:03] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_BIAS_MASK                  0x0018
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_BIAS_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_BIAS_BITS                  2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_BIAS_SHIFT                 3

/* sys_device1 :: anaPllAControl2 :: en_kvh [02:02] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_KVH_MASK                    0x0004
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_KVH_ALIGN                   0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_KVH_BITS                    1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_EN_KVH_SHIFT                   2

/* sys_device1 :: anaPllAControl2 :: vco_range_b6_b5 [01:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_MASK           0x0003
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_ALIGN          0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_BITS           2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL2_VCO_RANGE_B6_B5_SHIFT          0


/****************************************************************************
 * sys_device1 :: anaPllAControl3
 */
/* sys_device1 :: anaPllAControl3 :: bg_ptatadj [15:12] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_PTATADJ_MASK                0xf000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_PTATADJ_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_PTATADJ_BITS                4
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_PTATADJ_SHIFT               12

/* sys_device1 :: anaPllAControl3 :: bg_ctatadj [11:08] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_CTATADJ_MASK                0x0f00
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_CTATADJ_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_CTATADJ_BITS                4
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_BG_CTATADJ_SHIFT               8

/* sys_device1 :: anaPllAControl3 :: adc_ptat_ctrl [07:06] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_MASK             0x00c0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_ALIGN            0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_BITS             2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_ADC_PTAT_CTRL_SHIFT            6

/* sys_device1 :: anaPllAControl3 :: reserved0 [05:04] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_RESERVED0_MASK                 0x0030
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_RESERVED0_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_RESERVED0_BITS                 2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_RESERVED0_SHIFT                4

/* sys_device1 :: anaPllAControl3 :: pll_mode [03:03] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_MODE_MASK                  0x0008
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_MODE_ALIGN                 0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_MODE_BITS                  1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_MODE_SHIFT                 3

/* sys_device1 :: anaPllAControl3 :: pll_pon [02:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_PON_MASK                   0x0007
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_PON_ALIGN                  0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_PON_BITS                   3
#define PHY84328_SYS_DEV1_ANAPLLACONTROL3_PLL_PON_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaPllAControl4
 */
/* sys_device1 :: anaPllAControl4 :: i_ndiv_frac_lsb [15:02] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_MASK           0xfffc
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_ALIGN          0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_BITS           14
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_I_NDIV_FRAC_LSB_SHIFT          2

/* sys_device1 :: anaPllAControl4 :: dac_ctat_ctl [01:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_MASK              0x0003
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_ALIGN             0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_BITS              2
#define PHY84328_SYS_DEV1_ANAPLLACONTROL4_DAC_CTAT_CTL_SHIFT             0


/****************************************************************************
 * sys_device1 :: anaPllAControl5
 */
/* sys_device1 :: anaPllAControl5 :: i_dsm_resetb [15:15] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_MASK              0x8000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_ALIGN             0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_BITS              1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DSM_RESETB_SHIFT             15

/* sys_device1 :: anaPllAControl5 :: i_ndiv_dither_en [14:14] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_MASK          0x4000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_ALIGN         0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_BITS          1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_DITHER_EN_SHIFT         14

/* sys_device1 :: anaPllAControl5 :: i_pll_wis_mode [13:13] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_MASK            0x2000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_ALIGN           0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_BITS            1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_PLL_WIS_MODE_SHIFT           13

/* sys_device1 :: anaPllAControl5 :: i_div7_bypass_wis [12:12] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_MASK         0x1000
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_ALIGN        0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_BITS         1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_DIV7_BYPASS_WIS_SHIFT        12

/* sys_device1 :: anaPllAControl5 :: i_ndiv_int [11:04] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_INT_MASK                0x0ff0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_INT_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_INT_BITS                8
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_INT_SHIFT               4

/* sys_device1 :: anaPllAControl5 :: i_ndiv_frac_msb [03:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_MASK           0x000f
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_ALIGN          0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_BITS           4
#define PHY84328_SYS_DEV1_ANAPLLACONTROL5_I_NDIV_FRAC_MSB_SHIFT          0


/****************************************************************************
 * sys_device1 :: anaPllAControl6
 */
/* sys_device1 :: anaPllAControl6 :: reserved0 [15:06] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_RESERVED0_MASK                 0xffc0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_RESERVED0_ALIGN                0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_RESERVED0_BITS                 10
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_RESERVED0_SHIFT                6

/* sys_device1 :: anaPllAControl6 :: sel_fp3cap [05:01] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_MASK                0x003e
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_ALIGN               0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_BITS                5
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_SEL_FP3CAP_SHIFT               1

/* sys_device1 :: anaPllAControl6 :: i_pll_wis_frac_en [00:00] */
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_MASK         0x0001
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_ALIGN        0
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_BITS         1
#define PHY84328_SYS_DEV1_ANAPLLACONTROL6_I_PLL_WIS_FRAC_EN_SHIFT        0


/****************************************************************************
 * sys_device1 :: anaTxAStatus
 */
/* sys_device1 :: anaTxAStatus :: reserved0 [15:11] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_RESERVED0_MASK                    0xf800
#define PHY84328_SYS_DEV1_ANATXASTATUS_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXASTATUS_RESERVED0_BITS                    5
#define PHY84328_SYS_DEV1_ANATXASTATUS_RESERVED0_SHIFT                   11

/* sys_device1 :: anaTxAStatus :: os_mode [10:07] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_OS_MODE_MASK                      0x0780
#define PHY84328_SYS_DEV1_ANATXASTATUS_OS_MODE_ALIGN                     0
#define PHY84328_SYS_DEV1_ANATXASTATUS_OS_MODE_BITS                      4
#define PHY84328_SYS_DEV1_ANATXASTATUS_OS_MODE_SHIFT                     7

/* sys_device1 :: anaTxAStatus :: txdisable_ln [06:06] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXDISABLE_LN_MASK                 0x0040
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXDISABLE_LN_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXDISABLE_LN_BITS                 1
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXDISABLE_LN_SHIFT                6

/* sys_device1 :: anaTxAStatus :: txferr_stky [05:05] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXFERR_STKY_MASK                  0x0020
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXFERR_STKY_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXFERR_STKY_BITS                  1
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXFERR_STKY_SHIFT                 5

/* sys_device1 :: anaTxAStatus :: tbi_mode [04:04] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_TBI_MODE_MASK                     0x0010
#define PHY84328_SYS_DEV1_ANATXASTATUS_TBI_MODE_ALIGN                    0
#define PHY84328_SYS_DEV1_ANATXASTATUS_TBI_MODE_BITS                     1
#define PHY84328_SYS_DEV1_ANATXASTATUS_TBI_MODE_SHIFT                    4

/* sys_device1 :: anaTxAStatus :: tx_reset [03:03] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_RESET_MASK                     0x0008
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_RESET_ALIGN                    0
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_RESET_BITS                     1
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_RESET_SHIFT                    3

/* sys_device1 :: anaTxAStatus :: tx_pwrdn [02:02] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_PWRDN_MASK                     0x0004
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_PWRDN_ALIGN                    0
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_PWRDN_BITS                     1
#define PHY84328_SYS_DEV1_ANATXASTATUS_TX_PWRDN_SHIFT                    2

/* sys_device1 :: anaTxAStatus :: rltxferr_stky [01:01] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_RLTXFERR_STKY_MASK                0x0002
#define PHY84328_SYS_DEV1_ANATXASTATUS_RLTXFERR_STKY_ALIGN               0
#define PHY84328_SYS_DEV1_ANATXASTATUS_RLTXFERR_STKY_BITS                1
#define PHY84328_SYS_DEV1_ANATXASTATUS_RLTXFERR_STKY_SHIFT               1

/* sys_device1 :: anaTxAStatus :: txpll_lock [00:00] */
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXPLL_LOCK_MASK                   0x0001
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXPLL_LOCK_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXPLL_LOCK_BITS                   1
#define PHY84328_SYS_DEV1_ANATXASTATUS_TXPLL_LOCK_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaTxAControl
 */
/* sys_device1 :: anaTxAControl :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED0_MASK                   0x8000
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED0_SHIFT                  15

/* sys_device1 :: anaTxAControl :: force_txclk [14:14] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_FORCE_TXCLK_MASK                 0x4000
#define PHY84328_SYS_DEV1_ANATXACONTROL_FORCE_TXCLK_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL_FORCE_TXCLK_BITS                 1
#define PHY84328_SYS_DEV1_ANATXACONTROL_FORCE_TXCLK_SHIFT                14

/* sys_device1 :: anaTxAControl :: tx_fifo_rst [13:13] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_FIFO_RST_MASK                 0x2000
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_FIFO_RST_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_FIFO_RST_BITS                 1
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_FIFO_RST_SHIFT                13

/* sys_device1 :: anaTxAControl :: reserved1 [12:10] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED1_MASK                   0x1c00
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED1_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED1_BITS                   3
#define PHY84328_SYS_DEV1_ANATXACONTROL_RESERVED1_SHIFT                  10

/* sys_device1 :: anaTxAControl :: gloopOutEn [09:09] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_GLOOPOUTEN_MASK                  0x0200
#define PHY84328_SYS_DEV1_ANATXACONTROL_GLOOPOUTEN_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL_GLOOPOUTEN_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL_GLOOPOUTEN_SHIFT                 9

/* sys_device1 :: anaTxAControl :: prbs_en [08:08] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_PRBS_EN_MASK                     0x0100
#define PHY84328_SYS_DEV1_ANATXACONTROL_PRBS_EN_ALIGN                    0
#define PHY84328_SYS_DEV1_ANATXACONTROL_PRBS_EN_BITS                     1
#define PHY84328_SYS_DEV1_ANATXACONTROL_PRBS_EN_SHIFT                    8

/* sys_device1 :: anaTxAControl :: pckt_en [07:07] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_EN_MASK                     0x0080
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_EN_ALIGN                    0
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_EN_BITS                     1
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_EN_SHIFT                    7

/* sys_device1 :: anaTxAControl :: pckt_strt [06:06] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_STRT_MASK                   0x0040
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_STRT_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_STRT_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL_PCKT_STRT_SHIFT                  6

/* sys_device1 :: anaTxAControl :: txpol_flip [05:05] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPOL_FLIP_MASK                  0x0020
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPOL_FLIP_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPOL_FLIP_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPOL_FLIP_SHIFT                 5

/* sys_device1 :: anaTxAControl :: rtbi_flip [04:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_RTBI_FLIP_MASK                   0x0010
#define PHY84328_SYS_DEV1_ANATXACONTROL_RTBI_FLIP_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL_RTBI_FLIP_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL_RTBI_FLIP_SHIFT                  4

/* sys_device1 :: anaTxAControl :: eden_r [03:03] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_R_MASK                      0x0008
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_R_ALIGN                     0
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_R_BITS                      1
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_R_SHIFT                     3

/* sys_device1 :: anaTxAControl :: eden_force_r [02:02] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_FORCE_R_MASK                0x0004
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_FORCE_R_ALIGN               0
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_FORCE_R_BITS                1
#define PHY84328_SYS_DEV1_ANATXACONTROL_EDEN_FORCE_R_SHIFT               2

/* sys_device1 :: anaTxAControl :: txpat_en [01:01] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPAT_EN_MASK                    0x0002
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPAT_EN_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPAT_EN_BITS                    1
#define PHY84328_SYS_DEV1_ANATXACONTROL_TXPAT_EN_SHIFT                   1

/* sys_device1 :: anaTxAControl :: tx_mdata_en [00:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_MDATA_EN_MASK                 0x0001
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_MDATA_EN_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_MDATA_EN_BITS                 1
#define PHY84328_SYS_DEV1_ANATXACONTROL_TX_MDATA_EN_SHIFT                0


/****************************************************************************
 * sys_device1 :: anaTxAStatus1
 */
/* sys_device1 :: anaTxAStatus1 :: reserved0 [15:04] */
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED0_MASK                   0xfff0
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED0_BITS                   12
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED0_SHIFT                  4

/* sys_device1 :: anaTxAStatus1 :: Tx_rescal [03:01] */
#define PHY84328_SYS_DEV1_ANATXASTATUS1_TX_RESCAL_MASK                   0x000e
#define PHY84328_SYS_DEV1_ANATXASTATUS1_TX_RESCAL_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXASTATUS1_TX_RESCAL_BITS                   3
#define PHY84328_SYS_DEV1_ANATXASTATUS1_TX_RESCAL_SHIFT                  1

/* sys_device1 :: anaTxAStatus1 :: reserved1 [00:00] */
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED1_MASK                   0x0001
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED1_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED1_BITS                   1
#define PHY84328_SYS_DEV1_ANATXASTATUS1_RESERVED1_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaTxAControl1
 */
/* sys_device1 :: anaTxAControl1 :: idriver [15:12] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IDRIVER_MASK                    0xf000
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IDRIVER_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IDRIVER_BITS                    4
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IDRIVER_SHIFT                   12

/* sys_device1 :: anaTxAControl1 :: ipredriver [11:08] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IPREDRIVER_MASK                 0x0f00
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IPREDRIVER_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IPREDRIVER_BITS                 4
#define PHY84328_SYS_DEV1_ANATXACONTROL1_IPREDRIVER_SHIFT                8

/* sys_device1 :: anaTxAControl1 :: sl_ctrl [07:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_SL_CTRL_MASK                    0x00f0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_SL_CTRL_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_SL_CTRL_BITS                    4
#define PHY84328_SYS_DEV1_ANATXACONTROL1_SL_CTRL_SHIFT                   4

/* sys_device1 :: anaTxAControl1 :: ena_prot [03:03] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_ENA_PROT_MASK                   0x0008
#define PHY84328_SYS_DEV1_ANATXACONTROL1_ENA_PROT_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_ENA_PROT_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL1_ENA_PROT_SHIFT                  3

/* sys_device1 :: anaTxAControl1 :: tx_bmode [02:02] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMODE_MASK                   0x0004
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMODE_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMODE_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMODE_SHIFT                  2

/* sys_device1 :: anaTxAControl1 :: tx_bmax [01:01] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMAX_MASK                    0x0002
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMAX_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMAX_BITS                    1
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMAX_SHIFT                   1

/* sys_device1 :: anaTxAControl1 :: tx_bmin [00:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMIN_MASK                    0x0001
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMIN_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMIN_BITS                    1
#define PHY84328_SYS_DEV1_ANATXACONTROL1_TX_BMIN_SHIFT                   0


/****************************************************************************
 * sys_device1 :: anaTxAControl2
 */
/* sys_device1 :: anaTxAControl2 :: main_tap [15:11] */
#define PHY84328_SYS_DEV1_ANATXACONTROL2_MAIN_TAP_MASK                   0xf800
#define PHY84328_SYS_DEV1_ANATXACONTROL2_MAIN_TAP_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL2_MAIN_TAP_BITS                   5
#define PHY84328_SYS_DEV1_ANATXACONTROL2_MAIN_TAP_SHIFT                  11

/* sys_device1 :: anaTxAControl2 :: tx_pwrdn [10:10] */
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_PWRDN_MASK                   0x0400
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_PWRDN_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_PWRDN_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_PWRDN_SHIFT                  10

/* sys_device1 :: anaTxAControl2 :: tx_modeselect [09:07] */
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_MODESELECT_MASK              0x0380
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_MODESELECT_ALIGN             0
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_MODESELECT_BITS              3
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TX_MODESELECT_SHIFT             7

/* sys_device1 :: anaTxAControl2 :: imux [06:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_MASK                       0x0070
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_ALIGN                      0
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_BITS                       3
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_SHIFT                      4

/* sys_device1 :: anaTxAControl2 :: imux_latch [03:01] */
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_LATCH_MASK                 0x000e
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_LATCH_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_LATCH_BITS                 3
#define PHY84328_SYS_DEV1_ANATXACONTROL2_IMUX_LATCH_SHIFT                1

/* sys_device1 :: anaTxAControl2 :: test_drv [00:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TEST_DRV_MASK                   0x0001
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TEST_DRV_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TEST_DRV_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL2_TEST_DRV_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaTxAControl3
 */
/* sys_device1 :: anaTxAControl3 :: tx_pi_bias [15:14] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TX_PI_BIAS_MASK                 0xc000
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TX_PI_BIAS_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TX_PI_BIAS_BITS                 2
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TX_PI_BIAS_SHIFT                14

/* sys_device1 :: anaTxAControl3 :: ticksel [13:12] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TICKSEL_MASK                    0x3000
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TICKSEL_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TICKSEL_BITS                    2
#define PHY84328_SYS_DEV1_ANATXACONTROL3_TICKSEL_SHIFT                   12

/* sys_device1 :: anaTxAControl3 :: iclkgen [11:09] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_ICLKGEN_MASK                    0x0e00
#define PHY84328_SYS_DEV1_ANATXACONTROL3_ICLKGEN_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_ICLKGEN_BITS                    3
#define PHY84328_SYS_DEV1_ANATXACONTROL3_ICLKGEN_SHIFT                   9

/* sys_device1 :: anaTxAControl3 :: postcursor_tap_fine [08:08] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_MASK        0x0100
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_ALIGN       0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_BITS        1
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_FINE_SHIFT       8

/* sys_device1 :: anaTxAControl3 :: postcursor_tap [07:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_MASK             0x00f0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_ALIGN            0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_BITS             4
#define PHY84328_SYS_DEV1_ANATXACONTROL3_POSTCURSOR_TAP_SHIFT            4

/* sys_device1 :: anaTxAControl3 :: i_en_8p5G [03:03] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_I_EN_8P5G_MASK                  0x0008
#define PHY84328_SYS_DEV1_ANATXACONTROL3_I_EN_8P5G_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_I_EN_8P5G_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL3_I_EN_8P5G_SHIFT                 3

/* sys_device1 :: anaTxAControl3 :: precursor_tap [02:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL3_PRECURSOR_TAP_MASK              0x0007
#define PHY84328_SYS_DEV1_ANATXACONTROL3_PRECURSOR_TAP_ALIGN             0
#define PHY84328_SYS_DEV1_ANATXACONTROL3_PRECURSOR_TAP_BITS              3
#define PHY84328_SYS_DEV1_ANATXACONTROL3_PRECURSOR_TAP_SHIFT             0


/****************************************************************************
 * sys_device1 :: anaTxAControl4
 */
/* sys_device1 :: anaTxAControl4 :: xfi_lowlatency_fifo_ctrl [15:14] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_MASK   0xc000
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_ALIGN  0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_BITS   2
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_CTRL_SHIFT  14

/* sys_device1 :: anaTxAControl4 :: xfi_lowlatency_fifo_zero_out [13:13] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_MASK 0x2000
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_ALIGN 0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_BITS 1
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_FIFO_ZERO_OUT_SHIFT 13

/* sys_device1 :: anaTxAControl4 :: xfi_lowlatency_polarity_flip [12:12] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_MASK 0x1000
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_ALIGN 0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_BITS 1
#define PHY84328_SYS_DEV1_ANATXACONTROL4_XFI_LOWLATENCY_POLARITY_FLIP_SHIFT 12

/* sys_device1 :: anaTxAControl4 :: lowlatency_selectpath_tx [11:11] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_MASK   0x0800
#define PHY84328_SYS_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_ALIGN  0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_BITS   1
#define PHY84328_SYS_DEV1_ANATXACONTROL4_LOWLATENCY_SELECTPATH_TX_SHIFT  11

/* sys_device1 :: anaTxAControl4 :: postcursor2_tap [10:08] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_MASK            0x0700
#define PHY84328_SYS_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_ALIGN           0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_BITS            3
#define PHY84328_SYS_DEV1_ANATXACONTROL4_POSTCURSOR2_TAP_SHIFT           8

/* sys_device1 :: anaTxAControl4 :: drv_bias_en [07:07] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_DRV_BIAS_EN_MASK                0x0080
#define PHY84328_SYS_DEV1_ANATXACONTROL4_DRV_BIAS_EN_ALIGN               0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_DRV_BIAS_EN_BITS                1
#define PHY84328_SYS_DEV1_ANATXACONTROL4_DRV_BIAS_EN_SHIFT               7

/* sys_device1 :: anaTxAControl4 :: i_tuneb [06:06] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_I_TUNEB_MASK                    0x0040
#define PHY84328_SYS_DEV1_ANATXACONTROL4_I_TUNEB_ALIGN                   0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_I_TUNEB_BITS                    1
#define PHY84328_SYS_DEV1_ANATXACONTROL4_I_TUNEB_SHIFT                   6

/* sys_device1 :: anaTxAControl4 :: test_bias_sel [05:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_MASK              0x0030
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_ALIGN             0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_BITS              2
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TEST_BIAS_SEL_SHIFT             4

/* sys_device1 :: anaTxAControl4 :: tx_pon [03:01] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PON_MASK                     0x000e
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PON_ALIGN                    0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PON_BITS                     3
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PON_SHIFT                    1

/* sys_device1 :: anaTxAControl4 :: tx_pi_bias [00:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PI_BIAS_MASK                 0x0001
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PI_BIAS_ALIGN                0
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PI_BIAS_BITS                 1
#define PHY84328_SYS_DEV1_ANATXACONTROL4_TX_PI_BIAS_SHIFT                0


/****************************************************************************
 * sys_device1 :: anaTxAControl5
 */
/* sys_device1 :: anaTxAControl5 :: reserved0 [15:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL5_RESERVED0_MASK                  0xfff0
#define PHY84328_SYS_DEV1_ANATXACONTROL5_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL5_RESERVED0_BITS                  12
#define PHY84328_SYS_DEV1_ANATXACONTROL5_RESERVED0_SHIFT                 4

/* sys_device1 :: anaTxAControl5 :: clamp_enb [03:03] */
#define PHY84328_SYS_DEV1_ANATXACONTROL5_CLAMP_ENB_MASK                  0x0008
#define PHY84328_SYS_DEV1_ANATXACONTROL5_CLAMP_ENB_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL5_CLAMP_ENB_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL5_CLAMP_ENB_SHIFT                 3

/* sys_device1 :: anaTxAControl5 :: testport_low_curr [02:02] */
#define PHY84328_SYS_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_MASK          0x0004
#define PHY84328_SYS_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_ALIGN         0
#define PHY84328_SYS_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_BITS          1
#define PHY84328_SYS_DEV1_ANATXACONTROL5_TESTPORT_LOW_CURR_SHIFT         2

/* sys_device1 :: anaTxAControl5 :: xfi_lowlatency_pdb [01:01] */
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_MASK         0x0002
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_ALIGN        0
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_BITS         1
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_PDB_SHIFT        1

/* sys_device1 :: anaTxAControl5 :: xfi_lowlatency_fifo_resetb [00:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_MASK 0x0001
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_ALIGN 0
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_BITS 1
#define PHY84328_SYS_DEV1_ANATXACONTROL5_XFI_LOWLATENCY_FIFO_RESETB_SHIFT 0


/****************************************************************************
 * sys_device1 :: anaTxAControl6
 */
/* sys_device1 :: anaTxAControl6 :: reserved0 [15:10] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED0_MASK                  0xfc00
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED0_BITS                  6
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED0_SHIFT                 10

/* sys_device1 :: anaTxAControl6 :: lowlatency_fifo_resetb [09:09] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_MASK     0x0200
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_ALIGN    0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_BITS     1
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_FIFO_RESETB_SHIFT    9

/* sys_device1 :: anaTxAControl6 :: lowlatency_path_select [08:08] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_MASK     0x0100
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_ALIGN    0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_BITS     1
#define PHY84328_SYS_DEV1_ANATXACONTROL6_LOWLATENCY_PATH_SELECT_SHIFT    8

/* sys_device1 :: anaTxAControl6 :: reserved1 [07:03] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED1_MASK                  0x00f8
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED1_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED1_BITS                  5
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED1_SHIFT                 3

/* sys_device1 :: anaTxAControl6 :: rloop [02:02] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RLOOP_MASK                      0x0004
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RLOOP_ALIGN                     0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RLOOP_BITS                      1
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RLOOP_SHIFT                     2

/* sys_device1 :: anaTxAControl6 :: reserved2 [01:01] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED2_MASK                  0x0002
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED2_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED2_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL6_RESERVED2_SHIFT                 1

/* sys_device1 :: anaTxAControl6 :: disable_transmit [00:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_MASK           0x0001
#define PHY84328_SYS_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_ALIGN          0
#define PHY84328_SYS_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_BITS           1
#define PHY84328_SYS_DEV1_ANATXACONTROL6_DISABLE_TRANSMIT_SHIFT          0


/****************************************************************************
 * sys_device1 :: anaTxAControl7
 */
/* sys_device1 :: anaTxAControl7 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED0_MASK                  0x8000
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED0_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED0_SHIFT                 15

/* sys_device1 :: anaTxAControl7 :: PRBS_20_manual_width_value [14:14] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_MASK 0x4000
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_ALIGN 0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_BITS 1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_VALUE_SHIFT 14

/* sys_device1 :: anaTxAControl7 :: PRBS_20_manual_width_select_enable [13:13] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_MASK 0x2000
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_ALIGN 0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_BITS 1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_20_MANUAL_WIDTH_SELECT_ENABLE_SHIFT 13

/* sys_device1 :: anaTxAControl7 :: PRBS_Bit_order_swap [12:12] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_MASK        0x1000
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_ALIGN       0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_BITS        1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_PRBS_BIT_ORDER_SWAP_SHIFT       12

/* sys_device1 :: anaTxAControl7 :: Tx_Bit_order_swap [11:11] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_MASK          0x0800
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_ALIGN         0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_BITS          1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_BIT_ORDER_SWAP_SHIFT         11

/* sys_device1 :: anaTxAControl7 :: tx_reset [10:10] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_RESET_MASK                   0x0400
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_RESET_ALIGN                  0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_RESET_BITS                   1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_RESET_SHIFT                  10

/* sys_device1 :: anaTxAControl7 :: tx_power_down [09:09] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_POWER_DOWN_MASK              0x0200
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_POWER_DOWN_ALIGN             0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_POWER_DOWN_BITS              1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_TX_POWER_DOWN_SHIFT             9

/* sys_device1 :: anaTxAControl7 :: Lane_PRBS_order_new_b2 [08:08] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_MASK     0x0100
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_ALIGN    0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_BITS     1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B2_SHIFT    8

/* sys_device1 :: anaTxAControl7 :: reserved1 [07:07] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED1_MASK                  0x0080
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED1_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED1_BITS                  1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED1_SHIFT                 7

/* sys_device1 :: anaTxAControl7 :: select_new_prbs [06:06] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_MASK            0x0040
#define PHY84328_SYS_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_ALIGN           0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_BITS            1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_SELECT_NEW_PRBS_SHIFT           6

/* sys_device1 :: anaTxAControl7 :: new_prbs_en [05:05] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_EN_MASK                0x0020
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_EN_ALIGN               0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_EN_BITS                1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_EN_SHIFT               5

/* sys_device1 :: anaTxAControl7 :: new_prbs_inv [04:04] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_INV_MASK               0x0010
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_INV_ALIGN              0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_INV_BITS               1
#define PHY84328_SYS_DEV1_ANATXACONTROL7_NEW_PRBS_INV_SHIFT              4

/* sys_device1 :: anaTxAControl7 :: Lane_PRBS_order_new_b1_0 [03:02] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_MASK   0x000c
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_ALIGN  0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_BITS   2
#define PHY84328_SYS_DEV1_ANATXACONTROL7_LANE_PRBS_ORDER_NEW_B1_0_SHIFT  2

/* sys_device1 :: anaTxAControl7 :: reserved2 [01:00] */
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED2_MASK                  0x0003
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED2_ALIGN                 0
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED2_BITS                  2
#define PHY84328_SYS_DEV1_ANATXACONTROL7_RESERVED2_SHIFT                 0


/****************************************************************************
 * sys_device1 :: anaRxStatus
 */
/* sys_device1 :: anaRxStatus :: rxStatus [15:00] */
#define PHY84328_SYS_DEV1_ANARXSTATUS_RXSTATUS_MASK                      0xffff
#define PHY84328_SYS_DEV1_ANARXSTATUS_RXSTATUS_ALIGN                     0
#define PHY84328_SYS_DEV1_ANARXSTATUS_RXSTATUS_BITS                      16
#define PHY84328_SYS_DEV1_ANARXSTATUS_RXSTATUS_SHIFT                     0


/****************************************************************************
 * sys_device1 :: anaRxControl
 */
/* sys_device1 :: anaRxControl :: reserved0 [15:13] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED0_MASK                    0xe000
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED0_BITS                    3
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED0_SHIFT                   13

/* sys_device1 :: anaRxControl :: reserved_SigDetect [12:10] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_MASK           0x1c00
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_BITS           3
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_SIGDETECT_SHIFT          10

/* sys_device1 :: anaRxControl :: override_sigdet_en [09:09] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_MASK           0x0200
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_BITS           1
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_EN_SHIFT          9

/* sys_device1 :: anaRxControl :: override_sigdet_val [08:08] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_MASK          0x0100
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_ALIGN         0
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_BITS          1
#define PHY84328_SYS_DEV1_ANARXCONTROL_OVERRIDE_SIGDET_VAL_SHIFT         8

/* sys_device1 :: anaRxControl :: reserved1 [07:07] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED1_MASK                    0x0080
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED1_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED1_BITS                    1
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED1_SHIFT                   7

/* sys_device1 :: anaRxControl :: reserved_phfreq_rst_dis_fst_SM [06:06] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_MASK 0x0040
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_ALIGN 0
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_BITS 1
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED_PHFREQ_RST_DIS_FST_SM_SHIFT 6

/* sys_device1 :: anaRxControl :: reserved2 [05:03] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED2_MASK                    0x0038
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED2_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED2_BITS                    3
#define PHY84328_SYS_DEV1_ANARXCONTROL_RESERVED2_SHIFT                   3

/* sys_device1 :: anaRxControl :: status_sel [02:00] */
#define PHY84328_SYS_DEV1_ANARXCONTROL_STATUS_SEL_MASK                   0x0007
#define PHY84328_SYS_DEV1_ANARXCONTROL_STATUS_SEL_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL_STATUS_SEL_BITS                   3
#define PHY84328_SYS_DEV1_ANARXCONTROL_STATUS_SEL_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaRxSigdet
 */
/* sys_device1 :: anaRxSigdet :: sigdetTime_SM [15:08] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_SIGDETTIME_SM_MASK                 0xff00
#define PHY84328_SYS_DEV1_ANARXSIGDET_SIGDETTIME_SM_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXSIGDET_SIGDETTIME_SM_BITS                 8
#define PHY84328_SYS_DEV1_ANARXSIGDET_SIGDETTIME_SM_SHIFT                8

/* sys_device1 :: anaRxSigdet :: cx4_sigdet_cnt_ld_SM [07:07] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_MASK          0x0080
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_ALIGN         0
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_BITS          1
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_CNT_LD_SM_SHIFT         7

/* sys_device1 :: anaRxSigdet :: ext_sigdet_en_SM [06:06] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_MASK              0x0040
#define PHY84328_SYS_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_ALIGN             0
#define PHY84328_SYS_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_BITS              1
#define PHY84328_SYS_DEV1_ANARXSIGDET_EXT_SIGDET_EN_SM_SHIFT             6

/* sys_device1 :: anaRxSigdet :: cx4_sigdet_en_SM [05:05] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_MASK              0x0020
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_ALIGN             0
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_BITS              1
#define PHY84328_SYS_DEV1_ANARXSIGDET_CX4_SIGDET_EN_SM_SHIFT             5

/* sys_device1 :: anaRxSigdet :: rx_sigdet_r [04:04] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_R_MASK                   0x0010
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_R_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_R_BITS                   1
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_R_SHIFT                  4

/* sys_device1 :: anaRxSigdet :: rx_sigdet_force_r [03:03] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_MASK             0x0008
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_ALIGN            0
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_BITS             1
#define PHY84328_SYS_DEV1_ANARXSIGDET_RX_SIGDET_FORCE_R_SHIFT            3

/* sys_device1 :: anaRxSigdet :: invert_rx_sigdet [02:02] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_MASK              0x0004
#define PHY84328_SYS_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_ALIGN             0
#define PHY84328_SYS_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_BITS              1
#define PHY84328_SYS_DEV1_ANARXSIGDET_INVERT_RX_SIGDET_SHIFT             2

/* sys_device1 :: anaRxSigdet :: reserved0 [01:00] */
#define PHY84328_SYS_DEV1_ANARXSIGDET_RESERVED0_MASK                     0x0003
#define PHY84328_SYS_DEV1_ANARXSIGDET_RESERVED0_ALIGN                    0
#define PHY84328_SYS_DEV1_ANARXSIGDET_RESERVED0_BITS                     2
#define PHY84328_SYS_DEV1_ANARXSIGDET_RESERVED0_SHIFT                    0


/****************************************************************************
 * sys_device1 :: anaRxAControl4
 */
/* sys_device1 :: anaRxAControl4 :: low_latency_mode [15:15] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_MASK           0x8000
#define PHY84328_SYS_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_BITS           1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_LOW_LATENCY_MODE_SHIFT          15

/* sys_device1 :: anaRxAControl4 :: fastacq_pf [14:14] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_FASTACQ_PF_MASK                 0x4000
#define PHY84328_SYS_DEV1_ANARXACONTROL4_FASTACQ_PF_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_FASTACQ_PF_BITS                 1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_FASTACQ_PF_SHIFT                14

/* sys_device1 :: anaRxAControl4 :: i1p25dfe [13:13] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I1P25DFE_MASK                   0x2000
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I1P25DFE_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I1P25DFE_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I1P25DFE_SHIFT                  13

/* sys_device1 :: anaRxAControl4 :: i4deadzone [12:12] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I4DEADZONE_MASK                 0x1000
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I4DEADZONE_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I4DEADZONE_BITS                 1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_I4DEADZONE_SHIFT                12

/* sys_device1 :: anaRxAControl4 :: imax_sigdet [11:11] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_SIGDET_MASK                0x0800
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_SIGDET_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_SIGDET_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_SIGDET_SHIFT               11

/* sys_device1 :: anaRxAControl4 :: imode_sigdet [10:10] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_SIGDET_MASK               0x0400
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_SIGDET_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_SIGDET_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_SIGDET_SHIFT              10

/* sys_device1 :: anaRxAControl4 :: imin_sigdet [09:09] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_SIGDET_MASK                0x0200
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_SIGDET_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_SIGDET_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_SIGDET_SHIFT               9

/* sys_device1 :: anaRxAControl4 :: imax_yp_eyediag [08:08] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_MASK            0x0100
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_ALIGN           0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_BITS            1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_YP_EYEDIAG_SHIFT           8

/* sys_device1 :: anaRxAControl4 :: imode_yp_eyediag [07:07] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_MASK           0x0080
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_BITS           1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_YP_EYEDIAG_SHIFT          7

/* sys_device1 :: anaRxAControl4 :: imin_yp_eyediag [06:06] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_MASK            0x0040
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_ALIGN           0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_BITS            1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_YP_EYEDIAG_SHIFT           6

/* sys_device1 :: anaRxAControl4 :: imax_interp [05:05] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_INTERP_MASK                0x0020
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_INTERP_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_INTERP_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_INTERP_SHIFT               5

/* sys_device1 :: anaRxAControl4 :: imode_interp [04:04] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_INTERP_MASK               0x0010
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_INTERP_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_INTERP_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_INTERP_SHIFT              4

/* sys_device1 :: anaRxAControl4 :: imin_interp [03:03] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_INTERP_MASK                0x0008
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_INTERP_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_INTERP_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_INTERP_SHIFT               3

/* sys_device1 :: anaRxAControl4 :: imax_pf [02:02] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_PF_MASK                    0x0004
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_PF_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_PF_BITS                    1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMAX_PF_SHIFT                   2

/* sys_device1 :: anaRxAControl4 :: imode_pf [01:01] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_PF_MASK                   0x0002
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_PF_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_PF_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMODE_PF_SHIFT                  1

/* sys_device1 :: anaRxAControl4 :: imin_pf [00:00] */
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_PF_MASK                    0x0001
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_PF_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_PF_BITS                    1
#define PHY84328_SYS_DEV1_ANARXACONTROL4_IMIN_PF_SHIFT                   0


/****************************************************************************
 * sys_device1 :: anaRxControl2
 */
/* sys_device1 :: anaRxControl2 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED0_MASK                   0x8000
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED0_SHIFT                  15

/* sys_device1 :: anaRxControl2 :: rx_prbs_w_val [14:14] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_MASK               0x4000
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_BITS               1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_VAL_SHIFT              14

/* sys_device1 :: anaRxControl2 :: rx_prbs_w_force [13:13] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_MASK             0x2000
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_ALIGN            0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_BITS             1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_W_FORCE_SHIFT            13

/* sys_device1 :: anaRxControl2 :: rx_prbs_bswap [12:12] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_MASK               0x1000
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_BITS               1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_PRBS_BSWAP_SHIFT              12

/* sys_device1 :: anaRxControl2 :: rx_bitswap [11:11] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_BITSWAP_MASK                  0x0800
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_BITSWAP_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_BITSWAP_BITS                  1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RX_BITSWAP_SHIFT                 11

/* sys_device1 :: anaRxControl2 :: rst_rx_r [10:10] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RST_RX_R_MASK                    0x0400
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RST_RX_R_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RST_RX_R_BITS                    1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RST_RX_R_SHIFT                   10

/* sys_device1 :: anaRxControl2 :: pwdwn_rx_r [09:09] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PWDWN_RX_R_MASK                  0x0200
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PWDWN_RX_R_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PWDWN_RX_R_BITS                  1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PWDWN_RX_R_SHIFT                 9

/* sys_device1 :: anaRxControl2 :: prbs_order_rx_r_2 [08:08] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_MASK           0x0100
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_BITS           1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_2_SHIFT          8

/* sys_device1 :: anaRxControl2 :: reserved1 [07:07] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED1_MASK                   0x0080
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED1_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED1_BITS                   1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED1_SHIFT                  7

/* sys_device1 :: anaRxControl2 :: prbs_sel_rx_r [06:06] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_MASK               0x0040
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_BITS               1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_SEL_RX_R_SHIFT              6

/* sys_device1 :: anaRxControl2 :: prbs_en_rx_r [05:05] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_MASK                0x0020
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_BITS                1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_EN_RX_R_SHIFT               5

/* sys_device1 :: anaRxControl2 :: prbs_inv_rx_r [04:04] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_MASK               0x0010
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_BITS               1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_INV_RX_R_SHIFT              4

/* sys_device1 :: anaRxControl2 :: prbs_order_rx_r [03:02] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_MASK             0x000c
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_ALIGN            0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_BITS             2
#define PHY84328_SYS_DEV1_ANARXCONTROL2_PRBS_ORDER_RX_R_SHIFT            2

/* sys_device1 :: anaRxControl2 :: reserved2 [01:01] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED2_MASK                   0x0002
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED2_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED2_BITS                   1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_RESERVED2_SHIFT                  1

/* sys_device1 :: anaRxControl2 :: errcnt_15 [00:00] */
#define PHY84328_SYS_DEV1_ANARXCONTROL2_ERRCNT_15_MASK                   0x0001
#define PHY84328_SYS_DEV1_ANARXCONTROL2_ERRCNT_15_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL2_ERRCNT_15_BITS                   1
#define PHY84328_SYS_DEV1_ANARXCONTROL2_ERRCNT_15_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaRxControl1
 */
/* sys_device1 :: anaRxControl1 :: fpat_md [15:15] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FPAT_MD_MASK                     0x8000
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FPAT_MD_ALIGN                    0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FPAT_MD_BITS                     1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FPAT_MD_SHIFT                    15

/* sys_device1 :: anaRxControl1 :: pkt_count_en [14:14] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PKT_COUNT_EN_MASK                0x4000
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PKT_COUNT_EN_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PKT_COUNT_EN_BITS                1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PKT_COUNT_EN_SHIFT               14

/* sys_device1 :: anaRxControl1 :: staMuxRegDis [13:13] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_STAMUXREGDIS_MASK                0x2000
#define PHY84328_SYS_DEV1_ANARXCONTROL1_STAMUXREGDIS_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_STAMUXREGDIS_BITS                1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_STAMUXREGDIS_SHIFT               13

/* sys_device1 :: anaRxControl1 :: prbs_clr_dis [12:12] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_MASK                0x1000
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_BITS                1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_CLR_DIS_SHIFT               12

/* sys_device1 :: anaRxControl1 :: rxd_dec_sel [11:11] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RXD_DEC_SEL_MASK                 0x0800
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RXD_DEC_SEL_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RXD_DEC_SEL_BITS                 1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RXD_DEC_SEL_SHIFT                11

/* sys_device1 :: anaRxControl1 :: cgbad_tst [10:10] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_TST_MASK                   0x0400
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_TST_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_TST_BITS                   1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_TST_SHIFT                  10

/* sys_device1 :: anaRxControl1 :: Emon_en [09:09] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_EMON_EN_MASK                     0x0200
#define PHY84328_SYS_DEV1_ANARXCONTROL1_EMON_EN_ALIGN                    0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_EMON_EN_BITS                     1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_EMON_EN_SHIFT                    9

/* sys_device1 :: anaRxControl1 :: prbs_en [08:08] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_EN_MASK                     0x0100
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_EN_ALIGN                    0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_EN_BITS                     1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_PRBS_EN_SHIFT                    8

/* sys_device1 :: anaRxControl1 :: cgbad_en [07:07] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_EN_MASK                    0x0080
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_EN_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_EN_BITS                    1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CGBAD_EN_SHIFT                   7

/* sys_device1 :: anaRxControl1 :: cstretch [06:06] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CSTRETCH_MASK                    0x0040
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CSTRETCH_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CSTRETCH_BITS                    1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_CSTRETCH_SHIFT                   6

/* sys_device1 :: anaRxControl1 :: comma_low_byte_SM [05:05] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_MASK           0x0020
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_BITS           1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_LOW_BYTE_SM_SHIFT          5

/* sys_device1 :: anaRxControl1 :: comma_byte_adj_en_SM [04:04] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_MASK        0x0010
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_ALIGN       0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_BITS        1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_COMMA_BYTE_ADJ_EN_SM_SHIFT       4

/* sys_device1 :: anaRxControl1 :: reserved0 [03:02] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RESERVED0_MASK                   0x000c
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RESERVED0_BITS                   2
#define PHY84328_SYS_DEV1_ANARXCONTROL1_RESERVED0_SHIFT                  2

/* sys_device1 :: anaRxControl1 :: freq_sel_force [01:01] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_MASK              0x0002
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_ALIGN             0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_BITS              1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_FORCE_SHIFT             1

/* sys_device1 :: anaRxControl1 :: freq_sel [00:00] */
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_MASK                    0x0001
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_BITS                    1
#define PHY84328_SYS_DEV1_ANARXCONTROL1_FREQ_SEL_SHIFT                   0


/****************************************************************************
 * sys_device1 :: anaRxAControl1
 */
/* sys_device1 :: anaRxAControl1 :: imode_cmd [15:15] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMODE_CMD_MASK                  0x8000
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMODE_CMD_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMODE_CMD_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMODE_CMD_SHIFT                 15

/* sys_device1 :: anaRxAControl1 :: imin_cmd [14:14] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMIN_CMD_MASK                   0x4000
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMIN_CMD_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMIN_CMD_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_IMIN_CMD_SHIFT                  14

/* sys_device1 :: anaRxAControl1 :: en_10gmode [13:13] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_EN_10GMODE_MASK                 0x2000
#define PHY84328_SYS_DEV1_ANARXACONTROL1_EN_10GMODE_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_EN_10GMODE_BITS                 1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_EN_10GMODE_SHIFT                13

/* sys_device1 :: anaRxAControl1 :: dc_mode [12:12] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_DC_MODE_MASK                    0x1000
#define PHY84328_SYS_DEV1_ANARXACONTROL1_DC_MODE_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_DC_MODE_BITS                    1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_DC_MODE_SHIFT                   12

/* sys_device1 :: anaRxAControl1 :: vga_bw_extension [11:11] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_MASK           0x0800
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_ALIGN          0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_BITS           1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VGA_BW_EXTENSION_SHIFT          11

/* sys_device1 :: anaRxAControl1 :: refh_rx [10:10] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFH_RX_MASK                    0x0400
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFH_RX_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFH_RX_BITS                    1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFH_RX_SHIFT                   10

/* sys_device1 :: anaRxAControl1 :: refl_rx [09:09] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFL_RX_MASK                    0x0200
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFL_RX_ALIGN                   0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFL_RX_BITS                    1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_REFL_RX_SHIFT                   9

/* sys_device1 :: anaRxAControl1 :: tport_en [08:08] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_TPORT_EN_MASK                   0x0100
#define PHY84328_SYS_DEV1_ANARXACONTROL1_TPORT_EN_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_TPORT_EN_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_TPORT_EN_SHIFT                  8

/* sys_device1 :: anaRxAControl1 :: vddrb_bgb [07:07] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VDDRB_BGB_MASK                  0x0080
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VDDRB_BGB_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VDDRB_BGB_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_VDDRB_BGB_SHIFT                 7

/* sys_device1 :: anaRxAControl1 :: sig_pwrdn [06:06] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SIG_PWRDN_MASK                  0x0040
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SIG_PWRDN_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SIG_PWRDN_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SIG_PWRDN_SHIFT                 6

/* sys_device1 :: anaRxAControl1 :: offset_ctrl [05:03] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_CTRL_MASK                0x0038
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_CTRL_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_CTRL_BITS                3
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_CTRL_SHIFT               3

/* sys_device1 :: anaRxAControl1 :: offset_sel [02:02] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_SEL_MASK                 0x0004
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_SEL_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_SEL_BITS                 1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_OFFSET_SEL_SHIFT                2

/* sys_device1 :: anaRxAControl1 :: sel_dfeckdelay1 [01:01] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_MASK            0x0002
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_ALIGN           0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_BITS            1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY1_SHIFT           1

/* sys_device1 :: anaRxAControl1 :: sel_dfeckdelay0 [00:00] */
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_MASK            0x0001
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_ALIGN           0
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_BITS            1
#define PHY84328_SYS_DEV1_ANARXACONTROL1_SEL_DFECKDELAY0_SHIFT           0


/****************************************************************************
 * sys_device1 :: anaRxAControl2
 */
/* sys_device1 :: anaRxAControl2 :: imax_ctat [15:15] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CTAT_MASK                  0x8000
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CTAT_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CTAT_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CTAT_SHIFT                 15

/* sys_device1 :: anaRxAControl2 :: imode_ctat [14:14] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_CTAT_MASK                 0x4000
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_CTAT_ALIGN                0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_CTAT_BITS                 1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_CTAT_SHIFT                14

/* sys_device1 :: anaRxAControl2 :: imin_ctat [13:13] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_CTAT_MASK                  0x2000
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_CTAT_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_CTAT_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_CTAT_SHIFT                 13

/* sys_device1 :: anaRxAControl2 :: imax_peaking [12:12] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_PEAKING_MASK               0x1000
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_PEAKING_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_PEAKING_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_PEAKING_SHIFT              12

/* sys_device1 :: anaRxAControl2 :: imode_peaking [11:11] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_PEAKING_MASK              0x0800
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_PEAKING_ALIGN             0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_PEAKING_BITS              1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_PEAKING_SHIFT             11

/* sys_device1 :: anaRxAControl2 :: imin_peaking [10:10] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_PEAKING_MASK               0x0400
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_PEAKING_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_PEAKING_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_PEAKING_SHIFT              10

/* sys_device1 :: anaRxAControl2 :: imax_dfesum [09:09] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_DFESUM_MASK                0x0200
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_DFESUM_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_DFESUM_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_DFESUM_SHIFT               9

/* sys_device1 :: anaRxAControl2 :: imode_dfesum [08:08] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_DFESUM_MASK               0x0100
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_DFESUM_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_DFESUM_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_DFESUM_SHIFT              8

/* sys_device1 :: anaRxAControl2 :: imin_dfesum [07:07] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_DFESUM_MASK                0x0080
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_DFESUM_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_DFESUM_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_DFESUM_SHIFT               7

/* sys_device1 :: anaRxAControl2 :: imax_vga [06:06] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_VGA_MASK                   0x0040
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_VGA_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_VGA_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_VGA_SHIFT                  6

/* sys_device1 :: anaRxAControl2 :: imode_vga [05:05] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_VGA_MASK                  0x0020
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_VGA_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_VGA_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_VGA_SHIFT                 5

/* sys_device1 :: anaRxAControl2 :: imin_vga [04:04] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_VGA_MASK                   0x0010
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_VGA_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_VGA_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_VGA_SHIFT                  4

/* sys_device1 :: anaRxAControl2 :: imax_interp [03:03] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_INTERP_MASK                0x0008
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_INTERP_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_INTERP_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_INTERP_SHIFT               3

/* sys_device1 :: anaRxAControl2 :: imode_interp [02:02] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_INTERP_MASK               0x0004
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_INTERP_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_INTERP_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMODE_INTERP_SHIFT              2

/* sys_device1 :: anaRxAControl2 :: imin_interp [01:01] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_INTERP_MASK                0x0002
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_INTERP_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_INTERP_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMIN_INTERP_SHIFT               1

/* sys_device1 :: anaRxAControl2 :: imax_cmd [00:00] */
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CMD_MASK                   0x0001
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CMD_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CMD_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL2_IMAX_CMD_SHIFT                  0


/****************************************************************************
 * sys_device1 :: anaRxAControl3
 */
/* sys_device1 :: anaRxAControl3 :: en_clk16 [15:15] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK16_MASK                   0x8000
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK16_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK16_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK16_SHIFT                  15

/* sys_device1 :: anaRxAControl3 :: en_clk33 [14:14] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK33_MASK                   0x4000
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK33_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK33_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_CLK33_SHIFT                  14

/* sys_device1 :: anaRxAControl3 :: en_vcctrl [13:13] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_VCCTRL_MASK                  0x2000
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_VCCTRL_ALIGN                 0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_VCCTRL_BITS                  1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_EN_VCCTRL_SHIFT                 13

/* sys_device1 :: anaRxAControl3 :: sel_th4dfe1 [12:12] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE1_MASK                0x1000
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE1_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE1_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE1_SHIFT               12

/* sys_device1 :: anaRxAControl3 :: sel_th4dfe0 [11:11] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE0_MASK                0x0800
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE0_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE0_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SEL_TH4DFE0_SHIFT               11

/* sys_device1 :: anaRxAControl3 :: selugbw1 [10:10] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW1_MASK                   0x0400
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW1_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW1_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW1_SHIFT                  10

/* sys_device1 :: anaRxAControl3 :: selugbw0 [09:09] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW0_MASK                   0x0200
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW0_ALIGN                  0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW0_BITS                   1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_SELUGBW0_SHIFT                  9

/* sys_device1 :: anaRxAControl3 :: imax_dfetap [08:08] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFETAP_MASK                0x0100
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFETAP_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFETAP_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFETAP_SHIFT               8

/* sys_device1 :: anaRxAControl3 :: imode_dfetap [07:07] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFETAP_MASK               0x0080
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFETAP_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFETAP_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFETAP_SHIFT              7

/* sys_device1 :: anaRxAControl3 :: imin_dfetap [06:06] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFETAP_MASK                0x0040
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFETAP_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFETAP_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFETAP_SHIFT               6

/* sys_device1 :: anaRxAControl3 :: imax_slcd2c [05:05] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_SLCD2C_MASK                0x0020
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_SLCD2C_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_SLCD2C_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_SLCD2C_SHIFT               5

/* sys_device1 :: anaRxAControl3 :: imode_slcd2c [04:04] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_SLCD2C_MASK               0x0010
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_SLCD2C_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_SLCD2C_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_SLCD2C_SHIFT              4

/* sys_device1 :: anaRxAControl3 :: imin_slcd2c [03:03] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_SLCD2C_MASK                0x0008
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_SLCD2C_ALIGN               0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_SLCD2C_BITS                1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_SLCD2C_SHIFT               3

/* sys_device1 :: anaRxAControl3 :: imax_dfevref [02:02] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFEVREF_MASK               0x0004
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFEVREF_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFEVREF_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMAX_DFEVREF_SHIFT              2

/* sys_device1 :: anaRxAControl3 :: imode_dfevref [01:01] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFEVREF_MASK              0x0002
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFEVREF_ALIGN             0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFEVREF_BITS              1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMODE_DFEVREF_SHIFT             1

/* sys_device1 :: anaRxAControl3 :: imin_dfevref [00:00] */
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFEVREF_MASK               0x0001
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFEVREF_ALIGN              0
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFEVREF_BITS               1
#define PHY84328_SYS_DEV1_ANARXACONTROL3_IMIN_DFEVREF_SHIFT              0


/****************************************************************************
 * sys_device1_QSFI_TXPI_registers
 */
/****************************************************************************
 * sys_device1 :: tx_pi_control1
 */
/* sys_device1 :: tx_pi_control1 :: tx_pi_integ_sat_sel [15:15] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_MASK        0x8000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_ALIGN       0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_BITS        1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_SEL_SHIFT       15

/* sys_device1 :: tx_pi_control1 :: tx_pi_integ_sat_1_or_2 [14:14] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_MASK     0x4000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_ALIGN    0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_BITS     1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_INTEG_SAT_1_OR_2_SHIFT    14

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_invert [13:13] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_MASK         0x2000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_ALIGN        0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_BITS         1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_INVERT_SHIFT        13

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_step_mult [12:12] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_MASK      0x1000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_ALIGN     0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_BITS      1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MULT_SHIFT     12

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_step_dir [11:11] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_MASK       0x0800
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_ALIGN      0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_BITS       1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_DIR_SHIFT      11

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_step [10:09] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_MASK           0x0600
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_ALIGN          0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_BITS           2
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STEP_SHIFT          9

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_delta [08:04] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_MASK          0x01f0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_ALIGN         0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_BITS          5
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_DELTA_SHIFT         4

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_strobe [03:03] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_MASK         0x0008
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_ALIGN        0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_BITS         1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_STROBE_SHIFT        3

/* sys_device1 :: tx_pi_control1 :: tx_pi_phase_override [02:02] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_MASK       0x0004
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_ALIGN      0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_BITS       1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_PHASE_OVERRIDE_SHIFT      2

/* sys_device1 :: tx_pi_control1 :: tx_pi_bypass_mode [01:01] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_MASK          0x0002
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_ALIGN         0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_BITS          1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_BYPASS_MODE_SHIFT         1

/* sys_device1 :: tx_pi_control1 :: tx_pi_en [00:00] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_EN_MASK                   0x0001
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_EN_ALIGN                  0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_EN_BITS                   1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL1_TX_PI_EN_SHIFT                  0


/****************************************************************************
 * sys_device1 :: tx_pi_control2
 */
/* sys_device1 :: tx_pi_control2 :: tx_pi_sm_timer_sel [15:14] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_MASK         0xc000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_ALIGN        0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_BITS         2
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_TIMER_SEL_SHIFT        14

/* sys_device1 :: tx_pi_control2 :: tx_pi_sm_done_override [13:13] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_MASK     0x2000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_ALIGN    0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_BITS     1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_DONE_OVERRIDE_SHIFT    13

/* sys_device1 :: tx_pi_control2 :: tx_pi_sm_en_override [12:12] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_MASK       0x1000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_ALIGN      0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_BITS       1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_EN_OVERRIDE_SHIFT      12

/* sys_device1 :: tx_pi_control2 :: reserved0 [11:08] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_RESERVED0_MASK                  0x0f00
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_RESERVED0_BITS                  4
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_RESERVED0_SHIFT                 8

/* sys_device1 :: tx_pi_control2 :: tx_pi_loopback_mode [07:07] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_MASK        0x0080
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_ALIGN       0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_BITS        1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_LOOPBACK_MODE_SHIFT       7

/* sys_device1 :: tx_pi_control2 :: tx_pi_sm_bypass [06:06] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_MASK            0x0040
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_ALIGN           0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_BITS            1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_SM_BYPASS_SHIFT           6

/* sys_device1 :: tx_pi_control2 :: tx_pi_integ_reg_clr [05:05] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_MASK        0x0020
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_ALIGN       0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_BITS        1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_INTEG_REG_CLR_SHIFT       5

/* sys_device1 :: tx_pi_control2 :: tx_pi_bwsel_integ [04:02] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_MASK          0x001c
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_ALIGN         0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_BITS          3
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_BWSEL_INTEG_SHIFT         2

/* sys_device1 :: tx_pi_control2 :: tx_pi_rx_lane_sel [01:00] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_MASK          0x0003
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_ALIGN         0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_BITS          2
#define PHY84328_SYS_DEV1_TX_PI_CONTROL2_TX_PI_RX_LANE_SEL_SHIFT         0


/****************************************************************************
 * sys_device1 :: tx_pi_control3
 */
/* sys_device1 :: tx_pi_control3 :: tx_pi_freq_override_val [15:01] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_MASK    0xfffe
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_ALIGN   0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_BITS    15
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_VAL_SHIFT   1

/* sys_device1 :: tx_pi_control3 :: tx_pi_freq_override_en [00:00] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_MASK     0x0001
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_ALIGN    0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_BITS     1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL3_TX_PI_FREQ_OVERRIDE_EN_SHIFT    0


/****************************************************************************
 * sys_device1 :: tx_pi_control4
 */
/* sys_device1 :: tx_pi_control4 :: tx_pi_sm_enable_override [15:15] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_MASK   0x8000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_ALIGN  0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_BITS   1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_SHIFT  15

/* sys_device1 :: tx_pi_control4 :: tx_pi_sm_enable_override_value [14:14] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_MASK 0x4000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_ALIGN 0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_BITS 1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_SM_ENABLE_OVERRIDE_VALUE_SHIFT 14

/* sys_device1 :: tx_pi_control4 :: tx_pi_cdr_lkdt_override [13:13] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_MASK    0x2000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_ALIGN   0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_BITS    1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_SHIFT   13

/* sys_device1 :: tx_pi_control4 :: tx_pi_cdr_lkdt_override_value [12:12] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_MASK 0x1000
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_ALIGN 0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_BITS 1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_CDR_LKDT_OVERRIDE_VALUE_SHIFT 12

/* sys_device1 :: tx_pi_control4 :: tx_pi_halfSpd_override_ctl [11:11] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_MASK 0x0800
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_ALIGN 0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_BITS 1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_OVERRIDE_CTL_SHIFT 11

/* sys_device1 :: tx_pi_control4 :: tx_pi_halfSpd_ctl [10:10] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_MASK          0x0400
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_ALIGN         0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_BITS          1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_HALFSPD_CTL_SHIFT         10

/* sys_device1 :: tx_pi_control4 :: tx_pi_loopback_mode_override_ctl [09:09] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_MASK 0x0200
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_ALIGN 0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_BITS 1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_OVERRIDE_CTL_SHIFT 9

/* sys_device1 :: tx_pi_control4 :: tx_pi_loopback_mode_ctl [08:08] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_MASK    0x0100
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_ALIGN   0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_BITS    1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_LOOPBACK_MODE_CTL_SHIFT   8

/* sys_device1 :: tx_pi_control4 :: tx_pi_status3_mux_sel [07:06] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_MASK      0x00c0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_ALIGN     0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_BITS      2
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS3_MUX_SEL_SHIFT     6

/* sys_device1 :: tx_pi_control4 :: tx_pi_status_latch [05:05] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_MASK         0x0020
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_ALIGN        0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_BITS         1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_STATUS_LATCH_SHIFT        5

/* sys_device1 :: tx_pi_control4 :: tx_pi_prop_bypass [04:04] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_MASK          0x0010
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_ALIGN         0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_BITS          1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_BYPASS_SHIFT         4

/* sys_device1 :: tx_pi_control4 :: tx_pi_prop_gain [03:01] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_MASK            0x000e
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_ALIGN           0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_BITS            3
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_GAIN_SHIFT           1

/* sys_device1 :: tx_pi_control4 :: tx_pi_prop_acq [00:00] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_MASK             0x0001
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_ALIGN            0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_BITS             1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL4_TX_PI_PROP_ACQ_SHIFT            0


/****************************************************************************
 * sys_device1 :: tx_pi_control5
 */
/* sys_device1 :: tx_pi_control5 :: reserved0 [15:01] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_RESERVED0_MASK                  0xfffe
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_RESERVED0_ALIGN                 0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_RESERVED0_BITS                  15
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_RESERVED0_SHIFT                 1

/* sys_device1 :: tx_pi_control5 :: tx_pi_sm_rst [00:00] */
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_MASK               0x0001
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_ALIGN              0
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_BITS               1
#define PHY84328_SYS_DEV1_TX_PI_CONTROL5_TX_PI_SM_RST_SHIFT              0


/****************************************************************************
 * sys_device1 :: tx_pi_status1
 */
/* sys_device1 :: tx_pi_status1 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_RESERVED0_MASK                   0x8000
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_RESERVED0_SHIFT                  15

/* sys_device1 :: tx_pi_status1 :: tx_pi_integ_reg [14:00] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_MASK             0x7fff
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_ALIGN            0
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_BITS             15
#define PHY84328_SYS_DEV1_TX_PI_STATUS1_TX_PI_INTEG_REG_SHIFT            0


/****************************************************************************
 * sys_device1 :: tx_pi_status2
 */
/* sys_device1 :: tx_pi_status2 :: reserved0 [15:07] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_RESERVED0_MASK                   0xff80
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_RESERVED0_BITS                   9
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_RESERVED0_SHIFT                  7

/* sys_device1 :: tx_pi_status2 :: tx_pi_phase_cntr [06:00] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_MASK            0x007f
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_ALIGN           0
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_BITS            7
#define PHY84328_SYS_DEV1_TX_PI_STATUS2_TX_PI_PHASE_CNTR_SHIFT           0


/****************************************************************************
 * sys_device1 :: tx_pi_status3
 */
/* sys_device1 :: tx_pi_status3 :: tx_pi_phase_ctrl [15:00] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_MASK            0xffff
#define PHY84328_SYS_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_ALIGN           0
#define PHY84328_SYS_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_BITS            16
#define PHY84328_SYS_DEV1_TX_PI_STATUS3_TX_PI_PHASE_CTRL_SHIFT           0


/****************************************************************************
 * sys_device1 :: tx_pi_status4
 */
/* sys_device1 :: tx_pi_status4 :: reserved0 [15:02] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_RESERVED0_MASK                   0xfffc
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_RESERVED0_BITS                   14
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_RESERVED0_SHIFT                  2

/* sys_device1 :: tx_pi_status4 :: tx_pi_sm_en [01:01] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_MASK                 0x0002
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_ALIGN                0
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_BITS                 1
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_EN_SHIFT                1

/* sys_device1 :: tx_pi_status4 :: tx_pi_sm_done [00:00] */
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_MASK               0x0001
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_ALIGN              0
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_BITS               1
#define PHY84328_SYS_DEV1_TX_PI_STATUS4_TX_PI_SM_DONE_SHIFT              0


/****************************************************************************
 * sys_device1 :: llpe_fifo_ctl
 */
/* sys_device1 :: llpe_fifo_ctl :: rel_level [15:11] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_LEVEL_MASK                   0xf800
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_LEVEL_ALIGN                  0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_LEVEL_BITS                   5
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_LEVEL_SHIFT                  11

/* sys_device1 :: llpe_fifo_ctl :: rel_4cycles [10:10] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_MASK                 0x0400
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_ALIGN                0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_BITS                 1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_REL_4CYCLES_SHIFT                10

/* sys_device1 :: llpe_fifo_ctl :: lowlat_fifo_rstb_rel_sel [09:09] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_MASK    0x0200
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_ALIGN   0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_BITS    1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LOWLAT_FIFO_RSTB_REL_SEL_SHIFT   9

/* sys_device1 :: llpe_fifo_ctl :: phase_error_sel [08:08] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_MASK             0x0100
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_ALIGN            0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_BITS             1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_PHASE_ERROR_SEL_SHIFT            8

/* sys_device1 :: llpe_fifo_ctl :: cap_prop_pe [07:07] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_MASK                 0x0080
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_ALIGN                0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_BITS                 1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_CAP_PROP_PE_SHIFT                7

/* sys_device1 :: llpe_fifo_ctl :: llm_fifo_status_clear [06:06] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_MASK       0x0040
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_ALIGN      0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_BITS       1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLM_FIFO_STATUS_CLEAR_SHIFT      6

/* sys_device1 :: llpe_fifo_ctl :: hold_fifo_ptr_enable [05:05] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_MASK        0x0020
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_ALIGN       0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_BITS        1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_HOLD_FIFO_PTR_ENABLE_SHIFT       5

/* sys_device1 :: llpe_fifo_ctl :: fifo_auto_reset_enable [04:04] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_MASK      0x0010
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_ALIGN     0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_BITS      1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_AUTO_RESET_ENABLE_SHIFT     4

/* sys_device1 :: llpe_fifo_ctl :: llpe_fifo_enable [03:03] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_MASK            0x0008
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_ALIGN           0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_BITS            1
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_LLPE_FIFO_ENABLE_SHIFT           3

/* sys_device1 :: llpe_fifo_ctl :: fifo_initial_distance [02:00] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_MASK       0x0007
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_ALIGN      0
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_BITS       3
#define PHY84328_SYS_DEV1_LLPE_FIFO_CTL_FIFO_INITIAL_DISTANCE_SHIFT      0


/****************************************************************************
 * sys_device1 :: llpe_fifo_sts
 */
/* sys_device1 :: llpe_fifo_sts :: fifo_rstb [15:15] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_FIFO_RSTB_MASK                   0x8000
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_FIFO_RSTB_ALIGN                  0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_FIFO_RSTB_BITS                   1
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_FIFO_RSTB_SHIFT                  15

/* sys_device1 :: llpe_fifo_sts :: prop_sum [14:10] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PROP_SUM_MASK                    0x7c00
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PROP_SUM_ALIGN                   0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PROP_SUM_BITS                    5
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PROP_SUM_SHIFT                   10

/* sys_device1 :: llpe_fifo_sts :: pe_cap_value [09:05] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_MASK                0x03e0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_ALIGN               0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_BITS                5
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_PE_CAP_VALUE_SHIFT               5

/* sys_device1 :: llpe_fifo_sts :: llpe_fifo_full [04:04] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_MASK              0x0010
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_ALIGN             0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_BITS              1
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_SHIFT             4

/* sys_device1 :: llpe_fifo_sts :: llpe_fifo_full_sticky [03:03] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_MASK       0x0008
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_ALIGN      0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_BITS       1
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_FULL_STICKY_SHIFT      3

/* sys_device1 :: llpe_fifo_sts :: llpe_fifo_empty [02:02] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_MASK             0x0004
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_ALIGN            0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_BITS             1
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_SHIFT            2

/* sys_device1 :: llpe_fifo_sts :: llpe_fifo_empty_sticky [01:01] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_MASK      0x0002
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_ALIGN     0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_BITS      1
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LLPE_FIFO_EMPTY_STICKY_SHIFT     1

/* sys_device1 :: llpe_fifo_sts :: ll_analog_fifo_ovfb [00:00] */
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_MASK         0x0001
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_ALIGN        0
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_BITS         1
#define PHY84328_SYS_DEV1_LLPE_FIFO_STS_LL_ANALOG_FIFO_OVFB_SHIFT        0


/****************************************************************************
 * sys_device1 :: pmd_regs_sel
 */
/* sys_device1 :: pmd_regs_sel :: reserved0 [15:01] */
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_RESERVED0_MASK                    0xfffe
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_RESERVED0_BITS                    15
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_RESERVED0_SHIFT                   1

/* sys_device1 :: pmd_regs_sel :: select_sys_registers [00:00] */
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_SELECT_SYS_REGISTERS_MASK         0x0001
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_SELECT_SYS_REGISTERS_ALIGN        0
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_SELECT_SYS_REGISTERS_BITS         1
#define PHY84328_SYS_DEV1_PMD_REGS_SEL_SELECT_SYS_REGISTERS_SHIFT        0


/****************************************************************************
 * sys_device1_QSFI_gpregs
 */
/****************************************************************************
 * sys_device1 :: GP2_0
 */
/* sys_device1 :: GP2_0 :: pll_mode [15:12] */
#define PHY84328_SYS_DEV1_GP2_0_PLL_MODE_MASK                            0xf000
#define PHY84328_SYS_DEV1_GP2_0_PLL_MODE_ALIGN                           0
#define PHY84328_SYS_DEV1_GP2_0_PLL_MODE_BITS                            4
#define PHY84328_SYS_DEV1_GP2_0_PLL_MODE_SHIFT                           12

/* sys_device1 :: GP2_0 :: sigdet [11:08] */
#define PHY84328_SYS_DEV1_GP2_0_SIGDET_MASK                              0x0f00
#define PHY84328_SYS_DEV1_GP2_0_SIGDET_ALIGN                             0
#define PHY84328_SYS_DEV1_GP2_0_SIGDET_BITS                              4
#define PHY84328_SYS_DEV1_GP2_0_SIGDET_SHIFT                             8

/* sys_device1 :: GP2_0 :: pll_lock_1g [07:04] */
#define PHY84328_SYS_DEV1_GP2_0_PLL_LOCK_1G_MASK                         0x00f0
#define PHY84328_SYS_DEV1_GP2_0_PLL_LOCK_1G_ALIGN                        0
#define PHY84328_SYS_DEV1_GP2_0_PLL_LOCK_1G_BITS                         4
#define PHY84328_SYS_DEV1_GP2_0_PLL_LOCK_1G_SHIFT                        4

/* sys_device1 :: GP2_0 :: sync_status_combo [03:00] */
#define PHY84328_SYS_DEV1_GP2_0_SYNC_STATUS_COMBO_MASK                   0x000f
#define PHY84328_SYS_DEV1_GP2_0_SYNC_STATUS_COMBO_ALIGN                  0
#define PHY84328_SYS_DEV1_GP2_0_SYNC_STATUS_COMBO_BITS                   4
#define PHY84328_SYS_DEV1_GP2_0_SYNC_STATUS_COMBO_SHIFT                  0


/****************************************************************************
 * sys_device1 :: GP2_1
 */
/* sys_device1 :: GP2_1 :: link_KR [15:12] */
#define PHY84328_SYS_DEV1_GP2_1_LINK_KR_MASK                             0xf000
#define PHY84328_SYS_DEV1_GP2_1_LINK_KR_ALIGN                            0
#define PHY84328_SYS_DEV1_GP2_1_LINK_KR_BITS                             4
#define PHY84328_SYS_DEV1_GP2_1_LINK_KR_SHIFT                            12

/* sys_device1 :: GP2_1 :: link_status [11:08] */
#define PHY84328_SYS_DEV1_GP2_1_LINK_STATUS_MASK                         0x0f00
#define PHY84328_SYS_DEV1_GP2_1_LINK_STATUS_ALIGN                        0
#define PHY84328_SYS_DEV1_GP2_1_LINK_STATUS_BITS                         4
#define PHY84328_SYS_DEV1_GP2_1_LINK_STATUS_SHIFT                        8

/* sys_device1 :: GP2_1 :: link_100fx [07:04] */
#define PHY84328_SYS_DEV1_GP2_1_LINK_100FX_MASK                          0x00f0
#define PHY84328_SYS_DEV1_GP2_1_LINK_100FX_ALIGN                         0
#define PHY84328_SYS_DEV1_GP2_1_LINK_100FX_BITS                          4
#define PHY84328_SYS_DEV1_GP2_1_LINK_100FX_SHIFT                         4

/* sys_device1 :: GP2_1 :: link_an [03:00] */
#define PHY84328_SYS_DEV1_GP2_1_LINK_AN_MASK                             0x000f
#define PHY84328_SYS_DEV1_GP2_1_LINK_AN_ALIGN                            0
#define PHY84328_SYS_DEV1_GP2_1_LINK_AN_BITS                             4
#define PHY84328_SYS_DEV1_GP2_1_LINK_AN_SHIFT                            0


/****************************************************************************
 * sys_device1 :: GP2_2
 */
/* sys_device1 :: GP2_2 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_GP2_2_RESERVED0_MASK                           0xc000
#define PHY84328_SYS_DEV1_GP2_2_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV1_GP2_2_RESERVED0_BITS                           2
#define PHY84328_SYS_DEV1_GP2_2_RESERVED0_SHIFT                          14

/* sys_device1 :: GP2_2 :: actual_speed_ln1 [13:08] */
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN1_MASK                    0x3f00
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN1_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN1_BITS                    6
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN1_SHIFT                   8

/* sys_device1 :: GP2_2 :: reserved1 [07:06] */
#define PHY84328_SYS_DEV1_GP2_2_RESERVED1_MASK                           0x00c0
#define PHY84328_SYS_DEV1_GP2_2_RESERVED1_ALIGN                          0
#define PHY84328_SYS_DEV1_GP2_2_RESERVED1_BITS                           2
#define PHY84328_SYS_DEV1_GP2_2_RESERVED1_SHIFT                          6

/* sys_device1 :: GP2_2 :: actual_speed_ln0 [05:00] */
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN0_MASK                    0x003f
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN0_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN0_BITS                    6
#define PHY84328_SYS_DEV1_GP2_2_ACTUAL_SPEED_LN0_SHIFT                   0


/****************************************************************************
 * sys_device1 :: GP2_3
 */
/* sys_device1 :: GP2_3 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_GP2_3_RESERVED0_MASK                           0xc000
#define PHY84328_SYS_DEV1_GP2_3_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV1_GP2_3_RESERVED0_BITS                           2
#define PHY84328_SYS_DEV1_GP2_3_RESERVED0_SHIFT                          14

/* sys_device1 :: GP2_3 :: actual_speed_ln3 [13:08] */
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN3_MASK                    0x3f00
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN3_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN3_BITS                    6
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN3_SHIFT                   8

/* sys_device1 :: GP2_3 :: reserved1 [07:06] */
#define PHY84328_SYS_DEV1_GP2_3_RESERVED1_MASK                           0x00c0
#define PHY84328_SYS_DEV1_GP2_3_RESERVED1_ALIGN                          0
#define PHY84328_SYS_DEV1_GP2_3_RESERVED1_BITS                           2
#define PHY84328_SYS_DEV1_GP2_3_RESERVED1_SHIFT                          6

/* sys_device1 :: GP2_3 :: actual_speed_ln2 [05:00] */
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN2_MASK                    0x003f
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN2_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN2_BITS                    6
#define PHY84328_SYS_DEV1_GP2_3_ACTUAL_SPEED_LN2_SHIFT                   0


/****************************************************************************
 * sys_device1 :: GP2_4
 */
/* sys_device1 :: GP2_4 :: cl73_autoneg_complete [15:12] */
#define PHY84328_SYS_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_MASK               0xf000
#define PHY84328_SYS_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_ALIGN              0
#define PHY84328_SYS_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_BITS               4
#define PHY84328_SYS_DEV1_GP2_4_CL73_AUTONEG_COMPLETE_SHIFT              12

/* sys_device1 :: GP2_4 :: autoneg_complete [11:08] */
#define PHY84328_SYS_DEV1_GP2_4_AUTONEG_COMPLETE_MASK                    0x0f00
#define PHY84328_SYS_DEV1_GP2_4_AUTONEG_COMPLETE_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_4_AUTONEG_COMPLETE_BITS                    4
#define PHY84328_SYS_DEV1_GP2_4_AUTONEG_COMPLETE_SHIFT                   8

/* sys_device1 :: GP2_4 :: cl73_mr_lp_autoneg_able [07:04] */
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_MASK             0x00f0
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_ALIGN            0
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_BITS             4
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_LP_AUTONEG_ABLE_SHIFT            4

/* sys_device1 :: GP2_4 :: cl73_mr_autoneg_able [03:00] */
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_MASK                0x000f
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_ALIGN               0
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_BITS                4
#define PHY84328_SYS_DEV1_GP2_4_CL73_MR_AUTONEG_ABLE_SHIFT               0


/****************************************************************************
 * sys_device1 :: GP2_5
 */
/* sys_device1 :: GP2_5 :: Cl73_BAMStat1_ln0 [15:00] */
#define PHY84328_SYS_DEV1_GP2_5_CL73_BAMSTAT1_LN0_MASK                   0xffff
#define PHY84328_SYS_DEV1_GP2_5_CL73_BAMSTAT1_LN0_ALIGN                  0
#define PHY84328_SYS_DEV1_GP2_5_CL73_BAMSTAT1_LN0_BITS                   16
#define PHY84328_SYS_DEV1_GP2_5_CL73_BAMSTAT1_LN0_SHIFT                  0


/****************************************************************************
 * sys_device1 :: GP2_6
 */
/* sys_device1 :: GP2_6 :: Cl73_BAMStat2_ln0 [15:00] */
#define PHY84328_SYS_DEV1_GP2_6_CL73_BAMSTAT2_LN0_MASK                   0xffff
#define PHY84328_SYS_DEV1_GP2_6_CL73_BAMSTAT2_LN0_ALIGN                  0
#define PHY84328_SYS_DEV1_GP2_6_CL73_BAMSTAT2_LN0_BITS                   16
#define PHY84328_SYS_DEV1_GP2_6_CL73_BAMSTAT2_LN0_SHIFT                  0


/****************************************************************************
 * sys_device1 :: GP2_7
 */
/* sys_device1 :: GP2_7 :: Cl73_BAMStat3_ln0 [15:00] */
#define PHY84328_SYS_DEV1_GP2_7_CL73_BAMSTAT3_LN0_MASK                   0xffff
#define PHY84328_SYS_DEV1_GP2_7_CL73_BAMSTAT3_LN0_ALIGN                  0
#define PHY84328_SYS_DEV1_GP2_7_CL73_BAMSTAT3_LN0_BITS                   16
#define PHY84328_SYS_DEV1_GP2_7_CL73_BAMSTAT3_LN0_SHIFT                  0


/****************************************************************************
 * sys_device1 :: GP2_9
 */
/* sys_device1 :: GP2_9 :: prbs_lock_ln0 [15:15] */
#define PHY84328_SYS_DEV1_GP2_9_PRBS_LOCK_LN0_MASK                       0x8000
#define PHY84328_SYS_DEV1_GP2_9_PRBS_LOCK_LN0_ALIGN                      0
#define PHY84328_SYS_DEV1_GP2_9_PRBS_LOCK_LN0_BITS                       1
#define PHY84328_SYS_DEV1_GP2_9_PRBS_LOCK_LN0_SHIFT                      15

/* sys_device1 :: GP2_9 :: tx0_fir_tap_main [14:09] */
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_MAIN_MASK                    0x7e00
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_MAIN_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_MAIN_BITS                    6
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_MAIN_SHIFT                   9

/* sys_device1 :: GP2_9 :: tx0_fir_tap_pre [08:05] */
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_PRE_MASK                     0x01e0
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_PRE_ALIGN                    0
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_PRE_BITS                     4
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_PRE_SHIFT                    5

/* sys_device1 :: GP2_9 :: tx0_fir_tap_post [04:00] */
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_POST_MASK                    0x001f
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_POST_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_POST_BITS                    5
#define PHY84328_SYS_DEV1_GP2_9_TX0_FIR_TAP_POST_SHIFT                   0


/****************************************************************************
 * sys_device1 :: GP2_A
 */
/* sys_device1 :: GP2_A :: prbs_lock_ln1 [15:15] */
#define PHY84328_SYS_DEV1_GP2_A_PRBS_LOCK_LN1_MASK                       0x8000
#define PHY84328_SYS_DEV1_GP2_A_PRBS_LOCK_LN1_ALIGN                      0
#define PHY84328_SYS_DEV1_GP2_A_PRBS_LOCK_LN1_BITS                       1
#define PHY84328_SYS_DEV1_GP2_A_PRBS_LOCK_LN1_SHIFT                      15

/* sys_device1 :: GP2_A :: tx1_fir_tap_main [14:09] */
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_MAIN_MASK                    0x7e00
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_MAIN_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_MAIN_BITS                    6
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_MAIN_SHIFT                   9

/* sys_device1 :: GP2_A :: tx1_fir_tap_pre [08:05] */
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_PRE_MASK                     0x01e0
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_PRE_ALIGN                    0
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_PRE_BITS                     4
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_PRE_SHIFT                    5

/* sys_device1 :: GP2_A :: tx1_fir_tap_post [04:00] */
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_POST_MASK                    0x001f
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_POST_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_POST_BITS                    5
#define PHY84328_SYS_DEV1_GP2_A_TX1_FIR_TAP_POST_SHIFT                   0


/****************************************************************************
 * sys_device1 :: GP2_B
 */
/* sys_device1 :: GP2_B :: prbs_lock_ln2 [15:15] */
#define PHY84328_SYS_DEV1_GP2_B_PRBS_LOCK_LN2_MASK                       0x8000
#define PHY84328_SYS_DEV1_GP2_B_PRBS_LOCK_LN2_ALIGN                      0
#define PHY84328_SYS_DEV1_GP2_B_PRBS_LOCK_LN2_BITS                       1
#define PHY84328_SYS_DEV1_GP2_B_PRBS_LOCK_LN2_SHIFT                      15

/* sys_device1 :: GP2_B :: tx2_fir_tap_main [14:09] */
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_MAIN_MASK                    0x7e00
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_MAIN_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_MAIN_BITS                    6
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_MAIN_SHIFT                   9

/* sys_device1 :: GP2_B :: tx2_fir_tap_pre [08:05] */
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_PRE_MASK                     0x01e0
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_PRE_ALIGN                    0
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_PRE_BITS                     4
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_PRE_SHIFT                    5

/* sys_device1 :: GP2_B :: tx2_fir_tap_post [04:00] */
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_POST_MASK                    0x001f
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_POST_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_POST_BITS                    5
#define PHY84328_SYS_DEV1_GP2_B_TX2_FIR_TAP_POST_SHIFT                   0


/****************************************************************************
 * sys_device1 :: GP2_C
 */
/* sys_device1 :: GP2_C :: prbs_lock_ln3 [15:15] */
#define PHY84328_SYS_DEV1_GP2_C_PRBS_LOCK_LN3_MASK                       0x8000
#define PHY84328_SYS_DEV1_GP2_C_PRBS_LOCK_LN3_ALIGN                      0
#define PHY84328_SYS_DEV1_GP2_C_PRBS_LOCK_LN3_BITS                       1
#define PHY84328_SYS_DEV1_GP2_C_PRBS_LOCK_LN3_SHIFT                      15

/* sys_device1 :: GP2_C :: tx3_fir_tap_main [14:09] */
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_MAIN_MASK                    0x7e00
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_MAIN_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_MAIN_BITS                    6
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_MAIN_SHIFT                   9

/* sys_device1 :: GP2_C :: tx3_fir_tap_pre [08:05] */
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_PRE_MASK                     0x01e0
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_PRE_ALIGN                    0
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_PRE_BITS                     4
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_PRE_SHIFT                    5

/* sys_device1 :: GP2_C :: tx3_fir_tap_post [04:00] */
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_POST_MASK                    0x001f
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_POST_ALIGN                   0
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_POST_BITS                    5
#define PHY84328_SYS_DEV1_GP2_C_TX3_FIR_TAP_POST_SHIFT                   0


/****************************************************************************
 * sys_device1_cl72_user_regs
 */
/****************************************************************************
 * sys_device1 :: cl72_xmt_control_register
 */
/* sys_device1 :: cl72_xmt_control_register :: xmt_control_page [15:00] */
#define PHY84328_SYS_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_MASK 0xffff
#define PHY84328_SYS_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_BITS 16
#define PHY84328_SYS_DEV1_CL72_XMT_CONTROL_REGISTER_XMT_CONTROL_PAGE_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl72_rcvd_status_register
 */
/* sys_device1 :: cl72_rcvd_status_register :: rcvd_status_page [15:00] */
#define PHY84328_SYS_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_MASK 0xffff
#define PHY84328_SYS_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_BITS 16
#define PHY84328_SYS_DEV1_CL72_RCVD_STATUS_REGISTER_RCVD_STATUS_PAGE_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl72_tx_fir_tap_register
 */
/* sys_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_force [15:15] */
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_MASK 0x8000
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_BITS 1
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_FORCE_SHIFT 15

/* sys_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_post [14:10] */
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_MASK  0x7c00
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_BITS  5
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_POST_SHIFT 10

/* sys_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_main [09:04] */
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_MASK  0x03f0
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_BITS  6
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_MAIN_SHIFT 4

/* sys_device1 :: cl72_tx_fir_tap_register :: tx_fir_tap_pre [03:00] */
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_MASK   0x000f
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_ALIGN  0
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_BITS   4
#define PHY84328_SYS_DEV1_CL72_TX_FIR_TAP_REGISTER_TX_FIR_TAP_PRE_SHIFT  0


/****************************************************************************
 * sys_device1 :: cl72_misc1_control
 */
/* sys_device1 :: cl72_misc1_control :: link_control_force [15:15] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_MASK     0x8000
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_BITS     1
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCE_SHIFT    15

/* sys_device1 :: cl72_misc1_control :: link_control_forceval [14:14] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_MASK  0x4000
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_BITS  1
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_LINK_CONTROL_FORCEVAL_SHIFT 14

/* sys_device1 :: cl72_misc1_control :: tx_fir_tap_main_kx_init_val [13:08] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_MASK 0x3f00
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_BITS 6
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TX_FIR_TAP_MAIN_KX_INIT_VAL_SHIFT 8

/* sys_device1 :: cl72_misc1_control :: tap_default_muxsel_force [07:07] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_MASK 0x0080
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCE_SHIFT 7

/* sys_device1 :: cl72_misc1_control :: tap_default_muxsel_forceval [06:04] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_MASK 0x0070
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_BITS 3
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TAP_DEFAULT_MUXSEL_FORCEVAL_SHIFT 4

/* sys_device1 :: cl72_misc1_control :: reserved0 [03:02] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RESERVED0_MASK              0x000c
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RESERVED0_ALIGN             0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RESERVED0_BITS              2
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RESERVED0_SHIFT             2

/* sys_device1 :: cl72_misc1_control :: tr_coarse_lock [01:01] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_MASK         0x0002
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_BITS         1
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_TR_COARSE_LOCK_SHIFT        1

/* sys_device1 :: cl72_misc1_control :: rx_trained [00:00] */
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_MASK             0x0001
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_ALIGN            0
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_BITS             1
#define PHY84328_SYS_DEV1_CL72_MISC1_CONTROL_RX_TRAINED_SHIFT            0


/****************************************************************************
 * sys_device1 :: cl72_misc2_control
 */
/* sys_device1 :: cl72_misc2_control :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RESERVED0_MASK              0xc000
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RESERVED0_ALIGN             0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RESERVED0_BITS              2
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RESERVED0_SHIFT             14

/* sys_device1 :: cl72_misc2_control :: rxfifo_data_swap_r20clk [13:13] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_MASK 0x2000
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_RXFIFO_DATA_SWAP_R20CLK_SHIFT 13

/* sys_device1 :: cl72_misc2_control :: txfifo_data_swap_t20clk [12:12] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_MASK 0x1000
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_TXFIFO_DATA_SWAP_T20CLK_SHIFT 12

/* sys_device1 :: cl72_misc2_control :: signal_detect_fec_sel [11:11] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_MASK  0x0800
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_BITS  1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_SIGNAL_DETECT_FEC_SEL_SHIFT 11

/* sys_device1 :: cl72_misc2_control :: wait_timer_frame_inc_en [10:10] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_MASK 0x0400
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_INC_EN_SHIFT 10

/* sys_device1 :: cl72_misc2_control :: wait_timer_frame_cnt_init_sel [09:08] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_MASK 0x0300
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_BITS 2
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_WAIT_TIMER_FRAME_CNT_INIT_SEL_SHIFT 8

/* sys_device1 :: cl72_misc2_control :: main_tap_adjust_force [07:07] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_MASK  0x0080
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_BITS  1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCE_SHIFT 7

/* sys_device1 :: cl72_misc2_control :: main_tap_adjust_forceval [06:06] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_MASK 0x0040
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_FORCEVAL_SHIFT 6

/* sys_device1 :: cl72_misc2_control :: main_tap_adjust_en [05:05] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_MASK     0x0020
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_BITS     1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_MAIN_TAP_ADJUST_EN_SHIFT    5

/* sys_device1 :: cl72_misc2_control :: newpg_rcvd_override [04:04] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_MASK    0x0010
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_ALIGN   0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_BITS    1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_OVERRIDE_SHIFT   4

/* sys_device1 :: cl72_misc2_control :: newpg_rcvd_load [03:03] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_MASK        0x0008
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_ALIGN       0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_BITS        1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_NEWPG_RCVD_LOAD_SHIFT       3

/* sys_device1 :: cl72_misc2_control :: inc_dec_val_sel [02:02] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_MASK        0x0004
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_ALIGN       0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_BITS        1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_INC_DEC_VAL_SEL_SHIFT       2

/* sys_device1 :: cl72_misc2_control :: dis_max_wait_timer_force [01:01] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_MASK 0x0002
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCE_SHIFT 1

/* sys_device1 :: cl72_misc2_control :: dis_max_wait_timer_forceval [00:00] */
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_MASK 0x0001
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC2_CONTROL_DIS_MAX_WAIT_TIMER_FORCEVAL_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl72_kr_default_control
 */
/* sys_device1 :: cl72_kr_default_control :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_MASK         0x8000
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_BITS         1
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_RESERVED0_SHIFT        15

/* sys_device1 :: cl72_kr_default_control :: tx_fir_tap_post_kr_init_val [14:10] */
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_MASK 0x7c00
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_BITS 5
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_POST_KR_INIT_VAL_SHIFT 10

/* sys_device1 :: cl72_kr_default_control :: tx_fir_tap_main_kr_init_val [09:04] */
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_MASK 0x03f0
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_BITS 6
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_KR_INIT_VAL_SHIFT 4

/* sys_device1 :: cl72_kr_default_control :: tx_fir_tap_pre_kr_init_val [03:00] */
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_MASK 0x000f
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_BITS 4
#define PHY84328_SYS_DEV1_CL72_KR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_KR_INIT_VAL_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl72_os_default_control
 */
/* sys_device1 :: cl72_os_default_control :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_MASK         0x8000
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_BITS         1
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_RESERVED0_SHIFT        15

/* sys_device1 :: cl72_os_default_control :: tx_fir_tap_post_os_init_val [14:10] */
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_MASK 0x7c00
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_BITS 5
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_POST_OS_INIT_VAL_SHIFT 10

/* sys_device1 :: cl72_os_default_control :: tx_fir_tap_main_os_init_val [09:04] */
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_MASK 0x03f0
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_BITS 6
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_OS_INIT_VAL_SHIFT 4

/* sys_device1 :: cl72_os_default_control :: tx_fir_tap_pre_os_init_val [03:00] */
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_MASK 0x000f
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_BITS 4
#define PHY84328_SYS_DEV1_CL72_OS_DEFAULT_CONTROL_TX_FIR_TAP_PRE_OS_INIT_VAL_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl72_br_default_control
 */
/* sys_device1 :: cl72_br_default_control :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_MASK         0x8000
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_BITS         1
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_RESERVED0_SHIFT        15

/* sys_device1 :: cl72_br_default_control :: tx_fir_tap_post_br_init_val [14:10] */
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_MASK 0x7c00
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_BITS 5
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_POST_BR_INIT_VAL_SHIFT 10

/* sys_device1 :: cl72_br_default_control :: tx_fir_tap_main_br_init_val [09:04] */
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_MASK 0x03f0
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_BITS 6
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_MAIN_BR_INIT_VAL_SHIFT 4

/* sys_device1 :: cl72_br_default_control :: tx_fir_tap_pre_br_init_val [03:00] */
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_MASK 0x000f
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_BITS 4
#define PHY84328_SYS_DEV1_CL72_BR_DEFAULT_CONTROL_TX_FIR_TAP_PRE_BR_INIT_VAL_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl72_tap_limit_control
 */
/* sys_device1 :: cl72_tap_limit_control :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_MASK          0x8000
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_ALIGN         0
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_BITS          1
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_RESERVED0_SHIFT         15

/* sys_device1 :: cl72_tap_limit_control :: post_tap_limit [14:10] */
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_MASK     0x7c00
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_BITS     5
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_POST_TAP_LIMIT_SHIFT    10

/* sys_device1 :: cl72_tap_limit_control :: main_tap_limit [09:04] */
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_MASK     0x03f0
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_BITS     6
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_MAIN_TAP_LIMIT_SHIFT    4

/* sys_device1 :: cl72_tap_limit_control :: pre_tap_limit [03:00] */
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_MASK      0x000f
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_ALIGN     0
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_BITS      4
#define PHY84328_SYS_DEV1_CL72_TAP_LIMIT_CONTROL_PRE_TAP_LIMIT_SHIFT     0


/****************************************************************************
 * sys_device1 :: cl72_misc3_control
 */
/* sys_device1 :: cl72_misc3_control :: cl72_en_mask [15:00] */
#define PHY84328_SYS_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_MASK           0xffff
#define PHY84328_SYS_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_ALIGN          0
#define PHY84328_SYS_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_BITS           16
#define PHY84328_SYS_DEV1_CL72_MISC3_CONTROL_CL72_EN_MASK_SHIFT          0


/****************************************************************************
 * sys_device1 :: cl72_tap_preset_control
 */
/* sys_device1 :: cl72_tap_preset_control :: reserved0 [15:09] */
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_MASK         0xfe00
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_BITS         7
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_RESERVED0_SHIFT        9

/* sys_device1 :: cl72_tap_preset_control :: pre_init_val [08:05] */
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_MASK      0x01e0
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_ALIGN     0
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_BITS      4
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_PRE_INIT_VAL_SHIFT     5

/* sys_device1 :: cl72_tap_preset_control :: post_init_val [04:00] */
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_MASK     0x001f
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_BITS     5
#define PHY84328_SYS_DEV1_CL72_TAP_PRESET_CONTROL_POST_INIT_VAL_SHIFT    0


/****************************************************************************
 * sys_device1 :: cl72_misc4_control
 */
/* sys_device1 :: cl72_misc4_control :: reserved0 [15:12] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RESERVED0_MASK              0xf000
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RESERVED0_ALIGN             0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RESERVED0_BITS              4
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RESERVED0_SHIFT             12

/* sys_device1 :: cl72_misc4_control :: rx_wclk_20_mode_sel [11:10] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_MASK    0x0c00
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_ALIGN   0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_BITS    2
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_20_MODE_SEL_SHIFT   10

/* sys_device1 :: cl72_misc4_control :: rx_wclk16_ckgate_off [09:09] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_MASK   0x0200
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_ALIGN  0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_BITS   1
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_CKGATE_OFF_SHIFT  9

/* sys_device1 :: cl72_misc4_control :: rx_wclk16_legacy_clkmode [08:08] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_MASK 0x0100
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_LEGACY_CLKMODE_SHIFT 8

/* sys_device1 :: cl72_misc4_control :: rx_wclk16_wclk20_per_lane [07:07] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_MASK 0x0080
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK16_WCLK20_PER_LANE_SHIFT 7

/* sys_device1 :: cl72_misc4_control :: rx_wclk_16_mode_sel [06:05] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_MASK    0x0060
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_ALIGN   0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_BITS    2
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_16_MODE_SEL_SHIFT   5

/* sys_device1 :: cl72_misc4_control :: rx_wclk33_mode_sel [04:03] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_MASK     0x0018
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_BITS     2
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK33_MODE_SEL_SHIFT    3

/* sys_device1 :: cl72_misc4_control :: rx_wclk_cl72_rst_sw [02:02] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_MASK    0x0004
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_ALIGN   0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_BITS    1
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_RST_SW_SHIFT   2

/* sys_device1 :: cl72_misc4_control :: rx_wclk_cl72_ckgate_sw [01:01] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_MASK 0x0002
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_BITS 1
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_RX_WCLK_CL72_CKGATE_SW_SHIFT 1

/* sys_device1 :: cl72_misc4_control :: cl72_en_mask [00:00] */
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_MASK           0x0001
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_ALIGN          0
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_BITS           1
#define PHY84328_SYS_DEV1_CL72_MISC4_CONTROL_CL72_EN_MASK_SHIFT          0


/****************************************************************************
 * sys_device1 :: cl72_fault_register
 */
/* sys_device1 :: cl72_fault_register :: reserved0 [15:04] */
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_RESERVED0_MASK             0xfff0
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_RESERVED0_ALIGN            0
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_RESERVED0_BITS             12
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_RESERVED0_SHIFT            4

/* sys_device1 :: cl72_fault_register :: cl72_frame_lock [03:03] */
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_MASK       0x0008
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_ALIGN      0
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_BITS       1
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_CL72_FRAME_LOCK_SHIFT      3

/* sys_device1 :: cl72_fault_register :: micro_status_bit2 [02:02] */
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_MASK     0x0004
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_BITS     1
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT2_SHIFT    2

/* sys_device1 :: cl72_fault_register :: micro_status_bit1 [01:01] */
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_MASK     0x0002
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_BITS     1
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT1_SHIFT    1

/* sys_device1 :: cl72_fault_register :: micro_status_bit0 [00:00] */
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_MASK     0x0001
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_BITS     1
#define PHY84328_SYS_DEV1_CL72_FAULT_REGISTER_MICRO_STATUS_BIT0_SHIFT    0


/****************************************************************************
 * sys_device1 :: cl72_debug_1_register
 */
/* sys_device1 :: cl72_debug_1_register :: reserved0 [15:12] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_MASK           0xf000
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_ALIGN          0
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_BITS           4
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_RESERVED0_SHIFT          12

/* sys_device1 :: cl72_debug_1_register :: tap_max_val [11:06] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_MASK         0x0fc0
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_BITS         6
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MAX_VAL_SHIFT        6

/* sys_device1 :: cl72_debug_1_register :: tap_min_val [05:00] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_MASK         0x003f
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_BITS         6
#define PHY84328_SYS_DEV1_CL72_DEBUG_1_REGISTER_TAP_MIN_VAL_SHIFT        0


/****************************************************************************
 * sys_device1 :: cl72_debug_2_register
 */
/* sys_device1 :: cl72_debug_2_register :: pmd_data_swap [15:15] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_MASK       0x8000
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_ALIGN      0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_BITS       1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_PMD_DATA_SWAP_SHIFT      15

/* sys_device1 :: cl72_debug_2_register :: brk_ring_osc [14:14] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_MASK        0x4000
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_ALIGN       0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_BITS        1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BRK_RING_OSC_SHIFT       14

/* sys_device1 :: cl72_debug_2_register :: strict_marker_chk [13:13] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_MASK   0x2000
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_ALIGN  0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_BITS   1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_MARKER_CHK_SHIFT  13

/* sys_device1 :: cl72_debug_2_register :: strict_dme_chk [12:12] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_MASK      0x1000
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_ALIGN     0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_BITS      1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_STRICT_DME_CHK_SHIFT     12

/* sys_device1 :: cl72_debug_2_register :: dis_max_wait_timer [11:11] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_MASK  0x0800
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_BITS  1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_DIS_MAX_WAIT_TIMER_SHIFT 11

/* sys_device1 :: cl72_debug_2_register :: max_wait_timer_val [10:09] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_MASK  0x0600
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_BITS  2
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_MAX_WAIT_TIMER_VAL_SHIFT 9

/* sys_device1 :: cl72_debug_2_register :: signal_det_force [08:08] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_MASK    0x0100
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_ALIGN   0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_BITS    1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_SIGNAL_DET_FORCE_SHIFT   8

/* sys_device1 :: cl72_debug_2_register :: tr_coarse_lock_force [07:07] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_MASK 0x0080
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_BITS 1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_TR_COARSE_LOCK_FORCE_SHIFT 7

/* sys_device1 :: cl72_debug_2_register :: clk_gate_force_ [06:06] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__MASK     0x0040
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__BITS     1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCE__SHIFT    6

/* sys_device1 :: cl72_debug_2_register :: clk_gate_forceval [05:05] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_MASK   0x0020
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_ALIGN  0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_BITS   1
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_CLK_GATE_FORCEVAL_SHIFT  5

/* sys_device1 :: cl72_debug_2_register :: bad_marker_cnt [04:02] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_MASK      0x001c
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_ALIGN     0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_BITS      3
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_BAD_MARKER_CNT_SHIFT     2

/* sys_device1 :: cl72_debug_2_register :: good_marker_cnt [01:00] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_MASK     0x0003
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_BITS     2
#define PHY84328_SYS_DEV1_CL72_DEBUG_2_REGISTER_GOOD_MARKER_CNT_SHIFT    0


/****************************************************************************
 * sys_device1 :: cl72_debug_3_register
 */
/* sys_device1 :: cl72_debug_3_register :: signal_ok_force [15:15] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_MASK     0x8000
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_BITS     1
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_SIGNAL_OK_FORCE_SHIFT    15

/* sys_device1 :: cl72_debug_3_register :: ctrl_frame_dly [14:11] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_MASK      0x7800
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_ALIGN     0
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_BITS      4
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_CTRL_FRAME_DLY_SHIFT     11

/* sys_device1 :: cl72_debug_3_register :: random_seed [10:00] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_MASK         0x07ff
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_ALIGN        0
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_BITS         11
#define PHY84328_SYS_DEV1_CL72_DEBUG_3_REGISTER_RANDOM_SEED_SHIFT        0


/****************************************************************************
 * sys_device1 :: cl72_debug_4_register
 */
/* sys_device1 :: cl72_debug_4_register :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_MASK           0xc000
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_ALIGN          0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_BITS           2
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_RESERVED0_SHIFT          14

/* sys_device1 :: cl72_debug_4_register :: brcm_mode_force [13:13] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_MASK     0x2000
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_BITS     1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCE_SHIFT    13

/* sys_device1 :: cl72_debug_4_register :: brcm_mode_forceval [12:12] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_MASK  0x1000
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_BITS  1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_BRCM_MODE_FORCEVAL_SHIFT 12

/* sys_device1 :: cl72_debug_4_register :: v2_constraint_dis [11:11] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_MASK   0x0800
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_ALIGN  0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_BITS   1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_V2_CONSTRAINT_DIS_SHIFT  11

/* sys_device1 :: cl72_debug_4_register :: tap_v2_val [10:06] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_MASK          0x07c0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_ALIGN         0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_BITS          5
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TAP_V2_VAL_SHIFT         6

/* sys_device1 :: cl72_debug_4_register :: micro_reg_reset [05:05] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_MASK     0x0020
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_BITS     1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_MICRO_REG_RESET_SHIFT    5

/* sys_device1 :: cl72_debug_4_register :: sigdet_forceval [04:04] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_MASK     0x0010
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_BITS     1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCEVAL_SHIFT    4

/* sys_device1 :: cl72_debug_4_register :: sigdet_force [03:03] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_MASK        0x0008
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_ALIGN       0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_BITS        1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_SIGDET_FORCE_SHIFT       3

/* sys_device1 :: cl72_debug_4_register :: trnpat_en_forceval [02:02] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_MASK  0x0004
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_BITS  1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCEVAL_SHIFT 2

/* sys_device1 :: cl72_debug_4_register :: trnpat_en_force [01:01] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_MASK     0x0002
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_ALIGN    0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_BITS     1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_TRNPAT_EN_FORCE_SHIFT    1

/* sys_device1 :: cl72_debug_4_register :: ppm_offset_en [00:00] */
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_MASK       0x0001
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_ALIGN      0
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_BITS       1
#define PHY84328_SYS_DEV1_CL72_DEBUG_4_REGISTER_PPM_OFFSET_EN_SHIFT      0


/****************************************************************************
 * sys_device1_userLanesCtrl_Registers
 */
/****************************************************************************
 * sys_device1 :: xgxsControl
 */
/* sys_device1 :: xgxsControl :: pgen_en [15:15] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_PGEN_EN_MASK                       0x8000
#define PHY84328_SYS_DEV1_XGXSCONTROL_PGEN_EN_ALIGN                      0
#define PHY84328_SYS_DEV1_XGXSCONTROL_PGEN_EN_BITS                       1
#define PHY84328_SYS_DEV1_XGXSCONTROL_PGEN_EN_SHIFT                      15

/* sys_device1 :: xgxsControl :: pcmp_en [14:14] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_PCMP_EN_MASK                       0x4000
#define PHY84328_SYS_DEV1_XGXSCONTROL_PCMP_EN_ALIGN                      0
#define PHY84328_SYS_DEV1_XGXSCONTROL_PCMP_EN_BITS                       1
#define PHY84328_SYS_DEV1_XGXSCONTROL_PCMP_EN_SHIFT                      14

/* sys_device1 :: xgxsControl :: start_sequencer [13:13] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_START_SEQUENCER_MASK               0x2000
#define PHY84328_SYS_DEV1_XGXSCONTROL_START_SEQUENCER_ALIGN              0
#define PHY84328_SYS_DEV1_XGXSCONTROL_START_SEQUENCER_BITS               1
#define PHY84328_SYS_DEV1_XGXSCONTROL_START_SEQUENCER_SHIFT              13

/* sys_device1 :: xgxsControl :: reset_anlg [12:12] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESET_ANLG_MASK                    0x1000
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESET_ANLG_ALIGN                   0
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESET_ANLG_BITS                    1
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESET_ANLG_SHIFT                   12

/* sys_device1 :: xgxsControl :: mode_10g [11:08] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_MODE_10G_MASK                      0x0f00
#define PHY84328_SYS_DEV1_XGXSCONTROL_MODE_10G_ALIGN                     0
#define PHY84328_SYS_DEV1_XGXSCONTROL_MODE_10G_BITS                      4
#define PHY84328_SYS_DEV1_XGXSCONTROL_MODE_10G_SHIFT                     8

/* sys_device1 :: xgxsControl :: pll_bypass [07:07] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_PLL_BYPASS_MASK                    0x0080
#define PHY84328_SYS_DEV1_XGXSCONTROL_PLL_BYPASS_ALIGN                   0
#define PHY84328_SYS_DEV1_XGXSCONTROL_PLL_BYPASS_BITS                    1
#define PHY84328_SYS_DEV1_XGXSCONTROL_PLL_BYPASS_SHIFT                   7

/* sys_device1 :: xgxsControl :: rloop [06:06] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_RLOOP_MASK                         0x0040
#define PHY84328_SYS_DEV1_XGXSCONTROL_RLOOP_ALIGN                        0
#define PHY84328_SYS_DEV1_XGXSCONTROL_RLOOP_BITS                         1
#define PHY84328_SYS_DEV1_XGXSCONTROL_RLOOP_SHIFT                        6

/* sys_device1 :: xgxsControl :: reserved0 [05:05] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESERVED0_MASK                     0x0020
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESERVED0_ALIGN                    0
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESERVED0_BITS                     1
#define PHY84328_SYS_DEV1_XGXSCONTROL_RESERVED0_SHIFT                    5

/* sys_device1 :: xgxsControl :: mdio_cont_en [04:04] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_MDIO_CONT_EN_MASK                  0x0010
#define PHY84328_SYS_DEV1_XGXSCONTROL_MDIO_CONT_EN_ALIGN                 0
#define PHY84328_SYS_DEV1_XGXSCONTROL_MDIO_CONT_EN_BITS                  1
#define PHY84328_SYS_DEV1_XGXSCONTROL_MDIO_CONT_EN_SHIFT                 4

/* sys_device1 :: xgxsControl :: cdet_en [03:03] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_CDET_EN_MASK                       0x0008
#define PHY84328_SYS_DEV1_XGXSCONTROL_CDET_EN_ALIGN                      0
#define PHY84328_SYS_DEV1_XGXSCONTROL_CDET_EN_BITS                       1
#define PHY84328_SYS_DEV1_XGXSCONTROL_CDET_EN_SHIFT                      3

/* sys_device1 :: xgxsControl :: eden [02:02] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_EDEN_MASK                          0x0004
#define PHY84328_SYS_DEV1_XGXSCONTROL_EDEN_ALIGN                         0
#define PHY84328_SYS_DEV1_XGXSCONTROL_EDEN_BITS                          1
#define PHY84328_SYS_DEV1_XGXSCONTROL_EDEN_SHIFT                         2

/* sys_device1 :: xgxsControl :: afrst_en [01:01] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_AFRST_EN_MASK                      0x0002
#define PHY84328_SYS_DEV1_XGXSCONTROL_AFRST_EN_ALIGN                     0
#define PHY84328_SYS_DEV1_XGXSCONTROL_AFRST_EN_BITS                      1
#define PHY84328_SYS_DEV1_XGXSCONTROL_AFRST_EN_SHIFT                     1

/* sys_device1 :: xgxsControl :: txcko_div [00:00] */
#define PHY84328_SYS_DEV1_XGXSCONTROL_TXCKO_DIV_MASK                     0x0001
#define PHY84328_SYS_DEV1_XGXSCONTROL_TXCKO_DIV_ALIGN                    0
#define PHY84328_SYS_DEV1_XGXSCONTROL_TXCKO_DIV_BITS                     1
#define PHY84328_SYS_DEV1_XGXSCONTROL_TXCKO_DIV_SHIFT                    0


/****************************************************************************
 * sys_device1 :: xgxsStatus
 */
/* sys_device1 :: xgxsStatus :: status_en [15:15] */
#define PHY84328_SYS_DEV1_XGXSSTATUS_STATUS_EN_MASK                      0x8000
#define PHY84328_SYS_DEV1_XGXSSTATUS_STATUS_EN_ALIGN                     0
#define PHY84328_SYS_DEV1_XGXSSTATUS_STATUS_EN_BITS                      1
#define PHY84328_SYS_DEV1_XGXSSTATUS_STATUS_EN_SHIFT                     15

/* sys_device1 :: xgxsStatus :: reserved0 [14:12] */
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED0_MASK                      0x7000
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED0_ALIGN                     0
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED0_BITS                      3
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED0_SHIFT                     12

/* sys_device1 :: xgxsStatus :: txpll_lock [11:11] */
#define PHY84328_SYS_DEV1_XGXSSTATUS_TXPLL_LOCK_MASK                     0x0800
#define PHY84328_SYS_DEV1_XGXSSTATUS_TXPLL_LOCK_ALIGN                    0
#define PHY84328_SYS_DEV1_XGXSSTATUS_TXPLL_LOCK_BITS                     1
#define PHY84328_SYS_DEV1_XGXSSTATUS_TXPLL_LOCK_SHIFT                    11

/* sys_device1 :: xgxsStatus :: reserved1 [10:04] */
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED1_MASK                      0x07f0
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED1_ALIGN                     0
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED1_BITS                      7
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED1_SHIFT                     4

/* sys_device1 :: xgxsStatus :: pll_mode_afe [03:03] */
#define PHY84328_SYS_DEV1_XGXSSTATUS_PLL_MODE_AFE_MASK                   0x0008
#define PHY84328_SYS_DEV1_XGXSSTATUS_PLL_MODE_AFE_ALIGN                  0
#define PHY84328_SYS_DEV1_XGXSSTATUS_PLL_MODE_AFE_BITS                   1
#define PHY84328_SYS_DEV1_XGXSSTATUS_PLL_MODE_AFE_SHIFT                  3

/* sys_device1 :: xgxsStatus :: reserved2 [02:00] */
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED2_MASK                      0x0007
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED2_ALIGN                     0
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED2_BITS                      3
#define PHY84328_SYS_DEV1_XGXSSTATUS_RESERVED2_SHIFT                     0


/****************************************************************************
 * sys_device1 :: miscControl1
 */
/* sys_device1 :: miscControl1 :: PMD_Lane3_tx_disable [15:15] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_MASK         0x8000
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_ALIGN        0
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_BITS         1
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE3_TX_DISABLE_SHIFT        15

/* sys_device1 :: miscControl1 :: PMD_Lane2_tx_disable [14:14] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_MASK         0x4000
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_ALIGN        0
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_BITS         1
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE2_TX_DISABLE_SHIFT        14

/* sys_device1 :: miscControl1 :: PMD_Lane1_tx_disable [13:13] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_MASK         0x2000
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_ALIGN        0
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_BITS         1
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE1_TX_DISABLE_SHIFT        13

/* sys_device1 :: miscControl1 :: PMD_Lane0_tx_disable [12:12] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_MASK         0x1000
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_ALIGN        0
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_BITS         1
#define PHY84328_SYS_DEV1_MISCCONTROL1_PMD_LANE0_TX_DISABLE_SHIFT        12

/* sys_device1 :: miscControl1 :: Global_PMD_tx_disable [11:11] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_MASK        0x0800
#define PHY84328_SYS_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_ALIGN       0
#define PHY84328_SYS_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_BITS        1
#define PHY84328_SYS_DEV1_MISCCONTROL1_GLOBAL_PMD_TX_DISABLE_SHIFT       11

/* sys_device1 :: miscControl1 :: reserved0 [10:05] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED0_MASK                    0x07e0
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED0_BITS                    6
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED0_SHIFT                   5

/* sys_device1 :: miscControl1 :: force_div5_for_lxck25 [04:04] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_MASK        0x0010
#define PHY84328_SYS_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_ALIGN       0
#define PHY84328_SYS_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_BITS        1
#define PHY84328_SYS_DEV1_MISCCONTROL1_FORCE_DIV5_FOR_LXCK25_SHIFT       4

/* sys_device1 :: miscControl1 :: reserved1 [03:03] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED1_MASK                    0x0008
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED1_ALIGN                   0
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED1_BITS                    1
#define PHY84328_SYS_DEV1_MISCCONTROL1_RESERVED1_SHIFT                   3

/* sys_device1 :: miscControl1 :: invert_rx_sigdet [02:02] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_MASK             0x0004
#define PHY84328_SYS_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_ALIGN            0
#define PHY84328_SYS_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_BITS             1
#define PHY84328_SYS_DEV1_MISCCONTROL1_INVERT_RX_SIGDET_SHIFT            2

/* sys_device1 :: miscControl1 :: ieee_blksel_autodet [01:01] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_MASK          0x0002
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_ALIGN         0
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_BITS          1
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_AUTODET_SHIFT         1

/* sys_device1 :: miscControl1 :: ieee_blksel_val [00:00] */
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_MASK              0x0001
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_ALIGN             0
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_BITS              1
#define PHY84328_SYS_DEV1_MISCCONTROL1_IEEE_BLKSEL_VAL_SHIFT             0


/****************************************************************************
 * sys_device1 :: laneCtrl2
 */
/* sys_device1 :: laneCtrl2 :: reserved0 [15:08] */
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED0_MASK                       0xff00
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED0_ALIGN                      0
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED0_BITS                       8
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED0_SHIFT                      8

/* sys_device1 :: laneCtrl2 :: rloop1g [07:04] */
#define PHY84328_SYS_DEV1_LANECTRL2_RLOOP1G_MASK                         0x00f0
#define PHY84328_SYS_DEV1_LANECTRL2_RLOOP1G_ALIGN                        0
#define PHY84328_SYS_DEV1_LANECTRL2_RLOOP1G_BITS                         4
#define PHY84328_SYS_DEV1_LANECTRL2_RLOOP1G_SHIFT                        4

/* sys_device1 :: laneCtrl2 :: reserved1 [03:00] */
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED1_MASK                       0x000f
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED1_ALIGN                      0
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED1_BITS                       4
#define PHY84328_SYS_DEV1_LANECTRL2_RESERVED1_SHIFT                      0


/****************************************************************************
 * sys_device1 :: laneCtrl3
 */
/* sys_device1 :: laneCtrl3 :: lock_ref [15:12] */
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_MASK                        0xf000
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_ALIGN                       0
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_BITS                        4
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_SHIFT                       12

/* sys_device1 :: laneCtrl3 :: pwrdwn_force [11:11] */
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_FORCE_MASK                    0x0800
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_FORCE_ALIGN                   0
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_FORCE_BITS                    1
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_FORCE_SHIFT                   11

/* sys_device1 :: laneCtrl3 :: lock_ref_en [10:10] */
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_EN_MASK                     0x0400
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_EN_ALIGN                    0
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_EN_BITS                     1
#define PHY84328_SYS_DEV1_LANECTRL3_LOCK_REF_EN_SHIFT                    10

/* sys_device1 :: laneCtrl3 :: pwrdwn10g_pll_dis [09:09] */
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_MASK               0x0200
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_ALIGN              0
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_BITS               1
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN10G_PLL_DIS_SHIFT              9

/* sys_device1 :: laneCtrl3 :: pwrdwn_pll [08:08] */
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_PLL_MASK                      0x0100
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_PLL_ALIGN                     0
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_PLL_BITS                      1
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDWN_PLL_SHIFT                     8

/* sys_device1 :: laneCtrl3 :: pwrdn_tx [07:04] */
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_TX_MASK                        0x00f0
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_TX_ALIGN                       0
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_TX_BITS                        4
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_TX_SHIFT                       4

/* sys_device1 :: laneCtrl3 :: pwrdn_rx [03:00] */
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_RX_MASK                        0x000f
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_RX_ALIGN                       0
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_RX_BITS                        4
#define PHY84328_SYS_DEV1_LANECTRL3_PWRDN_RX_SHIFT                       0


/****************************************************************************
 * sys_device1 :: lanePrbs
 */
/* sys_device1 :: lanePrbs :: prbs_en3 [15:15] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN3_MASK                         0x8000
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN3_ALIGN                        0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN3_BITS                         1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN3_SHIFT                        15

/* sys_device1 :: lanePrbs :: prbs_inv3 [14:14] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV3_MASK                        0x4000
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV3_ALIGN                       0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV3_BITS                        1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV3_SHIFT                       14

/* sys_device1 :: lanePrbs :: prbs_order3 [13:12] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER3_MASK                      0x3000
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER3_ALIGN                     0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER3_BITS                      2
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER3_SHIFT                     12

/* sys_device1 :: lanePrbs :: prbs_en2 [11:11] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN2_MASK                         0x0800
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN2_ALIGN                        0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN2_BITS                         1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN2_SHIFT                        11

/* sys_device1 :: lanePrbs :: prbs_inv2 [10:10] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV2_MASK                        0x0400
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV2_ALIGN                       0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV2_BITS                        1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV2_SHIFT                       10

/* sys_device1 :: lanePrbs :: prbs_order2 [09:08] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER2_MASK                      0x0300
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER2_ALIGN                     0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER2_BITS                      2
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER2_SHIFT                     8

/* sys_device1 :: lanePrbs :: prbs_en1 [07:07] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN1_MASK                         0x0080
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN1_ALIGN                        0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN1_BITS                         1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN1_SHIFT                        7

/* sys_device1 :: lanePrbs :: prbs_inv1 [06:06] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV1_MASK                        0x0040
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV1_ALIGN                       0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV1_BITS                        1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV1_SHIFT                       6

/* sys_device1 :: lanePrbs :: prbs_order1 [05:04] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER1_MASK                      0x0030
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER1_ALIGN                     0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER1_BITS                      2
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER1_SHIFT                     4

/* sys_device1 :: lanePrbs :: prbs_en0 [03:03] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN0_MASK                         0x0008
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN0_ALIGN                        0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN0_BITS                         1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_EN0_SHIFT                        3

/* sys_device1 :: lanePrbs :: prbs_inv0 [02:02] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV0_MASK                        0x0004
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV0_ALIGN                       0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV0_BITS                        1
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_INV0_SHIFT                       2

/* sys_device1 :: lanePrbs :: prbs_order0 [01:00] */
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER0_MASK                      0x0003
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER0_ALIGN                     0
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER0_BITS                      2
#define PHY84328_SYS_DEV1_LANEPRBS_PRBS_ORDER0_SHIFT                     0


/****************************************************************************
 * sys_device1 :: laneCtrl
 */
/* sys_device1 :: laneCtrl :: reserved0 [15:11] */
#define PHY84328_SYS_DEV1_LANECTRL_RESERVED0_MASK                        0xf800
#define PHY84328_SYS_DEV1_LANECTRL_RESERVED0_ALIGN                       0
#define PHY84328_SYS_DEV1_LANECTRL_RESERVED0_BITS                        5
#define PHY84328_SYS_DEV1_LANECTRL_RESERVED0_SHIFT                       11

/* sys_device1 :: laneCtrl :: pwrdn_ext_dis [10:10] */
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_EXT_DIS_MASK                    0x0400
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_EXT_DIS_ALIGN                   0
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_EXT_DIS_BITS                    1
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_EXT_DIS_SHIFT                   10

/* sys_device1 :: laneCtrl :: pwrdn_safe_dis [09:09] */
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_SAFE_DIS_MASK                   0x0200
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_SAFE_DIS_ALIGN                  0
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_SAFE_DIS_BITS                   1
#define PHY84328_SYS_DEV1_LANECTRL_PWRDN_SAFE_DIS_SHIFT                  9

/* sys_device1 :: laneCtrl :: pwrdwn_clks_en [08:08] */
#define PHY84328_SYS_DEV1_LANECTRL_PWRDWN_CLKS_EN_MASK                   0x0100
#define PHY84328_SYS_DEV1_LANECTRL_PWRDWN_CLKS_EN_ALIGN                  0
#define PHY84328_SYS_DEV1_LANECTRL_PWRDWN_CLKS_EN_BITS                   1
#define PHY84328_SYS_DEV1_LANECTRL_PWRDWN_CLKS_EN_SHIFT                  8

/* sys_device1 :: laneCtrl :: rxSeqStart_ext_dis [07:07] */
#define PHY84328_SYS_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_MASK               0x0080
#define PHY84328_SYS_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_ALIGN              0
#define PHY84328_SYS_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_BITS               1
#define PHY84328_SYS_DEV1_LANECTRL_RXSEQSTART_EXT_DIS_SHIFT              7

/* sys_device1 :: laneCtrl :: pll_lock_rstb_r [06:06] */
#define PHY84328_SYS_DEV1_LANECTRL_PLL_LOCK_RSTB_R_MASK                  0x0040
#define PHY84328_SYS_DEV1_LANECTRL_PLL_LOCK_RSTB_R_ALIGN                 0
#define PHY84328_SYS_DEV1_LANECTRL_PLL_LOCK_RSTB_R_BITS                  1
#define PHY84328_SYS_DEV1_LANECTRL_PLL_LOCK_RSTB_R_SHIFT                 6

/* sys_device1 :: laneCtrl :: lfck_bypass [05:05] */
#define PHY84328_SYS_DEV1_LANECTRL_LFCK_BYPASS_MASK                      0x0020
#define PHY84328_SYS_DEV1_LANECTRL_LFCK_BYPASS_ALIGN                     0
#define PHY84328_SYS_DEV1_LANECTRL_LFCK_BYPASS_BITS                      1
#define PHY84328_SYS_DEV1_LANECTRL_LFCK_BYPASS_SHIFT                     5

/* sys_device1 :: laneCtrl :: rx_snoop_en [04:04] */
#define PHY84328_SYS_DEV1_LANECTRL_RX_SNOOP_EN_MASK                      0x0010
#define PHY84328_SYS_DEV1_LANECTRL_RX_SNOOP_EN_ALIGN                     0
#define PHY84328_SYS_DEV1_LANECTRL_RX_SNOOP_EN_BITS                      1
#define PHY84328_SYS_DEV1_LANECTRL_RX_SNOOP_EN_SHIFT                     4

/* sys_device1 :: laneCtrl :: mode_10g_snoop [03:00] */
#define PHY84328_SYS_DEV1_LANECTRL_MODE_10G_SNOOP_MASK                   0x000f
#define PHY84328_SYS_DEV1_LANECTRL_MODE_10G_SNOOP_ALIGN                  0
#define PHY84328_SYS_DEV1_LANECTRL_MODE_10G_SNOOP_BITS                   4
#define PHY84328_SYS_DEV1_LANECTRL_MODE_10G_SNOOP_SHIFT                  0


/****************************************************************************
 * sys_device1 :: TestModeLane
 */
/* sys_device1 :: TestModeLane :: eee_fast_timer_en [15:15] */
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_MASK            0x8000
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_ALIGN           0
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_BITS            1
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_FAST_TIMER_EN_SHIFT           15

/* sys_device1 :: TestModeLane :: eee_gateclk_en [14:14] */
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATECLK_EN_MASK               0x4000
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATECLK_EN_ALIGN              0
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATECLK_EN_BITS               1
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATECLK_EN_SHIFT              14

/* sys_device1 :: TestModeLane :: eee_gateoutclk_en [13:13] */
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_MASK            0x2000
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_ALIGN           0
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_BITS            1
#define PHY84328_SYS_DEV1_TESTMODELANE_EEE_GATEOUTCLK_EN_SHIFT           13

/* sys_device1 :: TestModeLane :: reserved0 [12:11] */
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED0_MASK                    0x1800
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED0_BITS                    2
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED0_SHIFT                   11

/* sys_device1 :: TestModeLane :: indck_mode_en_rx_force [10:10] */
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_MASK       0x0400
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_ALIGN      0
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_BITS       1
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_FORCE_SHIFT      10

/* sys_device1 :: TestModeLane :: indck_mode_en_rx_val [09:09] */
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_MASK         0x0200
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_ALIGN        0
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_BITS         1
#define PHY84328_SYS_DEV1_TESTMODELANE_INDCK_MODE_EN_RX_VAL_SHIFT        9

/* sys_device1 :: TestModeLane :: use_cl82en_cya [08:08] */
#define PHY84328_SYS_DEV1_TESTMODELANE_USE_CL82EN_CYA_MASK               0x0100
#define PHY84328_SYS_DEV1_TESTMODELANE_USE_CL82EN_CYA_ALIGN              0
#define PHY84328_SYS_DEV1_TESTMODELANE_USE_CL82EN_CYA_BITS               1
#define PHY84328_SYS_DEV1_TESTMODELANE_USE_CL82EN_CYA_SHIFT              8

/* sys_device1 :: TestModeLane :: txfifo_bypass [07:07] */
#define PHY84328_SYS_DEV1_TESTMODELANE_TXFIFO_BYPASS_MASK                0x0080
#define PHY84328_SYS_DEV1_TESTMODELANE_TXFIFO_BYPASS_ALIGN               0
#define PHY84328_SYS_DEV1_TESTMODELANE_TXFIFO_BYPASS_BITS                1
#define PHY84328_SYS_DEV1_TESTMODELANE_TXFIFO_BYPASS_SHIFT               7

/* sys_device1 :: TestModeLane :: reserved1 [06:06] */
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED1_MASK                    0x0040
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED1_ALIGN                   0
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED1_BITS                    1
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED1_SHIFT                   6

/* sys_device1 :: TestModeLane :: mode_change_rst_disable_for_tx [05:05] */
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_MASK 0x0020
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_ALIGN 0
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_BITS 1
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_TX_SHIFT 5

/* sys_device1 :: TestModeLane :: mode_change_rst_disable_for_rx [04:04] */
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_MASK 0x0010
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_ALIGN 0
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_BITS 1
#define PHY84328_SYS_DEV1_TESTMODELANE_MODE_CHANGE_RST_DISABLE_FOR_RX_SHIFT 4

/* sys_device1 :: TestModeLane :: reserved2 [03:00] */
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED2_MASK                    0x000f
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED2_ALIGN                   0
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED2_BITS                    4
#define PHY84328_SYS_DEV1_TESTMODELANE_RESERVED2_SHIFT                   0


/****************************************************************************
 * sys_device1 :: laneReset
 */
/* sys_device1 :: laneReset :: reset_mdio [15:15] */
#define PHY84328_SYS_DEV1_LANERESET_RESET_MDIO_MASK                      0x8000
#define PHY84328_SYS_DEV1_LANERESET_RESET_MDIO_ALIGN                     0
#define PHY84328_SYS_DEV1_LANERESET_RESET_MDIO_BITS                      1
#define PHY84328_SYS_DEV1_LANERESET_RESET_MDIO_SHIFT                     15

/* sys_device1 :: laneReset :: reserved0 [14:09] */
#define PHY84328_SYS_DEV1_LANERESET_RESERVED0_MASK                       0x7e00
#define PHY84328_SYS_DEV1_LANERESET_RESERVED0_ALIGN                      0
#define PHY84328_SYS_DEV1_LANERESET_RESERVED0_BITS                       6
#define PHY84328_SYS_DEV1_LANERESET_RESERVED0_SHIFT                      9

/* sys_device1 :: laneReset :: reset_pll [08:08] */
#define PHY84328_SYS_DEV1_LANERESET_RESET_PLL_MASK                       0x0100
#define PHY84328_SYS_DEV1_LANERESET_RESET_PLL_ALIGN                      0
#define PHY84328_SYS_DEV1_LANERESET_RESET_PLL_BITS                       1
#define PHY84328_SYS_DEV1_LANERESET_RESET_PLL_SHIFT                      8

/* sys_device1 :: laneReset :: reset_tx [07:04] */
#define PHY84328_SYS_DEV1_LANERESET_RESET_TX_MASK                        0x00f0
#define PHY84328_SYS_DEV1_LANERESET_RESET_TX_ALIGN                       0
#define PHY84328_SYS_DEV1_LANERESET_RESET_TX_BITS                        4
#define PHY84328_SYS_DEV1_LANERESET_RESET_TX_SHIFT                       4

/* sys_device1 :: laneReset :: reset_rx [03:00] */
#define PHY84328_SYS_DEV1_LANERESET_RESET_RX_MASK                        0x000f
#define PHY84328_SYS_DEV1_LANERESET_RESET_RX_ALIGN                       0
#define PHY84328_SYS_DEV1_LANERESET_RESET_RX_BITS                        4
#define PHY84328_SYS_DEV1_LANERESET_RESET_RX_SHIFT                       0


/****************************************************************************
 * sys_device1 :: XFIcontrol
 */
/* sys_device1 :: XFIcontrol :: reserved0 [15:06] */
#define PHY84328_SYS_DEV1_XFICONTROL_RESERVED0_MASK                      0xffc0
#define PHY84328_SYS_DEV1_XFICONTROL_RESERVED0_ALIGN                     0
#define PHY84328_SYS_DEV1_XFICONTROL_RESERVED0_BITS                      10
#define PHY84328_SYS_DEV1_XFICONTROL_RESERVED0_SHIFT                     6

/* sys_device1 :: XFIcontrol :: fc_mode_disable [05:05] */
#define PHY84328_SYS_DEV1_XFICONTROL_FC_MODE_DISABLE_MASK                0x0020
#define PHY84328_SYS_DEV1_XFICONTROL_FC_MODE_DISABLE_ALIGN               0
#define PHY84328_SYS_DEV1_XFICONTROL_FC_MODE_DISABLE_BITS                1
#define PHY84328_SYS_DEV1_XFICONTROL_FC_MODE_DISABLE_SHIFT               5

/* sys_device1 :: XFIcontrol :: xfipcs_pwrdown [04:04] */
#define PHY84328_SYS_DEV1_XFICONTROL_XFIPCS_PWRDOWN_MASK                 0x0010
#define PHY84328_SYS_DEV1_XFICONTROL_XFIPCS_PWRDOWN_ALIGN                0
#define PHY84328_SYS_DEV1_XFICONTROL_XFIPCS_PWRDOWN_BITS                 1
#define PHY84328_SYS_DEV1_XFICONTROL_XFIPCS_PWRDOWN_SHIFT                4

/* sys_device1 :: XFIcontrol :: xfi_rx_bypass_val [03:03] */
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_MASK              0x0008
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_ALIGN             0
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_BITS              1
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_VAL_SHIFT             3

/* sys_device1 :: XFIcontrol :: xfi_rx_bypass_force [02:02] */
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_MASK            0x0004
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_ALIGN           0
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_BITS            1
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_RX_BYPASS_FORCE_SHIFT           2

/* sys_device1 :: XFIcontrol :: xfi_tx_bypass_val [01:01] */
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_MASK              0x0002
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_ALIGN             0
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_BITS              1
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_VAL_SHIFT             1

/* sys_device1 :: XFIcontrol :: xfi_tx_bypass_force [00:00] */
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_MASK            0x0001
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_ALIGN           0
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_BITS            1
#define PHY84328_SYS_DEV1_XFICONTROL_XFI_TX_BYPASS_FORCE_SHIFT           0


/****************************************************************************
 * sys_device1 :: cl73Control7
 */
/* sys_device1 :: cl73Control7 :: cl73_an_switch_cntL [15:00] */
#define PHY84328_SYS_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_MASK          0xffff
#define PHY84328_SYS_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_ALIGN         0
#define PHY84328_SYS_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_BITS          16
#define PHY84328_SYS_DEV1_CL73CONTROL7_CL73_AN_SWITCH_CNTL_SHIFT         0


/****************************************************************************
 * sys_device1 :: cl73Control8
 */
/* sys_device1 :: cl73Control8 :: cl73_refclk_161_offset_cnt [15:08] */
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_MASK   0xff00
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_ALIGN  0
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_BITS   8
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_REFCLK_161_OFFSET_CNT_SHIFT  8

/* sys_device1 :: cl73Control8 :: cl73_an_switch_cntH [07:00] */
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_MASK          0x00ff
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_ALIGN         0
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_BITS          8
#define PHY84328_SYS_DEV1_CL73CONTROL8_CL73_AN_SWITCH_CNTH_SHIFT         0


/****************************************************************************
 * sys_device1 :: cl73Control9
 */
/* sys_device1 :: cl73Control9 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV1_CL73CONTROL9_RESERVED0_MASK                    0x8000
#define PHY84328_SYS_DEV1_CL73CONTROL9_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_CL73CONTROL9_RESERVED0_BITS                    1
#define PHY84328_SYS_DEV1_CL73CONTROL9_RESERVED0_SHIFT                   15

/* sys_device1 :: cl73Control9 :: rxSeqDone_cya [14:14] */
#define PHY84328_SYS_DEV1_CL73CONTROL9_RXSEQDONE_CYA_MASK                0x4000
#define PHY84328_SYS_DEV1_CL73CONTROL9_RXSEQDONE_CYA_ALIGN               0
#define PHY84328_SYS_DEV1_CL73CONTROL9_RXSEQDONE_CYA_BITS                1
#define PHY84328_SYS_DEV1_CL73CONTROL9_RXSEQDONE_CYA_SHIFT               14

/* sys_device1 :: cl73Control9 :: cl73_link_fail_inhibit_timer_kr_val [13:00] */
#define PHY84328_SYS_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_MASK 0x3fff
#define PHY84328_SYS_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_BITS 14
#define PHY84328_SYS_DEV1_CL73CONTROL9_CL73_LINK_FAIL_INHIBIT_TIMER_KR_VAL_SHIFT 0


/****************************************************************************
 * sys_device1 :: cl73Control10
 */
/* sys_device1 :: cl73Control10 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_CL73CONTROL10_RESERVED0_MASK                   0xc000
#define PHY84328_SYS_DEV1_CL73CONTROL10_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV1_CL73CONTROL10_RESERVED0_BITS                   2
#define PHY84328_SYS_DEV1_CL73CONTROL10_RESERVED0_SHIFT                  14

/* sys_device1 :: cl73Control10 :: cl73_link_fail_inhibit_timer_cl72_val [13:00] */
#define PHY84328_SYS_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_MASK 0x3fff
#define PHY84328_SYS_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_ALIGN 0
#define PHY84328_SYS_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_BITS 14
#define PHY84328_SYS_DEV1_CL73CONTROL10_CL73_LINK_FAIL_INHIBIT_TIMER_CL72_VAL_SHIFT 0


/****************************************************************************
 * sys_device1 :: xfi_afe_ctl1
 */
/* sys_device1 :: xfi_afe_ctl1 :: refclk_val [15:15] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_VAL_MASK                   0x8000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_VAL_ALIGN                  0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_VAL_BITS                   1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_VAL_SHIFT                  15

/* sys_device1 :: xfi_afe_ctl1 :: refclk_sel [14:14] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_SEL_MASK                   0x4000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_SEL_ALIGN                  0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_SEL_BITS                   1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_REFCLK_SEL_SHIFT                  14

/* sys_device1 :: xfi_afe_ctl1 :: tx_fir_sel [13:13] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_MASK                   0x2000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_ALIGN                  0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_BITS                   1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_TX_FIR_SEL_SHIFT                  13

/* sys_device1 :: xfi_afe_ctl1 :: cal_valid_value [12:12] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_MASK              0x1000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_ALIGN             0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_BITS              1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CAL_VALID_VALUE_SHIFT             12

/* sys_device1 :: xfi_afe_ctl1 :: calibration_valid [11:11] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_MASK            0x0800
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_ALIGN           0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_BITS            1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_CALIBRATION_VALID_SHIFT           11

/* sys_device1 :: xfi_afe_ctl1 :: Status_Select [10:08] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_STATUS_SELECT_MASK                0x0700
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_STATUS_SELECT_ALIGN               0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_STATUS_SELECT_BITS                3
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_STATUS_SELECT_SHIFT               8

/* sys_device1 :: xfi_afe_ctl1 :: drv5g_sel [07:07] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_DRV5G_SEL_MASK                    0x0080
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_DRV5G_SEL_ALIGN                   0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_DRV5G_SEL_BITS                    1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_DRV5G_SEL_SHIFT                   7

/* sys_device1 :: xfi_afe_ctl1 :: buf10g_sel [06:06] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_BUF10G_SEL_MASK                   0x0040
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_BUF10G_SEL_ALIGN                  0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_BUF10G_SEL_BITS                   1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_BUF10G_SEL_SHIFT                  6

/* sys_device1 :: xfi_afe_ctl1 :: pll_range_sel [05:05] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_MASK                0x0020
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_ALIGN               0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_BITS                1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RANGE_SEL_SHIFT               5

/* sys_device1 :: xfi_afe_ctl1 :: pll_rescal_sel [04:04] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_MASK               0x0010
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_ALIGN              0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_BITS               1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_SEL_SHIFT              4

/* sys_device1 :: xfi_afe_ctl1 :: pll_rescal_offset_sel [03:03] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_MASK        0x0008
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_ALIGN       0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_BITS        1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SEL_SHIFT       3

/* sys_device1 :: xfi_afe_ctl1 :: pll_rescal_offset [02:00] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_MASK            0x0007
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_ALIGN           0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_BITS            3
#define PHY84328_SYS_DEV1_XFI_AFE_CTL1_PLL_RESCAL_OFFSET_SHIFT           0


/****************************************************************************
 * sys_device1 :: xfi_afe_ctl2
 */
/* sys_device1 :: xfi_afe_ctl2 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_RESERVED0_MASK                    0xc000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_RESERVED0_BITS                    2
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_RESERVED0_SHIFT                   14

/* sys_device1 :: xfi_afe_ctl2 :: pll_mode_sel [13:13] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_MASK                 0x2000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_ALIGN                0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_BITS                 1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_MODE_SEL_SHIFT                13

/* sys_device1 :: xfi_afe_ctl2 :: pll_sts_sel [12:12] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_MASK                  0x1000
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_ALIGN                 0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_BITS                  1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_PLL_STS_SEL_SHIFT                 12

/* sys_device1 :: xfi_afe_ctl2 :: Ge50sel_val [11:11] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_MASK                  0x0800
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_ALIGN                 0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_BITS                  1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_VAL_SHIFT                 11

/* sys_device1 :: xfi_afe_ctl2 :: Ge50sel [10:10] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_MASK                      0x0400
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_ALIGN                     0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_BITS                      1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_GE50SEL_SHIFT                     10

/* sys_device1 :: xfi_afe_ctl2 :: Fc156sel_val [09:09] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_MASK                 0x0200
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_ALIGN                0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_BITS                 1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_VAL_SHIFT                9

/* sys_device1 :: xfi_afe_ctl2 :: Fc156sel [08:08] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_MASK                     0x0100
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_ALIGN                    0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_BITS                     1
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_FC156SEL_SHIFT                    8

/* sys_device1 :: xfi_afe_ctl2 :: tx_rescal_sel [07:04] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_MASK                0x00f0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_ALIGN               0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_BITS                4
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_RESCAL_SEL_SHIFT               4

/* sys_device1 :: xfi_afe_ctl2 :: tx_fir_sel [03:00] */
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_MASK                   0x000f
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_ALIGN                  0
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_BITS                   4
#define PHY84328_SYS_DEV1_XFI_AFE_CTL2_TX_FIR_SEL_SHIFT                  0



/****************************************************************************
 * sys_device7_AN_Standard_Registers
 */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER 0x00000000 /* AN Control Register */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER 0x00000001 /* AN Status Register */
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_0 0x00000002 /* AN Identifier Register 0 */
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_1 0x00000003 /* AN Identifier Register 1 */
#define PHY84328_SYS_DEV7_AN_OUI_ID0_REGISTER 0x0000000e /* AN OUI ID0 Register */
#define PHY84328_SYS_DEV7_AN_OUI_ID1_REG     0x0000000f /* AN OUI ID1 Reg */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER 0x00000010 /* AN Advertisement 1 Register */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER 0x00000011 /* AN Advertisement 2 Register */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER 0x00000012 /* AN Advertisement 3 Register */
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG 0x00000013 /* AN LP Base Page Ability 1 Register */
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG 0x00000014 /* AN LP Base Page Ability 2 Register */
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG 0x00000015 /* AN LP Base Page Ability 3 Register */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER 0x00000016 /* AN XNP transmit 1 Register */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_2_REGISTER 0x00000017 /* AN XNP transmit 2 Register */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_3_REGISTER 0x00000018 /* AN XNP transmit 3 Register */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER 0x00000019 /* AN LP XNP transmit 1 Register */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER 0x0000001a /* AN LP XNP transmit 2 Register */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER 0x0000001b /* AN LP XNP transmit 3 Register */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER 0x00000030 /* Backplane Ethernet Status Register */
#define PHY84328_SYS_DEV7_EEE_ADV            0x0000003c /* EEE_adv_type */
#define PHY84328_SYS_DEV7_EEE_LP_ADV         0x0000003d /* EEE_lp_adv_type */


/****************************************************************************
 * sys_device7_cl73_userb0
 */
#define PHY84328_SYS_DEV7_CL73_UCTRL1        0x0000c370 /* CL73_UCtrl1_type */
#define PHY84328_SYS_DEV7_CL73_USTAT1        0x0000c371 /* CL73_UStat1_type */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1      0x0000c372 /* CL73_BAMCtrl1_type */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL2      0x0000c373 /* CL73_BAMCtrl2_type */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL3      0x0000c374 /* CL73_BAMCtrl3_type */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1      0x0000c375 /* CL73_BAMStat1_type */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT2      0x0000c376 /* CL73_BAMStat2_type */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT3      0x0000c377 /* CL73_BAMStat3_type */
#define PHY84328_SYS_DEV7_CL73_UCTRL2        0x0000c378 /* CL73_UCtrl2_type */
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE  0x0000c37e /* CL73_EEECtrl_type */


/****************************************************************************
 * sys_device7_gp_status
 */
#define PHY84328_SYS_DEV7_MISCRXSTATUS       0x0000c120 /* MiscRxStatus_Reg */
#define PHY84328_SYS_DEV7_X2500STATUS1       0x0000c12a /* basex2500Status1_Reg */
#define PHY84328_SYS_DEV7_TOPANSTATUS1       0x0000c12b /* topANStatus1_Reg */
#define PHY84328_SYS_DEV7_LP_UP1             0x0000c12c /* LP_UP1_Reg */
#define PHY84328_SYS_DEV7_LP_UP2             0x0000c12d /* LP_UP2_Reg */
#define PHY84328_SYS_DEV7_LP_UP3             0x0000c12e /* LP_UP3_Reg */


/****************************************************************************
 * sys_device7_userPerLnCtrl_Registers
 */
#define PHY84328_SYS_DEV7_CL73CONTROL1       0x0000c135 /* Clause 73 auto-negotiation control register 1 */
#define PHY84328_SYS_DEV7_CL73CONTROL2       0x0000c136 /* Clause 73 auto-negotiation control register 2 */
#define PHY84328_SYS_DEV7_CL73CONTROL3       0x0000c137 /* Clause 73 auto-negotiation control register 3 */
#define PHY84328_SYS_DEV7_CL73CONTROL4       0x0000c138 /* Clause 73 auto-negotiation control register 4 */
#define PHY84328_SYS_DEV7_CL73CONTROL5       0x0000c139 /* Clause 73 auto-negotiation control register 5 */
#define PHY84328_SYS_DEV7_CL73CONTROL6       0x0000c13a /* Clause 73 auto-negotiation control register 6 */
#define PHY84328_SYS_DEV7_CL73DMETMRS        0x0000c13b /* Clause 73 auto-negotiation DME Timers Register */
#define PHY84328_SYS_DEV7_CONTROL1000X1      0x0000c300 /* 1000X control 1 register */
#define PHY84328_SYS_DEV7_CONTROL1000X2      0x0000c301 /* 1000X control 2 register */
#define PHY84328_SYS_DEV7_CONTROL1000X3      0x0000c302 /* 1000X control 3 register */
#define PHY84328_SYS_DEV7_CONTROL1000X4      0x0000c303 /* 1000X control 4 register */
#define PHY84328_SYS_DEV7_STATUS1000X1       0x0000c304 /* 1000X status 1 register */
#define PHY84328_SYS_DEV7_STATUS1000X2       0x0000c305 /* 1000X status 2 register */
#define PHY84328_SYS_DEV7_STATUS1000X3       0x0000c306 /* 1000X status 3 register */
#define PHY84328_SYS_DEV7_BADCODEGROUP       0x0000c307 /* Invalid code group count register */
#define PHY84328_SYS_DEV7_MISC1              0x0000c308 /* Miscellaneous 1 control register */
#define PHY84328_SYS_DEV7_MISC2              0x0000c309 /* Miscellaneous 2 control register */
#define PHY84328_SYS_DEV7_PATGENCTRL         0x0000c30a /* Pattern generator control register */
#define PHY84328_SYS_DEV7_PATGENSTAT         0x0000c30b /* Pattern generator status register */
#define PHY84328_SYS_DEV7_TESTMODE           0x0000c30c /* Test mode register */
#define PHY84328_SYS_DEV7_TXPKTCNT           0x0000c30d /* Tx packet count register */
#define PHY84328_SYS_DEV7_RXPKTCNT           0x0000c30e /* Rx packet count register */
#define PHY84328_SYS_DEV7_DIGCTL_3_0         0x0000c320 /* AN lost link count time, bits 15:0 */
#define PHY84328_SYS_DEV7_DIGCTL_3_1         0x0000c321 /* AN switch count time, bits 15:0 */
#define PHY84328_SYS_DEV7_DIGCTL_3_2         0x0000c322 /* AN link count time, bits 15:0 */
#define PHY84328_SYS_DEV7_DIGCTL_3_3         0x0000c323 /* AN switch count & link count time, bits 23:16 */
#define PHY84328_SYS_DEV7_DIGCTL_3_4         0x0000c324 /* Over 1G message page number & AN fail count timer */
#define PHY84328_SYS_DEV7_DIGCTL_3_5         0x0000c325 /* AN ignore link count time, bits 15:0 */
#define PHY84328_SYS_DEV7_DIGCTL_3_6         0x0000c326 /* AN lost link count & ignore link count time, bits 23:16 */
#define PHY84328_SYS_DEV7_UP1                0x0000c329 /* AN local device user page 1 */
#define PHY84328_SYS_DEV7_UP2                0x0000c32a /* AN local device user page 2 */
#define PHY84328_SYS_DEV7_UP3                0x0000c32b /* AN local device user page 3 */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1   0x0000c32c /* AN link partner user page 1 */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2   0x0000c32d /* AN link partner user page 2 */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3   0x0000c32e /* AN link partner user page 3 */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS   0x0000c330 /* Dig 4 Miscellaneous Rx status register */
#define PHY84328_SYS_DEV7_LP_BASEPAGE        0x0000c331 /* Dig 4 Link partner basepage register */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_0      0x0000c332 /* Dig 4 Link partner nextpage 0 register */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_1      0x0000c333 /* Dig 4 Link partner nextpage 1 register */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_2      0x0000c334 /* Dig 4 Link partner nextpage 2 register */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_3      0x0000c335 /* Dig 4 Link partner nextpage 3 register */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_4      0x0000c336 /* Dig 4 Link partner nextpage 4 register */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0      0x0000c337 /* Remote phy nextpage 0 register */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1      0x0000c338 /* Dig 4 Remote phy nextpage 1 register */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2      0x0000c339 /* Dig 4 Remote phy nextpage 2 register */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3      0x0000c33a /* Dig 4 Remote phy nextpage 3 register */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4      0x0000c33b /* Dig 4 Remote phy nextpage 4 register */
#define PHY84328_SYS_DEV7_MISC3              0x0000c33c /* Dig 4 Miscellaneous 3 control register */
#define PHY84328_SYS_DEV7_MISC4              0x0000c33d /* Dig 4 Miscelaneous 4 control register */
#define PHY84328_SYS_DEV7_MISC5              0x0000c33e /* Dig 4 Miscelaneous 5 control register */
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB   0x0000c340 /* CL72 Link counter MSB [23:16] */
#define PHY84328_SYS_DEV7_LINKCNT_CL72_LSB   0x0000c341 /* CL72 Link counter LSB [15:0] */
#define PHY84328_SYS_DEV7_LP_UP4             0x0000c342 /* Link Partner's UP4 page */
#define PHY84328_SYS_DEV7_LP_UP5             0x0000c343 /* Link Partner's UP5 page */
#define PHY84328_SYS_DEV7_MISC6              0x0000c345 /* Misc6 */
#define PHY84328_SYS_DEV7_MISC7              0x0000c349 /* Misc7 */
#define PHY84328_SYS_DEV7_MISC8              0x0000c34a /* Misc8 */
#define PHY84328_SYS_DEV7_LINK_STATUS        0x0000c34d /* link_status */
#define PHY84328_SYS_DEV7_ACTUAL_SPEED       0x0000c34e /* Actual Speed status */
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL   0x0000c350 /* MP5, Message Page 5, next page control register */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1 0x0000c351 /* sgmii & max timer offsets */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2 0x0000c352 /* link up & link down timer offsets */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3 0x0000c353 /* break link & next page link timer offsets */
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD      0x0000c354 /* 11 MSbits of the oui, oui[23:13] */
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD      0x0000c355 /* 11 middle bits of the oui, oui[12:2] */
#define PHY84328_SYS_DEV7_UD_FIELD           0x0000c357 /* User defined field of MP5 */
#define PHY84328_SYS_DEV7_LP_UD_FIELD        0x0000c35b /* Link partner's User defined field of MP5 */
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE      0x0000c35c /* sgmii_basepage */
#define PHY84328_SYS_DEV7_UP5                0x0000c35e /* AN local device user page 5 */


/****************************************************************************
 * sys_device7_AN_Standard_Registers
 */
/****************************************************************************
 * sys_device7 :: an_control_register
 */
/* sys_device7 :: an_control_register :: an_reset [15:15] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AN_RESET_MASK              0x8000
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AN_RESET_ALIGN             0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AN_RESET_BITS              1
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AN_RESET_SHIFT             15

/* sys_device7 :: an_control_register :: reserved0 [14:14] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED0_MASK             0x4000
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED0_ALIGN            0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED0_BITS             1
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED0_SHIFT            14

/* sys_device7 :: an_control_register :: extended_nextpage_control [13:13] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_EXTENDED_NEXTPAGE_CONTROL_MASK 0x2000
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_EXTENDED_NEXTPAGE_CONTROL_ALIGN 0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_EXTENDED_NEXTPAGE_CONTROL_BITS 1
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_EXTENDED_NEXTPAGE_CONTROL_SHIFT 13

/* sys_device7 :: an_control_register :: auto_negotiationenable [12:12] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_MASK 0x1000
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_ALIGN 0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_BITS 1
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_AUTO_NEGOTIATIONENABLE_SHIFT 12

/* sys_device7 :: an_control_register :: reserved1 [11:10] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED1_MASK             0x0c00
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED1_ALIGN            0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED1_BITS             2
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED1_SHIFT            10

/* sys_device7 :: an_control_register :: restart_auto_negotiation [09:09] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_MASK 0x0200
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_ALIGN 0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_BITS 1
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESTART_AUTO_NEGOTIATION_SHIFT 9

/* sys_device7 :: an_control_register :: reserved2 [08:00] */
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED2_MASK             0x01ff
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED2_ALIGN            0
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED2_BITS             9
#define PHY84328_SYS_DEV7_AN_CONTROL_REGISTER_RESERVED2_SHIFT            0


/****************************************************************************
 * sys_device7 :: an_status_register
 */
/* sys_device7 :: an_status_register :: reserved0 [15:10] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED0_MASK              0xfc00
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED0_ALIGN             0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED0_BITS              6
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED0_SHIFT             10

/* sys_device7 :: an_status_register :: parallel_detection_fault [09:09] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_MASK 0x0200
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_ALIGN 0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_BITS 1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PARALLEL_DETECTION_FAULT_SHIFT 9

/* sys_device7 :: an_status_register :: reserved1 [08:08] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED1_MASK              0x0100
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED1_ALIGN             0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED1_BITS              1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED1_SHIFT             8

/* sys_device7 :: an_status_register :: extended_next_pagestatus [07:07] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_MASK 0x0080
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_ALIGN 0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_BITS 1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_EXTENDED_NEXT_PAGESTATUS_SHIFT 7

/* sys_device7 :: an_status_register :: page_received [06:06] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_MASK          0x0040
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_ALIGN         0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_BITS          1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_PAGE_RECEIVED_SHIFT         6

/* sys_device7 :: an_status_register :: auto_negotiationcomplete [05:05] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_MASK 0x0020
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_ALIGN 0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_BITS 1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONCOMPLETE_SHIFT 5

/* sys_device7 :: an_status_register :: remote_fault [04:04] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_MASK           0x0010
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_ALIGN          0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_BITS           1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_REMOTE_FAULT_SHIFT          4

/* sys_device7 :: an_status_register :: auto_negotiationability [03:03] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_MASK 0x0008
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_ALIGN 0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_BITS 1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_AUTO_NEGOTIATIONABILITY_SHIFT 3

/* sys_device7 :: an_status_register :: link_status [02:02] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_STATUS_MASK            0x0004
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_STATUS_ALIGN           0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_STATUS_BITS            1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_STATUS_SHIFT           2

/* sys_device7 :: an_status_register :: reserved2 [01:01] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED2_MASK              0x0002
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED2_ALIGN             0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED2_BITS              1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_RESERVED2_SHIFT             1

/* sys_device7 :: an_status_register :: link_partner_auto_negotiationability [00:00] */
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_MASK 0x0001
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_ALIGN 0
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_BITS 1
#define PHY84328_SYS_DEV7_AN_STATUS_REGISTER_LINK_PARTNER_AUTO_NEGOTIATIONABILITY_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_identifier_register_0
 */
/* sys_device7 :: an_identifier_register_0 :: device_id_0 [15:00] */
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_MASK      0xffff
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_ALIGN     0
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_BITS      16
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_0_DEVICE_ID_0_SHIFT     0


/****************************************************************************
 * sys_device7 :: an_identifier_register_1
 */
/* sys_device7 :: an_identifier_register_1 :: device_id_1 [15:00] */
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_MASK      0xffff
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_ALIGN     0
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_BITS      16
#define PHY84328_SYS_DEV7_AN_IDENTIFIER_REGISTER_1_DEVICE_ID_1_SHIFT     0


/****************************************************************************
 * sys_device7 :: an_oui_id0_register
 */
/* sys_device7 :: an_oui_id0_register :: device_id_0 [15:00] */
#define PHY84328_SYS_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_MASK           0xffff
#define PHY84328_SYS_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_ALIGN          0
#define PHY84328_SYS_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_BITS           16
#define PHY84328_SYS_DEV7_AN_OUI_ID0_REGISTER_DEVICE_ID_0_SHIFT          0


/****************************************************************************
 * sys_device7 :: an_oui_id1_reg
 */
/* sys_device7 :: an_oui_id1_reg :: device_id_1 [15:00] */
#define PHY84328_SYS_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_MASK                0xffff
#define PHY84328_SYS_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_ALIGN               0
#define PHY84328_SYS_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_BITS                16
#define PHY84328_SYS_DEV7_AN_OUI_ID1_REG_DEVICE_ID_1_SHIFT               0


/****************************************************************************
 * sys_device7 :: an_advertisement_1_register
 */
/* sys_device7 :: an_advertisement_1_register :: next_page [15:15] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_MASK     0x8000
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_ALIGN    0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_BITS     1
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_NEXT_PAGE_SHIFT    15

/* sys_device7 :: an_advertisement_1_register :: acknowledge [14:14] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_MASK   0x4000
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_ALIGN  0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_BITS   1
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ACKNOWLEDGE_SHIFT  14

/* sys_device7 :: an_advertisement_1_register :: remote_fault [13:13] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_MASK  0x2000
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_ALIGN 0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_BITS  1
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_REMOTE_FAULT_SHIFT 13

/* sys_device7 :: an_advertisement_1_register :: pause [12:10] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_MASK         0x1c00
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_ALIGN        0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_BITS         3
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_PAUSE_SHIFT        10

/* sys_device7 :: an_advertisement_1_register :: echoed_nonce [09:05] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_MASK  0x03e0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_ALIGN 0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_BITS  5
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_ECHOED_NONCE_SHIFT 5

/* sys_device7 :: an_advertisement_1_register :: selector_field [04:00] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_MASK 0x001f
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_ALIGN 0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_BITS 5
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_1_REGISTER_SELECTOR_FIELD_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_advertisement_2_register
 */
/* sys_device7 :: an_advertisement_2_register :: techAbility [15:05] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_MASK   0xffe0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_ALIGN  0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_BITS   11
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TECHABILITY_SHIFT  5

/* sys_device7 :: an_advertisement_2_register :: transmitted_nonce [04:00] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_MASK 0x001f
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_ALIGN 0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_BITS 5
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_2_REGISTER_TRANSMITTED_NONCE_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_advertisement_3_register
 */
/* sys_device7 :: an_advertisement_3_register :: fec_requested [15:14] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_MASK 0xc000
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_ALIGN 0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_BITS 2
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_FEC_REQUESTED_SHIFT 14

/* sys_device7 :: an_advertisement_3_register :: reserved0 [13:00] */
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_MASK     0x3fff
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_ALIGN    0
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_BITS     14
#define PHY84328_SYS_DEV7_AN_ADVERTISEMENT_3_REGISTER_RESERVED0_SHIFT    0


/****************************************************************************
 * sys_device7 :: an_lp_base_page_ability_1_reg
 */
/* sys_device7 :: an_lp_base_page_ability_1_reg :: d15_d0 [15:00] */
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_MASK      0xffff
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_ALIGN     0
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_BITS      16
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_1_REG_D15_D0_SHIFT     0


/****************************************************************************
 * sys_device7 :: an_lp_base_page_ability_2_reg
 */
/* sys_device7 :: an_lp_base_page_ability_2_reg :: d31_16 [15:00] */
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_MASK      0xffff
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_ALIGN     0
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_BITS      16
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_2_REG_D31_16_SHIFT     0


/****************************************************************************
 * sys_device7 :: an_lp_base_page_ability_3_reg
 */
/* sys_device7 :: an_lp_base_page_ability_3_reg :: d47_32 [15:00] */
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_MASK      0xffff
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_ALIGN     0
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_BITS      16
#define PHY84328_SYS_DEV7_AN_LP_BASE_PAGE_ABILITY_3_REG_D47_32_SHIFT     0


/****************************************************************************
 * sys_device7 :: an_xnp_transmit_1_register
 */
/* sys_device7 :: an_xnp_transmit_1_register :: next_page [15:15] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_MASK      0x8000
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_ALIGN     0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_BITS      1
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_SHIFT     15

/* sys_device7 :: an_xnp_transmit_1_register :: reserved0 [14:14] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_MASK      0x4000
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_ALIGN     0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_BITS      1
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_RESERVED0_SHIFT     14

/* sys_device7 :: an_xnp_transmit_1_register :: message_page [13:13] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_MASK   0x2000
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_ALIGN  0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_BITS   1
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_SHIFT  13

/* sys_device7 :: an_xnp_transmit_1_register :: acknowledge_2 [12:12] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_MASK  0x1000
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_ALIGN 0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_BITS  1
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_SHIFT 12

/* sys_device7 :: an_xnp_transmit_1_register :: toggle [11:11] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_MASK         0x0800
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_ALIGN        0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_BITS         1
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_TOGGLE_SHIFT        11

/* sys_device7 :: an_xnp_transmit_1_register :: message_unformatedcode_field [10:00] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_MASK 0x07ff
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_ALIGN 0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_BITS 11
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_xnp_transmit_2_register
 */
/* sys_device7 :: an_xnp_transmit_2_register :: unformated_codefield_1 [15:00] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_MASK 0xffff
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_ALIGN 0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_BITS 16
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_xnp_transmit_3_register
 */
/* sys_device7 :: an_xnp_transmit_3_register :: unformated_codefield_3 [15:00] */
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_MASK 0xffff
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_ALIGN 0
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_BITS 16
#define PHY84328_SYS_DEV7_AN_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_lp_xnp_transmit_1_register
 */
/* sys_device7 :: an_lp_xnp_transmit_1_register :: next_page [15:15] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_MASK   0x8000
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_ALIGN  0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_BITS   1
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_NEXT_PAGE_SHIFT  15

/* sys_device7 :: an_lp_xnp_transmit_1_register :: acknowledge [14:14] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_MASK 0x4000
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_ALIGN 0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_BITS 1
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_SHIFT 14

/* sys_device7 :: an_lp_xnp_transmit_1_register :: message_page [13:13] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_MASK 0x2000
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_ALIGN 0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_BITS 1
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_PAGE_SHIFT 13

/* sys_device7 :: an_lp_xnp_transmit_1_register :: acknowledge_2 [12:12] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_MASK 0x1000
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_ALIGN 0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_BITS 1
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_ACKNOWLEDGE_2_SHIFT 12

/* sys_device7 :: an_lp_xnp_transmit_1_register :: toggle [11:11] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_MASK      0x0800
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_ALIGN     0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_BITS      1
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_TOGGLE_SHIFT     11

/* sys_device7 :: an_lp_xnp_transmit_1_register :: message_unformatedcode_field [10:00] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_MASK 0x07ff
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_ALIGN 0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_BITS 11
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_1_REGISTER_MESSAGE_UNFORMATEDCODE_FIELD_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_lp_xnp_transmit_2_register
 */
/* sys_device7 :: an_lp_xnp_transmit_2_register :: unformated_codefield_1 [15:00] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_MASK 0xffff
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_ALIGN 0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_BITS 16
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_2_REGISTER_UNFORMATED_CODEFIELD_1_SHIFT 0


/****************************************************************************
 * sys_device7 :: an_lp_xnp_transmit_3_register
 */
/* sys_device7 :: an_lp_xnp_transmit_3_register :: unformated_codefield_3 [15:00] */
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_MASK 0xffff
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_ALIGN 0
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_BITS 16
#define PHY84328_SYS_DEV7_AN_LP_XNP_TRANSMIT_3_REGISTER_UNFORMATED_CODEFIELD_3_SHIFT 0


/****************************************************************************
 * sys_device7 :: backplane_ethernet_status_register
 */
/* sys_device7 :: backplane_ethernet_status_register :: reserved0 [15:07] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_MASK 0xff80
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_BITS 9
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_RESERVED0_SHIFT 7

/* sys_device7 :: backplane_ethernet_status_register :: fortygbase_cr4 [06:06] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_MASK 0x0040
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_CR4_SHIFT 6

/* sys_device7 :: backplane_ethernet_status_register :: fortygbase_kr [05:05] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_MASK 0x0020
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_FORTYGBASE_KR_SHIFT 5

/* sys_device7 :: backplane_ethernet_status_register :: tengbase_kr_fecnegotiated [04:04] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_MASK 0x0010
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_FECNEGOTIATED_SHIFT 4

/* sys_device7 :: backplane_ethernet_status_register :: tengbase_kr [03:03] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_MASK 0x0008
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KR_SHIFT 3

/* sys_device7 :: backplane_ethernet_status_register :: tengbase_kx4 [02:02] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_MASK 0x0004
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_TENGBASE_KX4_SHIFT 2

/* sys_device7 :: backplane_ethernet_status_register :: gigbase_kx [01:01] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_MASK 0x0002
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_GIGBASE_KX_SHIFT 1

/* sys_device7 :: backplane_ethernet_status_register :: bp_an_ability [00:00] */
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_MASK 0x0001
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_ALIGN 0
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_BITS 1
#define PHY84328_SYS_DEV7_BACKPLANE_ETHERNET_STATUS_REGISTER_BP_AN_ABILITY_SHIFT 0


/****************************************************************************
 * sys_device7 :: EEE_adv
 */
/* sys_device7 :: EEE_adv :: reserved0 [15:07] */
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED0_MASK                         0xff80
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED0_ALIGN                        0
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED0_BITS                         9
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED0_SHIFT                        7

/* sys_device7 :: EEE_adv :: EEE_10G_KR [06:06] */
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KR_MASK                        0x0040
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KR_ALIGN                       0
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KR_BITS                        1
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KR_SHIFT                       6

/* sys_device7 :: EEE_adv :: EEE_10G_KX4 [05:05] */
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KX4_MASK                       0x0020
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KX4_ALIGN                      0
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KX4_BITS                       1
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_10G_KX4_SHIFT                      5

/* sys_device7 :: EEE_adv :: EEE_1G_KX [04:04] */
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_1G_KX_MASK                         0x0010
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_1G_KX_ALIGN                        0
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_1G_KX_BITS                         1
#define PHY84328_SYS_DEV7_EEE_ADV_EEE_1G_KX_SHIFT                        4

/* sys_device7 :: EEE_adv :: reserved1 [03:00] */
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED1_MASK                         0x000f
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED1_ALIGN                        0
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED1_BITS                         4
#define PHY84328_SYS_DEV7_EEE_ADV_RESERVED1_SHIFT                        0


/****************************************************************************
 * sys_device7 :: EEE_lp_adv
 */
/* sys_device7 :: EEE_lp_adv :: reserved0 [15:07] */
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED0_MASK                      0xff80
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED0_ALIGN                     0
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED0_BITS                      9
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED0_SHIFT                     7

/* sys_device7 :: EEE_lp_adv :: EEE_10G_KR [06:06] */
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KR_MASK                     0x0040
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KR_ALIGN                    0
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KR_BITS                     1
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KR_SHIFT                    6

/* sys_device7 :: EEE_lp_adv :: EEE_10G_KX4 [05:05] */
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KX4_MASK                    0x0020
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KX4_ALIGN                   0
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KX4_BITS                    1
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_10G_KX4_SHIFT                   5

/* sys_device7 :: EEE_lp_adv :: EEE_1G_KX [04:04] */
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_1G_KX_MASK                      0x0010
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_1G_KX_ALIGN                     0
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_1G_KX_BITS                      1
#define PHY84328_SYS_DEV7_EEE_LP_ADV_EEE_1G_KX_SHIFT                     4

/* sys_device7 :: EEE_lp_adv :: reserved1 [03:00] */
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED1_MASK                      0x000f
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED1_ALIGN                     0
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED1_BITS                      4
#define PHY84328_SYS_DEV7_EEE_LP_ADV_RESERVED1_SHIFT                     0


/****************************************************************************
 * sys_device7_cl73_userb0
 */
/****************************************************************************
 * sys_device7 :: CL73_UCtrl1
 */
/* sys_device7 :: CL73_UCtrl1 :: cl73_fast_timers [15:15] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_MASK              0x8000
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_ALIGN             0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_BITS              1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_FAST_TIMERS_SHIFT             15

/* sys_device7 :: CL73_UCtrl1 :: txDisableBam_en_over [14:14] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_MASK          0x4000
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_ALIGN         0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_BITS          1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_OVER_SHIFT         14

/* sys_device7 :: CL73_UCtrl1 :: txDisableBam_en_val [13:13] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_MASK           0x2000
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_ALIGN          0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_BITS           1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_TXDISABLEBAM_EN_VAL_SHIFT          13

/* sys_device7 :: CL73_UCtrl1 :: cl73_lossOfSyncFail_en [12:12] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_MASK        0x1000
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_ALIGN       0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_BITS        1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_LOSSOFSYNCFAIL_EN_SHIFT       12

/* sys_device7 :: CL73_UCtrl1 :: cl73_parDet_dis [11:11] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_MASK               0x0800
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_ALIGN              0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_BITS               1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_PARDET_DIS_SHIFT              11

/* sys_device7 :: CL73_UCtrl1 :: cl73_allowCl37AN [10:10] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_MASK              0x0400
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_ALIGN             0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_BITS              1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_ALLOWCL37AN_SHIFT             10

/* sys_device7 :: CL73_UCtrl1 :: longParDetTimer_dis [09:09] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_MASK           0x0200
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_ALIGN          0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_BITS           1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LONGPARDETTIMER_DIS_SHIFT          9

/* sys_device7 :: CL73_UCtrl1 :: linkFailTimer_dis [08:08] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_MASK             0x0100
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_ALIGN            0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_BITS             1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMER_DIS_SHIFT            8

/* sys_device7 :: CL73_UCtrl1 :: linkFailTimerQual_en [07:07] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_MASK          0x0080
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_ALIGN         0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_BITS          1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_LINKFAILTIMERQUAL_EN_SHIFT         7

/* sys_device7 :: CL73_UCtrl1 :: cl73_nonce_match_over [06:06] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_MASK         0x0040
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_ALIGN        0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_BITS         1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_OVER_SHIFT        6

/* sys_device7 :: CL73_UCtrl1 :: cl73_nonce_match_val [05:05] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_MASK          0x0020
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_ALIGN         0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_BITS          1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_NONCE_MATCH_VAL_SHIFT         5

/* sys_device7 :: CL73_UCtrl1 :: couple_w_cl73_restart_wo_link_fail [04:04] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_MASK 0x0010
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_ALIGN 0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_BITS 1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_WO_LINK_FAIL_SHIFT 4

/* sys_device7 :: CL73_UCtrl1 :: couple_w_cl73_restart [03:03] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_MASK         0x0008
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_ALIGN        0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_BITS         1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL73_RESTART_SHIFT        3

/* sys_device7 :: CL73_UCtrl1 :: couple_w_cl37_restart [02:02] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_MASK         0x0004
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_ALIGN        0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_BITS         1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_COUPLE_W_CL37_RESTART_SHIFT        2

/* sys_device7 :: CL73_UCtrl1 :: CL73_UStat1_muxsel [01:01] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_MASK            0x0002
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_ALIGN           0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_BITS            1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_CL73_USTAT1_MUXSEL_SHIFT           1

/* sys_device7 :: CL73_UCtrl1 :: force_cl73_tx_omux_en [00:00] */
#define PHY84328_SYS_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_MASK         0x0001
#define PHY84328_SYS_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_ALIGN        0
#define PHY84328_SYS_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_BITS         1
#define PHY84328_SYS_DEV7_CL73_UCTRL1_FORCE_CL73_TX_OMUX_EN_SHIFT        0


/****************************************************************************
 * sys_device7 :: CL73_UStat1
 */
/* sys_device7 :: CL73_UStat1 :: reserved0 [15:10] */
#define PHY84328_SYS_DEV7_CL73_USTAT1_RESERVED0_MASK                     0xfc00
#define PHY84328_SYS_DEV7_CL73_USTAT1_RESERVED0_ALIGN                    0
#define PHY84328_SYS_DEV7_CL73_USTAT1_RESERVED0_BITS                     6
#define PHY84328_SYS_DEV7_CL73_USTAT1_RESERVED0_SHIFT                    10

/* sys_device7 :: CL73_UStat1 :: arb_fsm [09:00] */
#define PHY84328_SYS_DEV7_CL73_USTAT1_ARB_FSM_MASK                       0x03ff
#define PHY84328_SYS_DEV7_CL73_USTAT1_ARB_FSM_ALIGN                      0
#define PHY84328_SYS_DEV7_CL73_USTAT1_ARB_FSM_BITS                       10
#define PHY84328_SYS_DEV7_CL73_USTAT1_ARB_FSM_SHIFT                      0


/****************************************************************************
 * sys_device7 :: CL73_BAMCtrl1
 */
/* sys_device7 :: CL73_BAMCtrl1 :: CL73_bamEn [15:15] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMEN_MASK                  0x8000
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMEN_ALIGN                 0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMEN_BITS                  1
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMEN_SHIFT                 15

/* sys_device7 :: CL73_BAMCtrl1 :: CL73_bam_station_mngr_en [14:14] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_MASK    0x4000
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_ALIGN   0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_BITS    1
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_STATION_MNGR_EN_SHIFT   14

/* sys_device7 :: CL73_BAMCtrl1 :: CL73_bamNP_after_bp_en [13:13] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_MASK      0x2000
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_ALIGN     0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_BITS      1
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAMNP_AFTER_BP_EN_SHIFT     13

/* sys_device7 :: CL73_BAMCtrl1 :: CL73_bam_test_MP5_halt_en [12:12] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_MASK   0x1000
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_ALIGN  0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_BITS   1
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_EN_SHIFT  12

/* sys_device7 :: CL73_BAMCtrl1 :: CL73_bam_test_MP5_halt_step [11:11] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_MASK 0x0800
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_ALIGN 0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_BITS 1
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_CL73_BAM_TEST_MP5_HALT_STEP_SHIFT 11

/* sys_device7 :: CL73_BAMCtrl1 :: reserved0 [10:10] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_RESERVED0_MASK                   0x0400
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_RESERVED0_SHIFT                  10

/* sys_device7 :: CL73_BAMCtrl1 :: UD_code_field_41_32 [09:00] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_MASK         0x03ff
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_ALIGN        0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_BITS         10
#define PHY84328_SYS_DEV7_CL73_BAMCTRL1_UD_CODE_FIELD_41_32_SHIFT        0


/****************************************************************************
 * sys_device7 :: CL73_BAMCtrl2
 */
/* sys_device7 :: CL73_BAMCtrl2 :: UD_code_field_31_16 [15:00] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_MASK         0xffff
#define PHY84328_SYS_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_ALIGN        0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_BITS         16
#define PHY84328_SYS_DEV7_CL73_BAMCTRL2_UD_CODE_FIELD_31_16_SHIFT        0


/****************************************************************************
 * sys_device7 :: CL73_BAMCtrl3
 */
/* sys_device7 :: CL73_BAMCtrl3 :: UD_code_field_15_0 [15:00] */
#define PHY84328_SYS_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_MASK          0xffff
#define PHY84328_SYS_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_ALIGN         0
#define PHY84328_SYS_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_BITS          16
#define PHY84328_SYS_DEV7_CL73_BAMCTRL3_UD_CODE_FIELD_15_0_SHIFT         0


/****************************************************************************
 * sys_device7 :: CL73_BAMStat1
 */
/* sys_device7 :: CL73_BAMStat1 :: reserved0 [15:10] */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_RESERVED0_MASK                   0xfc00
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_RESERVED0_BITS                   6
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_RESERVED0_SHIFT                  10

/* sys_device7 :: CL73_BAMStat1 :: LP_UD_code_field_41_32 [09:00] */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_MASK      0x03ff
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_ALIGN     0
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_BITS      10
#define PHY84328_SYS_DEV7_CL73_BAMSTAT1_LP_UD_CODE_FIELD_41_32_SHIFT     0


/****************************************************************************
 * sys_device7 :: CL73_BAMStat2
 */
/* sys_device7 :: CL73_BAMStat2 :: LP_UD_code_field_31_16 [15:00] */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_MASK      0xffff
#define PHY84328_SYS_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_ALIGN     0
#define PHY84328_SYS_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_BITS      16
#define PHY84328_SYS_DEV7_CL73_BAMSTAT2_LP_UD_CODE_FIELD_31_16_SHIFT     0


/****************************************************************************
 * sys_device7 :: CL73_BAMStat3
 */
/* sys_device7 :: CL73_BAMStat3 :: LP_UD_code_field_15_0 [15:00] */
#define PHY84328_SYS_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_MASK       0xffff
#define PHY84328_SYS_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_ALIGN      0
#define PHY84328_SYS_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_BITS       16
#define PHY84328_SYS_DEV7_CL73_BAMSTAT3_LP_UD_CODE_FIELD_15_0_SHIFT      0


/****************************************************************************
 * sys_device7 :: CL73_UCtrl2
 */
/* sys_device7 :: CL73_UCtrl2 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RESERVED0_MASK                     0x8000
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RESERVED0_ALIGN                    0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RESERVED0_BITS                     1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RESERVED0_SHIFT                    15

/* sys_device7 :: CL73_UCtrl2 :: Disable_Wait4_DME_RxSeqDone_4_AN_START [14:14] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_MASK 0x4000
#define PHY84328_SYS_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_ALIGN 0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_BITS 1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_DISABLE_WAIT4_DME_RXSEQDONE_4_AN_START_SHIFT 14

/* sys_device7 :: CL73_UCtrl2 :: an_good_trap [13:13] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_MASK                  0x2000
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_ALIGN                 0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_BITS                  1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_TRAP_SHIFT                 13

/* sys_device7 :: CL73_UCtrl2 :: an_good_checkTrap [12:12] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_MASK             0x1000
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_ALIGN            0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_BITS             1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECKTRAP_SHIFT            12

/* sys_device7 :: CL73_UCtrl2 :: uselink [11:11] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_USELINK_MASK                       0x0800
#define PHY84328_SYS_DEV7_CL73_UCTRL2_USELINK_ALIGN                      0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_USELINK_BITS                       1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_USELINK_SHIFT                      11

/* sys_device7 :: CL73_UCtrl2 :: rx_dme_status_sel [10:09] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_MASK             0x0600
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_ALIGN            0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_BITS             2
#define PHY84328_SYS_DEV7_CL73_UCTRL2_RX_DME_STATUS_SEL_SHIFT            9

/* sys_device7 :: CL73_UCtrl2 :: cl73_suppress_mr_page_rx_dis [08:08] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_MASK  0x0100
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_ALIGN 0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_BITS  1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_SUPPRESS_MR_PAGE_RX_DIS_SHIFT 8

/* sys_device7 :: CL73_UCtrl2 :: cl73_record_2NP_after_BP_en [07:07] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_MASK   0x0080
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_ALIGN  0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_BITS   1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_RECORD_2NP_AFTER_BP_EN_SHIFT  7

/* sys_device7 :: CL73_UCtrl2 :: cl73_BAMStat123_sel [06:04] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_MASK           0x0070
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_ALIGN          0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_BITS           3
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CL73_BAMSTAT123_SEL_SHIFT          4

/* sys_device7 :: CL73_UCtrl2 :: sigdet_timer_dis [03:03] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_MASK              0x0008
#define PHY84328_SYS_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_ALIGN             0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_BITS              1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_SIGDET_TIMER_DIS_SHIFT             3

/* sys_device7 :: CL73_UCtrl2 :: an_good_check_bam37_dis [02:02] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_MASK       0x0004
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_ALIGN      0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_BITS       1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_AN_GOOD_CHECK_BAM37_DIS_SHIFT      2

/* sys_device7 :: CL73_UCtrl2 :: config_match_dis [01:01] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_MASK              0x0002
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_ALIGN             0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_BITS              1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_CONFIG_MATCH_DIS_SHIFT             1

/* sys_device7 :: CL73_UCtrl2 :: hold_lp_ability [00:00] */
#define PHY84328_SYS_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_MASK               0x0001
#define PHY84328_SYS_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_ALIGN              0
#define PHY84328_SYS_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_BITS               1
#define PHY84328_SYS_DEV7_CL73_UCTRL2_HOLD_LP_ABILITY_SHIFT              0


/****************************************************************************
 * sys_device7 :: CL73_EEECtrl_type
 */
/* sys_device7 :: CL73_EEECtrl_type :: CL73_eeeEn [15:15] */
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_MASK              0x8000
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_ALIGN             0
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_BITS              1
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEEEN_SHIFT             15

/* sys_device7 :: CL73_EEECtrl_type :: CL73_eeeNP_after_bp_en [14:14] */
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_MASK  0x4000
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_ALIGN 0
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_BITS  1
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_CL73_EEENP_AFTER_BP_EN_SHIFT 14

/* sys_device7 :: CL73_EEECtrl_type :: hold_eee_lp_ability [13:13] */
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_MASK     0x2000
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_ALIGN    0
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_BITS     1
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_HOLD_EEE_LP_ABILITY_SHIFT    13

/* sys_device7 :: CL73_EEECtrl_type :: reserved0 [12:00] */
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_RESERVED0_MASK               0x1fff
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_RESERVED0_ALIGN              0
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_RESERVED0_BITS               13
#define PHY84328_SYS_DEV7_CL73_EEECTRL_TYPE_RESERVED0_SHIFT              0


/****************************************************************************
 * sys_device7_gp_status
 */
/****************************************************************************
 * sys_device7 :: miscrxstatus
 */
/* sys_device7 :: miscrxstatus :: capture_NP_lh [15:15] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_MASK                0x8000
#define PHY84328_SYS_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_ALIGN               0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_BITS                1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_CAPTURE_NP_LH_SHIFT               15

/* sys_device7 :: miscrxstatus :: teton_brk_link_lh [14:14] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_MASK            0x4000
#define PHY84328_SYS_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_ALIGN           0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_BITS            1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_TETON_BRK_LINK_LH_SHIFT           14

/* sys_device7 :: miscrxstatus :: UP3_lh [13:13] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_UP3_LH_MASK                       0x2000
#define PHY84328_SYS_DEV7_MISCRXSTATUS_UP3_LH_ALIGN                      0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_UP3_LH_BITS                       1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_UP3_LH_SHIFT                      13

/* sys_device7 :: miscrxstatus :: MP5_lh [12:12] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MP5_LH_MASK                       0x1000
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MP5_LH_ALIGN                      0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MP5_LH_BITS                       1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MP5_LH_SHIFT                      12

/* sys_device7 :: miscrxstatus :: nonMatchingOUI_lh [11:11] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_MASK            0x0800
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_ALIGN           0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_BITS            1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGOUI_LH_SHIFT           11

/* sys_device7 :: miscrxstatus :: matchingOUI_msb_lh [10:10] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_MASK           0x0400
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_ALIGN          0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_BITS           1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_MSB_LH_SHIFT          10

/* sys_device7 :: miscrxstatus :: matchingOUI_lsb_lh [09:09] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_MASK           0x0200
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_ALIGN          0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_BITS           1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MATCHINGOUI_LSB_LH_SHIFT          9

/* sys_device7 :: miscrxstatus :: invalidSeq_lh [08:08] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_MASK                0x0100
#define PHY84328_SYS_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_ALIGN               0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_BITS                1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_INVALIDSEQ_LH_SHIFT               8

/* sys_device7 :: miscrxstatus :: nullMP_lh [07:07] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NULLMP_LH_MASK                    0x0080
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NULLMP_LH_ALIGN                   0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NULLMP_LH_BITS                    1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NULLMP_LH_SHIFT                   7

/* sys_device7 :: miscrxstatus :: remotePhyMP_lh [06:06] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_MASK               0x0040
#define PHY84328_SYS_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_ALIGN              0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_BITS               1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_REMOTEPHYMP_LH_SHIFT              6

/* sys_device7 :: miscrxstatus :: nonMatchingMP_lh [05:05] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_MASK             0x0020
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_ALIGN            0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_BITS             1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NONMATCHINGMP_LH_SHIFT            5

/* sys_device7 :: miscrxstatus :: over1gMP_lh [04:04] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_OVER1GMP_LH_MASK                  0x0010
#define PHY84328_SYS_DEV7_MISCRXSTATUS_OVER1GMP_LH_ALIGN                 0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_OVER1GMP_LH_BITS                  1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_OVER1GMP_LH_SHIFT                 4

/* sys_device7 :: miscrxstatus :: rx_config_is_0_lh [03:03] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_MASK            0x0008
#define PHY84328_SYS_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_ALIGN           0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_BITS            1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_RX_CONFIG_IS_0_LH_SHIFT           3

/* sys_device7 :: miscrxstatus :: np_toggle_err_lh [02:02] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_MASK             0x0004
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_ALIGN            0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_BITS             1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_NP_TOGGLE_ERR_LH_SHIFT            2

/* sys_device7 :: miscrxstatus :: mr_np_lh [01:01] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_NP_LH_MASK                     0x0002
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_NP_LH_ALIGN                    0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_NP_LH_BITS                     1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_NP_LH_SHIFT                    1

/* sys_device7 :: miscrxstatus :: mr_bp_lh [00:00] */
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_BP_LH_MASK                     0x0001
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_BP_LH_ALIGN                    0
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_BP_LH_BITS                     1
#define PHY84328_SYS_DEV7_MISCRXSTATUS_MR_BP_LH_SHIFT                    0


/****************************************************************************
 * sys_device7 :: x2500status1
 */
/* sys_device7 :: x2500status1 :: hcd_over_1g_or [15:15] */
#define PHY84328_SYS_DEV7_X2500STATUS1_HCD_OVER_1G_OR_MASK               0x8000
#define PHY84328_SYS_DEV7_X2500STATUS1_HCD_OVER_1G_OR_ALIGN              0
#define PHY84328_SYS_DEV7_X2500STATUS1_HCD_OVER_1G_OR_BITS               1
#define PHY84328_SYS_DEV7_X2500STATUS1_HCD_OVER_1G_OR_SHIFT              15

/* sys_device7 :: x2500status1 :: latch_hcd_over_1g [14:14] */
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_MASK            0x4000
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_ALIGN           0
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_BITS            1
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCH_HCD_OVER_1G_SHIFT           14

/* sys_device7 :: x2500status1 :: latchmdio [13:13] */
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCHMDIO_MASK                    0x2000
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCHMDIO_ALIGN                   0
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCHMDIO_BITS                    1
#define PHY84328_SYS_DEV7_X2500STATUS1_LATCHMDIO_SHIFT                   13

/* sys_device7 :: x2500status1 :: s_bc_reg_rst [12:12] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_BC_REG_RST_MASK                 0x1000
#define PHY84328_SYS_DEV7_X2500STATUS1_S_BC_REG_RST_ALIGN                0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_BC_REG_RST_BITS                 1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_BC_REG_RST_SHIFT                12

/* sys_device7 :: x2500status1 :: s_wait2res [11:11] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT2RES_MASK                   0x0800
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT2RES_ALIGN                  0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT2RES_BITS                   1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT2RES_SHIFT                  11

/* sys_device7 :: x2500status1 :: s_wait30ms [10:10] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT30MS_MASK                   0x0400
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT30MS_ALIGN                  0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT30MS_BITS                   1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT30MS_SHIFT                  10

/* sys_device7 :: x2500status1 :: s_clockswit [09:09] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_CLOCKSWIT_MASK                  0x0200
#define PHY84328_SYS_DEV7_X2500STATUS1_S_CLOCKSWIT_ALIGN                 0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_CLOCKSWIT_BITS                  1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_CLOCKSWIT_SHIFT                 9

/* sys_device7 :: x2500status1 :: s_pllswit [08:08] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_PLLSWIT_MASK                    0x0100
#define PHY84328_SYS_DEV7_X2500STATUS1_S_PLLSWIT_ALIGN                   0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_PLLSWIT_BITS                    1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_PLLSWIT_SHIFT                   8

/* sys_device7 :: x2500status1 :: s_wait4link [07:07] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT4LINK_MASK                  0x0080
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT4LINK_ALIGN                 0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT4LINK_BITS                  1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_WAIT4LINK_SHIFT                 7

/* sys_device7 :: x2500status1 :: s_complete [06:06] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_COMPLETE_MASK                   0x0040
#define PHY84328_SYS_DEV7_X2500STATUS1_S_COMPLETE_ALIGN                  0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_COMPLETE_BITS                   1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_COMPLETE_SHIFT                  6

/* sys_device7 :: x2500status1 :: s_lostlink [05:05] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_LOSTLINK_MASK                   0x0020
#define PHY84328_SYS_DEV7_X2500STATUS1_S_LOSTLINK_ALIGN                  0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_LOSTLINK_BITS                   1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_LOSTLINK_SHIFT                  5

/* sys_device7 :: x2500status1 :: s_dead [04:04] */
#define PHY84328_SYS_DEV7_X2500STATUS1_S_DEAD_MASK                       0x0010
#define PHY84328_SYS_DEV7_X2500STATUS1_S_DEAD_ALIGN                      0
#define PHY84328_SYS_DEV7_X2500STATUS1_S_DEAD_BITS                       1
#define PHY84328_SYS_DEV7_X2500STATUS1_S_DEAD_SHIFT                      4

/* sys_device7 :: x2500status1 :: fail_cnt [03:00] */
#define PHY84328_SYS_DEV7_X2500STATUS1_FAIL_CNT_MASK                     0x000f
#define PHY84328_SYS_DEV7_X2500STATUS1_FAIL_CNT_ALIGN                    0
#define PHY84328_SYS_DEV7_X2500STATUS1_FAIL_CNT_BITS                     4
#define PHY84328_SYS_DEV7_X2500STATUS1_FAIL_CNT_SHIFT                    0


/****************************************************************************
 * sys_device7 :: topanstatus1
 */
/* sys_device7 :: topanstatus1 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_RESERVED0_MASK                    0xc000
#define PHY84328_SYS_DEV7_TOPANSTATUS1_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_RESERVED0_BITS                    2
#define PHY84328_SYS_DEV7_TOPANSTATUS1_RESERVED0_SHIFT                   14

/* sys_device7 :: topanstatus1 :: actual_speed [13:08] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_ACTUAL_SPEED_MASK                 0x3f00
#define PHY84328_SYS_DEV7_TOPANSTATUS1_ACTUAL_SPEED_ALIGN                0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_ACTUAL_SPEED_BITS                 6
#define PHY84328_SYS_DEV7_TOPANSTATUS1_ACTUAL_SPEED_SHIFT                8

/* sys_device7 :: topanstatus1 :: pause_resolution_rxside [07:07] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_MASK      0x0080
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_ALIGN     0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_BITS      1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_RXSIDE_SHIFT     7

/* sys_device7 :: topanstatus1 :: pause_resolution_txside [06:06] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_MASK      0x0040
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_ALIGN     0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_BITS      1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_PAUSE_RESOLUTION_TXSIDE_SHIFT     6

/* sys_device7 :: topanstatus1 :: cl73_lp_np_BAM_able [05:05] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_MASK          0x0020
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_ALIGN         0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_BITS          1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_LP_NP_BAM_ABLE_SHIFT         5

/* sys_device7 :: topanstatus1 :: cl73_mr_lp_autoneg_able [04:04] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_MASK      0x0010
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_ALIGN     0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_BITS      1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_MR_LP_AUTONEG_ABLE_SHIFT     4

/* sys_device7 :: topanstatus1 :: duplex_status [03:03] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_DUPLEX_STATUS_MASK                0x0008
#define PHY84328_SYS_DEV7_TOPANSTATUS1_DUPLEX_STATUS_ALIGN               0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_DUPLEX_STATUS_BITS                1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_DUPLEX_STATUS_SHIFT               3

/* sys_device7 :: topanstatus1 :: link_status [02:02] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_LINK_STATUS_MASK                  0x0004
#define PHY84328_SYS_DEV7_TOPANSTATUS1_LINK_STATUS_ALIGN                 0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_LINK_STATUS_BITS                  1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_LINK_STATUS_SHIFT                 2

/* sys_device7 :: topanstatus1 :: cl37_autoneg_complete [01:01] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_MASK        0x0002
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_ALIGN       0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_BITS        1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL37_AUTONEG_COMPLETE_SHIFT       1

/* sys_device7 :: topanstatus1 :: cl73_autoneg_complete [00:00] */
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_MASK        0x0001
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_ALIGN       0
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_BITS        1
#define PHY84328_SYS_DEV7_TOPANSTATUS1_CL73_AUTONEG_COMPLETE_SHIFT       0


/****************************************************************************
 * sys_device7 :: lp_up1
 */
/* sys_device7 :: lp_up1 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_LP_UP1_RESERVED0_MASK                          0xf800
#define PHY84328_SYS_DEV7_LP_UP1_RESERVED0_ALIGN                         0
#define PHY84328_SYS_DEV7_LP_UP1_RESERVED0_BITS                          5
#define PHY84328_SYS_DEV7_LP_UP1_RESERVED0_SHIFT                         11

/* sys_device7 :: lp_up1 :: lp_adv_over_1g [10:00] */
#define PHY84328_SYS_DEV7_LP_UP1_LP_ADV_OVER_1G_MASK                     0x07ff
#define PHY84328_SYS_DEV7_LP_UP1_LP_ADV_OVER_1G_ALIGN                    0
#define PHY84328_SYS_DEV7_LP_UP1_LP_ADV_OVER_1G_BITS                     11
#define PHY84328_SYS_DEV7_LP_UP1_LP_ADV_OVER_1G_SHIFT                    0


/****************************************************************************
 * sys_device7 :: lp_up2
 */
/* sys_device7 :: lp_up2 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_LP_UP2_RESERVED0_MASK                          0xf800
#define PHY84328_SYS_DEV7_LP_UP2_RESERVED0_ALIGN                         0
#define PHY84328_SYS_DEV7_LP_UP2_RESERVED0_BITS                          5
#define PHY84328_SYS_DEV7_LP_UP2_RESERVED0_SHIFT                         11

/* sys_device7 :: lp_up2 :: lp_adv_over_1g [10:00] */
#define PHY84328_SYS_DEV7_LP_UP2_LP_ADV_OVER_1G_MASK                     0x07ff
#define PHY84328_SYS_DEV7_LP_UP2_LP_ADV_OVER_1G_ALIGN                    0
#define PHY84328_SYS_DEV7_LP_UP2_LP_ADV_OVER_1G_BITS                     11
#define PHY84328_SYS_DEV7_LP_UP2_LP_ADV_OVER_1G_SHIFT                    0


/****************************************************************************
 * sys_device7 :: lp_up3
 */
/* sys_device7 :: lp_up3 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_LP_UP3_RESERVED0_MASK                          0xf800
#define PHY84328_SYS_DEV7_LP_UP3_RESERVED0_ALIGN                         0
#define PHY84328_SYS_DEV7_LP_UP3_RESERVED0_BITS                          5
#define PHY84328_SYS_DEV7_LP_UP3_RESERVED0_SHIFT                         11

/* sys_device7 :: lp_up3 :: lp_adv_over_1g [10:00] */
#define PHY84328_SYS_DEV7_LP_UP3_LP_ADV_OVER_1G_MASK                     0x07ff
#define PHY84328_SYS_DEV7_LP_UP3_LP_ADV_OVER_1G_ALIGN                    0
#define PHY84328_SYS_DEV7_LP_UP3_LP_ADV_OVER_1G_BITS                     11
#define PHY84328_SYS_DEV7_LP_UP3_LP_ADV_OVER_1G_SHIFT                    0


/****************************************************************************
 * sys_device7_userPerLnCtrl_Registers
 */
/****************************************************************************
 * sys_device7 :: cl73Control1
 */
/* sys_device7 :: cl73Control1 :: reserved0 [15:08] */
#define PHY84328_SYS_DEV7_CL73CONTROL1_RESERVED0_MASK                    0xff00
#define PHY84328_SYS_DEV7_CL73CONTROL1_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_CL73CONTROL1_RESERVED0_BITS                    8
#define PHY84328_SYS_DEV7_CL73CONTROL1_RESERVED0_SHIFT                   8

/* sys_device7 :: cl73Control1 :: cl73_internal_10us_timer_val [07:00] */
#define PHY84328_SYS_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_MASK 0x00ff
#define PHY84328_SYS_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_ALIGN 0
#define PHY84328_SYS_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_BITS 8
#define PHY84328_SYS_DEV7_CL73CONTROL1_CL73_INTERNAL_10US_TIMER_VAL_SHIFT 0


/****************************************************************************
 * sys_device7 :: cl73Control2
 */
/* sys_device7 :: cl73Control2 :: reserved0 [15:13] */
#define PHY84328_SYS_DEV7_CL73CONTROL2_RESERVED0_MASK                    0xe000
#define PHY84328_SYS_DEV7_CL73CONTROL2_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_CL73CONTROL2_RESERVED0_BITS                    3
#define PHY84328_SYS_DEV7_CL73CONTROL2_RESERVED0_SHIFT                   13

/* sys_device7 :: cl73Control2 :: cl73_link_fail_inhibit_timer_val [12:00] */
#define PHY84328_SYS_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_MASK 0x1fff
#define PHY84328_SYS_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_ALIGN 0
#define PHY84328_SYS_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_BITS 13
#define PHY84328_SYS_DEV7_CL73CONTROL2_CL73_LINK_FAIL_INHIBIT_TIMER_VAL_SHIFT 0


/****************************************************************************
 * sys_device7 :: cl73Control3
 */
/* sys_device7 :: cl73Control3 :: reserved0 [15:13] */
#define PHY84328_SYS_DEV7_CL73CONTROL3_RESERVED0_MASK                    0xe000
#define PHY84328_SYS_DEV7_CL73CONTROL3_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_CL73CONTROL3_RESERVED0_BITS                    3
#define PHY84328_SYS_DEV7_CL73CONTROL3_RESERVED0_SHIFT                   13

/* sys_device7 :: cl73Control3 :: cl73_an_wait_timer_val [12:00] */
#define PHY84328_SYS_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_MASK       0x1fff
#define PHY84328_SYS_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_ALIGN      0
#define PHY84328_SYS_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_BITS       13
#define PHY84328_SYS_DEV7_CL73CONTROL3_CL73_AN_WAIT_TIMER_VAL_SHIFT      0


/****************************************************************************
 * sys_device7 :: cl73Control4
 */
/* sys_device7 :: cl73Control4 :: reserved0 [15:13] */
#define PHY84328_SYS_DEV7_CL73CONTROL4_RESERVED0_MASK                    0xe000
#define PHY84328_SYS_DEV7_CL73CONTROL4_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_CL73CONTROL4_RESERVED0_BITS                    3
#define PHY84328_SYS_DEV7_CL73CONTROL4_RESERVED0_SHIFT                   13

/* sys_device7 :: cl73Control4 :: cl73_break_link_timer_val [12:00] */
#define PHY84328_SYS_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_MASK    0x1fff
#define PHY84328_SYS_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_ALIGN   0
#define PHY84328_SYS_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_BITS    13
#define PHY84328_SYS_DEV7_CL73CONTROL4_CL73_BREAK_LINK_TIMER_VAL_SHIFT   0


/****************************************************************************
 * sys_device7 :: cl73Control5
 */
/* sys_device7 :: cl73Control5 :: reserved0 [15:13] */
#define PHY84328_SYS_DEV7_CL73CONTROL5_RESERVED0_MASK                    0xe000
#define PHY84328_SYS_DEV7_CL73CONTROL5_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_CL73CONTROL5_RESERVED0_BITS                    3
#define PHY84328_SYS_DEV7_CL73CONTROL5_RESERVED0_SHIFT                   13

/* sys_device7 :: cl73Control5 :: cl73_break_link_timer_bam_val [12:00] */
#define PHY84328_SYS_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_MASK 0x1fff
#define PHY84328_SYS_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_ALIGN 0
#define PHY84328_SYS_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_BITS 13
#define PHY84328_SYS_DEV7_CL73CONTROL5_CL73_BREAK_LINK_TIMER_BAM_VAL_SHIFT 0


/****************************************************************************
 * sys_device7 :: cl73Control6
 */
/* sys_device7 :: cl73Control6 :: reserved0 [15:13] */
#define PHY84328_SYS_DEV7_CL73CONTROL6_RESERVED0_MASK                    0xe000
#define PHY84328_SYS_DEV7_CL73CONTROL6_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_CL73CONTROL6_RESERVED0_BITS                    3
#define PHY84328_SYS_DEV7_CL73CONTROL6_RESERVED0_SHIFT                   13

/* sys_device7 :: cl73Control6 :: cl73_ignore_link_timer_val [12:00] */
#define PHY84328_SYS_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_MASK   0x1fff
#define PHY84328_SYS_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_ALIGN  0
#define PHY84328_SYS_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_BITS   13
#define PHY84328_SYS_DEV7_CL73CONTROL6_CL73_IGNORE_LINK_TIMER_VAL_SHIFT  0


/****************************************************************************
 * sys_device7 :: cl73DmeTmrs
 */
/* sys_device7 :: cl73DmeTmrs :: cl73_dme_page_test_max_cnt_val [15:08] */
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_MASK 0xff00
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_ALIGN 0
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_BITS 8
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MAX_CNT_VAL_SHIFT 8

/* sys_device7 :: cl73DmeTmrs :: cl73_dme_page_test_min_cnt_val [07:00] */
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_MASK 0x00ff
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_ALIGN 0
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_BITS 8
#define PHY84328_SYS_DEV7_CL73DMETMRS_CL73_DME_PAGE_TEST_MIN_CNT_VAL_SHIFT 0


/****************************************************************************
 * sys_device7 :: Control1000X1
 */
/* sys_device7 :: Control1000X1 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED0_MASK                   0x8000
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED0_SHIFT                  15

/* sys_device7 :: Control1000X1 :: disable_signal_detect_filter [14:14] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_MASK 0x4000
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_ALIGN 0
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_BITS 1
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_SIGNAL_DETECT_FILTER_SHIFT 14

/* sys_device7 :: Control1000X1 :: reserved1 [13:12] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED1_MASK                   0x3000
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED1_ALIGN                  0
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED1_BITS                   2
#define PHY84328_SYS_DEV7_CONTROL1000X1_RESERVED1_SHIFT                  12

/* sys_device7 :: Control1000X1 :: sel_rx_pkts_for_cntr [11:11] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_MASK        0x0800
#define PHY84328_SYS_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_ALIGN       0
#define PHY84328_SYS_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_BITS        1
#define PHY84328_SYS_DEV7_CONTROL1000X1_SEL_RX_PKTS_FOR_CNTR_SHIFT       11

/* sys_device7 :: Control1000X1 :: remote_loopback [10:10] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_MASK             0x0400
#define PHY84328_SYS_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_ALIGN            0
#define PHY84328_SYS_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_BITS             1
#define PHY84328_SYS_DEV7_CONTROL1000X1_REMOTE_LOOPBACK_SHIFT            10

/* sys_device7 :: Control1000X1 :: zero_comma_detector_phase [09:09] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_MASK   0x0200
#define PHY84328_SYS_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_ALIGN  0
#define PHY84328_SYS_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_BITS   1
#define PHY84328_SYS_DEV7_CONTROL1000X1_ZERO_COMMA_DETECTOR_PHASE_SHIFT  9

/* sys_device7 :: Control1000X1 :: comma_det_en [08:08] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_COMMA_DET_EN_MASK                0x0100
#define PHY84328_SYS_DEV7_CONTROL1000X1_COMMA_DET_EN_ALIGN               0
#define PHY84328_SYS_DEV7_CONTROL1000X1_COMMA_DET_EN_BITS                1
#define PHY84328_SYS_DEV7_CONTROL1000X1_COMMA_DET_EN_SHIFT               8

/* sys_device7 :: Control1000X1 :: crc_checker_disable [07:07] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_MASK         0x0080
#define PHY84328_SYS_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_ALIGN        0
#define PHY84328_SYS_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_BITS         1
#define PHY84328_SYS_DEV7_CONTROL1000X1_CRC_CHECKER_DISABLE_SHIFT        7

/* sys_device7 :: Control1000X1 :: disable_pll_pwrdwn [06:06] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_MASK          0x0040
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_ALIGN         0
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_BITS          1
#define PHY84328_SYS_DEV7_CONTROL1000X1_DISABLE_PLL_PWRDWN_SHIFT         6

/* sys_device7 :: Control1000X1 :: sgmii_master_mode [05:05] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_MASK           0x0020
#define PHY84328_SYS_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X1_SGMII_MASTER_MODE_SHIFT          5

/* sys_device7 :: Control1000X1 :: autodet_en [04:04] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_AUTODET_EN_MASK                  0x0010
#define PHY84328_SYS_DEV7_CONTROL1000X1_AUTODET_EN_ALIGN                 0
#define PHY84328_SYS_DEV7_CONTROL1000X1_AUTODET_EN_BITS                  1
#define PHY84328_SYS_DEV7_CONTROL1000X1_AUTODET_EN_SHIFT                 4

/* sys_device7 :: Control1000X1 :: invert_signal_detect [03:03] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_MASK        0x0008
#define PHY84328_SYS_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_ALIGN       0
#define PHY84328_SYS_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_BITS        1
#define PHY84328_SYS_DEV7_CONTROL1000X1_INVERT_SIGNAL_DETECT_SHIFT       3

/* sys_device7 :: Control1000X1 :: signal_detect_en [02:02] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_MASK            0x0004
#define PHY84328_SYS_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_ALIGN           0
#define PHY84328_SYS_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_BITS            1
#define PHY84328_SYS_DEV7_CONTROL1000X1_SIGNAL_DETECT_EN_SHIFT           2

/* sys_device7 :: Control1000X1 :: tbi_interface [01:01] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_TBI_INTERFACE_MASK               0x0002
#define PHY84328_SYS_DEV7_CONTROL1000X1_TBI_INTERFACE_ALIGN              0
#define PHY84328_SYS_DEV7_CONTROL1000X1_TBI_INTERFACE_BITS               1
#define PHY84328_SYS_DEV7_CONTROL1000X1_TBI_INTERFACE_SHIFT              1

/* sys_device7 :: Control1000X1 :: fiber_mode_1000X [00:00] */
#define PHY84328_SYS_DEV7_CONTROL1000X1_FIBER_MODE_1000X_MASK            0x0001
#define PHY84328_SYS_DEV7_CONTROL1000X1_FIBER_MODE_1000X_ALIGN           0
#define PHY84328_SYS_DEV7_CONTROL1000X1_FIBER_MODE_1000X_BITS            1
#define PHY84328_SYS_DEV7_CONTROL1000X1_FIBER_MODE_1000X_SHIFT           0


/****************************************************************************
 * sys_device7 :: Control1000X2
 */
/* sys_device7 :: Control1000X2 :: disable_extend_fdx_only [15:15] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_MASK     0x8000
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_ALIGN    0
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_BITS     1
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_EXTEND_FDX_ONLY_SHIFT    15

/* sys_device7 :: Control1000X2 :: clear_ber_counter [14:14] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_MASK           0x4000
#define PHY84328_SYS_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X2_CLEAR_BER_COUNTER_SHIFT          14

/* sys_device7 :: Control1000X2 :: transmit_idlejam_seq_test [13:13] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_MASK   0x2000
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_ALIGN  0
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_BITS   1
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_IDLEJAM_SEQ_TEST_SHIFT  13

/* sys_device7 :: Control1000X2 :: transmit_packet_seq_test [12:12] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_MASK    0x1000
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_ALIGN   0
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_BITS    1
#define PHY84328_SYS_DEV7_CONTROL1000X2_TRANSMIT_PACKET_SEQ_TEST_SHIFT   12

/* sys_device7 :: Control1000X2 :: test_cntr [11:11] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_TEST_CNTR_MASK                   0x0800
#define PHY84328_SYS_DEV7_CONTROL1000X2_TEST_CNTR_ALIGN                  0
#define PHY84328_SYS_DEV7_CONTROL1000X2_TEST_CNTR_BITS                   1
#define PHY84328_SYS_DEV7_CONTROL1000X2_TEST_CNTR_SHIFT                  11

/* sys_device7 :: Control1000X2 :: bypass_pcs_tx [10:10] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_TX_MASK               0x0400
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_TX_ALIGN              0
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_TX_BITS               1
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_TX_SHIFT              10

/* sys_device7 :: Control1000X2 :: bypass_pcs_rx [09:09] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_RX_MASK               0x0200
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_RX_ALIGN              0
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_RX_BITS               1
#define PHY84328_SYS_DEV7_CONTROL1000X2_BYPASS_PCS_RX_SHIFT              9

/* sys_device7 :: Control1000X2 :: disable_TRRR_generation [08:08] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_MASK     0x0100
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_ALIGN    0
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_BITS     1
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_TRRR_GENERATION_SHIFT    8

/* sys_device7 :: Control1000X2 :: disable_carrier_extend [07:07] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_MASK      0x0080
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_ALIGN     0
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_BITS      1
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_CARRIER_EXTEND_SHIFT     7

/* sys_device7 :: Control1000X2 :: autoneg_fast_timers [06:06] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_MASK         0x0040
#define PHY84328_SYS_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_ALIGN        0
#define PHY84328_SYS_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_BITS         1
#define PHY84328_SYS_DEV7_CONTROL1000X2_AUTONEG_FAST_TIMERS_SHIFT        6

/* sys_device7 :: Control1000X2 :: force_xmit_data_on_txside [05:05] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_MASK   0x0020
#define PHY84328_SYS_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_ALIGN  0
#define PHY84328_SYS_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_BITS   1
#define PHY84328_SYS_DEV7_CONTROL1000X2_FORCE_XMIT_DATA_ON_TXSIDE_SHIFT  5

/* sys_device7 :: Control1000X2 :: disable_remote_fault_sensing [04:04] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_MASK 0x0010
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_ALIGN 0
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_BITS 1
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_REMOTE_FAULT_SENSING_SHIFT 4

/* sys_device7 :: Control1000X2 :: enable_autoneg_err_timer [03:03] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_MASK    0x0008
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_ALIGN   0
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_BITS    1
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_AUTONEG_ERR_TIMER_SHIFT   3

/* sys_device7 :: Control1000X2 :: filter_force_link [02:02] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_MASK           0x0004
#define PHY84328_SYS_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X2_FILTER_FORCE_LINK_SHIFT          2

/* sys_device7 :: Control1000X2 :: disable_false_link [01:01] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_MASK          0x0002
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_ALIGN         0
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_BITS          1
#define PHY84328_SYS_DEV7_CONTROL1000X2_DISABLE_FALSE_LINK_SHIFT         1

/* sys_device7 :: Control1000X2 :: enable_parallel_detection [00:00] */
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_MASK   0x0001
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_ALIGN  0
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_BITS   1
#define PHY84328_SYS_DEV7_CONTROL1000X2_ENABLE_PARALLEL_DETECTION_SHIFT  0


/****************************************************************************
 * sys_device7 :: Control1000X3
 */
/* sys_device7 :: Control1000X3 :: disable_packet_misalign [15:15] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_MASK     0x8000
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_ALIGN    0
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_BITS     1
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_PACKET_MISALIGN_SHIFT    15

/* sys_device7 :: Control1000X3 :: rxfifo_gmii_reset [14:14] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_MASK           0x4000
#define PHY84328_SYS_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X3_RXFIFO_GMII_RESET_SHIFT          14

/* sys_device7 :: Control1000X3 :: disable_tx_crs [13:13] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_TX_CRS_MASK              0x2000
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_TX_CRS_ALIGN             0
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_TX_CRS_BITS              1
#define PHY84328_SYS_DEV7_CONTROL1000X3_DISABLE_TX_CRS_SHIFT             13

/* sys_device7 :: Control1000X3 :: invert_ext_phy_crs [12:12] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_MASK          0x1000
#define PHY84328_SYS_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_ALIGN         0
#define PHY84328_SYS_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_BITS          1
#define PHY84328_SYS_DEV7_CONTROL1000X3_INVERT_EXT_PHY_CRS_SHIFT         12

/* sys_device7 :: Control1000X3 :: ext_phy_crs_mode [11:11] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_MASK            0x0800
#define PHY84328_SYS_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_ALIGN           0
#define PHY84328_SYS_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_BITS            1
#define PHY84328_SYS_DEV7_CONTROL1000X3_EXT_PHY_CRS_MODE_SHIFT           11

/* sys_device7 :: Control1000X3 :: jam_false_carrier_mode [10:10] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_MASK      0x0400
#define PHY84328_SYS_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_ALIGN     0
#define PHY84328_SYS_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_BITS      1
#define PHY84328_SYS_DEV7_CONTROL1000X3_JAM_FALSE_CARRIER_MODE_SHIFT     10

/* sys_device7 :: Control1000X3 :: block_txen_mode [09:09] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_MASK             0x0200
#define PHY84328_SYS_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_ALIGN            0
#define PHY84328_SYS_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_BITS             1
#define PHY84328_SYS_DEV7_CONTROL1000X3_BLOCK_TXEN_MODE_SHIFT            9

/* sys_device7 :: Control1000X3 :: force_txfifo_on [08:08] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_MASK             0x0100
#define PHY84328_SYS_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_ALIGN            0
#define PHY84328_SYS_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_BITS             1
#define PHY84328_SYS_DEV7_CONTROL1000X3_FORCE_TXFIFO_ON_SHIFT            8

/* sys_device7 :: Control1000X3 :: bypass_txfifo1000 [07:07] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_MASK           0x0080
#define PHY84328_SYS_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X3_BYPASS_TXFIFO1000_SHIFT          7

/* sys_device7 :: Control1000X3 :: freq_lock_elasticity_tx [06:06] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_MASK     0x0040
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_ALIGN    0
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_BITS     1
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_TX_SHIFT    6

/* sys_device7 :: Control1000X3 :: freq_lock_elasticity_rx [05:05] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_MASK     0x0020
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_ALIGN    0
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_BITS     1
#define PHY84328_SYS_DEV7_CONTROL1000X3_FREQ_LOCK_ELASTICITY_RX_SHIFT    5

/* sys_device7 :: Control1000X3 :: early_preamble_rx [04:04] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_MASK           0x0010
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_RX_SHIFT          4

/* sys_device7 :: Control1000X3 :: early_preamble_tx [03:03] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_MASK           0x0008
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X3_EARLY_PREAMBLE_TX_SHIFT          3

/* sys_device7 :: Control1000X3 :: fifo_elasicity_tx [02:01] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_MASK           0x0006
#define PHY84328_SYS_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_BITS           2
#define PHY84328_SYS_DEV7_CONTROL1000X3_FIFO_ELASICITY_TX_SHIFT          1

/* sys_device7 :: Control1000X3 :: tx_fifo_rst [00:00] */
#define PHY84328_SYS_DEV7_CONTROL1000X3_TX_FIFO_RST_MASK                 0x0001
#define PHY84328_SYS_DEV7_CONTROL1000X3_TX_FIFO_RST_ALIGN                0
#define PHY84328_SYS_DEV7_CONTROL1000X3_TX_FIFO_RST_BITS                 1
#define PHY84328_SYS_DEV7_CONTROL1000X3_TX_FIFO_RST_SHIFT                0


/****************************************************************************
 * sys_device7 :: Control1000X4
 */
/* sys_device7 :: Control1000X4 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED0_MASK                   0xc000
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED0_BITS                   2
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED0_SHIFT                  14

/* sys_device7 :: Control1000X4 :: disable_resolution_err_restart [13:13] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_MASK 0x2000
#define PHY84328_SYS_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_ALIGN 0
#define PHY84328_SYS_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_BITS 1
#define PHY84328_SYS_DEV7_CONTROL1000X4_DISABLE_RESOLUTION_ERR_RESTART_SHIFT 13

/* sys_device7 :: Control1000X4 :: enable_last_resolution_err [12:12] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_MASK  0x1000
#define PHY84328_SYS_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_ALIGN 0
#define PHY84328_SYS_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_BITS  1
#define PHY84328_SYS_DEV7_CONTROL1000X4_ENABLE_LAST_RESOLUTION_ERR_SHIFT 12

/* sys_device7 :: Control1000X4 :: tx_config_reg_sel [11:11] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_MASK           0x0800
#define PHY84328_SYS_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_ALIGN          0
#define PHY84328_SYS_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_BITS           1
#define PHY84328_SYS_DEV7_CONTROL1000X4_TX_CONFIG_REG_SEL_SHIFT          11

/* sys_device7 :: Control1000X4 :: zero_rxdgmii [10:10] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_ZERO_RXDGMII_MASK                0x0400
#define PHY84328_SYS_DEV7_CONTROL1000X4_ZERO_RXDGMII_ALIGN               0
#define PHY84328_SYS_DEV7_CONTROL1000X4_ZERO_RXDGMII_BITS                1
#define PHY84328_SYS_DEV7_CONTROL1000X4_ZERO_RXDGMII_SHIFT               10

/* sys_device7 :: Control1000X4 :: clear_linkdown [09:09] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_MASK              0x0200
#define PHY84328_SYS_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_ALIGN             0
#define PHY84328_SYS_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_BITS              1
#define PHY84328_SYS_DEV7_CONTROL1000X4_CLEAR_LINKDOWN_SHIFT             9

/* sys_device7 :: Control1000X4 :: latch_linkdown_enable [08:08] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_MASK       0x0100
#define PHY84328_SYS_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_ALIGN      0
#define PHY84328_SYS_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_BITS       1
#define PHY84328_SYS_DEV7_CONTROL1000X4_LATCH_LINKDOWN_ENABLE_SHIFT      8

/* sys_device7 :: Control1000X4 :: link_force [07:07] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_LINK_FORCE_MASK                  0x0080
#define PHY84328_SYS_DEV7_CONTROL1000X4_LINK_FORCE_ALIGN                 0
#define PHY84328_SYS_DEV7_CONTROL1000X4_LINK_FORCE_BITS                  1
#define PHY84328_SYS_DEV7_CONTROL1000X4_LINK_FORCE_SHIFT                 7

/* sys_device7 :: Control1000X4 :: reserved1 [06:06] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED1_MASK                   0x0040
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED1_ALIGN                  0
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED1_BITS                   1
#define PHY84328_SYS_DEV7_CONTROL1000X4_RESERVED1_SHIFT                  6

/* sys_device7 :: Control1000X4 :: lp_next_page_sel [05:05] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_MASK            0x0020
#define PHY84328_SYS_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_ALIGN           0
#define PHY84328_SYS_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_BITS            1
#define PHY84328_SYS_DEV7_CONTROL1000X4_LP_NEXT_PAGE_SEL_SHIFT           5

/* sys_device7 :: Control1000X4 :: np_count_ClrnBp [04:04] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_MASK             0x0010
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_ALIGN            0
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_BITS             1
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNBP_SHIFT            4

/* sys_device7 :: Control1000X4 :: np_count_ClrnRd [03:03] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_MASK             0x0008
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_ALIGN            0
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_BITS             1
#define PHY84328_SYS_DEV7_CONTROL1000X4_NP_COUNT_CLRNRD_SHIFT            3

/* sys_device7 :: Control1000X4 :: MiscRxStatus_sel [02:00] */
#define PHY84328_SYS_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_MASK            0x0007
#define PHY84328_SYS_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_ALIGN           0
#define PHY84328_SYS_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_BITS            3
#define PHY84328_SYS_DEV7_CONTROL1000X4_MISCRXSTATUS_SEL_SHIFT           0


/****************************************************************************
 * sys_device7 :: Status1000X1
 */
/* sys_device7 :: Status1000X1 :: txfifo_err_detected [15:15] */
#define PHY84328_SYS_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_MASK          0x8000
#define PHY84328_SYS_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_ALIGN         0
#define PHY84328_SYS_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_BITS          1
#define PHY84328_SYS_DEV7_STATUS1000X1_TXFIFO_ERR_DETECTED_SHIFT         15

/* sys_device7 :: Status1000X1 :: rxfifo_err_detected [14:14] */
#define PHY84328_SYS_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_MASK          0x4000
#define PHY84328_SYS_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_ALIGN         0
#define PHY84328_SYS_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_BITS          1
#define PHY84328_SYS_DEV7_STATUS1000X1_RXFIFO_ERR_DETECTED_SHIFT         14

/* sys_device7 :: Status1000X1 :: false_carrier_detected [13:13] */
#define PHY84328_SYS_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_MASK       0x2000
#define PHY84328_SYS_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_ALIGN      0
#define PHY84328_SYS_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_BITS       1
#define PHY84328_SYS_DEV7_STATUS1000X1_FALSE_CARRIER_DETECTED_SHIFT      13

/* sys_device7 :: Status1000X1 :: crc_err_detected [12:12] */
#define PHY84328_SYS_DEV7_STATUS1000X1_CRC_ERR_DETECTED_MASK             0x1000
#define PHY84328_SYS_DEV7_STATUS1000X1_CRC_ERR_DETECTED_ALIGN            0
#define PHY84328_SYS_DEV7_STATUS1000X1_CRC_ERR_DETECTED_BITS             1
#define PHY84328_SYS_DEV7_STATUS1000X1_CRC_ERR_DETECTED_SHIFT            12

/* sys_device7 :: Status1000X1 :: tx_err_detected [11:11] */
#define PHY84328_SYS_DEV7_STATUS1000X1_TX_ERR_DETECTED_MASK              0x0800
#define PHY84328_SYS_DEV7_STATUS1000X1_TX_ERR_DETECTED_ALIGN             0
#define PHY84328_SYS_DEV7_STATUS1000X1_TX_ERR_DETECTED_BITS              1
#define PHY84328_SYS_DEV7_STATUS1000X1_TX_ERR_DETECTED_SHIFT             11

/* sys_device7 :: Status1000X1 :: rx_err_detected [10:10] */
#define PHY84328_SYS_DEV7_STATUS1000X1_RX_ERR_DETECTED_MASK              0x0400
#define PHY84328_SYS_DEV7_STATUS1000X1_RX_ERR_DETECTED_ALIGN             0
#define PHY84328_SYS_DEV7_STATUS1000X1_RX_ERR_DETECTED_BITS              1
#define PHY84328_SYS_DEV7_STATUS1000X1_RX_ERR_DETECTED_SHIFT             10

/* sys_device7 :: Status1000X1 :: carrier_extend_err_detected [09:09] */
#define PHY84328_SYS_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_MASK  0x0200
#define PHY84328_SYS_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_ALIGN 0
#define PHY84328_SYS_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_BITS  1
#define PHY84328_SYS_DEV7_STATUS1000X1_CARRIER_EXTEND_ERR_DETECTED_SHIFT 9

/* sys_device7 :: Status1000X1 :: early_end_extension_detected [08:08] */
#define PHY84328_SYS_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_MASK 0x0100
#define PHY84328_SYS_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_ALIGN 0
#define PHY84328_SYS_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_BITS 1
#define PHY84328_SYS_DEV7_STATUS1000X1_EARLY_END_EXTENSION_DETECTED_SHIFT 8

/* sys_device7 :: Status1000X1 :: link_status_change [07:07] */
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_MASK           0x0080
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_ALIGN          0
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_BITS           1
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_CHANGE_SHIFT          7

/* sys_device7 :: Status1000X1 :: pause_resolution_rxside [06:06] */
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_MASK      0x0040
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_ALIGN     0
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_BITS      1
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_RXSIDE_SHIFT     6

/* sys_device7 :: Status1000X1 :: pause_resolution_txside [05:05] */
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_MASK      0x0020
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_ALIGN     0
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_BITS      1
#define PHY84328_SYS_DEV7_STATUS1000X1_PAUSE_RESOLUTION_TXSIDE_SHIFT     5

/* sys_device7 :: Status1000X1 :: speed_status [04:03] */
#define PHY84328_SYS_DEV7_STATUS1000X1_SPEED_STATUS_MASK                 0x0018
#define PHY84328_SYS_DEV7_STATUS1000X1_SPEED_STATUS_ALIGN                0
#define PHY84328_SYS_DEV7_STATUS1000X1_SPEED_STATUS_BITS                 2
#define PHY84328_SYS_DEV7_STATUS1000X1_SPEED_STATUS_SHIFT                3

/* sys_device7 :: Status1000X1 :: duplex_status [02:02] */
#define PHY84328_SYS_DEV7_STATUS1000X1_DUPLEX_STATUS_MASK                0x0004
#define PHY84328_SYS_DEV7_STATUS1000X1_DUPLEX_STATUS_ALIGN               0
#define PHY84328_SYS_DEV7_STATUS1000X1_DUPLEX_STATUS_BITS                1
#define PHY84328_SYS_DEV7_STATUS1000X1_DUPLEX_STATUS_SHIFT               2

/* sys_device7 :: Status1000X1 :: link_status [01:01] */
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_MASK                  0x0002
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_ALIGN                 0
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_BITS                  1
#define PHY84328_SYS_DEV7_STATUS1000X1_LINK_STATUS_SHIFT                 1

/* sys_device7 :: Status1000X1 :: sgmii_mode [00:00] */
#define PHY84328_SYS_DEV7_STATUS1000X1_SGMII_MODE_MASK                   0x0001
#define PHY84328_SYS_DEV7_STATUS1000X1_SGMII_MODE_ALIGN                  0
#define PHY84328_SYS_DEV7_STATUS1000X1_SGMII_MODE_BITS                   1
#define PHY84328_SYS_DEV7_STATUS1000X1_SGMII_MODE_SHIFT                  0


/****************************************************************************
 * sys_device7 :: Status1000X2
 */
/* sys_device7 :: Status1000X2 :: sgmii_mode_change [15:15] */
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_MASK            0x8000
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_ALIGN           0
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_BITS            1
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_MODE_CHANGE_SHIFT           15

/* sys_device7 :: Status1000X2 :: consistency_mismatch [14:14] */
#define PHY84328_SYS_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_MASK         0x4000
#define PHY84328_SYS_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_ALIGN        0
#define PHY84328_SYS_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_BITS         1
#define PHY84328_SYS_DEV7_STATUS1000X2_CONSISTENCY_MISMATCH_SHIFT        14

/* sys_device7 :: Status1000X2 :: autoneg_resolution_err [13:13] */
#define PHY84328_SYS_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_MASK       0x2000
#define PHY84328_SYS_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_ALIGN      0
#define PHY84328_SYS_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_BITS       1
#define PHY84328_SYS_DEV7_STATUS1000X2_AUTONEG_RESOLUTION_ERR_SHIFT      13

/* sys_device7 :: Status1000X2 :: sgmii_selector_mismatch [12:12] */
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_MASK      0x1000
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_ALIGN     0
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_BITS      1
#define PHY84328_SYS_DEV7_STATUS1000X2_SGMII_SELECTOR_MISMATCH_SHIFT     12

/* sys_device7 :: Status1000X2 :: sync_status_fail [11:11] */
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_MASK             0x0800
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_ALIGN            0
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_BITS             1
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_FAIL_SHIFT            11

/* sys_device7 :: Status1000X2 :: sync_status_ok [10:10] */
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_OK_MASK               0x0400
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_OK_ALIGN              0
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_OK_BITS               1
#define PHY84328_SYS_DEV7_STATUS1000X2_SYNC_STATUS_OK_SHIFT              10

/* sys_device7 :: Status1000X2 :: rudi_c [09:09] */
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_C_MASK                       0x0200
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_C_ALIGN                      0
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_C_BITS                       1
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_C_SHIFT                      9

/* sys_device7 :: Status1000X2 :: rudi_I [08:08] */
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_I_MASK                       0x0100
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_I_ALIGN                      0
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_I_BITS                       1
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_I_SHIFT                      8

/* sys_device7 :: Status1000X2 :: rudi_invalid [07:07] */
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_INVALID_MASK                 0x0080
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_INVALID_ALIGN                0
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_INVALID_BITS                 1
#define PHY84328_SYS_DEV7_STATUS1000X2_RUDI_INVALID_SHIFT                7

/* sys_device7 :: Status1000X2 :: linkDown_syncLoss [06:06] */
#define PHY84328_SYS_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_MASK            0x0040
#define PHY84328_SYS_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_ALIGN           0
#define PHY84328_SYS_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_BITS            1
#define PHY84328_SYS_DEV7_STATUS1000X2_LINKDOWN_SYNCLOSS_SHIFT           6

/* sys_device7 :: Status1000X2 :: idle_detect_state [05:05] */
#define PHY84328_SYS_DEV7_STATUS1000X2_IDLE_DETECT_STATE_MASK            0x0020
#define PHY84328_SYS_DEV7_STATUS1000X2_IDLE_DETECT_STATE_ALIGN           0
#define PHY84328_SYS_DEV7_STATUS1000X2_IDLE_DETECT_STATE_BITS            1
#define PHY84328_SYS_DEV7_STATUS1000X2_IDLE_DETECT_STATE_SHIFT           5

/* sys_device7 :: Status1000X2 :: complete_acknowledge_state [04:04] */
#define PHY84328_SYS_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_MASK   0x0010
#define PHY84328_SYS_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_ALIGN  0
#define PHY84328_SYS_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_BITS   1
#define PHY84328_SYS_DEV7_STATUS1000X2_COMPLETE_ACKNOWLEDGE_STATE_SHIFT  4

/* sys_device7 :: Status1000X2 :: acknowledge_detect_state [03:03] */
#define PHY84328_SYS_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_MASK     0x0008
#define PHY84328_SYS_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_ALIGN    0
#define PHY84328_SYS_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_BITS     1
#define PHY84328_SYS_DEV7_STATUS1000X2_ACKNOWLEDGE_DETECT_STATE_SHIFT    3

/* sys_device7 :: Status1000X2 :: ability_detect_state [02:02] */
#define PHY84328_SYS_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_MASK         0x0004
#define PHY84328_SYS_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_ALIGN        0
#define PHY84328_SYS_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_BITS         1
#define PHY84328_SYS_DEV7_STATUS1000X2_ABILITY_DETECT_STATE_SHIFT        2

/* sys_device7 :: Status1000X2 :: reserved0 [01:01] */
#define PHY84328_SYS_DEV7_STATUS1000X2_RESERVED0_MASK                    0x0002
#define PHY84328_SYS_DEV7_STATUS1000X2_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_STATUS1000X2_RESERVED0_BITS                    1
#define PHY84328_SYS_DEV7_STATUS1000X2_RESERVED0_SHIFT                   1

/* sys_device7 :: Status1000X2 :: an_enable_state [00:00] */
#define PHY84328_SYS_DEV7_STATUS1000X2_AN_ENABLE_STATE_MASK              0x0001
#define PHY84328_SYS_DEV7_STATUS1000X2_AN_ENABLE_STATE_ALIGN             0
#define PHY84328_SYS_DEV7_STATUS1000X2_AN_ENABLE_STATE_BITS              1
#define PHY84328_SYS_DEV7_STATUS1000X2_AN_ENABLE_STATE_SHIFT             0


/****************************************************************************
 * sys_device7 :: Status1000X3
 */
/* sys_device7 :: Status1000X3 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED0_MASK                    0xc000
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED0_BITS                    2
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED0_SHIFT                   14

/* sys_device7 :: Status1000X3 :: tx_os_fifo_error [13:13] */
#define PHY84328_SYS_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_MASK             0x2000
#define PHY84328_SYS_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_ALIGN            0
#define PHY84328_SYS_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_BITS             1
#define PHY84328_SYS_DEV7_STATUS1000X3_TX_OS_FIFO_ERROR_SHIFT            13

/* sys_device7 :: Status1000X3 :: pd_park_an [12:12] */
#define PHY84328_SYS_DEV7_STATUS1000X3_PD_PARK_AN_MASK                   0x1000
#define PHY84328_SYS_DEV7_STATUS1000X3_PD_PARK_AN_ALIGN                  0
#define PHY84328_SYS_DEV7_STATUS1000X3_PD_PARK_AN_BITS                   1
#define PHY84328_SYS_DEV7_STATUS1000X3_PD_PARK_AN_SHIFT                  12

/* sys_device7 :: Status1000X3 :: remotePhy_autosel [11:11] */
#define PHY84328_SYS_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_MASK            0x0800
#define PHY84328_SYS_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_ALIGN           0
#define PHY84328_SYS_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_BITS            1
#define PHY84328_SYS_DEV7_STATUS1000X3_REMOTEPHY_AUTOSEL_SHIFT           11

/* sys_device7 :: Status1000X3 :: latch_linkdown [10:10] */
#define PHY84328_SYS_DEV7_STATUS1000X3_LATCH_LINKDOWN_MASK               0x0400
#define PHY84328_SYS_DEV7_STATUS1000X3_LATCH_LINKDOWN_ALIGN              0
#define PHY84328_SYS_DEV7_STATUS1000X3_LATCH_LINKDOWN_BITS               1
#define PHY84328_SYS_DEV7_STATUS1000X3_LATCH_LINKDOWN_SHIFT              10

/* sys_device7 :: Status1000X3 :: sd_filter [09:09] */
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_MASK                    0x0200
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_ALIGN                   0
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_BITS                    1
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_SHIFT                   9

/* sys_device7 :: Status1000X3 :: sd_mux [08:08] */
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_MUX_MASK                       0x0100
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_MUX_ALIGN                      0
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_MUX_BITS                       1
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_MUX_SHIFT                      8

/* sys_device7 :: Status1000X3 :: sd_filter_chg [07:07] */
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_CHG_MASK                0x0080
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_CHG_ALIGN               0
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_CHG_BITS                1
#define PHY84328_SYS_DEV7_STATUS1000X3_SD_FILTER_CHG_SHIFT               7

/* sys_device7 :: Status1000X3 :: reserved1 [06:00] */
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED1_MASK                    0x007f
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED1_ALIGN                   0
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED1_BITS                    7
#define PHY84328_SYS_DEV7_STATUS1000X3_RESERVED1_SHIFT                   0


/****************************************************************************
 * sys_device7 :: BadCodeGroup
 */
/* sys_device7 :: BadCodeGroup :: badCodeGroups [15:08] */
#define PHY84328_SYS_DEV7_BADCODEGROUP_BADCODEGROUPS_MASK                0xff00
#define PHY84328_SYS_DEV7_BADCODEGROUP_BADCODEGROUPS_ALIGN               0
#define PHY84328_SYS_DEV7_BADCODEGROUP_BADCODEGROUPS_BITS                8
#define PHY84328_SYS_DEV7_BADCODEGROUP_BADCODEGROUPS_SHIFT               8

/* sys_device7 :: BadCodeGroup :: reserved0 [07:00] */
#define PHY84328_SYS_DEV7_BADCODEGROUP_RESERVED0_MASK                    0x00ff
#define PHY84328_SYS_DEV7_BADCODEGROUP_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_BADCODEGROUP_RESERVED0_BITS                    8
#define PHY84328_SYS_DEV7_BADCODEGROUP_RESERVED0_SHIFT                   0


/****************************************************************************
 * sys_device7 :: Misc1
 */
/* sys_device7 :: Misc1 :: refclk_sel [15:13] */
#define PHY84328_SYS_DEV7_MISC1_REFCLK_SEL_MASK                          0xe000
#define PHY84328_SYS_DEV7_MISC1_REFCLK_SEL_ALIGN                         0
#define PHY84328_SYS_DEV7_MISC1_REFCLK_SEL_BITS                          3
#define PHY84328_SYS_DEV7_MISC1_REFCLK_SEL_SHIFT                         13

/* sys_device7 :: Misc1 :: force_pll_mode_afe_sel [12:12] */
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_MASK              0x1000
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_ALIGN             0
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_BITS              1
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_SEL_SHIFT             12

/* sys_device7 :: Misc1 :: force_pll_mode_afe [11:08] */
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_MASK                  0x0f00
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_ALIGN                 0
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_BITS                  4
#define PHY84328_SYS_DEV7_MISC1_FORCE_PLL_MODE_AFE_SHIFT                 8

/* sys_device7 :: Misc1 :: force_tick0_sw2 [07:07] */
#define PHY84328_SYS_DEV7_MISC1_FORCE_TICK0_SW2_MASK                     0x0080
#define PHY84328_SYS_DEV7_MISC1_FORCE_TICK0_SW2_ALIGN                    0
#define PHY84328_SYS_DEV7_MISC1_FORCE_TICK0_SW2_BITS                     1
#define PHY84328_SYS_DEV7_MISC1_FORCE_TICK0_SW2_SHIFT                    7

/* sys_device7 :: Misc1 :: tx_underrun_1000_dis [06:06] */
#define PHY84328_SYS_DEV7_MISC1_TX_UNDERRUN_1000_DIS_MASK                0x0040
#define PHY84328_SYS_DEV7_MISC1_TX_UNDERRUN_1000_DIS_ALIGN               0
#define PHY84328_SYS_DEV7_MISC1_TX_UNDERRUN_1000_DIS_BITS                1
#define PHY84328_SYS_DEV7_MISC1_TX_UNDERRUN_1000_DIS_SHIFT               6

/* sys_device7 :: Misc1 :: force_ln_mode [05:05] */
#define PHY84328_SYS_DEV7_MISC1_FORCE_LN_MODE_MASK                       0x0020
#define PHY84328_SYS_DEV7_MISC1_FORCE_LN_MODE_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC1_FORCE_LN_MODE_BITS                       1
#define PHY84328_SYS_DEV7_MISC1_FORCE_LN_MODE_SHIFT                      5

/* sys_device7 :: Misc1 :: force_speed [04:00] */
#define PHY84328_SYS_DEV7_MISC1_FORCE_SPEED_MASK                         0x001f
#define PHY84328_SYS_DEV7_MISC1_FORCE_SPEED_ALIGN                        0
#define PHY84328_SYS_DEV7_MISC1_FORCE_SPEED_BITS                         5
#define PHY84328_SYS_DEV7_MISC1_FORCE_SPEED_SHIFT                        0


/****************************************************************************
 * sys_device7 :: Misc2
 */
/* sys_device7 :: Misc2 :: rxckpl_sel_combo [15:15] */
#define PHY84328_SYS_DEV7_MISC2_RXCKPL_SEL_COMBO_MASK                    0x8000
#define PHY84328_SYS_DEV7_MISC2_RXCKPL_SEL_COMBO_ALIGN                   0
#define PHY84328_SYS_DEV7_MISC2_RXCKPL_SEL_COMBO_BITS                    1
#define PHY84328_SYS_DEV7_MISC2_RXCKPL_SEL_COMBO_SHIFT                   15

/* sys_device7 :: Misc2 :: rxck_mii_gen_sel_force [14:14] */
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_MASK              0x4000
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_ALIGN             0
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_BITS              1
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_FORCE_SHIFT             14

/* sys_device7 :: Misc2 :: rxck_mii_gen_sel_val [13:13] */
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_MASK                0x2000
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_ALIGN               0
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_BITS                1
#define PHY84328_SYS_DEV7_MISC2_RXCK_MII_GEN_SEL_VAL_SHIFT               13

/* sys_device7 :: Misc2 :: rlpbk_sw_force [12:12] */
#define PHY84328_SYS_DEV7_MISC2_RLPBK_SW_FORCE_MASK                      0x1000
#define PHY84328_SYS_DEV7_MISC2_RLPBK_SW_FORCE_ALIGN                     0
#define PHY84328_SYS_DEV7_MISC2_RLPBK_SW_FORCE_BITS                      1
#define PHY84328_SYS_DEV7_MISC2_RLPBK_SW_FORCE_SHIFT                     12

/* sys_device7 :: Misc2 :: rlpbk_RxRst_en [11:11] */
#define PHY84328_SYS_DEV7_MISC2_RLPBK_RXRST_EN_MASK                      0x0800
#define PHY84328_SYS_DEV7_MISC2_RLPBK_RXRST_EN_ALIGN                     0
#define PHY84328_SYS_DEV7_MISC2_RLPBK_RXRST_EN_BITS                      1
#define PHY84328_SYS_DEV7_MISC2_RLPBK_RXRST_EN_SHIFT                     11

/* sys_device7 :: Misc2 :: clkSigdet_bypass [10:10] */
#define PHY84328_SYS_DEV7_MISC2_CLKSIGDET_BYPASS_MASK                    0x0400
#define PHY84328_SYS_DEV7_MISC2_CLKSIGDET_BYPASS_ALIGN                   0
#define PHY84328_SYS_DEV7_MISC2_CLKSIGDET_BYPASS_BITS                    1
#define PHY84328_SYS_DEV7_MISC2_CLKSIGDET_BYPASS_SHIFT                   10

/* sys_device7 :: Misc2 :: clk41_bypass [09:09] */
#define PHY84328_SYS_DEV7_MISC2_CLK41_BYPASS_MASK                        0x0200
#define PHY84328_SYS_DEV7_MISC2_CLK41_BYPASS_ALIGN                       0
#define PHY84328_SYS_DEV7_MISC2_CLK41_BYPASS_BITS                        1
#define PHY84328_SYS_DEV7_MISC2_CLK41_BYPASS_SHIFT                       9

/* sys_device7 :: Misc2 :: miiGmiiDly_en [08:08] */
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIDLY_EN_MASK                       0x0100
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIDLY_EN_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIDLY_EN_BITS                       1
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIDLY_EN_SHIFT                      8

/* sys_device7 :: Misc2 :: miiGmiiMux_en [07:07] */
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIMUX_EN_MASK                       0x0080
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIMUX_EN_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIMUX_EN_BITS                       1
#define PHY84328_SYS_DEV7_MISC2_MIIGMIIMUX_EN_SHIFT                      7

/* sys_device7 :: Misc2 :: KX_cl73_an_en [06:06] */
#define PHY84328_SYS_DEV7_MISC2_KX_CL73_AN_EN_MASK                       0x0040
#define PHY84328_SYS_DEV7_MISC2_KX_CL73_AN_EN_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC2_KX_CL73_AN_EN_BITS                       1
#define PHY84328_SYS_DEV7_MISC2_KX_CL73_AN_EN_SHIFT                      6

/* sys_device7 :: Misc2 :: pma_pmd_forced_speed_enc_en [05:05] */
#define PHY84328_SYS_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_MASK         0x0020
#define PHY84328_SYS_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_ALIGN        0
#define PHY84328_SYS_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_BITS         1
#define PHY84328_SYS_DEV7_MISC2_PMA_PMD_FORCED_SPEED_ENC_EN_SHIFT        5

/* sys_device7 :: Misc2 :: fifo_err_cya [04:04] */
#define PHY84328_SYS_DEV7_MISC2_FIFO_ERR_CYA_MASK                        0x0010
#define PHY84328_SYS_DEV7_MISC2_FIFO_ERR_CYA_ALIGN                       0
#define PHY84328_SYS_DEV7_MISC2_FIFO_ERR_CYA_BITS                        1
#define PHY84328_SYS_DEV7_MISC2_FIFO_ERR_CYA_SHIFT                       4

/* sys_device7 :: Misc2 :: an_txdisablePhase [03:03] */
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLEPHASE_MASK                   0x0008
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLEPHASE_ALIGN                  0
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLEPHASE_BITS                   1
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLEPHASE_SHIFT                  3

/* sys_device7 :: Misc2 :: an_rxSeqStartDis [02:02] */
#define PHY84328_SYS_DEV7_MISC2_AN_RXSEQSTARTDIS_MASK                    0x0004
#define PHY84328_SYS_DEV7_MISC2_AN_RXSEQSTARTDIS_ALIGN                   0
#define PHY84328_SYS_DEV7_MISC2_AN_RXSEQSTARTDIS_BITS                    1
#define PHY84328_SYS_DEV7_MISC2_AN_RXSEQSTARTDIS_SHIFT                   2

/* sys_device7 :: Misc2 :: an_txdisable_ln [01:01] */
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLE_LN_MASK                     0x0002
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLE_LN_ALIGN                    0
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLE_LN_BITS                     1
#define PHY84328_SYS_DEV7_MISC2_AN_TXDISABLE_LN_SHIFT                    1

/* sys_device7 :: Misc2 :: an_deadTrap [00:00] */
#define PHY84328_SYS_DEV7_MISC2_AN_DEADTRAP_MASK                         0x0001
#define PHY84328_SYS_DEV7_MISC2_AN_DEADTRAP_ALIGN                        0
#define PHY84328_SYS_DEV7_MISC2_AN_DEADTRAP_BITS                         1
#define PHY84328_SYS_DEV7_MISC2_AN_DEADTRAP_SHIFT                        0


/****************************************************************************
 * sys_device7 :: PatGenCtrl
 */
/* sys_device7 :: PatGenCtrl :: patgen_lpi_en [15:15] */
#define PHY84328_SYS_DEV7_PATGENCTRL_PATGEN_LPI_EN_MASK                  0x8000
#define PHY84328_SYS_DEV7_PATGENCTRL_PATGEN_LPI_EN_ALIGN                 0
#define PHY84328_SYS_DEV7_PATGENCTRL_PATGEN_LPI_EN_BITS                  1
#define PHY84328_SYS_DEV7_PATGENCTRL_PATGEN_LPI_EN_SHIFT                 15

/* sys_device7 :: PatGenCtrl :: tx_err [14:14] */
#define PHY84328_SYS_DEV7_PATGENCTRL_TX_ERR_MASK                         0x4000
#define PHY84328_SYS_DEV7_PATGENCTRL_TX_ERR_ALIGN                        0
#define PHY84328_SYS_DEV7_PATGENCTRL_TX_ERR_BITS                         1
#define PHY84328_SYS_DEV7_PATGENCTRL_TX_ERR_SHIFT                        14

/* sys_device7 :: PatGenCtrl :: skip_crc [13:13] */
#define PHY84328_SYS_DEV7_PATGENCTRL_SKIP_CRC_MASK                       0x2000
#define PHY84328_SYS_DEV7_PATGENCTRL_SKIP_CRC_ALIGN                      0
#define PHY84328_SYS_DEV7_PATGENCTRL_SKIP_CRC_BITS                       1
#define PHY84328_SYS_DEV7_PATGENCTRL_SKIP_CRC_SHIFT                      13

/* sys_device7 :: PatGenCtrl :: en_crc_checker_fragment_err_det [12:12] */
#define PHY84328_SYS_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_MASK 0x1000
#define PHY84328_SYS_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_ALIGN 0
#define PHY84328_SYS_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_BITS 1
#define PHY84328_SYS_DEV7_PATGENCTRL_EN_CRC_CHECKER_FRAGMENT_ERR_DET_SHIFT 12

/* sys_device7 :: PatGenCtrl :: ipg_select [11:09] */
#define PHY84328_SYS_DEV7_PATGENCTRL_IPG_SELECT_MASK                     0x0e00
#define PHY84328_SYS_DEV7_PATGENCTRL_IPG_SELECT_ALIGN                    0
#define PHY84328_SYS_DEV7_PATGENCTRL_IPG_SELECT_BITS                     3
#define PHY84328_SYS_DEV7_PATGENCTRL_IPG_SELECT_SHIFT                    9

/* sys_device7 :: PatGenCtrl :: pkt_size [08:03] */
#define PHY84328_SYS_DEV7_PATGENCTRL_PKT_SIZE_MASK                       0x01f8
#define PHY84328_SYS_DEV7_PATGENCTRL_PKT_SIZE_ALIGN                      0
#define PHY84328_SYS_DEV7_PATGENCTRL_PKT_SIZE_BITS                       6
#define PHY84328_SYS_DEV7_PATGENCTRL_PKT_SIZE_SHIFT                      3

/* sys_device7 :: PatGenCtrl :: single_pass_mode [02:02] */
#define PHY84328_SYS_DEV7_PATGENCTRL_SINGLE_PASS_MODE_MASK               0x0004
#define PHY84328_SYS_DEV7_PATGENCTRL_SINGLE_PASS_MODE_ALIGN              0
#define PHY84328_SYS_DEV7_PATGENCTRL_SINGLE_PASS_MODE_BITS               1
#define PHY84328_SYS_DEV7_PATGENCTRL_SINGLE_PASS_MODE_SHIFT              2

/* sys_device7 :: PatGenCtrl :: run_pattern_gen [01:01] */
#define PHY84328_SYS_DEV7_PATGENCTRL_RUN_PATTERN_GEN_MASK                0x0002
#define PHY84328_SYS_DEV7_PATGENCTRL_RUN_PATTERN_GEN_ALIGN               0
#define PHY84328_SYS_DEV7_PATGENCTRL_RUN_PATTERN_GEN_BITS                1
#define PHY84328_SYS_DEV7_PATGENCTRL_RUN_PATTERN_GEN_SHIFT               1

/* sys_device7 :: PatGenCtrl :: sel_pattern_gen_data [00:00] */
#define PHY84328_SYS_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_MASK           0x0001
#define PHY84328_SYS_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_ALIGN          0
#define PHY84328_SYS_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_BITS           1
#define PHY84328_SYS_DEV7_PATGENCTRL_SEL_PATTERN_GEN_DATA_SHIFT          0


/****************************************************************************
 * sys_device7 :: PatGenStat
 */
/* sys_device7 :: PatGenStat :: reserved0 [15:04] */
#define PHY84328_SYS_DEV7_PATGENSTAT_RESERVED0_MASK                      0xfff0
#define PHY84328_SYS_DEV7_PATGENSTAT_RESERVED0_ALIGN                     0
#define PHY84328_SYS_DEV7_PATGENSTAT_RESERVED0_BITS                      12
#define PHY84328_SYS_DEV7_PATGENSTAT_RESERVED0_SHIFT                     4

/* sys_device7 :: PatGenStat :: pattern_gen_active [03:03] */
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_MASK             0x0008
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_ALIGN            0
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_BITS             1
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_ACTIVE_SHIFT            3

/* sys_device7 :: PatGenStat :: pattern_gen_fsm [02:00] */
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_FSM_MASK                0x0007
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_FSM_ALIGN               0
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_FSM_BITS                3
#define PHY84328_SYS_DEV7_PATGENSTAT_PATTERN_GEN_FSM_SHIFT               0


/****************************************************************************
 * sys_device7 :: TestMode
 */
/* sys_device7 :: TestMode :: disable_reset_cnt [15:15] */
#define PHY84328_SYS_DEV7_TESTMODE_DISABLE_RESET_CNT_MASK                0x8000
#define PHY84328_SYS_DEV7_TESTMODE_DISABLE_RESET_CNT_ALIGN               0
#define PHY84328_SYS_DEV7_TESTMODE_DISABLE_RESET_CNT_BITS                1
#define PHY84328_SYS_DEV7_TESTMODE_DISABLE_RESET_CNT_SHIFT               15

/* sys_device7 :: TestMode :: clear_packet_counters [14:14] */
#define PHY84328_SYS_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_MASK            0x4000
#define PHY84328_SYS_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_ALIGN           0
#define PHY84328_SYS_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_BITS            1
#define PHY84328_SYS_DEV7_TESTMODE_CLEAR_PACKET_COUNTERS_SHIFT           14

/* sys_device7 :: TestMode :: reserved0 [13:05] */
#define PHY84328_SYS_DEV7_TESTMODE_RESERVED0_MASK                        0x3fe0
#define PHY84328_SYS_DEV7_TESTMODE_RESERVED0_ALIGN                       0
#define PHY84328_SYS_DEV7_TESTMODE_RESERVED0_BITS                        9
#define PHY84328_SYS_DEV7_TESTMODE_RESERVED0_SHIFT                       5

/* sys_device7 :: TestMode :: fifo_fsm_cya_rx [04:04] */
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_FSM_CYA_RX_MASK                  0x0010
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_FSM_CYA_RX_ALIGN                 0
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_FSM_CYA_RX_BITS                  1
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_FSM_CYA_RX_SHIFT                 4

/* sys_device7 :: TestMode :: dig1000x_afrst_cya [03:03] */
#define PHY84328_SYS_DEV7_TESTMODE_DIG1000X_AFRST_CYA_MASK               0x0008
#define PHY84328_SYS_DEV7_TESTMODE_DIG1000X_AFRST_CYA_ALIGN              0
#define PHY84328_SYS_DEV7_TESTMODE_DIG1000X_AFRST_CYA_BITS               1
#define PHY84328_SYS_DEV7_TESTMODE_DIG1000X_AFRST_CYA_SHIFT              3

/* sys_device7 :: TestMode :: fifo_elasicity_rx [02:01] */
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_ELASICITY_RX_MASK                0x0006
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_ELASICITY_RX_ALIGN               0
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_ELASICITY_RX_BITS                2
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_ELASICITY_RX_SHIFT               1

/* sys_device7 :: TestMode :: fifo_ipg_rx_cya [00:00] */
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_IPG_RX_CYA_MASK                  0x0001
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_IPG_RX_CYA_ALIGN                 0
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_IPG_RX_CYA_BITS                  1
#define PHY84328_SYS_DEV7_TESTMODE_FIFO_IPG_RX_CYA_SHIFT                 0


/****************************************************************************
 * sys_device7 :: TxPktCnt
 */
/* sys_device7 :: TxPktCnt :: TxPktCnt [15:00] */
#define PHY84328_SYS_DEV7_TXPKTCNT_TXPKTCNT_MASK                         0xffff
#define PHY84328_SYS_DEV7_TXPKTCNT_TXPKTCNT_ALIGN                        0
#define PHY84328_SYS_DEV7_TXPKTCNT_TXPKTCNT_BITS                         16
#define PHY84328_SYS_DEV7_TXPKTCNT_TXPKTCNT_SHIFT                        0


/****************************************************************************
 * sys_device7 :: RxPktCnt
 */
/* sys_device7 :: RxPktCnt :: RxPktCnt [15:00] */
#define PHY84328_SYS_DEV7_RXPKTCNT_RXPKTCNT_MASK                         0xffff
#define PHY84328_SYS_DEV7_RXPKTCNT_RXPKTCNT_ALIGN                        0
#define PHY84328_SYS_DEV7_RXPKTCNT_RXPKTCNT_BITS                         16
#define PHY84328_SYS_DEV7_RXPKTCNT_RXPKTCNT_SHIFT                        0


/****************************************************************************
 * sys_device7 :: digctl_3_0
 */
/* sys_device7 :: digctl_3_0 :: an_lostLink_cnt [15:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_MASK                0xffff
#define PHY84328_SYS_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_ALIGN               0
#define PHY84328_SYS_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_BITS                16
#define PHY84328_SYS_DEV7_DIGCTL_3_0_AN_LOSTLINK_CNT_SHIFT               0


/****************************************************************************
 * sys_device7 :: digctl_3_1
 */
/* sys_device7 :: digctl_3_1 :: an_switch_cnt [15:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_MASK                  0xffff
#define PHY84328_SYS_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_ALIGN                 0
#define PHY84328_SYS_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_BITS                  16
#define PHY84328_SYS_DEV7_DIGCTL_3_1_AN_SWITCH_CNT_SHIFT                 0


/****************************************************************************
 * sys_device7 :: digctl_3_2
 */
/* sys_device7 :: digctl_3_2 :: an_link_cnt [15:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_2_AN_LINK_CNT_MASK                    0xffff
#define PHY84328_SYS_DEV7_DIGCTL_3_2_AN_LINK_CNT_ALIGN                   0
#define PHY84328_SYS_DEV7_DIGCTL_3_2_AN_LINK_CNT_BITS                    16
#define PHY84328_SYS_DEV7_DIGCTL_3_2_AN_LINK_CNT_SHIFT                   0


/****************************************************************************
 * sys_device7 :: digctl_3_3
 */
/* sys_device7 :: digctl_3_3 :: an_switch_cnt2 [15:08] */
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_MASK                 0xff00
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_ALIGN                0
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_BITS                 8
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_SWITCH_CNT2_SHIFT                8

/* sys_device7 :: digctl_3_3 :: an_link_cnt2 [07:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_LINK_CNT2_MASK                   0x00ff
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_LINK_CNT2_ALIGN                  0
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_LINK_CNT2_BITS                   8
#define PHY84328_SYS_DEV7_DIGCTL_3_3_AN_LINK_CNT2_SHIFT                  0


/****************************************************************************
 * sys_device7 :: digctl_3_4
 */
/* sys_device7 :: digctl_3_4 :: mp_number [15:05] */
#define PHY84328_SYS_DEV7_DIGCTL_3_4_MP_NUMBER_MASK                      0xffe0
#define PHY84328_SYS_DEV7_DIGCTL_3_4_MP_NUMBER_ALIGN                     0
#define PHY84328_SYS_DEV7_DIGCTL_3_4_MP_NUMBER_BITS                      11
#define PHY84328_SYS_DEV7_DIGCTL_3_4_MP_NUMBER_SHIFT                     5

/* sys_device7 :: digctl_3_4 :: no_fail_cnt [04:04] */
#define PHY84328_SYS_DEV7_DIGCTL_3_4_NO_FAIL_CNT_MASK                    0x0010
#define PHY84328_SYS_DEV7_DIGCTL_3_4_NO_FAIL_CNT_ALIGN                   0
#define PHY84328_SYS_DEV7_DIGCTL_3_4_NO_FAIL_CNT_BITS                    1
#define PHY84328_SYS_DEV7_DIGCTL_3_4_NO_FAIL_CNT_SHIFT                   4

/* sys_device7 :: digctl_3_4 :: an_fail_cnt [03:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_4_AN_FAIL_CNT_MASK                    0x000f
#define PHY84328_SYS_DEV7_DIGCTL_3_4_AN_FAIL_CNT_ALIGN                   0
#define PHY84328_SYS_DEV7_DIGCTL_3_4_AN_FAIL_CNT_BITS                    4
#define PHY84328_SYS_DEV7_DIGCTL_3_4_AN_FAIL_CNT_SHIFT                   0


/****************************************************************************
 * sys_device7 :: digctl_3_5
 */
/* sys_device7 :: digctl_3_5 :: an_ignoreLink_cnt [15:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_MASK              0xffff
#define PHY84328_SYS_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_ALIGN             0
#define PHY84328_SYS_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_BITS              16
#define PHY84328_SYS_DEV7_DIGCTL_3_5_AN_IGNORELINK_CNT_SHIFT             0


/****************************************************************************
 * sys_device7 :: digctl_3_6
 */
/* sys_device7 :: digctl_3_6 :: an_lostLink_cnt2 [15:08] */
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_MASK               0xff00
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_ALIGN              0
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_BITS               8
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_LOSTLINK_CNT2_SHIFT              8

/* sys_device7 :: digctl_3_6 :: an_ingoreLink_cnt2 [07:00] */
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_MASK             0x00ff
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_ALIGN            0
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_BITS             8
#define PHY84328_SYS_DEV7_DIGCTL_3_6_AN_INGORELINK_CNT2_SHIFT            0


/****************************************************************************
 * sys_device7 :: UP1
 */
/* sys_device7 :: UP1 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_UP1_RESERVED0_MASK                             0xf800
#define PHY84328_SYS_DEV7_UP1_RESERVED0_ALIGN                            0
#define PHY84328_SYS_DEV7_UP1_RESERVED0_BITS                             5
#define PHY84328_SYS_DEV7_UP1_RESERVED0_SHIFT                            11

/* sys_device7 :: UP1 :: dataRate_20GX4 [10:10] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_20GX4_MASK                        0x0400
#define PHY84328_SYS_DEV7_UP1_DATARATE_20GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP1_DATARATE_20GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP1_DATARATE_20GX4_SHIFT                       10

/* sys_device7 :: UP1 :: dataRate_16GX4 [09:09] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_16GX4_MASK                        0x0200
#define PHY84328_SYS_DEV7_UP1_DATARATE_16GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP1_DATARATE_16GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP1_DATARATE_16GX4_SHIFT                       9

/* sys_device7 :: UP1 :: dataRate_15GX4 [08:08] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_15GX4_MASK                        0x0100
#define PHY84328_SYS_DEV7_UP1_DATARATE_15GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP1_DATARATE_15GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP1_DATARATE_15GX4_SHIFT                       8

/* sys_device7 :: UP1 :: dataRate_13GX4 [07:07] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_13GX4_MASK                        0x0080
#define PHY84328_SYS_DEV7_UP1_DATARATE_13GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP1_DATARATE_13GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP1_DATARATE_13GX4_SHIFT                       7

/* sys_device7 :: UP1 :: dataRate_12p5GX4 [06:06] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_12P5GX4_MASK                      0x0040
#define PHY84328_SYS_DEV7_UP1_DATARATE_12P5GX4_ALIGN                     0
#define PHY84328_SYS_DEV7_UP1_DATARATE_12P5GX4_BITS                      1
#define PHY84328_SYS_DEV7_UP1_DATARATE_12P5GX4_SHIFT                     6

/* sys_device7 :: UP1 :: dataRate_12GX4 [05:05] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_12GX4_MASK                        0x0020
#define PHY84328_SYS_DEV7_UP1_DATARATE_12GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP1_DATARATE_12GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP1_DATARATE_12GX4_SHIFT                       5

/* sys_device7 :: UP1 :: dataRate_10GCX4 [04:04] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GCX4_MASK                       0x0010
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GCX4_ALIGN                      0
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GCX4_BITS                       1
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GCX4_SHIFT                      4

/* sys_device7 :: UP1 :: dataRate_10GX4 [03:03] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GX4_MASK                        0x0008
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP1_DATARATE_10GX4_SHIFT                       3

/* sys_device7 :: UP1 :: dataRate_6GX4 [02:02] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_6GX4_MASK                         0x0004
#define PHY84328_SYS_DEV7_UP1_DATARATE_6GX4_ALIGN                        0
#define PHY84328_SYS_DEV7_UP1_DATARATE_6GX4_BITS                         1
#define PHY84328_SYS_DEV7_UP1_DATARATE_6GX4_SHIFT                        2

/* sys_device7 :: UP1 :: dataRate_5GX4 [01:01] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_5GX4_MASK                         0x0002
#define PHY84328_SYS_DEV7_UP1_DATARATE_5GX4_ALIGN                        0
#define PHY84328_SYS_DEV7_UP1_DATARATE_5GX4_BITS                         1
#define PHY84328_SYS_DEV7_UP1_DATARATE_5GX4_SHIFT                        1

/* sys_device7 :: UP1 :: dataRate_2p5GX1 [00:00] */
#define PHY84328_SYS_DEV7_UP1_DATARATE_2P5GX1_MASK                       0x0001
#define PHY84328_SYS_DEV7_UP1_DATARATE_2P5GX1_ALIGN                      0
#define PHY84328_SYS_DEV7_UP1_DATARATE_2P5GX1_BITS                       1
#define PHY84328_SYS_DEV7_UP1_DATARATE_2P5GX1_SHIFT                      0


/****************************************************************************
 * sys_device7 :: UP2
 */
/* sys_device7 :: UP2 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_UP2_RESERVED0_MASK                             0xf800
#define PHY84328_SYS_DEV7_UP2_RESERVED0_ALIGN                            0
#define PHY84328_SYS_DEV7_UP2_RESERVED0_BITS                             5
#define PHY84328_SYS_DEV7_UP2_RESERVED0_SHIFT                            11

/* sys_device7 :: UP2 :: valid [10:10] */
#define PHY84328_SYS_DEV7_UP2_VALID_MASK                                 0x0400
#define PHY84328_SYS_DEV7_UP2_VALID_ALIGN                                0
#define PHY84328_SYS_DEV7_UP2_VALID_BITS                                 1
#define PHY84328_SYS_DEV7_UP2_VALID_SHIFT                                10

/* sys_device7 :: UP2 :: preemphasis [09:06] */
#define PHY84328_SYS_DEV7_UP2_PREEMPHASIS_MASK                           0x03c0
#define PHY84328_SYS_DEV7_UP2_PREEMPHASIS_ALIGN                          0
#define PHY84328_SYS_DEV7_UP2_PREEMPHASIS_BITS                           4
#define PHY84328_SYS_DEV7_UP2_PREEMPHASIS_SHIFT                          6

/* sys_device7 :: UP2 :: idriver [05:03] */
#define PHY84328_SYS_DEV7_UP2_IDRIVER_MASK                               0x0038
#define PHY84328_SYS_DEV7_UP2_IDRIVER_ALIGN                              0
#define PHY84328_SYS_DEV7_UP2_IDRIVER_BITS                               3
#define PHY84328_SYS_DEV7_UP2_IDRIVER_SHIFT                              3

/* sys_device7 :: UP2 :: ipredriver [02:00] */
#define PHY84328_SYS_DEV7_UP2_IPREDRIVER_MASK                            0x0007
#define PHY84328_SYS_DEV7_UP2_IPREDRIVER_ALIGN                           0
#define PHY84328_SYS_DEV7_UP2_IPREDRIVER_BITS                            3
#define PHY84328_SYS_DEV7_UP2_IPREDRIVER_SHIFT                           0


/****************************************************************************
 * sys_device7 :: UP3
 */
/* sys_device7 :: UP3 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_UP3_RESERVED0_MASK                             0xf800
#define PHY84328_SYS_DEV7_UP3_RESERVED0_ALIGN                            0
#define PHY84328_SYS_DEV7_UP3_RESERVED0_BITS                             5
#define PHY84328_SYS_DEV7_UP3_RESERVED0_SHIFT                            11

/* sys_device7 :: UP3 :: last [10:10] */
#define PHY84328_SYS_DEV7_UP3_LAST_MASK                                  0x0400
#define PHY84328_SYS_DEV7_UP3_LAST_ALIGN                                 0
#define PHY84328_SYS_DEV7_UP3_LAST_BITS                                  1
#define PHY84328_SYS_DEV7_UP3_LAST_SHIFT                                 10

/* sys_device7 :: UP3 :: dataRate_21GX4 [09:09] */
#define PHY84328_SYS_DEV7_UP3_DATARATE_21GX4_MASK                        0x0200
#define PHY84328_SYS_DEV7_UP3_DATARATE_21GX4_ALIGN                       0
#define PHY84328_SYS_DEV7_UP3_DATARATE_21GX4_BITS                        1
#define PHY84328_SYS_DEV7_UP3_DATARATE_21GX4_SHIFT                       9

/* sys_device7 :: UP3 :: dataRate_25p45GX4 [08:08] */
#define PHY84328_SYS_DEV7_UP3_DATARATE_25P45GX4_MASK                     0x0100
#define PHY84328_SYS_DEV7_UP3_DATARATE_25P45GX4_ALIGN                    0
#define PHY84328_SYS_DEV7_UP3_DATARATE_25P45GX4_BITS                     1
#define PHY84328_SYS_DEV7_UP3_DATARATE_25P45GX4_SHIFT                    8

/* sys_device7 :: UP3 :: dataRate_31p5G [07:07] */
#define PHY84328_SYS_DEV7_UP3_DATARATE_31P5G_MASK                        0x0080
#define PHY84328_SYS_DEV7_UP3_DATARATE_31P5G_ALIGN                       0
#define PHY84328_SYS_DEV7_UP3_DATARATE_31P5G_BITS                        1
#define PHY84328_SYS_DEV7_UP3_DATARATE_31P5G_SHIFT                       7

/* sys_device7 :: UP3 :: reserved1 [06:06] */
#define PHY84328_SYS_DEV7_UP3_RESERVED1_MASK                             0x0040
#define PHY84328_SYS_DEV7_UP3_RESERVED1_ALIGN                            0
#define PHY84328_SYS_DEV7_UP3_RESERVED1_BITS                             1
#define PHY84328_SYS_DEV7_UP3_RESERVED1_SHIFT                            6

/* sys_device7 :: UP3 :: dataRate_40G [05:05] */
#define PHY84328_SYS_DEV7_UP3_DATARATE_40G_MASK                          0x0020
#define PHY84328_SYS_DEV7_UP3_DATARATE_40G_ALIGN                         0
#define PHY84328_SYS_DEV7_UP3_DATARATE_40G_BITS                          1
#define PHY84328_SYS_DEV7_UP3_DATARATE_40G_SHIFT                         5

/* sys_device7 :: UP3 :: reserved2 [04:03] */
#define PHY84328_SYS_DEV7_UP3_RESERVED2_MASK                             0x0018
#define PHY84328_SYS_DEV7_UP3_RESERVED2_ALIGN                            0
#define PHY84328_SYS_DEV7_UP3_RESERVED2_BITS                             2
#define PHY84328_SYS_DEV7_UP3_RESERVED2_SHIFT                            3

/* sys_device7 :: UP3 :: Cl72 [02:02] */
#define PHY84328_SYS_DEV7_UP3_CL72_MASK                                  0x0004
#define PHY84328_SYS_DEV7_UP3_CL72_ALIGN                                 0
#define PHY84328_SYS_DEV7_UP3_CL72_BITS                                  1
#define PHY84328_SYS_DEV7_UP3_CL72_SHIFT                                 2

/* sys_device7 :: UP3 :: FEC [01:01] */
#define PHY84328_SYS_DEV7_UP3_FEC_MASK                                   0x0002
#define PHY84328_SYS_DEV7_UP3_FEC_ALIGN                                  0
#define PHY84328_SYS_DEV7_UP3_FEC_BITS                                   1
#define PHY84328_SYS_DEV7_UP3_FEC_SHIFT                                  1

/* sys_device7 :: UP3 :: HiGig2 [00:00] */
#define PHY84328_SYS_DEV7_UP3_HIGIG2_MASK                                0x0001
#define PHY84328_SYS_DEV7_UP3_HIGIG2_ALIGN                               0
#define PHY84328_SYS_DEV7_UP3_HIGIG2_BITS                                1
#define PHY84328_SYS_DEV7_UP3_HIGIG2_SHIFT                               0


/****************************************************************************
 * sys_device7 :: xgxsblock4LP_UP1
 */
/* sys_device7 :: xgxsblock4LP_UP1 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_MASK                0xf800
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_ALIGN               0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_BITS                5
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_RESERVED0_SHIFT               11

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_20GX4 [10:10] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_MASK           0x0400
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_20GX4_SHIFT          10

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_16GX4 [09:09] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_MASK           0x0200
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_16GX4_SHIFT          9

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_15GX4 [08:08] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_MASK           0x0100
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_15GX4_SHIFT          8

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_13GX4 [07:07] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_MASK           0x0080
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_13GX4_SHIFT          7

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_12p5GX4 [06:06] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_MASK         0x0040
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_ALIGN        0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_BITS         1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12P5GX4_SHIFT        6

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_12GX4 [05:05] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_MASK           0x0020
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_12GX4_SHIFT          5

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_10GCX4 [04:04] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_MASK          0x0010
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_ALIGN         0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_BITS          1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GCX4_SHIFT         4

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_10GX4 [03:03] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_MASK           0x0008
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_10GX4_SHIFT          3

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_6GX4 [02:02] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_MASK            0x0004
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_ALIGN           0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_BITS            1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_6GX4_SHIFT           2

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_5GX4 [01:01] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_MASK            0x0002
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_ALIGN           0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_BITS            1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_5GX4_SHIFT           1

/* sys_device7 :: xgxsblock4LP_UP1 :: dataRate_2p5GX1 [00:00] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_MASK          0x0001
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_ALIGN         0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_BITS          1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP1_DATARATE_2P5GX1_SHIFT         0


/****************************************************************************
 * sys_device7 :: xgxsblock4LP_UP2
 */
/* sys_device7 :: xgxsblock4LP_UP2 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_MASK                0xf800
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_ALIGN               0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_BITS                5
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_RESERVED0_SHIFT               11

/* sys_device7 :: xgxsblock4LP_UP2 :: valid [10:10] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_VALID_MASK                    0x0400
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_VALID_ALIGN                   0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_VALID_BITS                    1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_VALID_SHIFT                   10

/* sys_device7 :: xgxsblock4LP_UP2 :: preemphasis [09:06] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_MASK              0x03c0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_ALIGN             0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_BITS              4
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_PREEMPHASIS_SHIFT             6

/* sys_device7 :: xgxsblock4LP_UP2 :: idriver [05:03] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_MASK                  0x0038
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_ALIGN                 0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_BITS                  3
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IDRIVER_SHIFT                 3

/* sys_device7 :: xgxsblock4LP_UP2 :: ipredriver [02:00] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_MASK               0x0007
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_ALIGN              0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_BITS               3
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP2_IPREDRIVER_SHIFT              0


/****************************************************************************
 * sys_device7 :: xgxsblock4LP_UP3
 */
/* sys_device7 :: xgxsblock4LP_UP3 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_MASK                0xf800
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_ALIGN               0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_BITS                5
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED0_SHIFT               11

/* sys_device7 :: xgxsblock4LP_UP3 :: last [10:10] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_LAST_MASK                     0x0400
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_LAST_ALIGN                    0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_LAST_BITS                     1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_LAST_SHIFT                    10

/* sys_device7 :: xgxsblock4LP_UP3 :: dataRate_21GX4 [09:09] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_MASK           0x0200
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_21GX4_SHIFT          9

/* sys_device7 :: xgxsblock4LP_UP3 :: dataRate_25p45GX4 [08:08] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_MASK        0x0100
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_ALIGN       0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_BITS        1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_25P45GX4_SHIFT       8

/* sys_device7 :: xgxsblock4LP_UP3 :: dataRate_31p5G [07:07] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_MASK           0x0080
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_ALIGN          0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_BITS           1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_31P5G_SHIFT          7

/* sys_device7 :: xgxsblock4LP_UP3 :: reserved1 [06:06] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_MASK                0x0040
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_ALIGN               0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_BITS                1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED1_SHIFT               6

/* sys_device7 :: xgxsblock4LP_UP3 :: dataRate_40G [05:05] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_MASK             0x0020
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_ALIGN            0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_BITS             1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_DATARATE_40G_SHIFT            5

/* sys_device7 :: xgxsblock4LP_UP3 :: reserved2 [04:03] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_MASK                0x0018
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_ALIGN               0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_BITS                2
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_RESERVED2_SHIFT               3

/* sys_device7 :: xgxsblock4LP_UP3 :: Cl72 [02:02] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_CL72_MASK                     0x0004
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_CL72_ALIGN                    0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_CL72_BITS                     1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_CL72_SHIFT                    2

/* sys_device7 :: xgxsblock4LP_UP3 :: FEC [01:01] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_FEC_MASK                      0x0002
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_FEC_ALIGN                     0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_FEC_BITS                      1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_FEC_SHIFT                     1

/* sys_device7 :: xgxsblock4LP_UP3 :: HiGig2 [00:00] */
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_MASK                   0x0001
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_ALIGN                  0
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_BITS                   1
#define PHY84328_SYS_DEV7_XGXSBLOCK4LP_UP3_HIGIG2_SHIFT                  0


/****************************************************************************
 * sys_device7 :: rphyMiscRxStatus
 */
/* sys_device7 :: rphyMiscRxStatus :: capture_NP_lh [15:15] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_MASK            0x8000
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_ALIGN           0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_BITS            1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_CAPTURE_NP_LH_SHIFT           15

/* sys_device7 :: rphyMiscRxStatus :: teton_brk_link_lh [14:14] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_MASK        0x4000
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_ALIGN       0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_BITS        1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_TETON_BRK_LINK_LH_SHIFT       14

/* sys_device7 :: rphyMiscRxStatus :: UP3_lh [13:13] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_UP3_LH_MASK                   0x2000
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_UP3_LH_ALIGN                  0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_UP3_LH_BITS                   1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_UP3_LH_SHIFT                  13

/* sys_device7 :: rphyMiscRxStatus :: MP5_lh [12:12] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MP5_LH_MASK                   0x1000
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MP5_LH_ALIGN                  0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MP5_LH_BITS                   1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MP5_LH_SHIFT                  12

/* sys_device7 :: rphyMiscRxStatus :: nonMatchingOUI_lh [11:11] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_MASK        0x0800
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_ALIGN       0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_BITS        1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGOUI_LH_SHIFT       11

/* sys_device7 :: rphyMiscRxStatus :: matchingOUI_msb_lh [10:10] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_MASK       0x0400
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_ALIGN      0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_BITS       1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_MSB_LH_SHIFT      10

/* sys_device7 :: rphyMiscRxStatus :: matchingOUI_lsb_lh [09:09] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_MASK       0x0200
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_ALIGN      0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_BITS       1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MATCHINGOUI_LSB_LH_SHIFT      9

/* sys_device7 :: rphyMiscRxStatus :: invalidSeq_lh [08:08] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_MASK            0x0100
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_ALIGN           0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_BITS            1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_INVALIDSEQ_LH_SHIFT           8

/* sys_device7 :: rphyMiscRxStatus :: nullMP_lh [07:07] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_MASK                0x0080
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_ALIGN               0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_BITS                1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NULLMP_LH_SHIFT               7

/* sys_device7 :: rphyMiscRxStatus :: remotePhyMP_lh [06:06] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_MASK           0x0040
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_ALIGN          0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_BITS           1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_REMOTEPHYMP_LH_SHIFT          6

/* sys_device7 :: rphyMiscRxStatus :: nonMatchingMP_lh [05:05] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_MASK         0x0020
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_ALIGN        0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_BITS         1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NONMATCHINGMP_LH_SHIFT        5

/* sys_device7 :: rphyMiscRxStatus :: over1gMP_lh [04:04] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_MASK              0x0010
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_ALIGN             0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_BITS              1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_OVER1GMP_LH_SHIFT             4

/* sys_device7 :: rphyMiscRxStatus :: rx_config_is_0_lh [03:03] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_MASK        0x0008
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_ALIGN       0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_BITS        1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_RX_CONFIG_IS_0_LH_SHIFT       3

/* sys_device7 :: rphyMiscRxStatus :: np_toggle_err_lh [02:02] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_MASK         0x0004
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_ALIGN        0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_BITS         1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_NP_TOGGLE_ERR_LH_SHIFT        2

/* sys_device7 :: rphyMiscRxStatus :: mr_np_lh [01:01] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_MASK                 0x0002
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_ALIGN                0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_BITS                 1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_NP_LH_SHIFT                1

/* sys_device7 :: rphyMiscRxStatus :: mr_bp_lh [00:00] */
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_MASK                 0x0001
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_ALIGN                0
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_BITS                 1
#define PHY84328_SYS_DEV7_RPHYMISCRXSTATUS_MR_BP_LH_SHIFT                0


/****************************************************************************
 * sys_device7 :: lp_basePage
 */
/* sys_device7 :: lp_basePage :: lp_basePage [15:00] */
#define PHY84328_SYS_DEV7_LP_BASEPAGE_LP_BASEPAGE_MASK                   0xffff
#define PHY84328_SYS_DEV7_LP_BASEPAGE_LP_BASEPAGE_ALIGN                  0
#define PHY84328_SYS_DEV7_LP_BASEPAGE_LP_BASEPAGE_BITS                   16
#define PHY84328_SYS_DEV7_LP_BASEPAGE_LP_BASEPAGE_SHIFT                  0


/****************************************************************************
 * sys_device7 :: lp_nextPage_0
 */
/* sys_device7 :: lp_nextPage_0 :: lp_nextPage_0 [15:00] */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_MASK               0xffff
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_ALIGN              0
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_BITS               16
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_0_LP_NEXTPAGE_0_SHIFT              0


/****************************************************************************
 * sys_device7 :: lp_nextPage_1
 */
/* sys_device7 :: lp_nextPage_1 :: lp_nextPage_1 [15:00] */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_MASK               0xffff
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_ALIGN              0
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_BITS               16
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_1_LP_NEXTPAGE_1_SHIFT              0


/****************************************************************************
 * sys_device7 :: lp_nextPage_2
 */
/* sys_device7 :: lp_nextPage_2 :: lp_nextPage_2 [15:00] */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_MASK               0xffff
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_ALIGN              0
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_BITS               16
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_2_LP_NEXTPAGE_2_SHIFT              0


/****************************************************************************
 * sys_device7 :: lp_nextPage_3
 */
/* sys_device7 :: lp_nextPage_3 :: lp_nextPage_3 [15:00] */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_MASK               0xffff
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_ALIGN              0
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_BITS               16
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_3_LP_NEXTPAGE_3_SHIFT              0


/****************************************************************************
 * sys_device7 :: lp_nextPage_4
 */
/* sys_device7 :: lp_nextPage_4 :: lp_nextPage_4 [15:00] */
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_MASK               0xffff
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_ALIGN              0
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_BITS               16
#define PHY84328_SYS_DEV7_LP_NEXTPAGE_4_LP_NEXTPAGE_4_SHIFT              0


/****************************************************************************
 * sys_device7 :: rp_nextPage_0
 */
/* sys_device7 :: rp_nextPage_0 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RESERVED0_MASK                   0x8000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RESERVED0_SHIFT                  15

/* sys_device7 :: rp_nextPage_0 :: extra_page_disable [14:14] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_MASK          0x4000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_ALIGN         0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_BITS          1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_EXTRA_PAGE_DISABLE_SHIFT         14

/* sys_device7 :: rp_nextPage_0 :: null_page_enable [13:13] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_MASK            0x2000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_ALIGN           0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_BITS            1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_NULL_PAGE_ENABLE_SHIFT           13

/* sys_device7 :: rp_nextPage_0 :: over_1g_disable [12:12] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_MASK             0x1000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_ALIGN            0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_BITS             1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_OVER_1G_DISABLE_SHIFT            12

/* sys_device7 :: rp_nextPage_0 :: remote_phy_enable [11:11] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_MASK           0x0800
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_ALIGN          0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_BITS           1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_REMOTE_PHY_ENABLE_SHIFT          11

/* sys_device7 :: rp_nextPage_0 :: rp_nextPage_0 [10:00] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_MASK               0x07ff
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_ALIGN              0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_BITS               11
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_0_RP_NEXTPAGE_0_SHIFT              0


/****************************************************************************
 * sys_device7 :: rp_nextPage_1
 */
/* sys_device7 :: rp_nextPage_1 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RESERVED0_MASK                   0x8000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RESERVED0_BITS                   1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RESERVED0_SHIFT                  15

/* sys_device7 :: rp_nextPage_1 :: remotePhy_linkDown_rstrt_disable [14:14] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_MASK 0x4000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_ALIGN 0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_BITS 1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_LINKDOWN_RSTRT_DISABLE_SHIFT 14

/* sys_device7 :: rp_nextPage_1 :: remotePhy_rsltn_err_rstrt_disable [13:13] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_MASK 0x2000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_ALIGN 0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_BITS 1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RSLTN_ERR_RSTRT_DISABLE_SHIFT 13

/* sys_device7 :: rp_nextPage_1 :: remotePhy_resolution_disable [12:12] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_MASK 0x1000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_ALIGN 0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_BITS 1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_RESOLUTION_DISABLE_SHIFT 12

/* sys_device7 :: rp_nextPage_1 :: remotePhy_decode_enable [11:11] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_MASK     0x0800
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_ALIGN    0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_BITS     1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_REMOTEPHY_DECODE_ENABLE_SHIFT    11

/* sys_device7 :: rp_nextPage_1 :: rp_nextPage_1 [10:00] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_MASK               0x07ff
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_ALIGN              0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_BITS               11
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_1_RP_NEXTPAGE_1_SHIFT              0


/****************************************************************************
 * sys_device7 :: rp_nextPage_2
 */
/* sys_device7 :: rp_nextPage_2 :: reserved0 [15:12] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RESERVED0_MASK                   0xf000
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RESERVED0_BITS                   4
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RESERVED0_SHIFT                  12

/* sys_device7 :: rp_nextPage_2 :: remPhy_NP_clr_disable [11:11] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_MASK       0x0800
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_ALIGN      0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_BITS       1
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_REMPHY_NP_CLR_DISABLE_SHIFT      11

/* sys_device7 :: rp_nextPage_2 :: rp_nextPage_2 [10:00] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_MASK               0x07ff
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_ALIGN              0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_BITS               11
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_2_RP_NEXTPAGE_2_SHIFT              0


/****************************************************************************
 * sys_device7 :: rp_nextPage_3
 */
/* sys_device7 :: rp_nextPage_3 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RESERVED0_MASK                   0xf800
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RESERVED0_BITS                   5
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RESERVED0_SHIFT                  11

/* sys_device7 :: rp_nextPage_3 :: rp_nextPage_3 [10:00] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_MASK               0x07ff
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_ALIGN              0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_BITS               11
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_3_RP_NEXTPAGE_3_SHIFT              0


/****************************************************************************
 * sys_device7 :: rp_nextPage_4
 */
/* sys_device7 :: rp_nextPage_4 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RESERVED0_MASK                   0xf800
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RESERVED0_BITS                   5
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RESERVED0_SHIFT                  11

/* sys_device7 :: rp_nextPage_4 :: rp_nextPage_4 [10:00] */
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_MASK               0x07ff
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_ALIGN              0
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_BITS               11
#define PHY84328_SYS_DEV7_RP_NEXTPAGE_4_RP_NEXTPAGE_4_SHIFT              0


/****************************************************************************
 * sys_device7 :: Misc3
 */
/* sys_device7 :: Misc3 :: ind_40bitif [15:15] */
#define PHY84328_SYS_DEV7_MISC3_IND_40BITIF_MASK                         0x8000
#define PHY84328_SYS_DEV7_MISC3_IND_40BITIF_ALIGN                        0
#define PHY84328_SYS_DEV7_MISC3_IND_40BITIF_BITS                         1
#define PHY84328_SYS_DEV7_MISC3_IND_40BITIF_SHIFT                        15

/* sys_device7 :: Misc3 :: cl49_ed66_en_override [14:14] */
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_MASK               0x4000
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_ALIGN              0
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_BITS               1
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_OVERRIDE_SHIFT              14

/* sys_device7 :: Misc3 :: cl49_ed66_en_val [13:13] */
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_VAL_MASK                    0x2000
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_VAL_ALIGN                   0
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_VAL_BITS                    1
#define PHY84328_SYS_DEV7_MISC3_CL49_ED66_EN_VAL_SHIFT                   13

/* sys_device7 :: Misc3 :: fifo_fsm_cya [12:12] */
#define PHY84328_SYS_DEV7_MISC3_FIFO_FSM_CYA_MASK                        0x1000
#define PHY84328_SYS_DEV7_MISC3_FIFO_FSM_CYA_ALIGN                       0
#define PHY84328_SYS_DEV7_MISC3_FIFO_FSM_CYA_BITS                        1
#define PHY84328_SYS_DEV7_MISC3_FIFO_FSM_CYA_SHIFT                       12

/* sys_device7 :: Misc3 :: rxck_mii_override_val [11:11] */
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_MASK               0x0800
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_ALIGN              0
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_BITS               1
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_VAL_SHIFT              11

/* sys_device7 :: Misc3 :: rxck_mii_override [10:10] */
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_MASK                   0x0400
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_ALIGN                  0
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_BITS                   1
#define PHY84328_SYS_DEV7_MISC3_RXCK_MII_OVERRIDE_SHIFT                  10

/* sys_device7 :: Misc3 :: fifo_ipg_cya [09:09] */
#define PHY84328_SYS_DEV7_MISC3_FIFO_IPG_CYA_MASK                        0x0200
#define PHY84328_SYS_DEV7_MISC3_FIFO_IPG_CYA_ALIGN                       0
#define PHY84328_SYS_DEV7_MISC3_FIFO_IPG_CYA_BITS                        1
#define PHY84328_SYS_DEV7_MISC3_FIFO_IPG_CYA_SHIFT                       9

/* sys_device7 :: Misc3 :: scr_en_per_lane [08:08] */
#define PHY84328_SYS_DEV7_MISC3_SCR_EN_PER_LANE_MASK                     0x0100
#define PHY84328_SYS_DEV7_MISC3_SCR_EN_PER_LANE_ALIGN                    0
#define PHY84328_SYS_DEV7_MISC3_SCR_EN_PER_LANE_BITS                     1
#define PHY84328_SYS_DEV7_MISC3_SCR_EN_PER_LANE_SHIFT                    8

/* sys_device7 :: Misc3 :: force_speed_b5 [07:07] */
#define PHY84328_SYS_DEV7_MISC3_FORCE_SPEED_B5_MASK                      0x0080
#define PHY84328_SYS_DEV7_MISC3_FORCE_SPEED_B5_ALIGN                     0
#define PHY84328_SYS_DEV7_MISC3_FORCE_SPEED_B5_BITS                      1
#define PHY84328_SYS_DEV7_MISC3_FORCE_SPEED_B5_SHIFT                     7

/* sys_device7 :: Misc3 :: laneDisable [06:06] */
#define PHY84328_SYS_DEV7_MISC3_LANEDISABLE_MASK                         0x0040
#define PHY84328_SYS_DEV7_MISC3_LANEDISABLE_ALIGN                        0
#define PHY84328_SYS_DEV7_MISC3_LANEDISABLE_BITS                         1
#define PHY84328_SYS_DEV7_MISC3_LANEDISABLE_SHIFT                        6

/* sys_device7 :: Misc3 :: fifo_err_cya2 [05:05] */
#define PHY84328_SYS_DEV7_MISC3_FIFO_ERR_CYA2_MASK                       0x0020
#define PHY84328_SYS_DEV7_MISC3_FIFO_ERR_CYA2_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC3_FIFO_ERR_CYA2_BITS                       1
#define PHY84328_SYS_DEV7_MISC3_FIFO_ERR_CYA2_SHIFT                      5

/* sys_device7 :: Misc3 :: disable_pcs_tx_r [04:04] */
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_R_MASK                    0x0010
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_R_ALIGN                   0
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_R_BITS                    1
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_R_SHIFT                   4

/* sys_device7 :: Misc3 :: disable_pcs_tx_force_r [03:03] */
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_MASK              0x0008
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_ALIGN             0
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_BITS              1
#define PHY84328_SYS_DEV7_MISC3_DISABLE_PCS_TX_FORCE_R_SHIFT             3

/* sys_device7 :: Misc3 :: tbi_mode_force_r [02:02] */
#define PHY84328_SYS_DEV7_MISC3_TBI_MODE_FORCE_R_MASK                    0x0004
#define PHY84328_SYS_DEV7_MISC3_TBI_MODE_FORCE_R_ALIGN                   0
#define PHY84328_SYS_DEV7_MISC3_TBI_MODE_FORCE_R_BITS                    1
#define PHY84328_SYS_DEV7_MISC3_TBI_MODE_FORCE_R_SHIFT                   2

/* sys_device7 :: Misc3 :: rxSigdetPwrdn_override_val [01:01] */
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_MASK          0x0002
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_ALIGN         0
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_BITS          1
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_VAL_SHIFT         1

/* sys_device7 :: Misc3 :: rxSigdetPwrdn_override [00:00] */
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_MASK              0x0001
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_ALIGN             0
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_BITS              1
#define PHY84328_SYS_DEV7_MISC3_RXSIGDETPWRDN_OVERRIDE_SHIFT             0


/****************************************************************************
 * sys_device7 :: Misc4
 */
/* sys_device7 :: Misc4 :: reserved0 [15:15] */
#define PHY84328_SYS_DEV7_MISC4_RESERVED0_MASK                           0x8000
#define PHY84328_SYS_DEV7_MISC4_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC4_RESERVED0_BITS                           1
#define PHY84328_SYS_DEV7_MISC4_RESERVED0_SHIFT                          15

/* sys_device7 :: Misc4 :: scr_en_over [14:14] */
#define PHY84328_SYS_DEV7_MISC4_SCR_EN_OVER_MASK                         0x4000
#define PHY84328_SYS_DEV7_MISC4_SCR_EN_OVER_ALIGN                        0
#define PHY84328_SYS_DEV7_MISC4_SCR_EN_OVER_BITS                         1
#define PHY84328_SYS_DEV7_MISC4_SCR_EN_OVER_SHIFT                        14

/* sys_device7 :: Misc4 :: div33_clk_use_cya [13:13] */
#define PHY84328_SYS_DEV7_MISC4_DIV33_CLK_USE_CYA_MASK                   0x2000
#define PHY84328_SYS_DEV7_MISC4_DIV33_CLK_USE_CYA_ALIGN                  0
#define PHY84328_SYS_DEV7_MISC4_DIV33_CLK_USE_CYA_BITS                   1
#define PHY84328_SYS_DEV7_MISC4_DIV33_CLK_USE_CYA_SHIFT                  13

/* sys_device7 :: Misc4 :: os3_en_val [12:12] */
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_VAL_MASK                          0x1000
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_VAL_ALIGN                         0
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_VAL_BITS                          1
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_VAL_SHIFT                         12

/* sys_device7 :: Misc4 :: os3_en_override [11:11] */
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_OVERRIDE_MASK                     0x0800
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_OVERRIDE_ALIGN                    0
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_OVERRIDE_BITS                     1
#define PHY84328_SYS_DEV7_MISC4_OS3_EN_OVERRIDE_SHIFT                    11

/* sys_device7 :: Misc4 :: decouple_actual_speed [10:10] */
#define PHY84328_SYS_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_MASK               0x0400
#define PHY84328_SYS_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_ALIGN              0
#define PHY84328_SYS_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_BITS               1
#define PHY84328_SYS_DEV7_MISC4_DECOUPLE_ACTUAL_SPEED_SHIFT              10

/* sys_device7 :: Misc4 :: fx_mode_rx_pre [09:09] */
#define PHY84328_SYS_DEV7_MISC4_FX_MODE_RX_PRE_MASK                      0x0200
#define PHY84328_SYS_DEV7_MISC4_FX_MODE_RX_PRE_ALIGN                     0
#define PHY84328_SYS_DEV7_MISC4_FX_MODE_RX_PRE_BITS                      1
#define PHY84328_SYS_DEV7_MISC4_FX_MODE_RX_PRE_SHIFT                     9

/* sys_device7 :: Misc4 :: fiber_select_rx_pre [08:08] */
#define PHY84328_SYS_DEV7_MISC4_FIBER_SELECT_RX_PRE_MASK                 0x0100
#define PHY84328_SYS_DEV7_MISC4_FIBER_SELECT_RX_PRE_ALIGN                0
#define PHY84328_SYS_DEV7_MISC4_FIBER_SELECT_RX_PRE_BITS                 1
#define PHY84328_SYS_DEV7_MISC4_FIBER_SELECT_RX_PRE_SHIFT                8

/* sys_device7 :: Misc4 :: force_speed_rx_pre [07:02] */
#define PHY84328_SYS_DEV7_MISC4_FORCE_SPEED_RX_PRE_MASK                  0x00fc
#define PHY84328_SYS_DEV7_MISC4_FORCE_SPEED_RX_PRE_ALIGN                 0
#define PHY84328_SYS_DEV7_MISC4_FORCE_SPEED_RX_PRE_BITS                  6
#define PHY84328_SYS_DEV7_MISC4_FORCE_SPEED_RX_PRE_SHIFT                 2

/* sys_device7 :: Misc4 :: reg0_forced_speed_rx_pre [01:00] */
#define PHY84328_SYS_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_MASK            0x0003
#define PHY84328_SYS_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_ALIGN           0
#define PHY84328_SYS_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_BITS            2
#define PHY84328_SYS_DEV7_MISC4_REG0_FORCED_SPEED_RX_PRE_SHIFT           0


/****************************************************************************
 * sys_device7 :: Misc5
 */
/* sys_device7 :: Misc5 :: LPI_en_rx [15:15] */
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_RX_MASK                           0x8000
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_RX_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_RX_BITS                           1
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_RX_SHIFT                          15

/* sys_device7 :: Misc5 :: LPI_en_tx [14:14] */
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_TX_MASK                           0x4000
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_TX_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_TX_BITS                           1
#define PHY84328_SYS_DEV7_MISC5_LPI_EN_TX_SHIFT                          14

/* sys_device7 :: Misc5 :: tgen_data_sel [13:13] */
#define PHY84328_SYS_DEV7_MISC5_TGEN_DATA_SEL_MASK                       0x2000
#define PHY84328_SYS_DEV7_MISC5_TGEN_DATA_SEL_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC5_TGEN_DATA_SEL_BITS                       1
#define PHY84328_SYS_DEV7_MISC5_TGEN_DATA_SEL_SHIFT                      13

/* sys_device7 :: Misc5 :: tgen_cx4 [12:12] */
#define PHY84328_SYS_DEV7_MISC5_TGEN_CX4_MASK                            0x1000
#define PHY84328_SYS_DEV7_MISC5_TGEN_CX4_ALIGN                           0
#define PHY84328_SYS_DEV7_MISC5_TGEN_CX4_BITS                            1
#define PHY84328_SYS_DEV7_MISC5_TGEN_CX4_SHIFT                           12

/* sys_device7 :: Misc5 :: tgen_link [11:11] */
#define PHY84328_SYS_DEV7_MISC5_TGEN_LINK_MASK                           0x0800
#define PHY84328_SYS_DEV7_MISC5_TGEN_LINK_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC5_TGEN_LINK_BITS                           1
#define PHY84328_SYS_DEV7_MISC5_TGEN_LINK_SHIFT                          11

/* sys_device7 :: Misc5 :: tgen_tmsel [10:08] */
#define PHY84328_SYS_DEV7_MISC5_TGEN_TMSEL_MASK                          0x0700
#define PHY84328_SYS_DEV7_MISC5_TGEN_TMSEL_ALIGN                         0
#define PHY84328_SYS_DEV7_MISC5_TGEN_TMSEL_BITS                          3
#define PHY84328_SYS_DEV7_MISC5_TGEN_TMSEL_SHIFT                         8

/* sys_device7 :: Misc5 :: reserved0 [07:04] */
#define PHY84328_SYS_DEV7_MISC5_RESERVED0_MASK                           0x00f0
#define PHY84328_SYS_DEV7_MISC5_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC5_RESERVED0_BITS                           4
#define PHY84328_SYS_DEV7_MISC5_RESERVED0_SHIFT                          4

/* sys_device7 :: Misc5 :: rchk_en [03:03] */
#define PHY84328_SYS_DEV7_MISC5_RCHK_EN_MASK                             0x0008
#define PHY84328_SYS_DEV7_MISC5_RCHK_EN_ALIGN                            0
#define PHY84328_SYS_DEV7_MISC5_RCHK_EN_BITS                             1
#define PHY84328_SYS_DEV7_MISC5_RCHK_EN_SHIFT                            3

/* sys_device7 :: Misc5 :: rchk_tmsel [02:00] */
#define PHY84328_SYS_DEV7_MISC5_RCHK_TMSEL_MASK                          0x0007
#define PHY84328_SYS_DEV7_MISC5_RCHK_TMSEL_ALIGN                         0
#define PHY84328_SYS_DEV7_MISC5_RCHK_TMSEL_BITS                          3
#define PHY84328_SYS_DEV7_MISC5_RCHK_TMSEL_SHIFT                         0


/****************************************************************************
 * sys_device7 :: linkcnt_cl72_msb
 */
/* sys_device7 :: linkcnt_cl72_msb :: reserved_for_eco0 [15:08] */
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_MASK        0xff00
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_ALIGN       0
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_BITS        8
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_RESERVED_FOR_ECO0_SHIFT       8

/* sys_device7 :: linkcnt_cl72_msb :: link_cnt_cl72_msbB [07:00] */
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_MASK       0x00ff
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_ALIGN      0
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_BITS       8
#define PHY84328_SYS_DEV7_LINKCNT_CL72_MSB_LINK_CNT_CL72_MSBB_SHIFT      0


/****************************************************************************
 * sys_device7 :: linkcnt_cl72_lsb
 */
/* sys_device7 :: linkcnt_cl72_lsb :: link_cnt_cl72_lsbB [15:00] */
#define PHY84328_SYS_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_MASK       0xffff
#define PHY84328_SYS_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_ALIGN      0
#define PHY84328_SYS_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_BITS       16
#define PHY84328_SYS_DEV7_LINKCNT_CL72_LSB_LINK_CNT_CL72_LSBB_SHIFT      0


/****************************************************************************
 * sys_device7 :: LP_UP4
 */
/* sys_device7 :: LP_UP4 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_LP_UP4_RESERVED0_MASK                          0xf800
#define PHY84328_SYS_DEV7_LP_UP4_RESERVED0_ALIGN                         0
#define PHY84328_SYS_DEV7_LP_UP4_RESERVED0_BITS                          5
#define PHY84328_SYS_DEV7_LP_UP4_RESERVED0_SHIFT                         11

/* sys_device7 :: LP_UP4 :: last [10:10] */
#define PHY84328_SYS_DEV7_LP_UP4_LAST_MASK                               0x0400
#define PHY84328_SYS_DEV7_LP_UP4_LAST_ALIGN                              0
#define PHY84328_SYS_DEV7_LP_UP4_LAST_BITS                               1
#define PHY84328_SYS_DEV7_LP_UP4_LAST_SHIFT                              10

/* sys_device7 :: LP_UP4 :: dataRate_1GCX1 [09:09] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_1GCX1_MASK                     0x0200
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_1GCX1_ALIGN                    0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_1GCX1_BITS                     1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_1GCX1_SHIFT                    9

/* sys_device7 :: LP_UP4 :: dataRate_10GCX1 [08:08] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GCX1_MASK                    0x0100
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GCX1_ALIGN                   0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GCX1_BITS                    1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GCX1_SHIFT                   8

/* sys_device7 :: LP_UP4 :: dataRate_15p75G_dxgxs [07:07] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_MASK              0x0080
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_ALIGN             0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_BITS              1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_15P75G_DXGXS_SHIFT             7

/* sys_device7 :: LP_UP4 :: dataRate_20G_dxgxs [06:06] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_DXGXS_MASK                 0x0040
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_DXGXS_ALIGN                0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_DXGXS_BITS                 1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_DXGXS_SHIFT                6

/* sys_device7 :: LP_UP4 :: dataRate_20Gh_dxgxs [05:05] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20GH_DXGXS_MASK                0x0020
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20GH_DXGXS_ALIGN               0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20GH_DXGXS_BITS                1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20GH_DXGXS_SHIFT               5

/* sys_device7 :: LP_UP4 :: dataRate_12p7G_dxgxs [04:04] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_MASK               0x0010
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_ALIGN              0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_BITS               1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_12P7G_DXGXS_SHIFT              4

/* sys_device7 :: LP_UP4 :: dataRate_10p5G_dxgxs [03:03] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_MASK               0x0008
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_ALIGN              0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_BITS               1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10P5G_DXGXS_SHIFT              3

/* sys_device7 :: LP_UP4 :: dataRate_10G_dxgxs [02:02] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10G_DXGXS_MASK                 0x0004
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10G_DXGXS_ALIGN                0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10G_DXGXS_BITS                 1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10G_DXGXS_SHIFT                2

/* sys_device7 :: LP_UP4 :: dataRate_10Gh_dxgxs [01:01] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GH_DXGXS_MASK                0x0002
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GH_DXGXS_ALIGN               0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GH_DXGXS_BITS                1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_10GH_DXGXS_SHIFT               1

/* sys_device7 :: LP_UP4 :: dataRate_20G [00:00] */
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_MASK                       0x0001
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_ALIGN                      0
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_BITS                       1
#define PHY84328_SYS_DEV7_LP_UP4_DATARATE_20G_SHIFT                      0


/****************************************************************************
 * sys_device7 :: LP_UP5
 */
/* sys_device7 :: LP_UP5 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED0_MASK                          0xf800
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED0_ALIGN                         0
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED0_BITS                          5
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED0_SHIFT                         11

/* sys_device7 :: LP_UP5 :: last [10:10] */
#define PHY84328_SYS_DEV7_LP_UP5_LAST_MASK                               0x0400
#define PHY84328_SYS_DEV7_LP_UP5_LAST_ALIGN                              0
#define PHY84328_SYS_DEV7_LP_UP5_LAST_BITS                               1
#define PHY84328_SYS_DEV7_LP_UP5_LAST_SHIFT                              10

/* sys_device7 :: LP_UP5 :: reserved1 [09:00] */
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED1_MASK                          0x03ff
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED1_ALIGN                         0
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED1_BITS                          10
#define PHY84328_SYS_DEV7_LP_UP5_RESERVED1_SHIFT                         0


/****************************************************************************
 * sys_device7 :: Misc6
 */
/* sys_device7 :: Misc6 :: reset_rx_asic [15:15] */
#define PHY84328_SYS_DEV7_MISC6_RESET_RX_ASIC_MASK                       0x8000
#define PHY84328_SYS_DEV7_MISC6_RESET_RX_ASIC_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC6_RESET_RX_ASIC_BITS                       1
#define PHY84328_SYS_DEV7_MISC6_RESET_RX_ASIC_SHIFT                      15

/* sys_device7 :: Misc6 :: reset_tx_asic [14:14] */
#define PHY84328_SYS_DEV7_MISC6_RESET_TX_ASIC_MASK                       0x4000
#define PHY84328_SYS_DEV7_MISC6_RESET_TX_ASIC_ALIGN                      0
#define PHY84328_SYS_DEV7_MISC6_RESET_TX_ASIC_BITS                       1
#define PHY84328_SYS_DEV7_MISC6_RESET_TX_ASIC_SHIFT                      14

/* sys_device7 :: Misc6 :: reserved0 [13:09] */
#define PHY84328_SYS_DEV7_MISC6_RESERVED0_MASK                           0x3e00
#define PHY84328_SYS_DEV7_MISC6_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC6_RESERVED0_BITS                           5
#define PHY84328_SYS_DEV7_MISC6_RESERVED0_SHIFT                          9

/* sys_device7 :: Misc6 :: rx_os8_frst_SM [08:08] */
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_FRST_SM_MASK                      0x0100
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_FRST_SM_ALIGN                     0
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_FRST_SM_BITS                      1
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_FRST_SM_SHIFT                     8

/* sys_device7 :: Misc6 :: use_brcm6466_31500_cya [07:07] */
#define PHY84328_SYS_DEV7_MISC6_USE_BRCM6466_31500_CYA_MASK              0x0080
#define PHY84328_SYS_DEV7_MISC6_USE_BRCM6466_31500_CYA_ALIGN             0
#define PHY84328_SYS_DEV7_MISC6_USE_BRCM6466_31500_CYA_BITS              1
#define PHY84328_SYS_DEV7_MISC6_USE_BRCM6466_31500_CYA_SHIFT             7

/* sys_device7 :: Misc6 :: cx4_sigdet_filt_all_speed [06:06] */
#define PHY84328_SYS_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_MASK           0x0040
#define PHY84328_SYS_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_ALIGN          0
#define PHY84328_SYS_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_BITS           1
#define PHY84328_SYS_DEV7_MISC6_CX4_SIGDET_FILT_ALL_SPEED_SHIFT          6

/* sys_device7 :: Misc6 :: pcs_type_sel_1000x_cya [05:05] */
#define PHY84328_SYS_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_MASK              0x0020
#define PHY84328_SYS_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_ALIGN             0
#define PHY84328_SYS_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_BITS              1
#define PHY84328_SYS_DEV7_MISC6_PCS_TYPE_SEL_1000X_CYA_SHIFT             5

/* sys_device7 :: Misc6 :: rx_os8_os3_alt_bits_cya [04:04] */
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_MASK             0x0010
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_ALIGN            0
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_BITS             1
#define PHY84328_SYS_DEV7_MISC6_RX_OS8_OS3_ALT_BITS_CYA_SHIFT            4

/* sys_device7 :: Misc6 :: reserved1 [03:02] */
#define PHY84328_SYS_DEV7_MISC6_RESERVED1_MASK                           0x000c
#define PHY84328_SYS_DEV7_MISC6_RESERVED1_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC6_RESERVED1_BITS                           2
#define PHY84328_SYS_DEV7_MISC6_RESERVED1_SHIFT                          2

/* sys_device7 :: Misc6 :: tx_os8_afrst_en [01:01] */
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_AFRST_EN_MASK                     0x0002
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_AFRST_EN_ALIGN                    0
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_AFRST_EN_BITS                     1
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_AFRST_EN_SHIFT                    1

/* sys_device7 :: Misc6 :: tx_os8_frst_SM [00:00] */
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_FRST_SM_MASK                      0x0001
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_FRST_SM_ALIGN                     0
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_FRST_SM_BITS                      1
#define PHY84328_SYS_DEV7_MISC6_TX_OS8_FRST_SM_SHIFT                     0


/****************************************************************************
 * sys_device7 :: Misc7
 */
/* sys_device7 :: Misc7 :: reserved0 [15:14] */
#define PHY84328_SYS_DEV7_MISC7_RESERVED0_MASK                           0xc000
#define PHY84328_SYS_DEV7_MISC7_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC7_RESERVED0_BITS                           2
#define PHY84328_SYS_DEV7_MISC7_RESERVED0_SHIFT                          14

/* sys_device7 :: Misc7 :: force_oscdr_mode_val [13:10] */
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_MASK                0x3c00
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_ALIGN               0
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_BITS                4
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_VAL_SHIFT               10

/* sys_device7 :: Misc7 :: force_oscdr_mode_en [09:09] */
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_EN_MASK                 0x0200
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_EN_ALIGN                0
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_EN_BITS                 1
#define PHY84328_SYS_DEV7_MISC7_FORCE_OSCDR_MODE_EN_SHIFT                9

/* sys_device7 :: Misc7 :: reserved1 [08:08] */
#define PHY84328_SYS_DEV7_MISC7_RESERVED1_MASK                           0x0100
#define PHY84328_SYS_DEV7_MISC7_RESERVED1_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC7_RESERVED1_BITS                           1
#define PHY84328_SYS_DEV7_MISC7_RESERVED1_SHIFT                          8

/* sys_device7 :: Misc7 :: force_speed_rx_pre_7_6 [07:06] */
#define PHY84328_SYS_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_MASK              0x00c0
#define PHY84328_SYS_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_ALIGN             0
#define PHY84328_SYS_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_BITS              2
#define PHY84328_SYS_DEV7_MISC7_FORCE_SPEED_RX_PRE_7_6_SHIFT             6

/* sys_device7 :: Misc7 :: brcm6466_cl49_in_all_mode_cya [05:05] */
#define PHY84328_SYS_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_MASK       0x0020
#define PHY84328_SYS_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_ALIGN      0
#define PHY84328_SYS_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_BITS       1
#define PHY84328_SYS_DEV7_MISC7_BRCM6466_CL49_IN_ALL_MODE_CYA_SHIFT      5

/* sys_device7 :: Misc7 :: xfi_txfault_pll_cya [04:04] */
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_MASK                 0x0010
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_ALIGN                0
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_BITS                 1
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_PLL_CYA_SHIFT                4

/* sys_device7 :: Misc7 :: xfi_txfault_ext_cya [03:03] */
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_MASK                 0x0008
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_ALIGN                0
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_BITS                 1
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_EXT_CYA_SHIFT                3

/* sys_device7 :: Misc7 :: xfi_txfault_det_cya [02:02] */
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_DET_CYA_MASK                 0x0004
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_DET_CYA_ALIGN                0
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_DET_CYA_BITS                 1
#define PHY84328_SYS_DEV7_MISC7_XFI_TXFAULT_DET_CYA_SHIFT                2

/* sys_device7 :: Misc7 :: xfi_rxfault_link_cya [01:01] */
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_MASK                0x0002
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_ALIGN               0
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_BITS                1
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_LINK_CYA_SHIFT               1

/* sys_device7 :: Misc7 :: xfi_rxfault_det_cya [00:00] */
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_DET_CYA_MASK                 0x0001
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_DET_CYA_ALIGN                0
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_DET_CYA_BITS                 1
#define PHY84328_SYS_DEV7_MISC7_XFI_RXFAULT_DET_CYA_SHIFT                0


/****************************************************************************
 * sys_device7 :: Misc8
 */
/* sys_device7 :: Misc8 :: reserved0 [15:05] */
#define PHY84328_SYS_DEV7_MISC8_RESERVED0_MASK                           0xffe0
#define PHY84328_SYS_DEV7_MISC8_RESERVED0_ALIGN                          0
#define PHY84328_SYS_DEV7_MISC8_RESERVED0_BITS                           11
#define PHY84328_SYS_DEV7_MISC8_RESERVED0_SHIFT                          5

/* sys_device7 :: Misc8 :: force_oscdr_mode_en_rx [04:04] */
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_MASK              0x0010
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_ALIGN             0
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_BITS              1
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_EN_RX_SHIFT             4

/* sys_device7 :: Misc8 :: force_oscdr_mode_val [03:00] */
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_MASK                0x000f
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_ALIGN               0
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_BITS                4
#define PHY84328_SYS_DEV7_MISC8_FORCE_OSCDR_MODE_VAL_SHIFT               0


/****************************************************************************
 * sys_device7 :: link_status
 */
/* sys_device7 :: link_status :: reserved0 [15:06] */
#define PHY84328_SYS_DEV7_LINK_STATUS_RESERVED0_MASK                     0xffc0
#define PHY84328_SYS_DEV7_LINK_STATUS_RESERVED0_ALIGN                    0
#define PHY84328_SYS_DEV7_LINK_STATUS_RESERVED0_BITS                     10
#define PHY84328_SYS_DEV7_LINK_STATUS_RESERVED0_SHIFT                    6

/* sys_device7 :: link_status :: ll_link [05:05] */
#define PHY84328_SYS_DEV7_LINK_STATUS_LL_LINK_MASK                       0x0020
#define PHY84328_SYS_DEV7_LINK_STATUS_LL_LINK_ALIGN                      0
#define PHY84328_SYS_DEV7_LINK_STATUS_LL_LINK_BITS                       1
#define PHY84328_SYS_DEV7_LINK_STATUS_LL_LINK_SHIFT                      5

/* sys_device7 :: link_status :: l_an_link [04:04] */
#define PHY84328_SYS_DEV7_LINK_STATUS_L_AN_LINK_MASK                     0x0010
#define PHY84328_SYS_DEV7_LINK_STATUS_L_AN_LINK_ALIGN                    0
#define PHY84328_SYS_DEV7_LINK_STATUS_L_AN_LINK_BITS                     1
#define PHY84328_SYS_DEV7_LINK_STATUS_L_AN_LINK_SHIFT                    4

/* sys_device7 :: link_status :: l_link_kr [03:03] */
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_KR_MASK                     0x0008
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_KR_ALIGN                    0
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_KR_BITS                     1
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_KR_SHIFT                    3

/* sys_device7 :: link_status :: l_link10g [02:02] */
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK10G_MASK                     0x0004
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK10G_ALIGN                    0
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK10G_BITS                     1
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK10G_SHIFT                    2

/* sys_device7 :: link_status :: l_link_status [01:01] */
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_STATUS_MASK                 0x0002
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_STATUS_ALIGN                0
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_STATUS_BITS                 1
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_STATUS_SHIFT                1

/* sys_device7 :: link_status :: l_link [00:00] */
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_MASK                        0x0001
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_ALIGN                       0
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_BITS                        1
#define PHY84328_SYS_DEV7_LINK_STATUS_L_LINK_SHIFT                       0


/****************************************************************************
 * sys_device7 :: actual_speed
 */
/* sys_device7 :: actual_speed :: reserved0 [15:14] */
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED0_MASK                    0xc000
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED0_ALIGN                   0
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED0_BITS                    2
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED0_SHIFT                   14

/* sys_device7 :: actual_speed :: actual_speed_rx [13:08] */
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_MASK              0x3f00
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_ALIGN             0
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_BITS              6
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_RX_SHIFT             8

/* sys_device7 :: actual_speed :: reserved1 [07:06] */
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED1_MASK                    0x00c0
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED1_ALIGN                   0
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED1_BITS                    2
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_RESERVED1_SHIFT                   6

/* sys_device7 :: actual_speed :: actual_speed_tx [05:00] */
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_MASK              0x003f
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_ALIGN             0
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_BITS              6
#define PHY84328_SYS_DEV7_ACTUAL_SPEED_ACTUAL_SPEED_TX_SHIFT             0


/****************************************************************************
 * sys_device7 :: mp5_NextPageCtrl
 */
/* sys_device7 :: mp5_NextPageCtrl :: reserved0 [15:04] */
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_RESERVED0_MASK                0xfff0
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_RESERVED0_ALIGN               0
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_RESERVED0_BITS                12
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_RESERVED0_SHIFT               4

/* sys_device7 :: mp5_NextPageCtrl :: np_sw_overRide_en [03:03] */
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_MASK        0x0008
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_ALIGN       0
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_BITS        1
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_NP_SW_OVERRIDE_EN_SHIFT       3

/* sys_device7 :: mp5_NextPageCtrl :: teton_mode_up3_en [02:02] */
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_MASK        0x0004
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_ALIGN       0
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_BITS        1
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_UP3_EN_SHIFT       2

/* sys_device7 :: mp5_NextPageCtrl :: teton_mode [01:01] */
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_MASK               0x0002
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_ALIGN              0
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_BITS               1
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_TETON_MODE_SHIFT              1

/* sys_device7 :: mp5_NextPageCtrl :: bam_mode [00:00] */
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_MASK                 0x0001
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_ALIGN                0
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_BITS                 1
#define PHY84328_SYS_DEV7_MP5_NEXTPAGECTRL_BAM_MODE_SHIFT                0


/****************************************************************************
 * sys_device7 :: link_timer_offset1
 */
/* sys_device7 :: link_timer_offset1 :: sgmii_offset [15:08] */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_MASK           0xff00
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_ALIGN          0
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_BITS           8
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_SGMII_OFFSET_SHIFT          8

/* sys_device7 :: link_timer_offset1 :: max_offset [07:00] */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_MASK             0x00ff
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_ALIGN            0
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_BITS             8
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET1_MAX_OFFSET_SHIFT            0


/****************************************************************************
 * sys_device7 :: link_timer_offset2
 */
/* sys_device7 :: link_timer_offset2 :: link_up_offset [15:08] */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_MASK         0xff00
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_ALIGN        0
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_BITS         8
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_UP_OFFSET_SHIFT        8

/* sys_device7 :: link_timer_offset2 :: link_down_offset [07:00] */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_MASK       0x00ff
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_ALIGN      0
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_BITS       8
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET2_LINK_DOWN_OFFSET_SHIFT      0


/****************************************************************************
 * sys_device7 :: link_timer_offset3
 */
/* sys_device7 :: link_timer_offset3 :: break_link_offset [15:08] */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_MASK      0xff00
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_ALIGN     0
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_BITS      8
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_BREAK_LINK_OFFSET_SHIFT     8

/* sys_device7 :: link_timer_offset3 :: np_link_offset [07:00] */
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_MASK         0x00ff
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_ALIGN        0
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_BITS         8
#define PHY84328_SYS_DEV7_LINK_TIMER_OFFSET3_NP_LINK_OFFSET_SHIFT        0


/****************************************************************************
 * sys_device7 :: oui_msb_field
 */
/* sys_device7 :: oui_msb_field :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_RESERVED0_MASK                   0xf800
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_RESERVED0_BITS                   5
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_RESERVED0_SHIFT                  11

/* sys_device7 :: oui_msb_field :: oui_msb_field [10:00] */
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_MASK               0x07ff
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_ALIGN              0
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_BITS               11
#define PHY84328_SYS_DEV7_OUI_MSB_FIELD_OUI_MSB_FIELD_SHIFT              0


/****************************************************************************
 * sys_device7 :: oui_lsb_field
 */
/* sys_device7 :: oui_lsb_field :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_RESERVED0_MASK                   0xf800
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_RESERVED0_BITS                   5
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_RESERVED0_SHIFT                  11

/* sys_device7 :: oui_lsb_field :: oui_lsb_field [10:00] */
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_MASK               0x07ff
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_ALIGN              0
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_BITS               11
#define PHY84328_SYS_DEV7_OUI_LSB_FIELD_OUI_LSB_FIELD_SHIFT              0


/****************************************************************************
 * sys_device7 :: ud_field
 */
/* sys_device7 :: ud_field :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_UD_FIELD_RESERVED0_MASK                        0xf800
#define PHY84328_SYS_DEV7_UD_FIELD_RESERVED0_ALIGN                       0
#define PHY84328_SYS_DEV7_UD_FIELD_RESERVED0_BITS                        5
#define PHY84328_SYS_DEV7_UD_FIELD_RESERVED0_SHIFT                       11

/* sys_device7 :: ud_field :: ud_reserved [10:06] */
#define PHY84328_SYS_DEV7_UD_FIELD_UD_RESERVED_MASK                      0x07c0
#define PHY84328_SYS_DEV7_UD_FIELD_UD_RESERVED_ALIGN                     0
#define PHY84328_SYS_DEV7_UD_FIELD_UD_RESERVED_BITS                      5
#define PHY84328_SYS_DEV7_UD_FIELD_UD_RESERVED_SHIFT                     6

/* sys_device7 :: ud_field :: remote_BN_page [05:05] */
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_BN_PAGE_MASK                   0x0020
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_BN_PAGE_ALIGN                  0
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_BN_PAGE_BITS                   1
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_BN_PAGE_SHIFT                  5

/* sys_device7 :: ud_field :: inband_MDIO [04:04] */
#define PHY84328_SYS_DEV7_UD_FIELD_INBAND_MDIO_MASK                      0x0010
#define PHY84328_SYS_DEV7_UD_FIELD_INBAND_MDIO_ALIGN                     0
#define PHY84328_SYS_DEV7_UD_FIELD_INBAND_MDIO_BITS                      1
#define PHY84328_SYS_DEV7_UD_FIELD_INBAND_MDIO_SHIFT                     4

/* sys_device7 :: ud_field :: autoneg_MDIO [03:03] */
#define PHY84328_SYS_DEV7_UD_FIELD_AUTONEG_MDIO_MASK                     0x0008
#define PHY84328_SYS_DEV7_UD_FIELD_AUTONEG_MDIO_ALIGN                    0
#define PHY84328_SYS_DEV7_UD_FIELD_AUTONEG_MDIO_BITS                     1
#define PHY84328_SYS_DEV7_UD_FIELD_AUTONEG_MDIO_SHIFT                    3

/* sys_device7 :: ud_field :: remote_serdes_phy [02:02] */
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_SERDES_PHY_MASK                0x0004
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_SERDES_PHY_ALIGN               0
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_SERDES_PHY_BITS                1
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_SERDES_PHY_SHIFT               2

/* sys_device7 :: ud_field :: remote_cu_phy [01:01] */
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_CU_PHY_MASK                    0x0002
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_CU_PHY_ALIGN                   0
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_CU_PHY_BITS                    1
#define PHY84328_SYS_DEV7_UD_FIELD_REMOTE_CU_PHY_SHIFT                   1

/* sys_device7 :: ud_field :: over1g [00:00] */
#define PHY84328_SYS_DEV7_UD_FIELD_OVER1G_MASK                           0x0001
#define PHY84328_SYS_DEV7_UD_FIELD_OVER1G_ALIGN                          0
#define PHY84328_SYS_DEV7_UD_FIELD_OVER1G_BITS                           1
#define PHY84328_SYS_DEV7_UD_FIELD_OVER1G_SHIFT                          0


/****************************************************************************
 * sys_device7 :: lp_ud_field
 */
/* sys_device7 :: lp_ud_field :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_RESERVED0_MASK                     0xf800
#define PHY84328_SYS_DEV7_LP_UD_FIELD_RESERVED0_ALIGN                    0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_RESERVED0_BITS                     5
#define PHY84328_SYS_DEV7_LP_UD_FIELD_RESERVED0_SHIFT                    11

/* sys_device7 :: lp_ud_field :: ud_reserved [10:06] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_UD_RESERVED_MASK                   0x07c0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_UD_RESERVED_ALIGN                  0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_UD_RESERVED_BITS                   5
#define PHY84328_SYS_DEV7_LP_UD_FIELD_UD_RESERVED_SHIFT                  6

/* sys_device7 :: lp_ud_field :: remote_BN_page [05:05] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_MASK                0x0020
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_ALIGN               0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_BITS                1
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_BN_PAGE_SHIFT               5

/* sys_device7 :: lp_ud_field :: inband_MDIO [04:04] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_INBAND_MDIO_MASK                   0x0010
#define PHY84328_SYS_DEV7_LP_UD_FIELD_INBAND_MDIO_ALIGN                  0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_INBAND_MDIO_BITS                   1
#define PHY84328_SYS_DEV7_LP_UD_FIELD_INBAND_MDIO_SHIFT                  4

/* sys_device7 :: lp_ud_field :: autoneg_MDIO [03:03] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_AUTONEG_MDIO_MASK                  0x0008
#define PHY84328_SYS_DEV7_LP_UD_FIELD_AUTONEG_MDIO_ALIGN                 0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_AUTONEG_MDIO_BITS                  1
#define PHY84328_SYS_DEV7_LP_UD_FIELD_AUTONEG_MDIO_SHIFT                 3

/* sys_device7 :: lp_ud_field :: remote_serdes_phy [02:02] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_MASK             0x0004
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_ALIGN            0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_BITS             1
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_SERDES_PHY_SHIFT            2

/* sys_device7 :: lp_ud_field :: remote_cu_phy [01:01] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_MASK                 0x0002
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_ALIGN                0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_BITS                 1
#define PHY84328_SYS_DEV7_LP_UD_FIELD_REMOTE_CU_PHY_SHIFT                1

/* sys_device7 :: lp_ud_field :: over1g [00:00] */
#define PHY84328_SYS_DEV7_LP_UD_FIELD_OVER1G_MASK                        0x0001
#define PHY84328_SYS_DEV7_LP_UD_FIELD_OVER1G_ALIGN                       0
#define PHY84328_SYS_DEV7_LP_UD_FIELD_OVER1G_BITS                        1
#define PHY84328_SYS_DEV7_LP_UD_FIELD_OVER1G_SHIFT                       0


/****************************************************************************
 * sys_device7 :: SGMIIbasepage
 */
/* sys_device7 :: SGMIIbasepage :: reserved0 [15:12] */
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_RESERVED0_MASK                   0xf000
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_RESERVED0_ALIGN                  0
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_RESERVED0_BITS                   4
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_RESERVED0_SHIFT                  12

/* sys_device7 :: SGMIIbasepage :: sgmii_basepage [11:00] */
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_MASK              0x0fff
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_ALIGN             0
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_BITS              12
#define PHY84328_SYS_DEV7_SGMIIBASEPAGE_SGMII_BASEPAGE_SHIFT             0


/****************************************************************************
 * sys_device7 :: UP5
 */
/* sys_device7 :: UP5 :: reserved0 [15:11] */
#define PHY84328_SYS_DEV7_UP5_RESERVED0_MASK                             0xf800
#define PHY84328_SYS_DEV7_UP5_RESERVED0_ALIGN                            0
#define PHY84328_SYS_DEV7_UP5_RESERVED0_BITS                             5
#define PHY84328_SYS_DEV7_UP5_RESERVED0_SHIFT                            11

/* sys_device7 :: UP5 :: last [10:10] */
#define PHY84328_SYS_DEV7_UP5_LAST_MASK                                  0x0400
#define PHY84328_SYS_DEV7_UP5_LAST_ALIGN                                 0
#define PHY84328_SYS_DEV7_UP5_LAST_BITS                                  1
#define PHY84328_SYS_DEV7_UP5_LAST_SHIFT                                 10

/* sys_device7 :: UP5 :: reserved1 [09:00] */
#define PHY84328_SYS_DEV7_UP5_RESERVED1_MASK                             0x03ff
#define PHY84328_SYS_DEV7_UP5_RESERVED1_ALIGN                            0
#define PHY84328_SYS_DEV7_UP5_RESERVED1_BITS                             10
#define PHY84328_SYS_DEV7_UP5_RESERVED1_SHIFT                            0

