<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3
-timegroups -s 2 -u 10000 -n 3 -fastpaths -xml WarpLC.twx WarpLC.ncd -o
WarpLC.twr WarpLC.pcf -ucf PLL.ucf

</twCmdLine><twDesign>WarpLC.ncd</twDesign><twDesignPath>WarpLC.ncd</twDesignPath><twPCF>WarpLC.pcf</twPCF><twPcfPath>WarpLC.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twUnconst></twUnconst><twUnconstLimit>10000</twUnconstLimit><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2698 - No timing constraints found, doing default enumeration.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twDataSheet anchorID="5" twNameLen="15"><twSUH2ClkList anchorID="6" twDestWidth="8" twPhaseWidth="6"><twDest>CLKIN</twDest><twSUH2Clk ><twSrc>FSB_A&lt;2&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.357</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.792</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;3&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.113</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.235</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;4&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.801</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.763</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;5&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.561</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.981</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;6&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.522</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.617</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;7&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.787</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>FSB_A&lt;8&gt;</twSrc><twSUHTime twInternalClk ="FSBCLK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">13.770</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-4.347</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="7" twDestWidth="10" twPhaseWidth="21"><twSrc>CLKIN</twSrc><twClk2Out  twOutPad = "CLKFB_OUT" twMinTime = "-0.091" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "-0.068" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="cg/pll/clkfb_bufg_out" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CLKFB_OUT" twMinTime = "-0.151" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "-0.137" twMaxCrnr="t" twMaxEdge ="twFalling" twInternalClk="cg/pll/clkfb_bufg_out" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CPUCLK" twMinTime = "-0.184" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "-0.176" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "CPU_nSTERM" twMinTime = "2.525" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.973" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FPUCLK" twMinTime = "-0.090" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "-0.082" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;0&gt;" twMinTime = "4.515" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.716" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;1&gt;" twMinTime = "4.793" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.617" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;2&gt;" twMinTime = "4.489" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;3&gt;" twMinTime = "4.307" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.655" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;4&gt;" twMinTime = "4.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;5&gt;" twMinTime = "5.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.167" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;6&gt;" twMinTime = "4.335" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.791" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;7&gt;" twMinTime = "4.415" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.656" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;8&gt;" twMinTime = "4.544" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.494" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;9&gt;" twMinTime = "3.128" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.245" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;10&gt;" twMinTime = "4.295" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.530" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;11&gt;" twMinTime = "3.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.150" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;12&gt;" twMinTime = "4.192" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.166" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;13&gt;" twMinTime = "3.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.710" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;14&gt;" twMinTime = "4.134" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;15&gt;" twMinTime = "4.222" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;16&gt;" twMinTime = "4.099" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;17&gt;" twMinTime = "3.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.393" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;18&gt;" twMinTime = "3.924" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;19&gt;" twMinTime = "4.516" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.459" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;20&gt;" twMinTime = "4.373" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.580" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;21&gt;" twMinTime = "4.830" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;22&gt;" twMinTime = "4.226" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.370" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;23&gt;" twMinTime = "4.299" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.133" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;24&gt;" twMinTime = "4.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.129" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;25&gt;" twMinTime = "4.463" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.251" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;26&gt;" twMinTime = "4.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.102" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;27&gt;" twMinTime = "4.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.337" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;28&gt;" twMinTime = "4.107" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.065" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;29&gt;" twMinTime = "4.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.537" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;30&gt;" twMinTime = "4.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.639" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FSB_D&lt;31&gt;" twMinTime = "4.185" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "RAMCLK0" twMinTime = "-0.140" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "-0.132" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "RAMCLK1" twMinTime = "-0.179" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "-0.171" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="FSBCLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="8" twDestWidth="5"><twDest>CLKIN</twDest><twClk2SU><twSrc>CLKIN</twSrc><twRiseRise>6.729</twRiseRise></twClk2SU></twClk2SUList><twPad2PadList anchorID="9" twSrcWidth="9" twDestWidth="10"><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>16.297</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.028</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.929</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.115</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>19.967</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.541</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.479</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.103</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.968</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.818</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>19.569</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>19.854</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.474</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.490</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.034</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.007</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.364</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.423</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>18.705</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>18.635</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>19.771</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>19.892</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.146</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.682</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.445</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>19.453</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>19.575</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.426</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>19.661</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.389</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>19.861</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>19.963</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;2&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>19.595</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>16.266</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>19.997</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.898</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.084</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>19.936</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.510</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.448</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.072</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.937</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.787</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>19.538</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>19.823</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.443</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.003</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>18.976</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.333</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.392</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>18.674</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>18.604</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>19.740</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>19.861</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.115</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.651</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.414</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>19.422</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>19.544</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.395</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>19.630</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.358</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>19.830</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>19.932</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;3&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>19.564</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>16.667</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.398</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.299</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.485</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.337</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.911</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.849</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.473</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.338</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.188</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>19.939</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.224</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.844</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.860</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.404</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.377</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.734</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.793</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>19.075</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.005</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>20.141</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.262</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.516</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.052</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.815</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>19.823</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>19.945</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.796</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>20.031</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.759</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.231</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.333</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;4&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>19.965</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>16.372</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.103</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.004</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.190</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.042</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.616</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.554</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.178</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.043</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.893</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>19.644</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>19.929</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.549</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.565</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.109</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.082</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.439</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.498</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>18.780</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>18.710</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>19.846</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>19.967</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.221</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.757</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.520</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>19.528</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>19.650</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.501</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>19.736</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.464</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>19.936</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.038</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;5&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>19.670</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>16.060</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>19.791</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.692</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>19.878</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>19.730</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.304</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.242</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>19.866</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.731</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.581</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>19.332</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>19.617</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.237</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.253</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>18.797</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>18.770</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.127</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.186</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>18.468</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>18.398</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>19.534</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>19.655</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>19.909</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.445</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.208</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>19.216</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>19.338</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.189</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>19.424</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.152</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>19.624</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>19.726</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;6&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>19.358</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>15.475</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>19.206</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.107</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>19.293</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>19.145</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>19.719</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>19.657</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>19.281</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.146</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>18.996</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>18.747</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>19.032</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>18.652</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>18.668</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>18.212</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>18.185</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>18.542</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>18.601</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>17.883</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>17.813</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>18.949</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>19.070</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>19.324</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>18.860</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>18.623</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>18.631</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>18.753</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>18.604</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>18.839</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>18.567</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>19.039</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>19.141</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;7&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>18.773</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>15.199</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>18.930</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>18.831</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>19.017</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>18.869</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>19.443</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>19.381</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>19.005</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>18.870</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>18.720</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>18.471</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>18.756</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>18.376</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>18.392</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>17.936</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>17.909</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>18.266</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>18.325</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>17.607</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>17.537</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>18.673</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>18.794</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>19.048</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>18.584</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>18.347</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>18.355</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>18.477</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>18.328</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>18.563</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>18.291</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>18.763</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>18.865</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;8&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>18.497</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.588</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>17.319</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>17.220</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>17.406</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>17.258</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>17.832</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>17.770</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>17.394</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>17.259</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>17.109</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>16.860</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>17.145</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>16.765</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>16.781</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>16.325</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>16.298</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>16.655</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>16.714</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>15.996</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>15.926</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>17.062</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>17.183</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>17.437</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>16.973</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>16.736</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>16.744</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>16.866</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>16.717</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>16.952</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>16.680</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>17.152</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>17.254</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;9&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>16.886</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.543</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>17.274</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>17.175</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>17.361</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>17.213</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>17.787</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>17.725</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>17.349</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>17.214</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>17.064</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>16.815</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>17.100</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>16.720</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>16.736</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>16.280</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>16.253</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>16.610</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>16.669</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>15.951</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>15.881</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>17.017</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>17.138</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>17.392</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>16.928</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>16.691</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>16.699</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>16.821</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>16.672</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>16.907</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>16.635</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>17.107</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>17.209</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;10&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>16.841</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.041</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>16.772</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>16.673</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>16.859</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>16.711</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>17.285</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>17.223</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>16.847</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>16.712</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>16.562</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>16.313</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>16.598</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>16.218</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>16.234</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>15.778</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>15.751</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>16.108</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>16.167</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>15.449</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>15.379</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>16.515</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>16.636</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>16.890</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>16.426</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>16.189</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>16.197</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>16.319</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>16.170</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>16.405</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>16.133</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>16.605</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>16.707</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;11&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>16.339</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.951</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>21.550</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>21.451</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>21.637</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.489</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>22.063</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>22.001</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>21.625</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>21.490</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>21.340</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.091</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.376</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.996</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>21.012</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.556</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.529</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.886</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.945</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.843</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.443</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.818</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>21.414</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.668</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.495</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>20.569</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>21.195</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.693</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>20.948</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.809</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.911</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>21.485</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;12&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>21.117</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.243</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>21.353</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>21.254</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>21.440</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.292</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.866</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.804</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>21.428</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>21.293</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>21.143</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>20.894</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.179</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.799</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.815</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.359</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.332</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.689</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.748</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.646</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.539</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.914</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>21.384</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.756</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.298</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>20.372</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>21.291</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.789</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>20.751</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.905</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.714</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.555</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>21.288</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;13&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.930</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.080</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.669</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.570</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.756</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.608</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.182</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.120</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.744</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.609</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>20.350</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.495</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.115</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.131</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.675</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.648</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.005</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.194</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>19.962</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.945</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.320</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.790</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.162</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.614</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.688</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.697</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.195</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>20.067</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.311</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.030</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.961</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.692</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;14&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.336</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.967</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>21.997</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>21.898</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>22.084</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.936</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>22.510</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>22.448</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>22.072</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>21.937</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>21.787</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.538</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.823</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>21.443</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>21.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>21.003</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.976</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>21.333</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.392</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>21.290</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.609</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.984</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>21.861</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>22.115</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.942</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>21.016</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>21.422</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.859</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>21.395</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.975</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>21.358</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.800</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>21.932</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;15&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>21.564</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.945</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.513</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.414</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.600</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.452</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.026</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.964</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.588</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.453</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.303</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>20.054</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.339</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.959</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.975</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.519</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.492</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.849</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.908</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>19.806</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.036</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.411</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.881</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.253</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.458</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.532</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.788</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.286</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.911</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.402</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.063</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.052</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.783</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;16&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.427</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.017</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>21.353</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>21.254</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>21.440</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.292</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.866</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.804</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>21.428</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>21.293</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>21.143</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>20.894</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.179</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.799</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.815</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.359</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.332</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.689</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.748</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.646</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.703</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>22.078</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>21.548</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.920</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.298</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>20.372</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>21.455</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.953</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>20.751</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>22.069</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.730</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.719</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>21.450</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;17&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>21.094</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.735</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>21.758</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>21.659</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>21.845</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.697</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>22.271</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>22.209</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>21.833</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>21.698</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>21.548</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.299</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.584</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>21.204</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>21.220</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.764</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.737</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>21.094</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.153</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>21.051</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.365</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.501</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>21.622</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.876</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.703</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>20.777</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>21.183</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.353</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>21.156</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.469</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>21.119</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.561</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>21.693</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;18&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>21.325</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>12.673</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>19.929</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.830</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.016</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>19.868</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.442</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.380</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.004</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.869</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.719</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>19.487</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>19.755</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>19.375</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>19.391</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>18.935</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>18.908</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.265</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>19.331</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>19.222</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.542</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>20.917</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.387</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.759</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>18.874</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>18.948</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.294</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>20.792</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.327</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>20.908</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.569</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.558</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.289</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;19&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>19.933</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.841</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.533</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.434</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.620</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.658</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.046</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.081</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.608</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.473</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.323</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.293</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.840</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.521</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.747</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.015</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.062</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.869</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.137</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.500</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.589</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>20.964</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.434</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.806</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.478</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.552</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.341</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>20.839</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.931</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>20.955</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.894</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.605</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.468</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;20&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.100</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.532</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.434</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.450</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>19.876</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.679</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.276</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.102</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.152</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.489</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.860</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.314</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.861</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.542</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.768</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.036</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.083</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.783</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.158</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.521</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.068</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.443</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.913</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.285</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>18.494</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>18.568</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.820</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.318</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>18.947</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.434</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.095</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.084</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.815</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;21&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>14.013</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>21.071</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.972</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>21.158</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.010</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.584</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.522</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>21.146</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>21.011</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.861</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>20.934</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.897</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.517</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.533</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.077</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.050</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.407</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.778</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.364</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.707</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>22.082</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>21.552</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.924</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>20.016</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>20.090</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>21.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.957</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>20.469</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>22.073</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.734</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.723</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>21.454</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;22&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>21.098</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>13.811</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.689</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.590</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.776</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.628</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.202</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.140</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.764</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.629</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.479</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.117</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.664</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.345</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.571</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.839</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.886</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.025</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.961</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.324</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.630</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.005</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.553</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.847</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.634</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.708</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.382</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>20.880</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>20.087</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>20.996</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.050</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.646</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.624</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;23&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.256</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>14.200</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.207</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>19.031</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>19.649</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.452</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.049</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>20.875</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>19.925</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>19.186</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>19.633</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.087</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.634</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.315</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.541</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>19.809</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>19.856</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.556</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>20.931</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.294</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.777</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.152</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.622</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.994</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>18.075</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>18.149</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.529</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.027</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>18.528</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.143</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.804</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.793</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.524</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;24&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.168</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>14.246</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.894</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.055</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.336</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.139</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>20.736</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.562</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.612</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.094</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.320</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.774</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.321</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>21.002</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>21.228</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.496</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.543</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.243</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.618</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.981</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.868</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>20.827</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.465</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>20.613</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.099</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.173</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.421</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.057</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.552</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>20.818</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.895</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.607</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.801</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;25&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.343</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>14.341</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.562</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.463</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.649</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>20.673</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.075</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.096</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.637</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.502</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.352</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.308</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>20.855</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>20.536</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>20.762</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.030</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.077</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>19.898</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.152</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>20.515</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>20.077</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.452</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.922</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.294</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.507</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.581</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.829</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.327</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.960</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.443</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>20.104</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>21.093</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.824</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;28&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.468</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>CPU_nSTERM</twDest><twDel>14.246</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;0&gt;</twDest><twDel>20.986</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;1&gt;</twDest><twDel>20.420</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;2&gt;</twDest><twDel>20.606</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;3&gt;</twDest><twDel>21.231</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;4&gt;</twDest><twDel>21.032</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;5&gt;</twDest><twDel>21.654</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;6&gt;</twDest><twDel>20.704</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;7&gt;</twDest><twDel>20.459</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;8&gt;</twDest><twDel>20.412</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;9&gt;</twDest><twDel>21.866</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;10&gt;</twDest><twDel>21.413</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;11&gt;</twDest><twDel>21.094</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;12&gt;</twDest><twDel>21.320</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;13&gt;</twDest><twDel>20.588</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;14&gt;</twDest><twDel>20.635</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;15&gt;</twDest><twDel>20.335</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;16&gt;</twDest><twDel>21.710</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;17&gt;</twDest><twDel>21.073</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;18&gt;</twDest><twDel>19.960</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;19&gt;</twDest><twDel>21.158</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;20&gt;</twDest><twDel>20.628</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;21&gt;</twDest><twDel>21.000</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;22&gt;</twDest><twDel>19.464</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;23&gt;</twDest><twDel>19.538</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;24&gt;</twDest><twDel>20.535</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;25&gt;</twDest><twDel>21.149</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;26&gt;</twDest><twDel>19.917</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;27&gt;</twDest><twDel>21.149</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;28&gt;</twDest><twDel>19.987</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;29&gt;</twDest><twDel>20.799</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;30&gt;</twDest><twDel>20.893</twDel></twPad2Pad><twPad2Pad><twSrc>FSB_A&lt;30&gt;</twSrc><twDest>FSB_D&lt;31&gt;</twDest><twDel>20.435</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet><twTimeGrp anchorID="10"><twTimeGrpName>cg_pll_clkout0</twTimeGrpName><twBlockList><twBlockName>cg/pll/clkout1_buf</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/SP.LOW</twBlockName><twBlockName>cg/CPUCLKr</twBlockName></twBlockList><twPinList><twPinName>cg\/FPUCLK_inst.CK0</twPinName><twPinName>cg\/FPUCLK_inst.CK1</twPinName><twPinName>cg\/CPUCLK_inst.CK0</twPinName><twPinName>cg\/CPUCLK_inst.CK1</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[3].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKA</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[3].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKB</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[2].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKA</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[2].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKB</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKA</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKB</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKA</twPinName><twPinName>prefetch\/data\/U0\/xst_blk_mem_generator\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/TRUE_DP.PRIM18.ram.CLKB</twPinName><twPinName>cg\/RAMCLK0_inst.CK0</twPinName><twPinName>cg\/RAMCLK0_inst.CK1</twPinName><twPinName>cg\/RAMCLK1_inst.CK0</twPinName><twPinName>cg\/RAMCLK1_inst.CK1</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="11"><twTimeGrpName>cg_pll_clkfbout</twTimeGrpName><twBlockList><twBlockName>cg/pll/clkfbout_bufg</twBlockName></twBlockList><twPinList><twPinName>cg\/pll\/clkfbout_oddr.CK0</twPinName><twPinName>cg\/pll\/clkfbout_oddr.CK1</twPinName></twPinList></twTimeGrp><twTimeGrp anchorID="12"><twTimeGrpName>FSB_A</twTimeGrpName><twBlockList><twBlockName>prefetch/data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>prefetch/data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>prefetch/data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>prefetch/data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;0&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;0&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;0&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;1&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;1&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;1&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;2&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;2&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;2&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;3&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;3&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;3&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;4&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;4&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;4&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;5&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;5&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;5&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;6&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;6&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;6&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;7&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;7&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>cache/Way&lt;7&gt;/way/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram</twBlockName><twBlockName>CPU_nSTERM</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram3/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram2/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram6/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram4/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram5/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram7/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram8/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram10/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram11/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram14/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram12/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram13/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram15/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram16/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram20/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/SP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/DP.LOW</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/SP.HIGH</twBlockName><twBlockName>prefetch/tag/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram19/SP.LOW</twBlockName><twBlockName>FSB_D&lt;10&gt;</twBlockName><twBlockName>FSB_D&lt;11&gt;</twBlockName><twBlockName>FSB_D&lt;0&gt;</twBlockName><twBlockName>FSB_D&lt;12&gt;</twBlockName><twBlockName>FSB_D&lt;20&gt;</twBlockName><twBlockName>FSB_D&lt;1&gt;</twBlockName><twBlockName>FSB_D&lt;13&gt;</twBlockName><twBlockName>FSB_D&lt;21&gt;</twBlockName><twBlockName>FSB_D&lt;2&gt;</twBlockName><twBlockName>FSB_D&lt;14&gt;</twBlockName><twBlockName>FSB_D&lt;22&gt;</twBlockName><twBlockName>FSB_D&lt;30&gt;</twBlockName><twBlockName>FSB_D&lt;3&gt;</twBlockName><twBlockName>FSB_D&lt;15&gt;</twBlockName><twBlockName>FSB_D&lt;23&gt;</twBlockName><twBlockName>FSB_D&lt;31&gt;</twBlockName><twBlockName>FSB_D&lt;4&gt;</twBlockName><twBlockName>FSB_D&lt;16&gt;</twBlockName><twBlockName>FSB_D&lt;24&gt;</twBlockName><twBlockName>FSB_D&lt;5&gt;</twBlockName><twBlockName>FSB_D&lt;17&gt;</twBlockName><twBlockName>FSB_D&lt;25&gt;</twBlockName><twBlockName>FSB_D&lt;6&gt;</twBlockName><twBlockName>FSB_D&lt;18&gt;</twBlockName><twBlockName>FSB_D&lt;26&gt;</twBlockName><twBlockName>FSB_D&lt;7&gt;</twBlockName><twBlockName>FSB_D&lt;19&gt;</twBlockName><twBlockName>FSB_D&lt;27&gt;</twBlockName><twBlockName>FSB_D&lt;8&gt;</twBlockName><twBlockName>FSB_D&lt;28&gt;</twBlockName><twBlockName>FSB_D&lt;9&gt;</twBlockName><twBlockName>FSB_D&lt;29&gt;</twBlockName></twBlockList></twTimeGrp><twTimeGrp anchorID="13"><twTimeGrpName>CPU_nSTERM</twTimeGrpName><twBlockList><twBlockName>CPU_nSTERM</twBlockName></twBlockList></twTimeGrp><twTimeGrp anchorID="14"><twTimeGrpName>CLKIN</twTimeGrpName><twPinList><twPinName>cg\/pll\/pll_base_inst\/PLL_ADV.CLKIN1</twPinName><twPinName>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0.DIVCLK</twPinName></twPinList></twTimeGrp></twVerboseRpt></twBody><twFoot><twTimestamp>Tue Nov 02 00:29:20 2021 </twTimestamp></twFoot><twClientInfo anchorID="15"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 167 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
