vhdl xil_defaultlib  \
"../../../bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/sim/mb_subsystem_microblaze_0_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/sim/mb_subsystem_axi_uartlite_0_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_0/sim/mb_subsystem_axi_gpio_0_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_0_0/sim/mb_subsystem_proc_sys_reset_0_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_axi_bram_ctrl_0_0/sim/mb_subsystem_axi_bram_ctrl_0_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/sim/mb_subsystem_dlmb_v10_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_0/sim/mb_subsystem_ilmb_v10_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_dlmb_bram_if_cntlr_0/sim/mb_subsystem_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_ilmb_bram_if_cntlr_0/sim/mb_subsystem_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_lmb_v10_0/sim/mb_subsystem_lmb_v10_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/sim/mb_subsystem_mdm_1_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_axi_smc_0/bd_0/ip/ip_1/sim/bd_f2d6_psr_aclk_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_system_ila_0/bd_0/ip/ip_0/sim/bd_6c65_ila_lib_0.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_system_ila_0/bd_0/sim/bd_6c65.vhd" \
"../../../bd/mb_subsystem/ip/mb_subsystem_system_ila_0/sim/mb_subsystem_system_ila_0.vhd" \
"../../../bd/mb_subsystem/sim/mb_subsystem.vhd" \

# Do not sort compile order
nosort
