("NAND2:/\tNAND2 cad4 schematic" (("open" (nil hierarchy "/{cad4 NAND2 schematic }:a"))) (((-2.53125 -1.63125) (1.95625 1.8625)) "a" "Schematics" 83))("NAND2:/\tNAND2 cad3 layout" (("open" (nil hierarchy "/{cad3 NAND2 layout }:a"))) (((-0.157 -0.971) (2.976 1.321)) "a" "Layout" 89))("NAND2:/\tNAND2 cad3 schematic" (("open" (nil hierarchy "/{cad3 NAND2 schematic }:a"))) (((-2.53125 -1.63125) (1.95625 1.8625)) "a" "Schematics" 87))("NAND2_balanced:/\tNAND2_balanced cad4 schematic" (("open" (nil hierarchy "/{cad4 NAND2_balanced schematic }:a"))) (((-2.5625 -1.4125) (1.925 1.89375)) "a" "analogArtist-Schematic" 81))("NAND2:/\tNAND2 cad4 layout" (("open" (nil hierarchy "/{cad4 NAND2 layout }:a"))) (((-0.157 -1.021) (2.976 1.271)) "a" "Layout" 77))("ring_osc:/\tring_osc cad3 layout" (("open" (nil hierarchy "/{cad3 ring_osc layout }:a"))) (((0.184 0.492) (0.998 1.088)) "a" "Layout" 75))("loaded_nand:/\tloaded_nand cad3 layout" (("open" (nil hierarchy "/{cad3 loaded_nand layout }:a"))) (((-0.471 -0.01) (2.373 2.07)) "a" "Layout" 69))("INVD1:/\tINVD1 cad3 layout" (("open" (nil hierarchy "/{cad3 INVD1 layout }:a"))) (((-0.4825 0.0145) (0.6975 0.8775)) "a" "Layout" 13))("INVD1:/\tINVD1 cad2 layout" (("open" (nil hierarchy "/{cad2 INVD1 layout }:a"))) (((-0.146 -0.895) (2.77 1.238)) "a" "Layout" 10))("INVD1:/\tINVD1 cad2 schematic" (("open" (nil hierarchy "/{cad2 INVD1 schematic }:a"))) (((-1.55 -1.04375) (1.3 1.175)) "a" "Schematics" 8))