ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"ltdc_dsi.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.DSI_Config_Channel,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	DSI_Config_Channel
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	DSI_Config_Channel:
  27              	.LVL0:
  28              	.LFB338:
  29              		.file 1 ".//BSP/Hardware/Src/ltdc_dsi.c"
   1:.//BSP/Hardware/Src/ltdc_dsi.c **** #include "../../system.h"
   2:.//BSP/Hardware/Src/ltdc_dsi.c **** 
   3:.//BSP/Hardware/Src/ltdc_dsi.c **** //Todo:lcd 初始化參考到原本檔案的line 625
   4:.//BSP/Hardware/Src/ltdc_dsi.c **** 
   5:.//BSP/Hardware/Src/ltdc_dsi.c **** /*
   6:.//BSP/Hardware/Src/ltdc_dsi.c **** **************************************************************************************
   7:.//BSP/Hardware/Src/ltdc_dsi.c **** *   架構
   8:.//BSP/Hardware/Src/ltdc_dsi.c **** *   1.DSI(CLK->paramter->cmd->lpcmd)
   9:.//BSP/Hardware/Src/ltdc_dsi.c **** *   2.LTDC
  10:.//BSP/Hardware/Src/ltdc_dsi.c **** *   3.GPIO
  11:.//BSP/Hardware/Src/ltdc_dsi.c **** *
  12:.//BSP/Hardware/Src/ltdc_dsi.c **** *
  13:.//BSP/Hardware/Src/ltdc_dsi.c **** *
  14:.//BSP/Hardware/Src/ltdc_dsi.c **** *
  15:.//BSP/Hardware/Src/ltdc_dsi.c **** *
  16:.//BSP/Hardware/Src/ltdc_dsi.c **** *
  17:.//BSP/Hardware/Src/ltdc_dsi.c **** **************************************************************************************
  18:.//BSP/Hardware/Src/ltdc_dsi.c **** */
  19:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  20:.//BSP/Hardware/Src/ltdc_dsi.c **** LTDC_HandleTypeDef hltdc;
  21:.//BSP/Hardware/Src/ltdc_dsi.c **** DSI_HandleTypeDef hdsi;
  22:.//BSP/Hardware/Src/ltdc_dsi.c **** DMA2D_HandleTypeDef hdma2d;
  23:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  24:.//BSP/Hardware/Src/ltdc_dsi.c **** static DSI_CmdCfgTypeDef CmdCfg;
  25:.//BSP/Hardware/Src/ltdc_dsi.c **** static DSI_LPCmdTypeDef LPCmd;
  26:.//BSP/Hardware/Src/ltdc_dsi.c **** static DSI_PLLInitTypeDef dsiPllInit;
  27:.//BSP/Hardware/Src/ltdc_dsi.c **** static RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
  28:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  29:.//BSP/Hardware/Src/ltdc_dsi.c **** static void LCD_Reset(void);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 2


  30:.//BSP/Hardware/Src/ltdc_dsi.c **** static void LCD_MspInit(void);
  31:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  32:.//BSP/Hardware/Src/ltdc_dsi.c **** void DSI_Config_Channel(DSI_LPCmdTypeDef *cmd)
  33:.//BSP/Hardware/Src/ltdc_dsi.c **** {
  30              		.loc 1 33 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  34:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd=*cmd;
  35              		.loc 1 34 5 view .LVU1
  33:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd=*cmd;
  36              		.loc 1 33 1 is_stmt 0 view .LVU2
  37 0000 70B4     		push	{r4, r5, r6}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 12
  40              		.cfi_offset 4, -12
  41              		.cfi_offset 5, -8
  42              		.cfi_offset 6, -4
  43              		.loc 1 34 10 view .LVU3
  44 0002 084E     		ldr	r6, .L4
  45 0004 0446     		mov	r4, r0
  46 0006 3546     		mov	r5, r6
  47 0008 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
  48              	.LVL1:
  49              		.loc 1 34 10 view .LVU4
  50 000a 0FC5     		stmia	r5!, {r0, r1, r2, r3}
  51 000c 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
  52              	.LVL2:
  53              		.loc 1 34 10 view .LVU5
  54 000e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
  55 0010 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
  56              	.LVL3:
  57              		.loc 1 34 10 view .LVU6
  58 0012 0FC5     		stmia	r5!, {r0, r1, r2, r3}
  59 0014 2368     		ldr	r3, [r4]
  35:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigCommand(&hdsi, &LPCmd);
  60              		.loc 1 35 5 view .LVU7
  61 0016 3146     		mov	r1, r6
  62 0018 0348     		ldr	r0, .L4+4
  34:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd=*cmd;
  63              		.loc 1 34 10 view .LVU8
  64 001a 2B60     		str	r3, [r5]
  65              		.loc 1 35 5 is_stmt 1 view .LVU9
  36:.//BSP/Hardware/Src/ltdc_dsi.c **** }
  66              		.loc 1 36 1 is_stmt 0 view .LVU10
  67 001c 70BC     		pop	{r4, r5, r6}
  68              	.LCFI1:
  69              		.cfi_restore 6
  70              		.cfi_restore 5
  71              		.cfi_restore 4
  72              		.cfi_def_cfa_offset 0
  73              	.LVL4:
  35:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigCommand(&hdsi, &LPCmd);
  74              		.loc 1 35 5 view .LVU11
  75 001e FFF7FEBF 		b	HAL_DSI_ConfigCommand
  76              	.LVL5:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 3


  77              	.L5:
  78 0022 00BF     		.align	2
  79              	.L4:
  80 0024 00000000 		.word	.LANCHOR0
  81 0028 00000000 		.word	hdsi
  82              		.cfi_endproc
  83              	.LFE338:
  85              		.section	.text.DSI_IO_WriteCmd,"ax",%progbits
  86              		.align	1
  87              		.p2align 2,,3
  88              		.global	DSI_IO_WriteCmd
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu fpv5-d16
  94              	DSI_IO_WriteCmd:
  95              	.LVL6:
  96              	.LFB339:
  37:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  38:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  39:.//BSP/Hardware/Src/ltdc_dsi.c **** void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
  40:.//BSP/Hardware/Src/ltdc_dsi.c **** {
  97              		.loc 1 40 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
  41:.//BSP/Hardware/Src/ltdc_dsi.c ****     if (NbrParams <= 1)
 101              		.loc 1 41 5 view .LVU13
 102              		.loc 1 41 8 is_stmt 0 view .LVU14
 103 0000 0128     		cmp	r0, #1
  40:.//BSP/Hardware/Src/ltdc_dsi.c ****     if (NbrParams <= 1)
 104              		.loc 1 40 1 view .LVU15
 105 0002 10B5     		push	{r4, lr}
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 4, -8
 109              		.cfi_offset 14, -4
 110 0004 82B0     		sub	sp, sp, #8
 111              	.LCFI3:
 112              		.cfi_def_cfa_offset 16
 113              		.loc 1 41 8 view .LVU16
 114 0006 0AD9     		bls	.L10
  42:.//BSP/Hardware/Src/ltdc_dsi.c ****         HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]);
  43:.//BSP/Hardware/Src/ltdc_dsi.c ****     else
  44:.//BSP/Hardware/Src/ltdc_dsi.c ****         HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams)
 115              		.loc 1 44 9 view .LVU17
 116 0008 0C5C     		ldrb	r4, [r1, r0]	@ zero_extendqisi2
 117 000a 0346     		mov	r3, r0
 118              		.loc 1 44 9 is_stmt 1 view .LVU18
 119 000c 0191     		str	r1, [sp, #4]
 120 000e 3922     		movs	r2, #57
 121 0010 0021     		movs	r1, #0
 122              	.LVL7:
 123              		.loc 1 44 9 is_stmt 0 view .LVU19
 124 0012 0094     		str	r4, [sp]
 125 0014 0748     		ldr	r0, .L11
 126              	.LVL8:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 4


 127              		.loc 1 44 9 view .LVU20
 128 0016 FFF7FEFF 		bl	HAL_DSI_LongWrite
 129              	.LVL9:
  45:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 130              		.loc 1 45 1 view .LVU21
 131 001a 02B0     		add	sp, sp, #8
 132              	.LCFI4:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 001c 10BD     		pop	{r4, pc}
 137              	.LVL10:
 138              	.L10:
 139              	.LCFI5:
 140              		.cfi_restore_state
  42:.//BSP/Hardware/Src/ltdc_dsi.c ****         HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]);
 141              		.loc 1 42 9 is_stmt 1 view .LVU22
 142 001e 4878     		ldrb	r0, [r1, #1]	@ zero_extendqisi2
 143              	.LVL11:
  42:.//BSP/Hardware/Src/ltdc_dsi.c ****         HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]);
 144              		.loc 1 42 9 is_stmt 0 view .LVU23
 145 0020 1522     		movs	r2, #21
 146 0022 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 147 0024 0021     		movs	r1, #0
 148              	.LVL12:
  42:.//BSP/Hardware/Src/ltdc_dsi.c ****         HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]);
 149              		.loc 1 42 9 view .LVU24
 150 0026 0090     		str	r0, [sp]
 151 0028 0248     		ldr	r0, .L11
 152 002a FFF7FEFF 		bl	HAL_DSI_ShortWrite
 153              	.LVL13:
 154              		.loc 1 45 1 view .LVU25
 155 002e 02B0     		add	sp, sp, #8
 156              	.LCFI6:
 157              		.cfi_def_cfa_offset 8
 158              		@ sp needed
 159 0030 10BD     		pop	{r4, pc}
 160              	.L12:
 161 0032 00BF     		.align	2
 162              	.L11:
 163 0034 00000000 		.word	hdsi
 164              		.cfi_endproc
 165              	.LFE339:
 167              		.section	.text.DSI_IO_Write,"ax",%progbits
 168              		.align	1
 169              		.p2align 2,,3
 170              		.global	DSI_IO_Write
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 174              		.fpu fpv5-d16
 176              	DSI_IO_Write:
 177              	.LVL14:
 178              	.LFB340:
  46:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  47:.//BSP/Hardware/Src/ltdc_dsi.c **** int DSI_IO_Write(uint16_t ChannelNbr, uint16_t Reg, uint8_t *pData, uint16_t Size)
  48:.//BSP/Hardware/Src/ltdc_dsi.c **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 5


 179              		.loc 1 48 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 0, uses_anonymous_args = 0
  49:.//BSP/Hardware/Src/ltdc_dsi.c ****   int ret = 0;
 183              		.loc 1 49 3 view .LVU27
  50:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  51:.//BSP/Hardware/Src/ltdc_dsi.c ****   if(Size <= 1U)
 184              		.loc 1 51 3 view .LVU28
 185              		.loc 1 51 5 is_stmt 0 view .LVU29
 186 0000 012B     		cmp	r3, #1
  48:.//BSP/Hardware/Src/ltdc_dsi.c ****   int ret = 0;
 187              		.loc 1 48 1 view .LVU30
 188 0002 30B5     		push	{r4, r5, lr}
 189              	.LCFI7:
 190              		.cfi_def_cfa_offset 12
 191              		.cfi_offset 4, -12
 192              		.cfi_offset 5, -8
 193              		.cfi_offset 14, -4
 194 0004 0D46     		mov	r5, r1
 195 0006 83B0     		sub	sp, sp, #12
 196              	.LCFI8:
 197              		.cfi_def_cfa_offset 24
  48:.//BSP/Hardware/Src/ltdc_dsi.c ****   int ret = 0;
 198              		.loc 1 48 1 view .LVU31
 199 0008 0146     		mov	r1, r0
 200              	.LVL15:
 201              		.loc 1 51 5 view .LVU32
 202 000a 0BD9     		bls	.L17
  52:.//BSP/Hardware/Src/ltdc_dsi.c ****   {
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     if(HAL_DSI_ShortWrite(&hdsi, ChannelNbr, DSI_DCS_SHORT_PKT_WRITE_P1, Reg, (uint32_t)pData[Size]
  54:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
  55:.//BSP/Hardware/Src/ltdc_dsi.c ****       ret = -1;
  56:.//BSP/Hardware/Src/ltdc_dsi.c ****     }
  57:.//BSP/Hardware/Src/ltdc_dsi.c ****   }
  58:.//BSP/Hardware/Src/ltdc_dsi.c ****   else
  59:.//BSP/Hardware/Src/ltdc_dsi.c ****   {
  60:.//BSP/Hardware/Src/ltdc_dsi.c ****     if(HAL_DSI_LongWrite(&hdsi, ChannelNbr, DSI_DCS_LONG_PKT_WRITE, Size, (uint32_t)Reg, pData) != 
 203              		.loc 1 60 5 is_stmt 1 view .LVU33
 204              		.loc 1 60 8 is_stmt 0 view .LVU34
 205 000c 0C48     		ldr	r0, .L18
 206              	.LVL16:
 207              		.loc 1 60 8 view .LVU35
 208 000e CDE90052 		strd	r5, r2, [sp]
 209 0012 3922     		movs	r2, #57
 210              	.LVL17:
 211              		.loc 1 60 8 view .LVU36
 212 0014 FFF7FEFF 		bl	HAL_DSI_LongWrite
 213              	.LVL18:
 214              		.loc 1 60 7 view .LVU37
 215 0018 0038     		subs	r0, r0, #0
 216 001a 18BF     		it	ne
 217 001c 0120     		movne	r0, #1
 218 001e 4042     		rsbs	r0, r0, #0
 219              	.LVL19:
  61:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
  62:.//BSP/Hardware/Src/ltdc_dsi.c ****       ret = -1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 6


  63:.//BSP/Hardware/Src/ltdc_dsi.c ****     }
  64:.//BSP/Hardware/Src/ltdc_dsi.c ****   }
  65:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  66:.//BSP/Hardware/Src/ltdc_dsi.c ****   return ret;
 220              		.loc 1 66 3 is_stmt 1 view .LVU38
  67:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 221              		.loc 1 67 1 is_stmt 0 view .LVU39
 222 0020 03B0     		add	sp, sp, #12
 223              	.LCFI9:
 224              		.cfi_remember_state
 225              		.cfi_def_cfa_offset 12
 226              		@ sp needed
 227 0022 30BD     		pop	{r4, r5, pc}
 228              	.LVL20:
 229              	.L17:
 230              	.LCFI10:
 231              		.cfi_restore_state
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
 232              		.loc 1 53 5 is_stmt 1 view .LVU40
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
 233              		.loc 1 53 8 is_stmt 0 view .LVU41
 234 0024 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 235              	.LVL21:
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
 236              		.loc 1 53 8 view .LVU42
 237 0026 2B46     		mov	r3, r5
 238              	.LVL22:
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
 239              		.loc 1 53 8 view .LVU43
 240 0028 1522     		movs	r2, #21
 241              	.LVL23:
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
 242              		.loc 1 53 8 view .LVU44
 243 002a 0090     		str	r0, [sp]
 244 002c 0448     		ldr	r0, .L18
 245 002e FFF7FEFF 		bl	HAL_DSI_ShortWrite
 246              	.LVL24:
  53:.//BSP/Hardware/Src/ltdc_dsi.c ****     {
 247              		.loc 1 53 7 view .LVU45
 248 0032 0038     		subs	r0, r0, #0
 249 0034 18BF     		it	ne
 250 0036 0120     		movne	r0, #1
 251 0038 4042     		rsbs	r0, r0, #0
 252              		.loc 1 67 1 view .LVU46
 253 003a 03B0     		add	sp, sp, #12
 254              	.LCFI11:
 255              		.cfi_def_cfa_offset 12
 256              		@ sp needed
 257 003c 30BD     		pop	{r4, r5, pc}
 258              	.L19:
 259 003e 00BF     		.align	2
 260              	.L18:
 261 0040 00000000 		.word	hdsi
 262              		.cfi_endproc
 263              	.LFE340:
 265              		.section	.text.DSI_IO_Read,"ax",%progbits
 266              		.align	1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 7


 267              		.p2align 2,,3
 268              		.global	DSI_IO_Read
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu fpv5-d16
 274              	DSI_IO_Read:
 275              	.LVL25:
 276              	.LFB341:
  68:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  69:.//BSP/Hardware/Src/ltdc_dsi.c **** int DSI_IO_Read(uint16_t ChannelNbr, uint16_t Reg, uint8_t *pData, uint16_t Size)
  70:.//BSP/Hardware/Src/ltdc_dsi.c **** {
 277              		.loc 1 70 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
  71:.//BSP/Hardware/Src/ltdc_dsi.c ****   int ret = 0;
 281              		.loc 1 71 3 view .LVU48
  72:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  73:.//BSP/Hardware/Src/ltdc_dsi.c ****   if(HAL_DSI_Read(&hdsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 282              		.loc 1 73 3 view .LVU49
  70:.//BSP/Hardware/Src/ltdc_dsi.c ****   int ret = 0;
 283              		.loc 1 70 1 is_stmt 0 view .LVU50
 284 0000 10B5     		push	{r4, lr}
 285              	.LCFI12:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 4, -8
 288              		.cfi_offset 14, -4
 289              		.loc 1 73 6 view .LVU51
 290 0002 0624     		movs	r4, #6
  70:.//BSP/Hardware/Src/ltdc_dsi.c ****   int ret = 0;
 291              		.loc 1 70 1 view .LVU52
 292 0004 84B0     		sub	sp, sp, #16
 293              	.LCFI13:
 294              		.cfi_def_cfa_offset 24
 295              		.loc 1 73 6 view .LVU53
 296 0006 0191     		str	r1, [sp, #4]
 297 0008 0146     		mov	r1, r0
 298              	.LVL26:
 299              		.loc 1 73 6 view .LVU54
 300 000a 0292     		str	r2, [sp, #8]
 301 000c 0094     		str	r4, [sp]
 302 000e 0448     		ldr	r0, .L22
 303              	.LVL27:
 304              		.loc 1 73 6 view .LVU55
 305 0010 FFF7FEFF 		bl	HAL_DSI_Read
 306              	.LVL28:
  74:.//BSP/Hardware/Src/ltdc_dsi.c ****   {
  75:.//BSP/Hardware/Src/ltdc_dsi.c ****     ret = -1;
  76:.//BSP/Hardware/Src/ltdc_dsi.c ****   }
  77:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  78:.//BSP/Hardware/Src/ltdc_dsi.c ****   return ret;
 307              		.loc 1 78 3 is_stmt 1 view .LVU56
  73:.//BSP/Hardware/Src/ltdc_dsi.c ****   {
 308              		.loc 1 73 5 is_stmt 0 view .LVU57
 309 0014 0038     		subs	r0, r0, #0
 310              	.LVL29:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 8


  73:.//BSP/Hardware/Src/ltdc_dsi.c ****   {
 311              		.loc 1 73 5 view .LVU58
 312 0016 18BF     		it	ne
 313 0018 0120     		movne	r0, #1
  79:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 314              		.loc 1 79 1 view .LVU59
 315 001a 4042     		rsbs	r0, r0, #0
 316 001c 04B0     		add	sp, sp, #16
 317              	.LCFI14:
 318              		.cfi_def_cfa_offset 8
 319              		@ sp needed
 320 001e 10BD     		pop	{r4, pc}
 321              	.L23:
 322              		.align	2
 323              	.L22:
 324 0020 00000000 		.word	hdsi
 325              		.cfi_endproc
 326              	.LFE341:
 328              		.section	.text.LTDC_DSI_Init,"ax",%progbits
 329              		.align	1
 330              		.p2align 2,,3
 331              		.global	LTDC_DSI_Init
 332              		.syntax unified
 333              		.thumb
 334              		.thumb_func
 335              		.fpu fpv5-d16
 337              	LTDC_DSI_Init:
 338              	.LFB342:
  80:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  81:.//BSP/Hardware/Src/ltdc_dsi.c **** void LTDC_DSI_Init(void)
  82:.//BSP/Hardware/Src/ltdc_dsi.c **** {
 339              		.loc 1 82 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 64
 342              		@ frame_needed = 0, uses_anonymous_args = 0
  83:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_InitTypeDef GPIO_Init_Structure;
 343              		.loc 1 83 5 view .LVU61
  84:.//BSP/Hardware/Src/ltdc_dsi.c ****     DSI_PHY_TimerTypeDef PhyTimings;
 344              		.loc 1 84 5 view .LVU62
  85:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  86:.//BSP/Hardware/Src/ltdc_dsi.c ****     LCD_Reset();
 345              		.loc 1 86 5 view .LVU63
 346              	.LBB11:
 347              	.LBI11:
  87:.//BSP/Hardware/Src/ltdc_dsi.c ****     LCD_MspInit();
  88:.//BSP/Hardware/Src/ltdc_dsi.c **** 
  89:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Enable GPIOJ clock */
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
  91:.//BSP/Hardware/Src/ltdc_dsi.c ****   
  92:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Configure DSI_TE pin from MB1166 : Tearing effect on separated GPIO from KoD LCD */
  93:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* that is mapped on GPIOJ2 as alternate DSI function (DSI_TE)                      */
  94:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* This pin is used only when the LCD and DSI link is configured in command mode    */
  95:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Pin       = GPIO_PIN_2;
  96:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
  97:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Pull      = GPIO_NOPULL;
  98:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_HIGH;
  99:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Alternate = GPIO_AF13_DSI;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 9


 100:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 101:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 102:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* LCD clock configuration */
 103:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* LCD clock configuration */
 104:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* PLL3_VCO Input = HSE_VALUE/PLL3M = 5 Mhz */
 105:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* PLL3_VCO Output = PLL3_VCO Input * PLL3N = 800 Mhz */
 106:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* PLLLCDCLK = PLL3_VCO Output/PLL3R = 800/21 = 38.095 Mhz */
 107:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* LTDC clock frequency = PLLLCDCLK = 38.095 Mhz */
 108:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 109:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 5;
 110:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3N = 160;
 111:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 112:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 113:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3R = 21;
 114:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 115:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 116:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 117:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 118:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
 119:.//BSP/Hardware/Src/ltdc_dsi.c ****     hdsi.Instance = DSI;
 120:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 121:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_DeInit(&hdsi);
 122:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 123:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLNDIV = 100;
 124:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLIDF = DSI_PLL_IN_DIV5;
 125:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLODF = DSI_PLL_OUT_DIV1;
 126:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 127:.//BSP/Hardware/Src/ltdc_dsi.c ****     hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 128:.//BSP/Hardware/Src/ltdc_dsi.c ****     hdsi.Init.TXEscapeCkdiv = 0x4;
 129:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_Init(&hdsi, &dsiPllInit);
 130:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 131:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Configure the DSI for Command mode */
 132:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.VirtualChannelID      = 0;
 133:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.HSPolarity            = DSI_HSYNC_ACTIVE_HIGH;
 134:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.VSPolarity            = DSI_VSYNC_ACTIVE_HIGH;
 135:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.DEPolarity            = DSI_DATA_ENABLE_ACTIVE_HIGH;
 136:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.CommandSize           = HACT;
 137:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TearingEffectSource   = DSI_TE_EXTERNAL;
 138:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 139:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.VSyncPol              = DSI_VSYNC_FALLING;
 140:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.AutomaticRefresh      = DSI_AR_DISABLE;
 141:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TEAcknowledgeRequest  = DSI_TE_ACKNOWLEDGE_ENABLE;
 142:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.ColorCoding           = DSI_RGB888;
 143:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 144:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg);
 145:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 146:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteNoP    = DSI_LP_GSW0P_ENABLE;
 147:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteOneP   = DSI_LP_GSW1P_ENABLE;
 148:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteTwoP   = DSI_LP_GSW2P_ENABLE;
 149:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadNoP     = DSI_LP_GSR0P_ENABLE;
 150:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadOneP    = DSI_LP_GSR1P_ENABLE;
 151:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadTwoP    = DSI_LP_GSR2P_ENABLE;
 152:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenLongWrite        = DSI_LP_GLW_ENABLE;
 153:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteNoP    = DSI_LP_DSW0P_ENABLE;
 154:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteOneP   = DSI_LP_DSW1P_ENABLE;
 155:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortReadNoP     = DSI_LP_DSR0P_ENABLE;
 156:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsLongWrite        = DSI_LP_DLW_ENABLE;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 10


 157:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigCommand(&hdsi, &LPCmd);
 158:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 159:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Configure DSI PHY HS2LP and LP2HS timings */
 160:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.ClockLaneHS2LPTime = 35;
 161:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.ClockLaneLP2HSTime = 35;
 162:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.DataLaneHS2LPTime = 35;
 163:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.DataLaneLP2HSTime = 35;
 164:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.DataLaneMaxReadTime = 0;
 165:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.StopWaitTime = 10;
 166:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings);
 167:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 168:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Initialize LTDC */
 169:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* DeInit */
 170:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_LTDC_DeInit(&hltdc);
 171:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 172:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* LTDC Config */
 173:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Timing and polarity */
 174:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.HorizontalSync = HSYNC;
 175:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.VerticalSync = VSYNC;
 176:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedHBP = HSYNC + HBP;
 177:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedVBP = VSYNC + VBP;
 178:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveH = VSYNC + VBP + VACT;
 179:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveW = HSYNC + HBP + HACT;
 180:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalHeigh = VSYNC + VBP + VACT + VFP;
 181:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalWidth = HSYNC + HBP + HACT + HFP;
 182:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 183:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* background value */
 184:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.Backcolor.Blue = 0;
 185:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.Backcolor.Green = 0;
 186:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.Backcolor.Red = 0;
 187:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 188:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Polarity */
 189:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 190:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 191:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 192:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 193:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Instance = LTDC;
 194:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 195:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_LTDC_Init(&hltdc);
 196:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_LTDC_DISABLE(&hltdc);
 197:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 198:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Start DSI */
 199:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_Start(&hdsi);
 200:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 201:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 202:.//BSP/Hardware/Src/ltdc_dsi.c **** void LTDC_Enable(void)
 203:.//BSP/Hardware/Src/ltdc_dsi.c **** {
 204:.//BSP/Hardware/Src/ltdc_dsi.c ****   __HAL_LTDC_ENABLE(&hltdc);
 205:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 206:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 207:.//BSP/Hardware/Src/ltdc_dsi.c **** void LTDC_Set_Pitch(uint32_t linePitchInPixel,uint32_t layerIndex)
 208:.//BSP/Hardware/Src/ltdc_dsi.c **** {
 209:.//BSP/Hardware/Src/ltdc_dsi.c ****   HAL_LTDC_SetPitch(&hltdc, linePitchInPixel, layerIndex);
 210:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 211:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 212:.//BSP/Hardware/Src/ltdc_dsi.c **** void LCD_LayerInit(uint16_t LayerIndex, uint32_t Address, int LCD_Xsize,int LCD_Ysize)
 213:.//BSP/Hardware/Src/ltdc_dsi.c **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 11


 214:.//BSP/Hardware/Src/ltdc_dsi.c ****     LTDC_LayerCfgTypeDef Layercfg;
 215:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 216:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Layer Init */
 217:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowX0 = 0;
 218:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY0 = 0;
 219:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY1 = LCD_Ysize;
 220:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.FBStartAdress = Address;
 221:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha = 255;
 222:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha0 = 0;
 223:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Blue = 0;
 224:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Green = 0;
 225:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Red = 0;
 226:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.ImageHeight = LCD_Ysize;
 227:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 228:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowX1 = LCD_Xsize / 2; //Note: Div2 due to screen being divided into 2 areas.
 229:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 230:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 231:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 232:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.ImageWidth = LCD_Xsize / 2; //Note: Div2 due to screen being divided into 2 areas.
 233:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 234:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_LTDC_ConfigLayer(&hltdc, &Layercfg, LayerIndex);
 235:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 236:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 237:.//BSP/Hardware/Src/ltdc_dsi.c **** static void LCD_Reset(void)
 348              		.loc 1 237 13 view .LVU64
 349              	.LBB12:
 238:.//BSP/Hardware/Src/ltdc_dsi.c **** {
 239:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_InitTypeDef gpio_init_structure;
 350              		.loc 1 239 5 view .LVU65
 240:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 241:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 351              		.loc 1 241 5 view .LVU66
 352              	.LBB13:
 353              		.loc 1 241 5 view .LVU67
 354              		.loc 1 241 5 view .LVU68
 355              	.LBE13:
 356              	.LBE12:
 357              	.LBE11:
  82:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_InitTypeDef GPIO_Init_Structure;
 358              		.loc 1 82 1 is_stmt 0 view .LVU69
 359 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 360              	.LCFI15:
 361              		.cfi_def_cfa_offset 36
 362              		.cfi_offset 4, -36
 363              		.cfi_offset 5, -32
 364              		.cfi_offset 6, -28
 365              		.cfi_offset 7, -24
 366              		.cfi_offset 8, -20
 367              		.cfi_offset 9, -16
 368              		.cfi_offset 10, -12
 369              		.cfi_offset 11, -8
 370              		.cfi_offset 14, -4
 371              	.LBB24:
 372              	.LBB20:
 373              	.LBB14:
 374              		.loc 1 241 5 view .LVU70
 375 0004 9F4C     		ldr	r4, .L26
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 12


 376              	.LBE14:
 377              	.LBE20:
 378              	.LBE24:
  82:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_InitTypeDef GPIO_Init_Structure;
 379              		.loc 1 82 1 view .LVU71
 380 0006 91B0     		sub	sp, sp, #68
 381              	.LCFI16:
 382              		.cfi_def_cfa_offset 104
 383              	.LBB25:
 384              	.LBB21:
 242:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 243:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Configure the GPIO on PG3 */
 244:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Pin   = GPIO_PIN_3;
 245:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 246:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Pull  = GPIO_PULLUP;
 247:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 248:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 249:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 385              		.loc 1 249 5 view .LVU72
 386 0008 9F4D     		ldr	r5, .L26+4
 245:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Pull  = GPIO_PULLUP;
 387              		.loc 1 245 31 view .LVU73
 388 000a 0126     		movs	r6, #1
 389              	.LBB15:
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 390              		.loc 1 241 5 view .LVU74
 391 000c D4F8E030 		ldr	r3, [r4, #224]
 392              	.LBE15:
 244:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 393              		.loc 1 244 31 view .LVU75
 394 0010 4FF00809 		mov	r9, #8
 247:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 395              		.loc 1 247 31 view .LVU76
 396 0014 4FF00308 		mov	r8, #3
 397              		.loc 1 249 5 view .LVU77
 398 0018 0AA9     		add	r1, sp, #40
 399              	.LBB16:
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 400              		.loc 1 241 5 view .LVU78
 401 001a 43F04003 		orr	r3, r3, #64
 402              	.LBE16:
 403              		.loc 1 249 5 view .LVU79
 404 001e 2846     		mov	r0, r5
 405              	.LBE21:
 406              	.LBE25:
  96:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Pull      = GPIO_NOPULL;
 407              		.loc 1 96 35 view .LVU80
 408 0020 0227     		movs	r7, #2
  95:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 409              		.loc 1 95 35 view .LVU81
 410 0022 4FF0040A 		mov	r10, #4
 411              	.LBB26:
 412              	.LBB22:
 413              	.LBB17:
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 414              		.loc 1 241 5 view .LVU82
 415 0026 C4F8E030 		str	r3, [r4, #224]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 13


 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 416              		.loc 1 241 5 is_stmt 1 view .LVU83
 417 002a D4F8E030 		ldr	r3, [r4, #224]
 418              	.LBE17:
 244:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 419              		.loc 1 244 31 is_stmt 0 view .LVU84
 420 002e CDF82890 		str	r9, [sp, #40]
 421              	.LBB18:
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 422              		.loc 1 241 5 view .LVU85
 423 0032 03F04003 		and	r3, r3, #64
 424              	.LBE18:
 247:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 425              		.loc 1 247 31 view .LVU86
 426 0036 CDF83480 		str	r8, [sp, #52]
 427              	.LBE22:
 428              	.LBE26:
 119:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 429              		.loc 1 119 19 view .LVU87
 430 003a DFF868B2 		ldr	fp, .L26+32
 431              	.LBB27:
 432              	.LBB23:
 433              	.LBB19:
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 434              		.loc 1 241 5 view .LVU88
 435 003e 0493     		str	r3, [sp, #16]
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 436              		.loc 1 241 5 is_stmt 1 view .LVU89
 437 0040 049B     		ldr	r3, [sp, #16]
 438              	.LBE19:
 241:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 439              		.loc 1 241 5 view .LVU90
 244:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 440              		.loc 1 244 5 view .LVU91
 245:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Pull  = GPIO_PULLUP;
 441              		.loc 1 245 5 view .LVU92
 246:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 442              		.loc 1 246 5 view .LVU93
 247:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 443              		.loc 1 247 5 view .LVU94
 444              		.loc 1 249 5 view .LVU95
 246:.//BSP/Hardware/Src/ltdc_dsi.c ****     gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 445              		.loc 1 246 31 is_stmt 0 view .LVU96
 446 0042 CDE90B66 		strd	r6, r6, [sp, #44]
 447              		.loc 1 249 5 view .LVU97
 448 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 449              	.LVL30:
 250:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 251:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Activate XRES active low */
 252:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, GPIO_PIN_RESET);
 450              		.loc 1 252 5 is_stmt 1 view .LVU98
 451 004a 4946     		mov	r1, r9
 452 004c 2846     		mov	r0, r5
 453 004e 0022     		movs	r2, #0
 454 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 455              	.LVL31:
 253:.//BSP/Hardware/Src/ltdc_dsi.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 14


 254:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_Delay(20); /* wait 20 ms */
 456              		.loc 1 254 5 view .LVU99
 457 0054 1420     		movs	r0, #20
 458 0056 FFF7FEFF 		bl	HAL_Delay
 459              	.LVL32:
 255:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 256:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Desactivate XRES */
 257:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, GPIO_PIN_SET);
 460              		.loc 1 257 5 view .LVU100
 461 005a 3246     		mov	r2, r6
 462 005c 4946     		mov	r1, r9
 463 005e 2846     		mov	r0, r5
 464 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 465              	.LVL33:
 258:.//BSP/Hardware/Src/ltdc_dsi.c ****     
 259:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Wait for 10ms after releasing XRES before sending commands */
 260:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_Delay(10);
 466              		.loc 1 260 5 view .LVU101
 467 0064 0A20     		movs	r0, #10
 468 0066 FFF7FEFF 		bl	HAL_Delay
 469              	.LVL34:
 470              	.LBE23:
 471              	.LBE27:
  87:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 472              		.loc 1 87 5 view .LVU102
 473              	.LBB28:
 474              	.LBI28:
 261:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 262:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 263:.//BSP/Hardware/Src/ltdc_dsi.c **** static void LCD_MspInit(void)
 475              		.loc 1 263 13 view .LVU103
 476              	.LBB29:
 264:.//BSP/Hardware/Src/ltdc_dsi.c **** {
 265:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief Enable the LTDC clock */
 266:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 477              		.loc 1 266 5 view .LVU104
 478              	.LBB30:
 479              		.loc 1 266 5 view .LVU105
 480              		.loc 1 266 5 view .LVU106
 481 006a D4F8E430 		ldr	r3, [r4, #228]
 482              	.LBE30:
 267:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 268:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief Toggle Sw reset of LTDC IP */
 269:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_LTDC_FORCE_RESET();
 270:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_LTDC_RELEASE_RESET();
 271:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 272:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief Enable the DMA2D clock */
 273:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DMA2D_CLK_ENABLE();
 274:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 275:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief Toggle Sw reset of DMA2D IP */
 276:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DMA2D_FORCE_RESET();
 277:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DMA2D_RELEASE_RESET();
 278:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 279:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief Enable DSI Host and wrapper clocks */
 280:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DSI_CLK_ENABLE();
 281:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 282:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief Soft Reset the DSI Host and wrapper */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 15


 283:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DSI_FORCE_RESET();
 284:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DSI_RELEASE_RESET();
 285:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 286:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief NVIC configuration for LTDC interrupt that is now enabled */
 287:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 483              		.loc 1 287 5 is_stmt 0 view .LVU107
 484 006e 0022     		movs	r2, #0
 485 0070 4146     		mov	r1, r8
 486              	.LBB31:
 266:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 487              		.loc 1 266 5 view .LVU108
 488 0072 43EA0903 		orr	r3, r3, r9
 489              	.LBE31:
 490              		.loc 1 287 5 view .LVU109
 491 0076 5820     		movs	r0, #88
 492              	.LBE29:
 493              	.LBE28:
  97:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 494              		.loc 1 97 35 view .LVU110
 495 0078 1546     		mov	r5, r2
 109:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3N = 160;
 496              		.loc 1 109 36 view .LVU111
 497 007a 4FF00509 		mov	r9, #5
 498              	.LBB36:
 499              	.LBB35:
 500              	.LBB32:
 266:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 501              		.loc 1 266 5 view .LVU112
 502 007e C4F8E430 		str	r3, [r4, #228]
 266:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 503              		.loc 1 266 5 is_stmt 1 view .LVU113
 504 0082 D4F8E430 		ldr	r3, [r4, #228]
 505 0086 03F00803 		and	r3, r3, #8
 506 008a 0193     		str	r3, [sp, #4]
 266:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 507              		.loc 1 266 5 view .LVU114
 508 008c 019B     		ldr	r3, [sp, #4]
 509              	.LBE32:
 266:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 510              		.loc 1 266 5 view .LVU115
 269:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_LTDC_RELEASE_RESET();
 511              		.loc 1 269 5 view .LVU116
 512 008e D4F88C30 		ldr	r3, [r4, #140]
 513 0092 43F00803 		orr	r3, r3, #8
 514 0096 C4F88C30 		str	r3, [r4, #140]
 270:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 515              		.loc 1 270 5 view .LVU117
 516 009a D4F88C30 		ldr	r3, [r4, #140]
 517 009e 23F00803 		bic	r3, r3, #8
 518 00a2 C4F88C30 		str	r3, [r4, #140]
 273:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 519              		.loc 1 273 5 view .LVU118
 520              	.LBB33:
 273:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 521              		.loc 1 273 5 view .LVU119
 273:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 522              		.loc 1 273 5 view .LVU120
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 16


 523 00a6 D4F8D430 		ldr	r3, [r4, #212]
 524 00aa 43F01003 		orr	r3, r3, #16
 525 00ae C4F8D430 		str	r3, [r4, #212]
 273:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 526              		.loc 1 273 5 view .LVU121
 527 00b2 D4F8D430 		ldr	r3, [r4, #212]
 528 00b6 03F01003 		and	r3, r3, #16
 529 00ba 0293     		str	r3, [sp, #8]
 273:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 530              		.loc 1 273 5 view .LVU122
 531 00bc 029B     		ldr	r3, [sp, #8]
 532              	.LBE33:
 273:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 533              		.loc 1 273 5 view .LVU123
 276:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DMA2D_RELEASE_RESET();
 534              		.loc 1 276 5 view .LVU124
 535 00be E36F     		ldr	r3, [r4, #124]
 536 00c0 43F01003 		orr	r3, r3, #16
 537 00c4 E367     		str	r3, [r4, #124]
 277:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 538              		.loc 1 277 5 view .LVU125
 539 00c6 E36F     		ldr	r3, [r4, #124]
 540 00c8 23F01003 		bic	r3, r3, #16
 541 00cc E367     		str	r3, [r4, #124]
 280:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 542              		.loc 1 280 5 view .LVU126
 543              	.LBB34:
 280:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 544              		.loc 1 280 5 view .LVU127
 280:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 545              		.loc 1 280 5 view .LVU128
 546 00ce D4F8E430 		ldr	r3, [r4, #228]
 547 00d2 43F01003 		orr	r3, r3, #16
 548 00d6 C4F8E430 		str	r3, [r4, #228]
 280:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 549              		.loc 1 280 5 view .LVU129
 550 00da D4F8E430 		ldr	r3, [r4, #228]
 551 00de 03F01003 		and	r3, r3, #16
 552 00e2 0393     		str	r3, [sp, #12]
 280:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 553              		.loc 1 280 5 view .LVU130
 554 00e4 039B     		ldr	r3, [sp, #12]
 555              	.LBE34:
 280:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 556              		.loc 1 280 5 view .LVU131
 283:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_RCC_DSI_RELEASE_RESET();
 557              		.loc 1 283 5 view .LVU132
 558 00e6 D4F88C30 		ldr	r3, [r4, #140]
 559 00ea 43F01003 		orr	r3, r3, #16
 560 00ee C4F88C30 		str	r3, [r4, #140]
 284:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 561              		.loc 1 284 5 view .LVU133
 562 00f2 D4F88C30 		ldr	r3, [r4, #140]
 563 00f6 23F01003 		bic	r3, r3, #16
 564 00fa C4F88C30 		str	r3, [r4, #140]
 565              		.loc 1 287 5 view .LVU134
 566 00fe FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 17


 567              	.LVL35:
 288:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 568              		.loc 1 288 5 view .LVU135
 569 0102 5820     		movs	r0, #88
 570 0104 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 571              	.LVL36:
 289:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 290:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
 291:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 572              		.loc 1 291 5 view .LVU136
 573 0108 4146     		mov	r1, r8
 574 010a 2A46     		mov	r2, r5
 575 010c 5A20     		movs	r0, #90
 576 010e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 577              	.LVL37:
 292:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 578              		.loc 1 292 5 view .LVU137
 579 0112 5A20     		movs	r0, #90
 580 0114 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 581              	.LVL38:
 293:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 294:.//BSP/Hardware/Src/ltdc_dsi.c ****     /** @brief NVIC configuration for DSI interrupt that is now enabled */
 295:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 582              		.loc 1 295 5 view .LVU138
 583 0118 4146     		mov	r1, r8
 584 011a 2A46     		mov	r2, r5
 585 011c 7B20     		movs	r0, #123
 586 011e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 587              	.LVL39:
 296:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_NVIC_EnableIRQ(DSI_IRQn);
 588              		.loc 1 296 5 view .LVU139
 589 0122 7B20     		movs	r0, #123
 590 0124 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 591              	.LVL40:
 592              	.LBE35:
 593              	.LBE36:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 594              		.loc 1 90 5 view .LVU140
 595              	.LBB37:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 596              		.loc 1 90 5 view .LVU141
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 597              		.loc 1 90 5 view .LVU142
 598 0128 D4F8E030 		ldr	r3, [r4, #224]
 599              	.LBE37:
  99:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 600              		.loc 1 99 35 is_stmt 0 view .LVU143
 601 012c 0D22     		movs	r2, #13
 100:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 602              		.loc 1 100 5 view .LVU144
 603 012e 05A9     		add	r1, sp, #20
 604              	.LBB38:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 605              		.loc 1 90 5 view .LVU145
 606 0130 43F40073 		orr	r3, r3, #512
 607              	.LBE38:
 100:.//BSP/Hardware/Src/ltdc_dsi.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 18


 608              		.loc 1 100 5 view .LVU146
 609 0134 5548     		ldr	r0, .L26+8
 116:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 610              		.loc 1 116 38 view .LVU147
 611 0136 4FF40068 		mov	r8, #2048
 612              	.LBB39:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 613              		.loc 1 90 5 view .LVU148
 614 013a C4F8E030 		str	r3, [r4, #224]
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 615              		.loc 1 90 5 is_stmt 1 view .LVU149
 616 013e D4F8E030 		ldr	r3, [r4, #224]
 617              	.LBE39:
  99:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 618              		.loc 1 99 35 is_stmt 0 view .LVU150
 619 0142 0992     		str	r2, [sp, #36]
 620              	.LBB40:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 621              		.loc 1 90 5 view .LVU151
 622 0144 03F40073 		and	r3, r3, #512
 623              	.LBE40:
  95:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 624              		.loc 1 95 35 view .LVU152
 625 0148 CDF814A0 		str	r10, [sp, #20]
  96:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Pull      = GPIO_NOPULL;
 626              		.loc 1 96 35 view .LVU153
 627 014c 0697     		str	r7, [sp, #24]
 628              	.LBB41:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 629              		.loc 1 90 5 view .LVU154
 630 014e 0093     		str	r3, [sp]
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 631              		.loc 1 90 5 is_stmt 1 view .LVU155
 632 0150 009B     		ldr	r3, [sp]
 633              	.LBE41:
  90:.//BSP/Hardware/Src/ltdc_dsi.c ****   
 634              		.loc 1 90 5 view .LVU156
  95:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 635              		.loc 1 95 5 view .LVU157
  96:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Pull      = GPIO_NOPULL;
 636              		.loc 1 96 5 view .LVU158
  97:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 637              		.loc 1 97 5 view .LVU159
  98:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Alternate = GPIO_AF13_DSI;
 638              		.loc 1 98 35 is_stmt 0 view .LVU160
 639 0152 0897     		str	r7, [sp, #32]
  97:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 640              		.loc 1 97 35 view .LVU161
 641 0154 0795     		str	r5, [sp, #28]
  98:.//BSP/Hardware/Src/ltdc_dsi.c ****     GPIO_Init_Structure.Alternate = GPIO_AF13_DSI;
 642              		.loc 1 98 5 is_stmt 1 view .LVU162
  99:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_Init_Structure);
 643              		.loc 1 99 5 view .LVU163
 100:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 644              		.loc 1 100 5 view .LVU164
 645 0156 FFF7FEFF 		bl	HAL_GPIO_Init
 646              	.LVL41:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 19


 108:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 5;
 647              		.loc 1 108 5 view .LVU165
 108:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 5;
 648              		.loc 1 108 46 is_stmt 0 view .LVU166
 649 015a 4D48     		ldr	r0, .L26+12
 110:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 650              		.loc 1 110 36 view .LVU167
 651 015c A022     		movs	r2, #160
 108:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 5;
 652              		.loc 1 108 46 view .LVU168
 653 015e 4FF00051 		mov	r1, #536870912
 113:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 654              		.loc 1 113 36 view .LVU169
 655 0162 1523     		movs	r3, #21
 110:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 656              		.loc 1 110 36 view .LVU170
 657 0164 8262     		str	r2, [r0, #40]
 108:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3M = 5;
 658              		.loc 1 108 46 view .LVU171
 659 0166 0160     		str	r1, [r0]
 109:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3N = 160;
 660              		.loc 1 109 5 is_stmt 1 view .LVU172
 115:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 661              		.loc 1 115 41 is_stmt 0 view .LVU173
 662 0168 C563     		str	r5, [r0, #60]
 113:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 663              		.loc 1 113 36 view .LVU174
 664 016a 4363     		str	r3, [r0, #52]
 109:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3N = 160;
 665              		.loc 1 109 36 view .LVU175
 666 016c C0F82490 		str	r9, [r0, #36]
 110:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3P = 2;
 667              		.loc 1 110 5 is_stmt 1 view .LVU176
 111:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3Q = 2;
 668              		.loc 1 111 5 view .LVU177
 112:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3R = 21;
 669              		.loc 1 112 5 view .LVU178
 113:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 670              		.loc 1 113 5 view .LVU179
 115:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 671              		.loc 1 115 5 view .LVU180
 116:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 672              		.loc 1 116 5 view .LVU181
 116:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 673              		.loc 1 116 38 is_stmt 0 view .LVU182
 674 0170 C0F83880 		str	r8, [r0, #56]
 117:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
 675              		.loc 1 117 5 is_stmt 1 view .LVU183
 170:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 676              		.loc 1 170 5 is_stmt 0 view .LVU184
 677 0174 474C     		ldr	r4, .L26+16
 112:.//BSP/Hardware/Src/ltdc_dsi.c ****     PeriphClkInitStruct.PLL3.PLL3R = 21;
 678              		.loc 1 112 36 view .LVU185
 679 0176 C0E90B77 		strd	r7, r7, [r0, #44]
 117:.//BSP/Hardware/Src/ltdc_dsi.c ****     /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
 680              		.loc 1 117 5 view .LVU186
 681 017a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 20


 682              	.LVL42:
 119:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 683              		.loc 1 119 5 is_stmt 1 view .LVU187
 119:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 684              		.loc 1 119 19 is_stmt 0 view .LVU188
 685 017e 4FF0A043 		mov	r3, #1342177280
 121:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 686              		.loc 1 121 5 view .LVU189
 687 0182 5846     		mov	r0, fp
 119:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 688              		.loc 1 119 19 view .LVU190
 689 0184 CBF80030 		str	r3, [fp]
 121:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 690              		.loc 1 121 5 is_stmt 1 view .LVU191
 691 0188 FFF7FEFF 		bl	HAL_DSI_DeInit
 692              	.LVL43:
 123:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLIDF = DSI_PLL_IN_DIV5;
 693              		.loc 1 123 5 view .LVU192
 123:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLIDF = DSI_PLL_IN_DIV5;
 694              		.loc 1 123 24 is_stmt 0 view .LVU193
 695 018c 4249     		ldr	r1, .L26+20
 696 018e 6423     		movs	r3, #100
 129:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 697              		.loc 1 129 5 view .LVU194
 698 0190 5846     		mov	r0, fp
 128:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_Init(&hdsi, &dsiPllInit);
 699              		.loc 1 128 29 view .LVU195
 700 0192 CBF808A0 		str	r10, [fp, #8]
 123:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLIDF = DSI_PLL_IN_DIV5;
 701              		.loc 1 123 24 view .LVU196
 702 0196 0B60     		str	r3, [r1]
 124:.//BSP/Hardware/Src/ltdc_dsi.c ****     dsiPllInit.PLLODF = DSI_PLL_OUT_DIV1;
 703              		.loc 1 124 5 is_stmt 1 view .LVU197
 125:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 704              		.loc 1 125 5 view .LVU198
 127:.//BSP/Hardware/Src/ltdc_dsi.c ****     hdsi.Init.TXEscapeCkdiv = 0x4;
 705              		.loc 1 127 5 view .LVU199
 128:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_Init(&hdsi, &dsiPllInit);
 706              		.loc 1 128 5 view .LVU200
 129:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 707              		.loc 1 129 5 view .LVU201
 127:.//BSP/Hardware/Src/ltdc_dsi.c ****     hdsi.Init.TXEscapeCkdiv = 0x4;
 708              		.loc 1 127 29 is_stmt 0 view .LVU202
 709 0198 CBF80C60 		str	r6, [fp, #12]
 125:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 710              		.loc 1 125 23 view .LVU203
 711 019c C1E90195 		strd	r9, r5, [r1, #4]
 129:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 712              		.loc 1 129 5 view .LVU204
 713 01a0 FFF7FEFF 		bl	HAL_DSI_Init
 714              	.LVL44:
 132:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.HSPolarity            = DSI_HSYNC_ACTIVE_HIGH;
 715              		.loc 1 132 5 is_stmt 1 view .LVU205
 132:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.HSPolarity            = DSI_HSYNC_ACTIVE_HIGH;
 716              		.loc 1 132 34 is_stmt 0 view .LVU206
 717 01a4 3D49     		ldr	r1, .L26+24
 136:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TearingEffectSource   = DSI_TE_EXTERNAL;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 21


 718              		.loc 1 136 34 view .LVU207
 719 01a6 4FF4C872 		mov	r2, #400
 137:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 720              		.loc 1 137 34 view .LVU208
 721 01aa 1023     		movs	r3, #16
 144:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 722              		.loc 1 144 5 view .LVU209
 723 01ac 5846     		mov	r0, fp
 135:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.CommandSize           = HACT;
 724              		.loc 1 135 34 view .LVU210
 725 01ae CD61     		str	r5, [r1, #28]
 138:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.VSyncPol              = DSI_VSYNC_FALLING;
 726              		.loc 1 138 34 view .LVU211
 727 01b0 0D61     		str	r5, [r1, #16]
 141:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.ColorCoding           = DSI_RGB888;
 728              		.loc 1 141 34 view .LVU212
 729 01b2 8E62     		str	r6, [r1, #40]
 137:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 730              		.loc 1 137 34 view .LVU213
 731 01b4 C1E90223 		strd	r2, r3, [r1, #8]
 132:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.HSPolarity            = DSI_HSYNC_ACTIVE_HIGH;
 732              		.loc 1 132 34 view .LVU214
 733 01b8 C1E90059 		strd	r5, r9, [r1]
 133:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.VSPolarity            = DSI_VSYNC_ACTIVE_HIGH;
 734              		.loc 1 133 5 is_stmt 1 view .LVU215
 134:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.DEPolarity            = DSI_DATA_ENABLE_ACTIVE_HIGH;
 735              		.loc 1 134 34 is_stmt 0 view .LVU216
 736 01bc C1E90555 		strd	r5, r5, [r1, #20]
 135:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.CommandSize           = HACT;
 737              		.loc 1 135 5 is_stmt 1 view .LVU217
 136:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TearingEffectSource   = DSI_TE_EXTERNAL;
 738              		.loc 1 136 5 view .LVU218
 138:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.VSyncPol              = DSI_VSYNC_FALLING;
 739              		.loc 1 138 5 view .LVU219
 139:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.AutomaticRefresh      = DSI_AR_DISABLE;
 740              		.loc 1 139 5 view .LVU220
 140:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TEAcknowledgeRequest  = DSI_TE_ACKNOWLEDGE_ENABLE;
 741              		.loc 1 140 5 view .LVU221
 141:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.ColorCoding           = DSI_RGB888;
 742              		.loc 1 141 5 view .LVU222
 142:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 743              		.loc 1 142 5 view .LVU223
 144:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 744              		.loc 1 144 5 view .LVU224
 140:.//BSP/Hardware/Src/ltdc_dsi.c ****     CmdCfg.TEAcknowledgeRequest  = DSI_TE_ACKNOWLEDGE_ENABLE;
 745              		.loc 1 140 34 is_stmt 0 view .LVU225
 746 01c0 C1E90855 		strd	r5, r5, [r1, #32]
 144:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 747              		.loc 1 144 5 view .LVU226
 748 01c4 FFF7FEFF 		bl	HAL_DSI_ConfigAdaptedCommandMode
 749              	.LVL45:
 146:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteOneP   = DSI_LP_GSW1P_ENABLE;
 750              		.loc 1 146 5 is_stmt 1 view .LVU227
 146:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteOneP   = DSI_LP_GSW1P_ENABLE;
 751              		.loc 1 146 33 is_stmt 0 view .LVU228
 752 01c8 3549     		ldr	r1, .L26+28
 753 01ca 4FF48072 		mov	r2, #256
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 22


 147:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteTwoP   = DSI_LP_GSW2P_ENABLE;
 754              		.loc 1 147 33 view .LVU229
 755 01ce 4FF40073 		mov	r3, #512
 148:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadNoP     = DSI_LP_GSR0P_ENABLE;
 756              		.loc 1 148 33 view .LVU230
 757 01d2 4FF4806C 		mov	ip, #1024
 150:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadTwoP    = DSI_LP_GSR2P_ENABLE;
 758              		.loc 1 150 33 view .LVU231
 759 01d6 4FF48050 		mov	r0, #4096
 146:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteOneP   = DSI_LP_GSW1P_ENABLE;
 760              		.loc 1 146 33 view .LVU232
 761 01da 0A60     		str	r2, [r1]
 147:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteTwoP   = DSI_LP_GSW2P_ENABLE;
 762              		.loc 1 147 5 is_stmt 1 view .LVU233
 151:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenLongWrite        = DSI_LP_GLW_ENABLE;
 763              		.loc 1 151 33 is_stmt 0 view .LVU234
 764 01dc 4FF40052 		mov	r2, #8192
 147:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortWriteTwoP   = DSI_LP_GSW2P_ENABLE;
 765              		.loc 1 147 33 view .LVU235
 766 01e0 4B60     		str	r3, [r1, #4]
 148:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadNoP     = DSI_LP_GSR0P_ENABLE;
 767              		.loc 1 148 5 is_stmt 1 view .LVU236
 152:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteNoP    = DSI_LP_DSW0P_ENABLE;
 768              		.loc 1 152 33 is_stmt 0 view .LVU237
 769 01e2 4FF48043 		mov	r3, #16384
 148:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadNoP     = DSI_LP_GSR0P_ENABLE;
 770              		.loc 1 148 33 view .LVU238
 771 01e6 C1F808C0 		str	ip, [r1, #8]
 149:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadOneP    = DSI_LP_GSR1P_ENABLE;
 772              		.loc 1 149 5 is_stmt 1 view .LVU239
 150:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadTwoP    = DSI_LP_GSR2P_ENABLE;
 773              		.loc 1 150 5 view .LVU240
 153:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteOneP   = DSI_LP_DSW1P_ENABLE;
 774              		.loc 1 153 33 is_stmt 0 view .LVU241
 775 01ea 4FF4803C 		mov	ip, #65536
 150:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadTwoP    = DSI_LP_GSR2P_ENABLE;
 776              		.loc 1 150 33 view .LVU242
 777 01ee 0861     		str	r0, [r1, #16]
 151:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenLongWrite        = DSI_LP_GLW_ENABLE;
 778              		.loc 1 151 5 is_stmt 1 view .LVU243
 154:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortReadNoP     = DSI_LP_DSR0P_ENABLE;
 779              		.loc 1 154 33 is_stmt 0 view .LVU244
 780 01f0 4FF40030 		mov	r0, #131072
 151:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenLongWrite        = DSI_LP_GLW_ENABLE;
 781              		.loc 1 151 33 view .LVU245
 782 01f4 4A61     		str	r2, [r1, #20]
 152:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteNoP    = DSI_LP_DSW0P_ENABLE;
 783              		.loc 1 152 5 is_stmt 1 view .LVU246
 155:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsLongWrite        = DSI_LP_DLW_ENABLE;
 784              		.loc 1 155 33 is_stmt 0 view .LVU247
 785 01f6 4FF48022 		mov	r2, #262144
 152:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteNoP    = DSI_LP_DSW0P_ENABLE;
 786              		.loc 1 152 33 view .LVU248
 787 01fa 8B61     		str	r3, [r1, #24]
 153:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortWriteOneP   = DSI_LP_DSW1P_ENABLE;
 788              		.loc 1 153 5 is_stmt 1 view .LVU249
 156:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigCommand(&hdsi, &LPCmd);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 23


 789              		.loc 1 156 33 is_stmt 0 view .LVU250
 790 01fc 4FF40023 		mov	r3, #524288
 149:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPGenShortReadOneP    = DSI_LP_GSR1P_ENABLE;
 791              		.loc 1 149 33 view .LVU251
 792 0200 C1F80C80 		str	r8, [r1, #12]
 154:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsShortReadNoP     = DSI_LP_DSR0P_ENABLE;
 793              		.loc 1 154 33 view .LVU252
 794 0204 C1E907C0 		strd	ip, r0, [r1, #28]
 155:.//BSP/Hardware/Src/ltdc_dsi.c ****     LPCmd.LPDcsLongWrite        = DSI_LP_DLW_ENABLE;
 795              		.loc 1 155 5 is_stmt 1 view .LVU253
 157:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 796              		.loc 1 157 5 is_stmt 0 view .LVU254
 797 0208 5846     		mov	r0, fp
 156:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigCommand(&hdsi, &LPCmd);
 798              		.loc 1 156 33 view .LVU255
 799 020a C1E90923 		strd	r2, r3, [r1, #36]
 157:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 800              		.loc 1 157 5 is_stmt 1 view .LVU256
 801 020e FFF7FEFF 		bl	HAL_DSI_ConfigCommand
 802              	.LVL46:
 160:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.ClockLaneLP2HSTime = 35;
 803              		.loc 1 160 5 view .LVU257
 160:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.ClockLaneLP2HSTime = 35;
 804              		.loc 1 160 35 is_stmt 0 view .LVU258
 805 0212 2323     		movs	r3, #35
 165:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings);
 806              		.loc 1 165 29 view .LVU259
 807 0214 0A22     		movs	r2, #10
 166:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 808              		.loc 1 166 5 view .LVU260
 809 0216 0AA9     		add	r1, sp, #40
 810 0218 5846     		mov	r0, fp
 164:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.StopWaitTime = 10;
 811              		.loc 1 164 36 view .LVU261
 812 021a 0E95     		str	r5, [sp, #56]
 165:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings);
 813              		.loc 1 165 29 view .LVU262
 814 021c 0F92     		str	r2, [sp, #60]
 161:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.DataLaneHS2LPTime = 35;
 815              		.loc 1 161 35 view .LVU263
 816 021e CDE90A33 		strd	r3, r3, [sp, #40]
 162:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.DataLaneLP2HSTime = 35;
 817              		.loc 1 162 5 is_stmt 1 view .LVU264
 163:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.DataLaneMaxReadTime = 0;
 818              		.loc 1 163 34 is_stmt 0 view .LVU265
 819 0222 CDE90C33 		strd	r3, r3, [sp, #48]
 164:.//BSP/Hardware/Src/ltdc_dsi.c ****     PhyTimings.StopWaitTime = 10;
 820              		.loc 1 164 5 is_stmt 1 view .LVU266
 165:.//BSP/Hardware/Src/ltdc_dsi.c ****     HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings);
 821              		.loc 1 165 5 view .LVU267
 166:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 822              		.loc 1 166 5 view .LVU268
 823 0226 FFF7FEFF 		bl	HAL_DSI_ConfigPhyTimer
 824              	.LVL47:
 170:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 825              		.loc 1 170 5 view .LVU269
 826 022a 2046     		mov	r0, r4
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 24


 827 022c FFF7FEFF 		bl	HAL_LTDC_DeInit
 828              	.LVL48:
 174:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.VerticalSync = VSYNC;
 829              		.loc 1 174 5 view .LVU270
 175:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedHBP = HSYNC + HBP;
 830              		.loc 1 175 5 view .LVU271
 176:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedVBP = VSYNC + VBP;
 831              		.loc 1 176 5 view .LVU272
 177:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveH = VSYNC + VBP + VACT;
 832              		.loc 1 177 5 view .LVU273
 178:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveW = HSYNC + HBP + HACT;
 833              		.loc 1 178 5 view .LVU274
 179:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalHeigh = VSYNC + VBP + VACT + VFP;
 834              		.loc 1 179 5 view .LVU275
 180:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalWidth = HSYNC + HBP + HACT + HFP;
 835              		.loc 1 180 5 view .LVU276
 181:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 836              		.loc 1 181 5 view .LVU277
 184:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.Backcolor.Green = 0;
 837              		.loc 1 184 5 view .LVU278
 185:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.Backcolor.Red = 0;
 838              		.loc 1 185 5 view .LVU279
 186:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 839              		.loc 1 186 5 view .LVU280
 189:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 840              		.loc 1 189 5 view .LVU281
 190:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 841              		.loc 1 190 5 view .LVU282
 191:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 842              		.loc 1 191 5 view .LVU283
 192:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Instance = LTDC;
 843              		.loc 1 192 5 view .LVU284
 193:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 844              		.loc 1 193 5 view .LVU285
 193:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 845              		.loc 1 193 20 is_stmt 0 view .LVU286
 846 0230 DFF874E0 		ldr	lr, .L26+36
 179:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalHeigh = VSYNC + VBP + VACT + VFP;
 847              		.loc 1 179 35 view .LVU287
 848 0234 4FF4C97C 		mov	ip, #402
 178:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveW = HSYNC + HBP + HACT;
 849              		.loc 1 178 35 view .LVU288
 850 0238 4FF4F171 		mov	r1, #482
 181:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 851              		.loc 1 181 27 view .LVU289
 852 023c 40F29312 		movw	r2, #403
 180:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalWidth = HSYNC + HBP + HACT + HFP;
 853              		.loc 1 180 27 view .LVU290
 854 0240 40F2E313 		movw	r3, #483
 195:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_LTDC_DISABLE(&hltdc);
 855              		.loc 1 195 5 view .LVU291
 856 0244 2046     		mov	r0, r4
 184:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.Backcolor.Green = 0;
 857              		.loc 1 184 31 view .LVU292
 858 0246 A586     		strh	r5, [r4, #52]	@ movhi
 193:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 859              		.loc 1 193 20 view .LVU293
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 25


 860 0248 C4F800E0 		str	lr, [r4]
 186:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 861              		.loc 1 186 30 view .LVU294
 862 024c 84F83650 		strb	r5, [r4, #54]
 195:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_LTDC_DISABLE(&hltdc);
 863              		.loc 1 195 5 is_stmt 1 view .LVU295
 180:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.TotalWidth = HSYNC + HBP + HACT + HFP;
 864              		.loc 1 180 27 is_stmt 0 view .LVU296
 865 0250 C4E90B23 		strd	r2, r3, [r4, #44]
 178:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveW = HSYNC + HBP + HACT;
 866              		.loc 1 178 35 view .LVU297
 867 0254 C4E909C1 		strd	ip, r1, [r4, #36]
 190:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 868              		.loc 1 190 27 view .LVU298
 869 0258 C4E90155 		strd	r5, r5, [r4, #4]
 192:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Instance = LTDC;
 870              		.loc 1 192 27 view .LVU299
 871 025c C4E90355 		strd	r5, r5, [r4, #12]
 175:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedHBP = HSYNC + HBP;
 872              		.loc 1 175 29 view .LVU300
 873 0260 C4E90566 		strd	r6, r6, [r4, #20]
 177:.//BSP/Hardware/Src/ltdc_dsi.c ****     hltdc.Init.AccumulatedActiveH = VSYNC + VBP + VACT;
 874              		.loc 1 177 31 view .LVU301
 875 0264 C4E90777 		strd	r7, r7, [r4, #28]
 195:.//BSP/Hardware/Src/ltdc_dsi.c ****     __HAL_LTDC_DISABLE(&hltdc);
 876              		.loc 1 195 5 view .LVU302
 877 0268 FFF7FEFF 		bl	HAL_LTDC_Init
 878              	.LVL49:
 196:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 879              		.loc 1 196 5 is_stmt 1 view .LVU303
 880 026c 2268     		ldr	r2, [r4]
 199:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 881              		.loc 1 199 5 is_stmt 0 view .LVU304
 882 026e 5846     		mov	r0, fp
 196:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 883              		.loc 1 196 5 view .LVU305
 884 0270 9369     		ldr	r3, [r2, #24]
 885 0272 23F00103 		bic	r3, r3, #1
 886 0276 9361     		str	r3, [r2, #24]
 199:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 887              		.loc 1 199 5 is_stmt 1 view .LVU306
 888 0278 FFF7FEFF 		bl	HAL_DSI_Start
 889              	.LVL50:
 200:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 890              		.loc 1 200 1 is_stmt 0 view .LVU307
 891 027c 11B0     		add	sp, sp, #68
 892              	.LCFI17:
 893              		.cfi_def_cfa_offset 36
 894              		@ sp needed
 895 027e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 896              	.L27:
 897 0282 00BF     		.align	2
 898              	.L26:
 899 0284 00440258 		.word	1476543488
 900 0288 00180258 		.word	1476532224
 901 028c 00240258 		.word	1476535296
 902 0290 00000000 		.word	.LANCHOR1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 26


 903 0294 00000000 		.word	hltdc
 904 0298 00000000 		.word	.LANCHOR2
 905 029c 00000000 		.word	.LANCHOR3
 906 02a0 00000000 		.word	.LANCHOR0
 907 02a4 00000000 		.word	hdsi
 908 02a8 00100050 		.word	1342181376
 909              		.cfi_endproc
 910              	.LFE342:
 912              		.section	.text.LTDC_Enable,"ax",%progbits
 913              		.align	1
 914              		.p2align 2,,3
 915              		.global	LTDC_Enable
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 919              		.fpu fpv5-d16
 921              	LTDC_Enable:
 922              	.LFB343:
 203:.//BSP/Hardware/Src/ltdc_dsi.c ****   __HAL_LTDC_ENABLE(&hltdc);
 923              		.loc 1 203 1 is_stmt 1 view -0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 204:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 928              		.loc 1 204 3 view .LVU309
 929 0000 034B     		ldr	r3, .L29
 930 0002 1A68     		ldr	r2, [r3]
 931 0004 9369     		ldr	r3, [r2, #24]
 932 0006 43F00103 		orr	r3, r3, #1
 933 000a 9361     		str	r3, [r2, #24]
 205:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 934              		.loc 1 205 1 is_stmt 0 view .LVU310
 935 000c 7047     		bx	lr
 936              	.L30:
 937 000e 00BF     		.align	2
 938              	.L29:
 939 0010 00000000 		.word	hltdc
 940              		.cfi_endproc
 941              	.LFE343:
 943              		.section	.text.LTDC_Set_Pitch,"ax",%progbits
 944              		.align	1
 945              		.p2align 2,,3
 946              		.global	LTDC_Set_Pitch
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 950              		.fpu fpv5-d16
 952              	LTDC_Set_Pitch:
 953              	.LVL51:
 954              	.LFB344:
 208:.//BSP/Hardware/Src/ltdc_dsi.c ****   HAL_LTDC_SetPitch(&hltdc, linePitchInPixel, layerIndex);
 955              		.loc 1 208 1 is_stmt 1 view -0
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 0
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		@ link register save eliminated.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 27


 209:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 960              		.loc 1 209 3 view .LVU312
 208:.//BSP/Hardware/Src/ltdc_dsi.c ****   HAL_LTDC_SetPitch(&hltdc, linePitchInPixel, layerIndex);
 961              		.loc 1 208 1 is_stmt 0 view .LVU313
 962 0000 0346     		mov	r3, r0
 963 0002 0A46     		mov	r2, r1
 209:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 964              		.loc 1 209 3 view .LVU314
 965 0004 0148     		ldr	r0, .L32
 966              	.LVL52:
 209:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 967              		.loc 1 209 3 view .LVU315
 968 0006 1946     		mov	r1, r3
 969              	.LVL53:
 209:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 970              		.loc 1 209 3 view .LVU316
 971 0008 FFF7FEBF 		b	HAL_LTDC_SetPitch
 972              	.LVL54:
 973              	.L33:
 209:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 974              		.loc 1 209 3 view .LVU317
 975              		.align	2
 976              	.L32:
 977 000c 00000000 		.word	hltdc
 978              		.cfi_endproc
 979              	.LFE344:
 981              		.section	.text.LCD_LayerInit,"ax",%progbits
 982              		.align	1
 983              		.p2align 2,,3
 984              		.global	LCD_LayerInit
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 988              		.fpu fpv5-d16
 990              	LCD_LayerInit:
 991              	.LVL55:
 992              	.LFB345:
 213:.//BSP/Hardware/Src/ltdc_dsi.c ****     LTDC_LayerCfgTypeDef Layercfg;
 993              		.loc 1 213 1 is_stmt 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 56
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 214:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 997              		.loc 1 214 5 view .LVU319
 217:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY0 = 0;
 998              		.loc 1 217 5 view .LVU320
 213:.//BSP/Hardware/Src/ltdc_dsi.c ****     LTDC_LayerCfgTypeDef Layercfg;
 999              		.loc 1 213 1 is_stmt 0 view .LVU321
 1000 0000 70B5     		push	{r4, r5, r6, lr}
 1001              	.LCFI18:
 1002              		.cfi_def_cfa_offset 16
 1003              		.cfi_offset 4, -16
 1004              		.cfi_offset 5, -12
 1005              		.cfi_offset 6, -8
 1006              		.cfi_offset 14, -4
 1007 0002 1446     		mov	r4, r2
 1008 0004 8EB0     		sub	sp, sp, #56
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 28


 1009              	.LCFI19:
 1010              		.cfi_def_cfa_offset 72
 217:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY0 = 0;
 1011              		.loc 1 217 23 view .LVU322
 1012 0006 0025     		movs	r5, #0
 221:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha0 = 0;
 1013              		.loc 1 221 20 view .LVU323
 1014 0008 FF26     		movs	r6, #255
 219:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.FBStartAdress = Address;
 1015              		.loc 1 219 23 view .LVU324
 1016 000a 0493     		str	r3, [sp, #16]
 213:.//BSP/Hardware/Src/ltdc_dsi.c ****     LTDC_LayerCfgTypeDef Layercfg;
 1017              		.loc 1 213 1 view .LVU325
 1018 000c 0246     		mov	r2, r0
 1019              	.LVL56:
 226:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 1020              		.loc 1 226 26 view .LVU326
 1021 000e 0C93     		str	r3, [sp, #48]
 228:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 1022              		.loc 1 228 35 view .LVU327
 1023 0010 231E     		subs	r3, r4, #0
 1024              	.LVL57:
 220:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha = 255;
 1025              		.loc 1 220 28 view .LVU328
 1026 0012 0A91     		str	r1, [sp, #40]
 231:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.ImageWidth = LCD_Xsize / 2; //Note: Div2 due to screen being divided into 2 areas.
 1027              		.loc 1 231 30 view .LVU329
 1028 0014 4FF00704 		mov	r4, #7
 1029              	.LVL58:
 228:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 1030              		.loc 1 228 35 view .LVU330
 1031 0018 B8BF     		it	lt
 1032 001a 0133     		addlt	r3, r3, #1
 1033              	.LVL59:
 217:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY0 = 0;
 1034              		.loc 1 217 23 view .LVU331
 1035 001c 0195     		str	r5, [sp, #4]
 218:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY1 = LCD_Ysize;
 1036              		.loc 1 218 5 is_stmt 1 view .LVU332
 218:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.WindowY1 = LCD_Ysize;
 1037              		.loc 1 218 23 is_stmt 0 view .LVU333
 1038 001e 0395     		str	r5, [sp, #12]
 219:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.FBStartAdress = Address;
 1039              		.loc 1 219 5 is_stmt 1 view .LVU334
 220:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha = 255;
 1040              		.loc 1 220 5 view .LVU335
 221:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha0 = 0;
 1041              		.loc 1 221 5 view .LVU336
 234:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 1042              		.loc 1 234 5 is_stmt 0 view .LVU337
 1043 0020 01A9     		add	r1, sp, #4
 1044              	.LVL60:
 228:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 1045              		.loc 1 228 35 view .LVU338
 1046 0022 5B10     		asrs	r3, r3, #1
 222:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Blue = 0;
 1047              		.loc 1 222 21 view .LVU339
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 29


 1048 0024 0795     		str	r5, [sp, #28]
 223:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Green = 0;
 1049              		.loc 1 223 29 view .LVU340
 1050 0026 ADF83450 		strh	r5, [sp, #52]	@ movhi
 225:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.ImageHeight = LCD_Ysize;
 1051              		.loc 1 225 28 view .LVU341
 1052 002a 8DF83650 		strb	r5, [sp, #54]
 230:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1053              		.loc 1 230 30 view .LVU342
 1054 002e 4FF4C065 		mov	r5, #1536
 221:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Alpha0 = 0;
 1055              		.loc 1 221 20 view .LVU343
 1056 0032 0696     		str	r6, [sp, #24]
 222:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Blue = 0;
 1057              		.loc 1 222 5 is_stmt 1 view .LVU344
 223:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Green = 0;
 1058              		.loc 1 223 5 view .LVU345
 224:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.Backcolor.Red = 0;
 1059              		.loc 1 224 5 view .LVU346
 225:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.ImageHeight = LCD_Ysize;
 1060              		.loc 1 225 5 view .LVU347
 226:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 1061              		.loc 1 226 5 view .LVU348
 228:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 1062              		.loc 1 228 5 view .LVU349
 229:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1063              		.loc 1 229 26 is_stmt 0 view .LVU350
 1064 0034 0126     		movs	r6, #1
 234:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 1065              		.loc 1 234 5 view .LVU351
 1066 0036 0548     		ldr	r0, .L37
 1067              	.LVL61:
 228:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 1068              		.loc 1 228 23 view .LVU352
 1069 0038 0293     		str	r3, [sp, #8]
 229:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1070              		.loc 1 229 5 is_stmt 1 view .LVU353
 232:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 1071              		.loc 1 232 25 is_stmt 0 view .LVU354
 1072 003a 0B93     		str	r3, [sp, #44]
 229:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 1073              		.loc 1 229 26 view .LVU355
 1074 003c 0596     		str	r6, [sp, #20]
 230:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 1075              		.loc 1 230 5 is_stmt 1 view .LVU356
 231:.//BSP/Hardware/Src/ltdc_dsi.c ****     Layercfg.ImageWidth = LCD_Xsize / 2; //Note: Div2 due to screen being divided into 2 areas.
 1076              		.loc 1 231 30 is_stmt 0 view .LVU357
 1077 003e CDE90854 		strd	r5, r4, [sp, #32]
 232:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 1078              		.loc 1 232 5 is_stmt 1 view .LVU358
 234:.//BSP/Hardware/Src/ltdc_dsi.c **** }
 1079              		.loc 1 234 5 view .LVU359
 1080 0042 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1081              	.LVL62:
 235:.//BSP/Hardware/Src/ltdc_dsi.c **** 
 1082              		.loc 1 235 1 is_stmt 0 view .LVU360
 1083 0046 0EB0     		add	sp, sp, #56
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 30


 1084              	.LCFI20:
 1085              		.cfi_def_cfa_offset 16
 1086              		@ sp needed
 1087 0048 70BD     		pop	{r4, r5, r6, pc}
 1088              	.L38:
 1089 004a 00BF     		.align	2
 1090              	.L37:
 1091 004c 00000000 		.word	hltdc
 1092              		.cfi_endproc
 1093              	.LFE345:
 1095              		.comm	hdma2d,104,4
 1096              		.comm	hdsi,28,4
 1097              		.comm	hltdc,168,4
 1098              		.section	.bss.CmdCfg,"aw",%nobits
 1099              		.align	2
 1100              		.set	.LANCHOR3,. + 0
 1103              	CmdCfg:
 1104 0000 00000000 		.space	44
 1104      00000000 
 1104      00000000 
 1104      00000000 
 1104      00000000 
 1105              		.section	.bss.LPCmd,"aw",%nobits
 1106              		.align	2
 1107              		.set	.LANCHOR0,. + 0
 1110              	LPCmd:
 1111 0000 00000000 		.space	52
 1111      00000000 
 1111      00000000 
 1111      00000000 
 1111      00000000 
 1112              		.section	.bss.PeriphClkInitStruct,"aw",%nobits
 1113              		.align	2
 1114              		.set	.LANCHOR1,. + 0
 1117              	PeriphClkInitStruct:
 1118 0000 00000000 		.space	192
 1118      00000000 
 1118      00000000 
 1118      00000000 
 1118      00000000 
 1119              		.section	.bss.dsiPllInit,"aw",%nobits
 1120              		.align	2
 1121              		.set	.LANCHOR2,. + 0
 1124              	dsiPllInit:
 1125 0000 00000000 		.space	12
 1125      00000000 
 1125      00000000 
 1126              		.text
 1127              	.Letext0:
 1128              		.file 2 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 1129              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 1130              		.file 4 ".//Libraries/CMSIS/Core/Include/core_cm7.h"
 1131              		.file 5 ".//Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1132              		.file 6 ".//Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 1133              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 1134              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 1135              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 31


 1136              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/ree
 1137              		.file 11 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
 1138              		.file 12 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1139              		.file 13 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1140              		.file 14 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1141              		.file 15 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma2d.h"
 1142              		.file 16 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dsi.h"
 1143              		.file 17 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1144              		.file 18 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h"
 1145              		.file 19 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1146              		.file 20 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1147              		.file 21 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.
 1148              		.file 22 ".//BSP/Hardware/Src/../../Components/Inc/lcd.h"
 1149              		.file 23 ".//Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ltdc_dsi.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:17     .text.DSI_Config_Channel:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:26     .text.DSI_Config_Channel:0000000000000000 DSI_Config_Channel
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:80     .text.DSI_Config_Channel:0000000000000024 $d
                            *COM*:000000000000001c hdsi
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:86     .text.DSI_IO_WriteCmd:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:94     .text.DSI_IO_WriteCmd:0000000000000000 DSI_IO_WriteCmd
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:163    .text.DSI_IO_WriteCmd:0000000000000034 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:168    .text.DSI_IO_Write:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:176    .text.DSI_IO_Write:0000000000000000 DSI_IO_Write
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:261    .text.DSI_IO_Write:0000000000000040 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:266    .text.DSI_IO_Read:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:274    .text.DSI_IO_Read:0000000000000000 DSI_IO_Read
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:324    .text.DSI_IO_Read:0000000000000020 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:329    .text.LTDC_DSI_Init:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:337    .text.LTDC_DSI_Init:0000000000000000 LTDC_DSI_Init
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:899    .text.LTDC_DSI_Init:0000000000000284 $d
                            *COM*:00000000000000a8 hltdc
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:913    .text.LTDC_Enable:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:921    .text.LTDC_Enable:0000000000000000 LTDC_Enable
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:939    .text.LTDC_Enable:0000000000000010 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:944    .text.LTDC_Set_Pitch:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:952    .text.LTDC_Set_Pitch:0000000000000000 LTDC_Set_Pitch
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:977    .text.LTDC_Set_Pitch:000000000000000c $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:982    .text.LCD_LayerInit:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:990    .text.LCD_LayerInit:0000000000000000 LCD_LayerInit
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1091   .text.LCD_LayerInit:000000000000004c $d
                            *COM*:0000000000000068 hdma2d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1099   .bss.CmdCfg:0000000000000000 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1103   .bss.CmdCfg:0000000000000000 CmdCfg
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1106   .bss.LPCmd:0000000000000000 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1110   .bss.LPCmd:0000000000000000 LPCmd
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1113   .bss.PeriphClkInitStruct:0000000000000000 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1117   .bss.PeriphClkInitStruct:0000000000000000 PeriphClkInitStruct
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1120   .bss.dsiPllInit:0000000000000000 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s:1124   .bss.dsiPllInit:0000000000000000 dsiPllInit

UNDEFINED SYMBOLS
HAL_DSI_ConfigCommand
HAL_DSI_LongWrite
HAL_DSI_ShortWrite
HAL_DSI_Read
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_Delay
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCCEx_PeriphCLKConfig
HAL_DSI_DeInit
HAL_DSI_Init
HAL_DSI_ConfigAdaptedCommandMode
HAL_DSI_ConfigPhyTimer
HAL_LTDC_DeInit
HAL_LTDC_Init
HAL_DSI_Start
HAL_LTDC_SetPitch
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6zd1De.s 			page 33


HAL_LTDC_ConfigLayer
