cocci_test_suite() {
	u64 cocci_id/* arch/x86/events/intel/uncore_snbep.c 870 */;
	unsigned long cocci_id/* arch/x86/events/intel/uncore_snbep.c 869 */;
	int cocci_id/* arch/x86/events/intel/uncore_snbep.c 868 */;
	struct intel_uncore_extra_reg *cocci_id/* arch/x86/events/intel/uncore_snbep.c 867 */;
	struct hw_perf_event_extra *cocci_id/* arch/x86/events/intel/uncore_snbep.c 866 */;
	u64 (*cocci_id/* arch/x86/events/intel/uncore_snbep.c 864 */)(int fields);
	struct perf_event *cocci_id/* arch/x86/events/intel/uncore_snbep.c 863 */;
	struct intel_uncore_box *cocci_id/* arch/x86/events/intel/uncore_snbep.c 863 */;
	struct event_constraint *cocci_id/* arch/x86/events/intel/uncore_snbep.c 862 */;
	enum perf_uncore_snr_imc_freerunning_type_id{SNR_IMC_DCLK, SNR_IMC_DDR, SNR_IMC_FREERUNNING_TYPE_MAX,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 4518 */;
	resource_size_t cocci_id/* arch/x86/events/intel/uncore_snbep.c 4411 */;
	unsigned int cocci_id/* arch/x86/events/intel/uncore_snbep.c 4410 */;
	enum{SNR_PCI_UNCORE_M2M, SNR_PCI_UNCORE_PCIE3,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 4344 */;
	enum perf_uncore_snr_iio_freerunning_type_id{SNR_IIO_MSR_IOCLK, SNR_IIO_MSR_BW_IN, SNR_IIO_FREERUNNING_TYPE_MAX,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 4215 */;
	enum{SKX_PCI_UNCORE_IMC, SKX_PCI_UNCORE_M2M, SKX_PCI_UNCORE_UPI, SKX_PCI_UNCORE_M2PCIE, SKX_PCI_UNCORE_M3UPI,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 3926 */;
	struct attribute_group cocci_id/* arch/x86/events/intel/uncore_snbep.c 3724 */;
	struct freerunning_counters cocci_id/* arch/x86/events/intel/uncore_snbep.c 3608 */[];
	enum perf_uncore_iio_freerunning_type_id{SKX_IIO_MSR_IOCLK=0, SKX_IIO_MSR_BW=1, SKX_IIO_MSR_UTIL=2, SKX_IIO_FREERUNNING_TYPE_MAX,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 3599 */;
	struct pci_driver cocci_id/* arch/x86/events/intel/uncore_snbep.c 3381 */;
	const struct pci_device_id cocci_id/* arch/x86/events/intel/uncore_snbep.c 3285 */[];
	enum{BDX_PCI_UNCORE_HA, BDX_PCI_UNCORE_IMC, BDX_PCI_UNCORE_IRP, BDX_PCI_UNCORE_QPI, BDX_PCI_UNCORE_R2PCIE, BDX_PCI_UNCORE_R3QPI,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 3266 */;
	u32 cocci_id/* arch/x86/events/intel/uncore_snbep.c 3146 */;
	struct pci_dev *cocci_id/* arch/x86/events/intel/uncore_snbep.c 3145 */;
	void cocci_id/* arch/x86/events/intel/uncore_snbep.c 3132 */;
	struct intel_uncore_type *cocci_id/* arch/x86/events/intel/uncore_snbep.c 3118 */[];
	struct intel_uncore_type cocci_id/* arch/x86/events/intel/uncore_snbep.c 3086 */;
	struct event_constraint cocci_id/* arch/x86/events/intel/uncore_snbep.c 3078 */[];
	enum{HSWEP_PCI_UNCORE_HA, HSWEP_PCI_UNCORE_IMC, HSWEP_PCI_UNCORE_IRP, HSWEP_PCI_UNCORE_QPI, HSWEP_PCI_UNCORE_R2PCIE, HSWEP_PCI_UNCORE_R3QPI,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 2934 */;
	u32 *cocci_id/* arch/x86/events/intel/uncore_snbep.c 2817 */;
	unsigned cocci_id/* arch/x86/events/intel/uncore_snbep.c 2809 */[];
	struct uncore_event_desc cocci_id/* arch/x86/events/intel/uncore_snbep.c 2786 */[];
	unsigned long *cocci_id/* arch/x86/events/intel/uncore_snbep.c 2674 */;
	unsigned cocci_id/* arch/x86/events/intel/uncore_snbep.c 2667 */;
	struct intel_uncore_ops cocci_id/* arch/x86/events/intel/uncore_snbep.c 2634 */;
	struct hw_perf_event *cocci_id/* arch/x86/events/intel/uncore_snbep.c 2622 */;
	struct extra_reg *cocci_id/* arch/x86/events/intel/uncore_snbep.c 2601 */;
	struct extra_reg cocci_id/* arch/x86/events/intel/uncore_snbep.c 2530 */[];
	const struct attribute_group cocci_id/* arch/x86/events/intel/uncore_snbep.c 2514 */;
	struct attribute *cocci_id/* arch/x86/events/intel/uncore_snbep.c 2497 */[];
	enum{KNL_PCI_UNCORE_MC_UCLK, KNL_PCI_UNCORE_MC_DCLK, KNL_PCI_UNCORE_EDC_UCLK, KNL_PCI_UNCORE_EDC_ECLK, KNL_PCI_UNCORE_M2PCIE, KNL_PCI_UNCORE_IRP,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 2280 */;
	void cocci_id/* arch/x86/events/intel/uncore_snbep.c 2068 */(struct intel_uncore_box *box,
								     struct perf_event *event);
	enum{IVBEP_PCI_UNCORE_HA, IVBEP_PCI_UNCORE_IMC, IVBEP_PCI_UNCORE_IRP, IVBEP_PCI_UNCORE_QPI, IVBEP_PCI_UNCORE_R2PCIE, IVBEP_PCI_UNCORE_R3QPI,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 1830 */;
	typeof(x) cocci_id/* arch/x86/events/intel/uncore_snbep.c 165 */;
	struct pci2phy_map *cocci_id/* arch/x86/events/intel/uncore_snbep.c 1302 */;
	bool cocci_id/* arch/x86/events/intel/uncore_snbep.c 1298 */;
	enum{SNBEP_PCI_UNCORE_HA, SNBEP_PCI_UNCORE_IMC, SNBEP_PCI_UNCORE_QPI, SNBEP_PCI_UNCORE_R2PCIE, SNBEP_PCI_UNCORE_R3QPI,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 1217 */;
	enum{SNBEP_PCI_QPI_PORT0_FILTER, SNBEP_PCI_QPI_PORT1_FILTER, BDX_PCI_QPI_PORT2_FILTER, HSWEP_PCI_PCU_3,} cocci_id/* arch/x86/events/intel/uncore_snbep.c 1097 */;
}
