<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Fri Mar 16 10:10:43 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">MATRIX_MULTIPLICATION_16_PIPELINE_2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35tcpg236-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.02</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">21, 21, 22, 22, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">19, 19, 4, 2, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, 0, 150, 156</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 126</column>
<column name="Register">-, -, 84, -</column>
<specialColumn name="Available">100, 90, 41600, 20800</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="matrixmul_mac_mulbkb_U1">matrixmul_mac_mulbkb, i0 + i1 * i2</column>
<column name="matrixmul_mac_mulcud_U2">matrixmul_mac_mulcud, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_340_p2">*, 0, 0, 62, 8, 8</column>
<column name="i_1_fu_185_p2">+, 0, 11, 8, 2, 1</column>
<column name="indvar_flatten_next_fu_179_p2">+, 0, 17, 9, 4, 1</column>
<column name="j_1_fu_303_p2">+, 0, 11, 8, 2, 1</column>
<column name="tmp_10_fu_298_p2">+, 0, 20, 10, 5, 5</column>
<column name="tmp_4_fu_271_p2">+, 0, 20, 10, 5, 1</column>
<column name="tmp_8_fu_240_p2">+, 0, 20, 10, 5, 2</column>
<column name="tmp_9_fu_287_p2">+, 0, 14, 9, 3, 2</column>
<column name="tmp_s_fu_260_p2">+, 0, 17, 9, 4, 3</column>
<column name="tmp_1_fu_229_p2">-, 0, 20, 10, 5, 5</column>
<column name="exitcond_flatten_fu_173_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_fu_191_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="j_mid2_fu_197_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_mid2_v_fu_205_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">15, 3, 4, 12</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="b_address0">15, 3, 4, 12</column>
<column name="i_phi_fu_147_p4">9, 2, 2, 4</column>
<column name="i_reg_143">9, 2, 2, 4</column>
<column name="indvar_flatten_phi_fu_136_p4">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_132">9, 2, 4, 8</column>
<column name="j_phi_fu_158_p4">9, 2, 2, 4</column>
<column name="j_reg_154">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_2_reg_418">8, 0, 8, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_flatten_reg_356">1, 0, 1, 0</column>
<column name="b_load_2_reg_423">8, 0, 8, 0</column>
<column name="exitcond_flatten_reg_356">1, 0, 1, 0</column>
<column name="i_reg_143">2, 0, 2, 0</column>
<column name="indvar_flatten_next_reg_360">4, 0, 4, 0</column>
<column name="indvar_flatten_reg_132">4, 0, 4, 0</column>
<column name="j_1_reg_428">2, 0, 2, 0</column>
<column name="j_mid2_reg_365">2, 0, 2, 0</column>
<column name="j_reg_154">2, 0, 2, 0</column>
<column name="reg_165">8, 0, 8, 0</column>
<column name="reg_169">8, 0, 8, 0</column>
<column name="tmp1_reg_433">16, 0, 16, 0</column>
<column name="tmp_10_reg_413">5, 0, 5, 0</column>
<column name="tmp_1_reg_377">5, 0, 5, 0</column>
<column name="tmp_mid2_v_reg_372">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="a_address1">out, 4, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="b_address1">out, 4, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.02</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'i', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;tmp_mid2_v&apos;, ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16</column>
<column name="'i', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:10">add, 1.58, 1.58, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_mid2_v', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16">select, 1.50, 3.08, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_mid2_cast', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16">zext, 0.00, 3.08, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_1', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19">sub, 1.69, 4.77, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_8', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19">add, 1.69, 6.46, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_8_cast', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19">sext, 0.00, 6.46, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'a_addr_2', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19">getelementptr, 0.00, 6.46, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'a_load_2', ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19">load, 1.57, 8.02, -, -, -, -, -, -, &apos;a&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
