
Pros_Ctrl_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009624  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  080097d4  080097d4  000197d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098c4  080098c4  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  080098c4  080098c4  000198c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098cc  080098cc  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098cc  080098cc  000198cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098d0  080098d0  000198d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  080098d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020134  2**0
                  CONTENTS
 10 .bss          0000442c  20000134  20000134  00020134  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004560  20004560  00020134  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 13 .debug_info   000197ea  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f1e  00000000  00000000  0003994e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0003d870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001388  00000000  00000000  0003edb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026887  00000000  00000000  00040138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a1d8  00000000  00000000  000669bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3ebc  00000000  00000000  00080b97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00164a53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b80  00000000  00000000  00164aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000134 	.word	0x20000134
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080097bc 	.word	0x080097bc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000138 	.word	0x20000138
 80001ec:	080097bc 	.word	0x080097bc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_uldivmod>:
 8000b1c:	b953      	cbnz	r3, 8000b34 <__aeabi_uldivmod+0x18>
 8000b1e:	b94a      	cbnz	r2, 8000b34 <__aeabi_uldivmod+0x18>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bf08      	it	eq
 8000b24:	2800      	cmpeq	r0, #0
 8000b26:	bf1c      	itt	ne
 8000b28:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b2c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b30:	f000 b974 	b.w	8000e1c <__aeabi_idiv0>
 8000b34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b3c:	f000 f806 	bl	8000b4c <__udivmoddi4>
 8000b40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b48:	b004      	add	sp, #16
 8000b4a:	4770      	bx	lr

08000b4c <__udivmoddi4>:
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	9d08      	ldr	r5, [sp, #32]
 8000b52:	4604      	mov	r4, r0
 8000b54:	468e      	mov	lr, r1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d14d      	bne.n	8000bf6 <__udivmoddi4+0xaa>
 8000b5a:	428a      	cmp	r2, r1
 8000b5c:	4694      	mov	ip, r2
 8000b5e:	d969      	bls.n	8000c34 <__udivmoddi4+0xe8>
 8000b60:	fab2 f282 	clz	r2, r2
 8000b64:	b152      	cbz	r2, 8000b7c <__udivmoddi4+0x30>
 8000b66:	fa01 f302 	lsl.w	r3, r1, r2
 8000b6a:	f1c2 0120 	rsb	r1, r2, #32
 8000b6e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b76:	ea41 0e03 	orr.w	lr, r1, r3
 8000b7a:	4094      	lsls	r4, r2
 8000b7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b80:	0c21      	lsrs	r1, r4, #16
 8000b82:	fbbe f6f8 	udiv	r6, lr, r8
 8000b86:	fa1f f78c 	uxth.w	r7, ip
 8000b8a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b92:	fb06 f107 	mul.w	r1, r6, r7
 8000b96:	4299      	cmp	r1, r3
 8000b98:	d90a      	bls.n	8000bb0 <__udivmoddi4+0x64>
 8000b9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000ba2:	f080 811f 	bcs.w	8000de4 <__udivmoddi4+0x298>
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	f240 811c 	bls.w	8000de4 <__udivmoddi4+0x298>
 8000bac:	3e02      	subs	r6, #2
 8000bae:	4463      	add	r3, ip
 8000bb0:	1a5b      	subs	r3, r3, r1
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bb8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bc0:	fb00 f707 	mul.w	r7, r0, r7
 8000bc4:	42a7      	cmp	r7, r4
 8000bc6:	d90a      	bls.n	8000bde <__udivmoddi4+0x92>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bd0:	f080 810a 	bcs.w	8000de8 <__udivmoddi4+0x29c>
 8000bd4:	42a7      	cmp	r7, r4
 8000bd6:	f240 8107 	bls.w	8000de8 <__udivmoddi4+0x29c>
 8000bda:	4464      	add	r4, ip
 8000bdc:	3802      	subs	r0, #2
 8000bde:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000be2:	1be4      	subs	r4, r4, r7
 8000be4:	2600      	movs	r6, #0
 8000be6:	b11d      	cbz	r5, 8000bf0 <__udivmoddi4+0xa4>
 8000be8:	40d4      	lsrs	r4, r2
 8000bea:	2300      	movs	r3, #0
 8000bec:	e9c5 4300 	strd	r4, r3, [r5]
 8000bf0:	4631      	mov	r1, r6
 8000bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d909      	bls.n	8000c0e <__udivmoddi4+0xc2>
 8000bfa:	2d00      	cmp	r5, #0
 8000bfc:	f000 80ef 	beq.w	8000dde <__udivmoddi4+0x292>
 8000c00:	2600      	movs	r6, #0
 8000c02:	e9c5 0100 	strd	r0, r1, [r5]
 8000c06:	4630      	mov	r0, r6
 8000c08:	4631      	mov	r1, r6
 8000c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0e:	fab3 f683 	clz	r6, r3
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d14a      	bne.n	8000cac <__udivmoddi4+0x160>
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d302      	bcc.n	8000c20 <__udivmoddi4+0xd4>
 8000c1a:	4282      	cmp	r2, r0
 8000c1c:	f200 80f9 	bhi.w	8000e12 <__udivmoddi4+0x2c6>
 8000c20:	1a84      	subs	r4, r0, r2
 8000c22:	eb61 0303 	sbc.w	r3, r1, r3
 8000c26:	2001      	movs	r0, #1
 8000c28:	469e      	mov	lr, r3
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	d0e0      	beq.n	8000bf0 <__udivmoddi4+0xa4>
 8000c2e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c32:	e7dd      	b.n	8000bf0 <__udivmoddi4+0xa4>
 8000c34:	b902      	cbnz	r2, 8000c38 <__udivmoddi4+0xec>
 8000c36:	deff      	udf	#255	; 0xff
 8000c38:	fab2 f282 	clz	r2, r2
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	f040 8092 	bne.w	8000d66 <__udivmoddi4+0x21a>
 8000c42:	eba1 010c 	sub.w	r1, r1, ip
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f fe8c 	uxth.w	lr, ip
 8000c4e:	2601      	movs	r6, #1
 8000c50:	0c20      	lsrs	r0, r4, #16
 8000c52:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c56:	fb07 1113 	mls	r1, r7, r3, r1
 8000c5a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c5e:	fb0e f003 	mul.w	r0, lr, r3
 8000c62:	4288      	cmp	r0, r1
 8000c64:	d908      	bls.n	8000c78 <__udivmoddi4+0x12c>
 8000c66:	eb1c 0101 	adds.w	r1, ip, r1
 8000c6a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x12a>
 8000c70:	4288      	cmp	r0, r1
 8000c72:	f200 80cb 	bhi.w	8000e0c <__udivmoddi4+0x2c0>
 8000c76:	4643      	mov	r3, r8
 8000c78:	1a09      	subs	r1, r1, r0
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c80:	fb07 1110 	mls	r1, r7, r0, r1
 8000c84:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c88:	fb0e fe00 	mul.w	lr, lr, r0
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d908      	bls.n	8000ca2 <__udivmoddi4+0x156>
 8000c90:	eb1c 0404 	adds.w	r4, ip, r4
 8000c94:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c98:	d202      	bcs.n	8000ca0 <__udivmoddi4+0x154>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f200 80bb 	bhi.w	8000e16 <__udivmoddi4+0x2ca>
 8000ca0:	4608      	mov	r0, r1
 8000ca2:	eba4 040e 	sub.w	r4, r4, lr
 8000ca6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000caa:	e79c      	b.n	8000be6 <__udivmoddi4+0x9a>
 8000cac:	f1c6 0720 	rsb	r7, r6, #32
 8000cb0:	40b3      	lsls	r3, r6
 8000cb2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cb6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cba:	fa20 f407 	lsr.w	r4, r0, r7
 8000cbe:	fa01 f306 	lsl.w	r3, r1, r6
 8000cc2:	431c      	orrs	r4, r3
 8000cc4:	40f9      	lsrs	r1, r7
 8000cc6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cca:	fa00 f306 	lsl.w	r3, r0, r6
 8000cce:	fbb1 f8f9 	udiv	r8, r1, r9
 8000cd2:	0c20      	lsrs	r0, r4, #16
 8000cd4:	fa1f fe8c 	uxth.w	lr, ip
 8000cd8:	fb09 1118 	mls	r1, r9, r8, r1
 8000cdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ce4:	4288      	cmp	r0, r1
 8000ce6:	fa02 f206 	lsl.w	r2, r2, r6
 8000cea:	d90b      	bls.n	8000d04 <__udivmoddi4+0x1b8>
 8000cec:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000cf4:	f080 8088 	bcs.w	8000e08 <__udivmoddi4+0x2bc>
 8000cf8:	4288      	cmp	r0, r1
 8000cfa:	f240 8085 	bls.w	8000e08 <__udivmoddi4+0x2bc>
 8000cfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000d02:	4461      	add	r1, ip
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d0c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d10:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d18:	458e      	cmp	lr, r1
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x1e2>
 8000d1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d20:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000d24:	d26c      	bcs.n	8000e00 <__udivmoddi4+0x2b4>
 8000d26:	458e      	cmp	lr, r1
 8000d28:	d96a      	bls.n	8000e00 <__udivmoddi4+0x2b4>
 8000d2a:	3802      	subs	r0, #2
 8000d2c:	4461      	add	r1, ip
 8000d2e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d32:	fba0 9402 	umull	r9, r4, r0, r2
 8000d36:	eba1 010e 	sub.w	r1, r1, lr
 8000d3a:	42a1      	cmp	r1, r4
 8000d3c:	46c8      	mov	r8, r9
 8000d3e:	46a6      	mov	lr, r4
 8000d40:	d356      	bcc.n	8000df0 <__udivmoddi4+0x2a4>
 8000d42:	d053      	beq.n	8000dec <__udivmoddi4+0x2a0>
 8000d44:	b15d      	cbz	r5, 8000d5e <__udivmoddi4+0x212>
 8000d46:	ebb3 0208 	subs.w	r2, r3, r8
 8000d4a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d4e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d52:	fa22 f306 	lsr.w	r3, r2, r6
 8000d56:	40f1      	lsrs	r1, r6
 8000d58:	431f      	orrs	r7, r3
 8000d5a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d5e:	2600      	movs	r6, #0
 8000d60:	4631      	mov	r1, r6
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	f1c2 0320 	rsb	r3, r2, #32
 8000d6a:	40d8      	lsrs	r0, r3
 8000d6c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d70:	fa21 f303 	lsr.w	r3, r1, r3
 8000d74:	4091      	lsls	r1, r2
 8000d76:	4301      	orrs	r1, r0
 8000d78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7c:	fa1f fe8c 	uxth.w	lr, ip
 8000d80:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d84:	fb07 3610 	mls	r6, r7, r0, r3
 8000d88:	0c0b      	lsrs	r3, r1, #16
 8000d8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d8e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d92:	429e      	cmp	r6, r3
 8000d94:	fa04 f402 	lsl.w	r4, r4, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x260>
 8000d9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000da2:	d22f      	bcs.n	8000e04 <__udivmoddi4+0x2b8>
 8000da4:	429e      	cmp	r6, r3
 8000da6:	d92d      	bls.n	8000e04 <__udivmoddi4+0x2b8>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4463      	add	r3, ip
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	b289      	uxth	r1, r1
 8000db0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000db4:	fb07 3316 	mls	r3, r7, r6, r3
 8000db8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dbc:	fb06 f30e 	mul.w	r3, r6, lr
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x28a>
 8000dc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000dcc:	d216      	bcs.n	8000dfc <__udivmoddi4+0x2b0>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d914      	bls.n	8000dfc <__udivmoddi4+0x2b0>
 8000dd2:	3e02      	subs	r6, #2
 8000dd4:	4461      	add	r1, ip
 8000dd6:	1ac9      	subs	r1, r1, r3
 8000dd8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ddc:	e738      	b.n	8000c50 <__udivmoddi4+0x104>
 8000dde:	462e      	mov	r6, r5
 8000de0:	4628      	mov	r0, r5
 8000de2:	e705      	b.n	8000bf0 <__udivmoddi4+0xa4>
 8000de4:	4606      	mov	r6, r0
 8000de6:	e6e3      	b.n	8000bb0 <__udivmoddi4+0x64>
 8000de8:	4618      	mov	r0, r3
 8000dea:	e6f8      	b.n	8000bde <__udivmoddi4+0x92>
 8000dec:	454b      	cmp	r3, r9
 8000dee:	d2a9      	bcs.n	8000d44 <__udivmoddi4+0x1f8>
 8000df0:	ebb9 0802 	subs.w	r8, r9, r2
 8000df4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000df8:	3801      	subs	r0, #1
 8000dfa:	e7a3      	b.n	8000d44 <__udivmoddi4+0x1f8>
 8000dfc:	4646      	mov	r6, r8
 8000dfe:	e7ea      	b.n	8000dd6 <__udivmoddi4+0x28a>
 8000e00:	4620      	mov	r0, r4
 8000e02:	e794      	b.n	8000d2e <__udivmoddi4+0x1e2>
 8000e04:	4640      	mov	r0, r8
 8000e06:	e7d1      	b.n	8000dac <__udivmoddi4+0x260>
 8000e08:	46d0      	mov	r8, sl
 8000e0a:	e77b      	b.n	8000d04 <__udivmoddi4+0x1b8>
 8000e0c:	3b02      	subs	r3, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	e732      	b.n	8000c78 <__udivmoddi4+0x12c>
 8000e12:	4630      	mov	r0, r6
 8000e14:	e709      	b.n	8000c2a <__udivmoddi4+0xde>
 8000e16:	4464      	add	r4, ip
 8000e18:	3802      	subs	r0, #2
 8000e1a:	e742      	b.n	8000ca2 <__udivmoddi4+0x156>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <debugPrint>:
#include "debug_uart.h"
#include "stdio.h"
#include "stdarg.h"
static char tempBuf[40];
extern UART_HandleTypeDef huart8;
void debugPrint(char *fmt,...){
 8000e20:	b40f      	push	{r0, r1, r2, r3}
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
	//可变长度参数
	va_list argp;
	uint32_t n = 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	607b      	str	r3, [r7, #4]
	// 以fmt为起始地址，获取第一个参数的首地址
	va_start(argp, fmt);
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	603b      	str	r3, [r7, #0]
	n = vsprintf((char *) tempBuf, fmt, argp);
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	6939      	ldr	r1, [r7, #16]
 8000e36:	480c      	ldr	r0, [pc, #48]	; (8000e68 <debugPrint+0x48>)
 8000e38:	f008 f876 	bl	8008f28 <vsiprintf>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	607b      	str	r3, [r7, #4]
	// argp置0
	va_end(argp);
	if (HAL_UART_Transmit(&huart8, (uint8_t *) tempBuf, n, 1000) != HAL_OK) {
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e48:	4907      	ldr	r1, [pc, #28]	; (8000e68 <debugPrint+0x48>)
 8000e4a:	4808      	ldr	r0, [pc, #32]	; (8000e6c <debugPrint+0x4c>)
 8000e4c:	f004 fd05 	bl	800585a <HAL_UART_Transmit>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <debugPrint+0x3a>
		/* Transfer error in transmission process */
		Error_Handler();
 8000e56:	f001 fb9f 	bl	8002598 <Error_Handler>
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e64:	b004      	add	sp, #16
 8000e66:	4770      	bx	lr
 8000e68:	20000150 	.word	0x20000150
 8000e6c:	2000054c 	.word	0x2000054c

08000e70 <CAN_FilterConfig>:
static float vel_max = ERPM_TO_RADs(80000);
static float current_max = 20.0;
static float torque_max = 144.0;
static float accel_max = 30000;

void CAN_FilterConfig(){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08a      	sub	sp, #40	; 0x28
 8000e74:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8000e76:	2301      	movs	r3, #1
 8000e78:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterBank = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTERMODE_IDMASK;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000e82:	2301      	movs	r3, #1
 8000e84:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x00;
 8000e86:	2300      	movs	r3, #0
 8000e88:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow  = 0x00;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	607b      	str	r3, [r7, #4]
	if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)!=HAL_OK){
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4619      	mov	r1, r3
 8000e92:	480e      	ldr	r0, [pc, #56]	; (8000ecc <CAN_FilterConfig+0x5c>)
 8000e94:	f002 f916 	bl	80030c4 <HAL_CAN_ConfigFilter>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <CAN_FilterConfig+0x32>
		Error_Handler();
 8000e9e:	f001 fb7b 	bl	8002598 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan1)!=HAL_OK){
 8000ea2:	480a      	ldr	r0, [pc, #40]	; (8000ecc <CAN_FilterConfig+0x5c>)
 8000ea4:	f002 f9ee 	bl	8003284 <HAL_CAN_Start>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <CAN_FilterConfig+0x42>
		Error_Handler();
 8000eae:	f001 fb73 	bl	8002598 <Error_Handler>
	}
	if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING|CAN_IT_RX_FIFO1_MSG_PENDING)){
 8000eb2:	2112      	movs	r1, #18
 8000eb4:	4805      	ldr	r0, [pc, #20]	; (8000ecc <CAN_FilterConfig+0x5c>)
 8000eb6:	f002 fc4b 	bl	8003750 <HAL_CAN_ActivateNotification>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <CAN_FilterConfig+0x54>
		Error_Handler();
 8000ec0:	f001 fb6a 	bl	8002598 <Error_Handler>
	}
}
 8000ec4:	bf00      	nop
 8000ec6:	3728      	adds	r7, #40	; 0x28
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000230 	.word	0x20000230

08000ed0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	if(hcan == &hcan1){
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d107      	bne.n	8000ef0 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxHeader, rxDataBuffer);
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000ee2:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000ee8:	f002 fb20 	bl	800352c <HAL_CAN_GetRxMessage>
		motor_receive();
 8000eec:	f000 f884 	bl	8000ff8 <motor_receive>
	}
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000230 	.word	0x20000230
 8000efc:	20000184 	.word	0x20000184
 8000f00:	200001a8 	.word	0x200001a8

08000f04 <CAN_SendMessage>:


void CAN_SendMessage(uint16_t id,uint8_t len){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	460a      	mov	r2, r1
 8000f0e:	80fb      	strh	r3, [r7, #6]
 8000f10:	4613      	mov	r3, r2
 8000f12:	717b      	strb	r3, [r7, #5]
	txHeader.StdId = 0;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <CAN_SendMessage+0x58>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
	txHeader.IDE = CAN_ID_EXT;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <CAN_SendMessage+0x58>)
 8000f1c:	2204      	movs	r2, #4
 8000f1e:	609a      	str	r2, [r3, #8]
	txHeader.ExtId = id;
 8000f20:	88fb      	ldrh	r3, [r7, #6]
 8000f22:	4a0e      	ldr	r2, [pc, #56]	; (8000f5c <CAN_SendMessage+0x58>)
 8000f24:	6053      	str	r3, [r2, #4]
	txHeader.RTR = CAN_RTR_DATA;
 8000f26:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <CAN_SendMessage+0x58>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	60da      	str	r2, [r3, #12]
	if(len>8){
 8000f2c:	797b      	ldrb	r3, [r7, #5]
 8000f2e:	2b08      	cmp	r3, #8
 8000f30:	d901      	bls.n	8000f36 <CAN_SendMessage+0x32>
		len = 8;
 8000f32:	2308      	movs	r3, #8
 8000f34:	717b      	strb	r3, [r7, #5]
	}
	txHeader.DLC = len;
 8000f36:	797b      	ldrb	r3, [r7, #5]
 8000f38:	4a08      	ldr	r2, [pc, #32]	; (8000f5c <CAN_SendMessage+0x58>)
 8000f3a:	6113      	str	r3, [r2, #16]
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0){
 8000f3c:	4808      	ldr	r0, [pc, #32]	; (8000f60 <CAN_SendMessage+0x5c>)
 8000f3e:	f002 fac0 	bl	80034c2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d005      	beq.n	8000f54 <CAN_SendMessage+0x50>
		HAL_CAN_AddTxMessage(&hcan1, &txHeader, txDataBuffer, &txMailBox);
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <CAN_SendMessage+0x60>)
 8000f4a:	4a07      	ldr	r2, [pc, #28]	; (8000f68 <CAN_SendMessage+0x64>)
 8000f4c:	4903      	ldr	r1, [pc, #12]	; (8000f5c <CAN_SendMessage+0x58>)
 8000f4e:	4804      	ldr	r0, [pc, #16]	; (8000f60 <CAN_SendMessage+0x5c>)
 8000f50:	f002 f9dc 	bl	800330c <HAL_CAN_AddTxMessage>
	}
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000190 	.word	0x20000190
 8000f60:	20000230 	.word	0x20000230
 8000f64:	200001c4 	.word	0x200001c4
 8000f68:	20000178 	.word	0x20000178

08000f6c <motor_init>:

void motor_init(){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	motor_knee.device_id = 0x01;
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <motor_init+0x7c>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	801a      	strh	r2, [r3, #0]
	motor_ankle.device_id = 0x02;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <motor_init+0x80>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	801a      	strh	r2, [r3, #0]
	motor_knee.state = 0x01;
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <motor_init+0x7c>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	motor_ankle.state = 0x01;
 8000f84:	4b19      	ldr	r3, [pc, #100]	; (8000fec <motor_init+0x80>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	can_set_pos_spd(motor_knee.device_id, 0,4,30000);
 8000f8c:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <motor_init+0x7c>)
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8000ff0 <motor_init+0x84>
 8000f98:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8000f9c:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8000ff4 <motor_init+0x88>
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 f9c5 	bl	8001330 <can_set_pos_spd>
	can_set_pos_spd(motor_ankle.device_id,0,4,30000);
 8000fa6:	4b11      	ldr	r3, [pc, #68]	; (8000fec <motor_init+0x80>)
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8000ff0 <motor_init+0x84>
 8000fb2:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8000fb6:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8000ff4 <motor_init+0x88>
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f9b8 	bl	8001330 <can_set_pos_spd>
	HAL_Delay(2000);
 8000fc0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000fc4:	f001 ff5e 	bl	8002e84 <HAL_Delay>
	can_set_origin(motor_knee.device_id);
 8000fc8:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <motor_init+0x7c>)
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fac1 	bl	8001558 <can_set_origin>
	can_set_origin(motor_ankle.device_id);
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <motor_init+0x80>)
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 faba 	bl	8001558 <can_set_origin>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	20000030 	.word	0x20000030
 8000ff0:	46ea6000 	.word	0x46ea6000
 8000ff4:	00000000 	.word	0x00000000

08000ff8 <motor_receive>:

void motor_receive(){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	if(rxDataBuffer[7]!=0){
 8000ffc:	4b8a      	ldr	r3, [pc, #552]	; (8001228 <motor_receive+0x230>)
 8000ffe:	79db      	ldrb	r3, [r3, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d00b      	beq.n	800101c <motor_receive+0x24>
		motor_knee.state = 0x00;
 8001004:	4b89      	ldr	r3, [pc, #548]	; (800122c <motor_receive+0x234>)
 8001006:	2200      	movs	r2, #0
 8001008:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		motor_ankle.state = 0x00;
 800100c:	4b88      	ldr	r3, [pc, #544]	; (8001230 <motor_receive+0x238>)
 800100e:	2200      	movs	r2, #0
 8001010:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		debugPrint("ERROR");
 8001014:	4887      	ldr	r0, [pc, #540]	; (8001234 <motor_receive+0x23c>)
 8001016:	f7ff ff03 	bl	8000e20 <debugPrint>
			motor_ankle.cur_actual = (float)(cur_int*0.01f);
			motor_ankle.temperature = (float)temp_int;
		}
		Motor_UpdateMessages();
	}
}
 800101a:	e0fe      	b.n	800121a <motor_receive+0x222>
		pos_int = (rxDataBuffer[0]<<8)|rxDataBuffer[1];
 800101c:	4b82      	ldr	r3, [pc, #520]	; (8001228 <motor_receive+0x230>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b80      	ldr	r3, [pc, #512]	; (8001228 <motor_receive+0x230>)
 8001026:	785b      	ldrb	r3, [r3, #1]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21a      	sxth	r2, r3
 800102e:	4b82      	ldr	r3, [pc, #520]	; (8001238 <motor_receive+0x240>)
 8001030:	801a      	strh	r2, [r3, #0]
		vel_int = (rxDataBuffer[2]<<8)|rxDataBuffer[3];
 8001032:	4b7d      	ldr	r3, [pc, #500]	; (8001228 <motor_receive+0x230>)
 8001034:	789b      	ldrb	r3, [r3, #2]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	4b7b      	ldr	r3, [pc, #492]	; (8001228 <motor_receive+0x230>)
 800103c:	78db      	ldrb	r3, [r3, #3]
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21a      	sxth	r2, r3
 8001044:	4b7d      	ldr	r3, [pc, #500]	; (800123c <motor_receive+0x244>)
 8001046:	801a      	strh	r2, [r3, #0]
		cur_int = (rxDataBuffer[4]<<8)|rxDataBuffer[5];
 8001048:	4b77      	ldr	r3, [pc, #476]	; (8001228 <motor_receive+0x230>)
 800104a:	791b      	ldrb	r3, [r3, #4]
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b21a      	sxth	r2, r3
 8001050:	4b75      	ldr	r3, [pc, #468]	; (8001228 <motor_receive+0x230>)
 8001052:	795b      	ldrb	r3, [r3, #5]
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21a      	sxth	r2, r3
 800105a:	4b79      	ldr	r3, [pc, #484]	; (8001240 <motor_receive+0x248>)
 800105c:	801a      	strh	r2, [r3, #0]
		temp_int = rxDataBuffer[6];
 800105e:	4b72      	ldr	r3, [pc, #456]	; (8001228 <motor_receive+0x230>)
 8001060:	799b      	ldrb	r3, [r3, #6]
 8001062:	b21a      	sxth	r2, r3
 8001064:	4b77      	ldr	r3, [pc, #476]	; (8001244 <motor_receive+0x24c>)
 8001066:	801a      	strh	r2, [r3, #0]
		if(rxHeader.StdId==motor_knee.device_id+0x2900){
 8001068:	4b77      	ldr	r3, [pc, #476]	; (8001248 <motor_receive+0x250>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a6f      	ldr	r2, [pc, #444]	; (800122c <motor_receive+0x234>)
 800106e:	8812      	ldrh	r2, [r2, #0]
 8001070:	b292      	uxth	r2, r2
 8001072:	f502 5224 	add.w	r2, r2, #10496	; 0x2900
 8001076:	4293      	cmp	r3, r2
 8001078:	d162      	bne.n	8001140 <motor_receive+0x148>
			motor_knee.pos_actual = (float)(pos_int*0.1f);
 800107a:	4b6f      	ldr	r3, [pc, #444]	; (8001238 <motor_receive+0x240>)
 800107c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001080:	ee07 3a90 	vmov	s15, r3
 8001084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001088:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800124c <motor_receive+0x254>
 800108c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001090:	4b66      	ldr	r3, [pc, #408]	; (800122c <motor_receive+0x234>)
 8001092:	edc3 7a01 	vstr	s15, [r3, #4]
			motor_knee.vel_actual = (float)(vel_int*10.0f);
 8001096:	4b69      	ldr	r3, [pc, #420]	; (800123c <motor_receive+0x244>)
 8001098:	f9b3 3000 	ldrsh.w	r3, [r3]
 800109c:	ee07 3a90 	vmov	s15, r3
 80010a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ac:	4b5f      	ldr	r3, [pc, #380]	; (800122c <motor_receive+0x234>)
 80010ae:	edc3 7a02 	vstr	s15, [r3, #8]
			motor_knee.vel_actual = ERPM_TO_RADs(motor_knee.vel_actual);
 80010b2:	4b5e      	ldr	r3, [pc, #376]	; (800122c <motor_receive+0x234>)
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fa4e 	bl	8000558 <__aeabi_f2d>
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b63      	ldr	r3, [pc, #396]	; (8001250 <motor_receive+0x258>)
 80010c2:	f7ff fbcb 	bl	800085c <__aeabi_ddiv>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	4b60      	ldr	r3, [pc, #384]	; (8001254 <motor_receive+0x25c>)
 80010d4:	f7ff fbc2 	bl	800085c <__aeabi_ddiv>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4610      	mov	r0, r2
 80010de:	4619      	mov	r1, r3
 80010e0:	a34f      	add	r3, pc, #316	; (adr r3, 8001220 <motor_receive+0x228>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff fa8f 	bl	8000608 <__aeabi_dmul>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4610      	mov	r0, r2
 80010f0:	4619      	mov	r1, r3
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	4b58      	ldr	r3, [pc, #352]	; (8001258 <motor_receive+0x260>)
 80010f8:	f7ff fbb0 	bl	800085c <__aeabi_ddiv>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fcba 	bl	8000a7c <__aeabi_d2f>
 8001108:	4603      	mov	r3, r0
 800110a:	4a48      	ldr	r2, [pc, #288]	; (800122c <motor_receive+0x234>)
 800110c:	6093      	str	r3, [r2, #8]
			motor_knee.cur_actual = (float)(cur_int*0.01f);
 800110e:	4b4c      	ldr	r3, [pc, #304]	; (8001240 <motor_receive+0x248>)
 8001110:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001114:	ee07 3a90 	vmov	s15, r3
 8001118:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800111c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800125c <motor_receive+0x264>
 8001120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001124:	4b41      	ldr	r3, [pc, #260]	; (800122c <motor_receive+0x234>)
 8001126:	edc3 7a03 	vstr	s15, [r3, #12]
			motor_knee.temperature = (float)temp_int;
 800112a:	4b46      	ldr	r3, [pc, #280]	; (8001244 <motor_receive+0x24c>)
 800112c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001130:	ee07 3a90 	vmov	s15, r3
 8001134:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001138:	4b3c      	ldr	r3, [pc, #240]	; (800122c <motor_receive+0x234>)
 800113a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 800113e:	e06a      	b.n	8001216 <motor_receive+0x21e>
		}else if (rxHeader.StdId==motor_ankle.device_id+0x2900){
 8001140:	4b41      	ldr	r3, [pc, #260]	; (8001248 <motor_receive+0x250>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a3a      	ldr	r2, [pc, #232]	; (8001230 <motor_receive+0x238>)
 8001146:	8812      	ldrh	r2, [r2, #0]
 8001148:	b292      	uxth	r2, r2
 800114a:	f502 5224 	add.w	r2, r2, #10496	; 0x2900
 800114e:	4293      	cmp	r3, r2
 8001150:	d161      	bne.n	8001216 <motor_receive+0x21e>
			motor_ankle.pos_actual = (float)(pos_int*0.1f);
 8001152:	4b39      	ldr	r3, [pc, #228]	; (8001238 <motor_receive+0x240>)
 8001154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001160:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800124c <motor_receive+0x254>
 8001164:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001168:	4b31      	ldr	r3, [pc, #196]	; (8001230 <motor_receive+0x238>)
 800116a:	edc3 7a01 	vstr	s15, [r3, #4]
			motor_ankle.vel_actual = (float)(vel_int*10.0f);
 800116e:	4b33      	ldr	r3, [pc, #204]	; (800123c <motor_receive+0x244>)
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	ee07 3a90 	vmov	s15, r3
 8001178:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001184:	4b2a      	ldr	r3, [pc, #168]	; (8001230 <motor_receive+0x238>)
 8001186:	edc3 7a02 	vstr	s15, [r3, #8]
			motor_ankle.vel_actual = ERPM_TO_RADs(motor_ankle.vel_actual);
 800118a:	4b29      	ldr	r3, [pc, #164]	; (8001230 <motor_receive+0x238>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f9e2 	bl	8000558 <__aeabi_f2d>
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	4b2d      	ldr	r3, [pc, #180]	; (8001250 <motor_receive+0x258>)
 800119a:	f7ff fb5f 	bl	800085c <__aeabi_ddiv>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <motor_receive+0x25c>)
 80011ac:	f7ff fb56 	bl	800085c <__aeabi_ddiv>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	a319      	add	r3, pc, #100	; (adr r3, 8001220 <motor_receive+0x228>)
 80011ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011be:	f7ff fa23 	bl	8000608 <__aeabi_dmul>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4610      	mov	r0, r2
 80011c8:	4619      	mov	r1, r3
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b22      	ldr	r3, [pc, #136]	; (8001258 <motor_receive+0x260>)
 80011d0:	f7ff fb44 	bl	800085c <__aeabi_ddiv>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	f7ff fc4e 	bl	8000a7c <__aeabi_d2f>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4a13      	ldr	r2, [pc, #76]	; (8001230 <motor_receive+0x238>)
 80011e4:	6093      	str	r3, [r2, #8]
			motor_ankle.cur_actual = (float)(cur_int*0.01f);
 80011e6:	4b16      	ldr	r3, [pc, #88]	; (8001240 <motor_receive+0x248>)
 80011e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011f4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800125c <motor_receive+0x264>
 80011f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <motor_receive+0x238>)
 80011fe:	edc3 7a03 	vstr	s15, [r3, #12]
			motor_ankle.temperature = (float)temp_int;
 8001202:	4b10      	ldr	r3, [pc, #64]	; (8001244 <motor_receive+0x24c>)
 8001204:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <motor_receive+0x238>)
 8001212:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		Motor_UpdateMessages();
 8001216:	f000 f9bd 	bl	8001594 <Motor_UpdateMessages>
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	54442eea 	.word	0x54442eea
 8001224:	400921fb 	.word	0x400921fb
 8001228:	20000184 	.word	0x20000184
 800122c:	20000000 	.word	0x20000000
 8001230:	20000030 	.word	0x20000030
 8001234:	080097d4 	.word	0x080097d4
 8001238:	200001cc 	.word	0x200001cc
 800123c:	200001ce 	.word	0x200001ce
 8001240:	200001d0 	.word	0x200001d0
 8001244:	200001d2 	.word	0x200001d2
 8001248:	200001a8 	.word	0x200001a8
 800124c:	3dcccccd 	.word	0x3dcccccd
 8001250:	40350000 	.word	0x40350000
 8001254:	40500000 	.word	0x40500000
 8001258:	403e0000 	.word	0x403e0000
 800125c:	3c23d70a 	.word	0x3c23d70a

08001260 <buffer_append_int32>:


void buffer_append_int32(uint8_t* buffer, int32_t number, uint8_t *index) {
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
	buffer[(*index)++] = number >> 24;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	1619      	asrs	r1, r3, #24
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	b2d0      	uxtb	r0, r2
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	7010      	strb	r0, [r2, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4413      	add	r3, r2
 8001282:	b2ca      	uxtb	r2, r1
 8001284:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 16;
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	1419      	asrs	r1, r3, #16
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	b2d0      	uxtb	r0, r2
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	7010      	strb	r0, [r2, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	b2ca      	uxtb	r2, r1
 800129e:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 8;
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	1219      	asrs	r1, r3, #8
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	1c5a      	adds	r2, r3, #1
 80012aa:	b2d0      	uxtb	r0, r2
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	7010      	strb	r0, [r2, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	4413      	add	r3, r2
 80012b6:	b2ca      	uxtb	r2, r1
 80012b8:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	1c5a      	adds	r2, r3, #1
 80012c0:	b2d1      	uxtb	r1, r2
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	7011      	strb	r1, [r2, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	4413      	add	r3, r2
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	701a      	strb	r2, [r3, #0]
}
 80012d2:	bf00      	nop
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <buffer_append_int16>:
void buffer_append_int16(uint8_t* buffer, int16_t number, uint8_t *index) {
 80012de:	b480      	push	{r7}
 80012e0:	b085      	sub	sp, #20
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	60f8      	str	r0, [r7, #12]
 80012e6:	460b      	mov	r3, r1
 80012e8:	607a      	str	r2, [r7, #4]
 80012ea:	817b      	strh	r3, [r7, #10]
	buffer[(*index)++] = number >> 8;
 80012ec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012f0:	121b      	asrs	r3, r3, #8
 80012f2:	b219      	sxth	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	b2d0      	uxtb	r0, r2
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	7010      	strb	r0, [r2, #0]
 8001300:	461a      	mov	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4413      	add	r3, r2
 8001306:	b2ca      	uxtb	r2, r1
 8001308:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	1c5a      	adds	r2, r3, #1
 8001310:	b2d1      	uxtb	r1, r2
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	7011      	strb	r1, [r2, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4413      	add	r3, r2
 800131c:	897a      	ldrh	r2, [r7, #10]
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	701a      	strb	r2, [r3, #0]
}
 8001322:	bf00      	nop
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <can_set_pos_spd>:
	buffer_append_int32(txDataBuffer, (int32_t)(current * 1000.0), &send_idx);
	msg_ext_id = controller_id|((uint32_t)CAN_PACKET_SET_CURRENT<<8);
	CAN_SendMessage(msg_ext_id,send_idx);
}

void can_set_pos_spd(uint8_t controller_id, float pos,float vel,float accel ){
 8001330:	b580      	push	{r7, lr}
 8001332:	b090      	sub	sp, #64	; 0x40
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	ed87 0a02 	vstr	s0, [r7, #8]
 800133c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001340:	ed87 1a00 	vstr	s2, [r7]
 8001344:	73fb      	strb	r3, [r7, #15]
	send_idx = 0;
 8001346:	4b7a      	ldr	r3, [pc, #488]	; (8001530 <can_set_pos_spd+0x200>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
	pos = MAX(MIN(pos, pos_max),-pos_max);
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001350:	4b78      	ldr	r3, [pc, #480]	; (8001534 <can_set_pos_spd+0x204>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	63bb      	str	r3, [r7, #56]	; 0x38
 8001356:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800135a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800135e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d501      	bpl.n	800136c <can_set_pos_spd+0x3c>
 8001368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800136a:	e000      	b.n	800136e <can_set_pos_spd+0x3e>
 800136c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800136e:	637b      	str	r3, [r7, #52]	; 0x34
 8001370:	4b70      	ldr	r3, [pc, #448]	; (8001534 <can_set_pos_spd+0x204>)
 8001372:	edd3 7a00 	vldr	s15, [r3]
 8001376:	eef1 7a67 	vneg.f32	s15, s15
 800137a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 800137e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001382:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001386:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800138a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138e:	dd01      	ble.n	8001394 <can_set_pos_spd+0x64>
 8001390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001392:	e000      	b.n	8001396 <can_set_pos_spd+0x66>
 8001394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001396:	60bb      	str	r3, [r7, #8]
	buffer_append_int32(txDataBuffer, (int32_t)(pos * 10000.0), &send_idx);
 8001398:	68b8      	ldr	r0, [r7, #8]
 800139a:	f7ff f8dd 	bl	8000558 <__aeabi_f2d>
 800139e:	a360      	add	r3, pc, #384	; (adr r3, 8001520 <can_set_pos_spd+0x1f0>)
 80013a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a4:	f7ff f930 	bl	8000608 <__aeabi_dmul>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4610      	mov	r0, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f7ff fb3c 	bl	8000a2c <__aeabi_d2iz>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4a5e      	ldr	r2, [pc, #376]	; (8001530 <can_set_pos_spd+0x200>)
 80013b8:	4619      	mov	r1, r3
 80013ba:	485f      	ldr	r0, [pc, #380]	; (8001538 <can_set_pos_spd+0x208>)
 80013bc:	f7ff ff50 	bl	8001260 <buffer_append_int32>
	vel = MAX(MIN(vel,vel_max),-vel_max);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013c4:	4b5d      	ldr	r3, [pc, #372]	; (800153c <can_set_pos_spd+0x20c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80013ca:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80013ce:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80013d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	d501      	bpl.n	80013e0 <can_set_pos_spd+0xb0>
 80013dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013de:	e000      	b.n	80013e2 <can_set_pos_spd+0xb2>
 80013e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
 80013e4:	4b55      	ldr	r3, [pc, #340]	; (800153c <can_set_pos_spd+0x20c>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	eef1 7a67 	vneg.f32	s15, s15
 80013ee:	edc7 7a08 	vstr	s15, [r7, #32]
 80013f2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80013f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80013fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	dd01      	ble.n	8001408 <can_set_pos_spd+0xd8>
 8001404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001406:	e000      	b.n	800140a <can_set_pos_spd+0xda>
 8001408:	6a3b      	ldr	r3, [r7, #32]
 800140a:	607b      	str	r3, [r7, #4]
	vel = RADs_TO_ERPM(vel);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff f8a3 	bl	8000558 <__aeabi_f2d>
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	4b4a      	ldr	r3, [pc, #296]	; (8001540 <can_set_pos_spd+0x210>)
 8001418:	f7ff f8f6 	bl	8000608 <__aeabi_dmul>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	4610      	mov	r0, r2
 8001422:	4619      	mov	r1, r3
 8001424:	a340      	add	r3, pc, #256	; (adr r3, 8001528 <can_set_pos_spd+0x1f8>)
 8001426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142a:	f7ff fa17 	bl	800085c <__aeabi_ddiv>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4610      	mov	r0, r2
 8001434:	4619      	mov	r1, r3
 8001436:	f04f 0200 	mov.w	r2, #0
 800143a:	4b42      	ldr	r3, [pc, #264]	; (8001544 <can_set_pos_spd+0x214>)
 800143c:	f7ff f8e4 	bl	8000608 <__aeabi_dmul>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	4b3e      	ldr	r3, [pc, #248]	; (8001548 <can_set_pos_spd+0x218>)
 800144e:	f7ff f8db 	bl	8000608 <__aeabi_dmul>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4610      	mov	r0, r2
 8001458:	4619      	mov	r1, r3
 800145a:	f7ff fb0f 	bl	8000a7c <__aeabi_d2f>
 800145e:	4603      	mov	r3, r0
 8001460:	607b      	str	r3, [r7, #4]
	buffer_append_int16(txDataBuffer,(int16_t)(vel/10.0), & send_idx);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff f878 	bl	8000558 <__aeabi_f2d>
 8001468:	f04f 0200 	mov.w	r2, #0
 800146c:	4b37      	ldr	r3, [pc, #220]	; (800154c <can_set_pos_spd+0x21c>)
 800146e:	f7ff f9f5 	bl	800085c <__aeabi_ddiv>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fad7 	bl	8000a2c <__aeabi_d2iz>
 800147e:	4603      	mov	r3, r0
 8001480:	b21b      	sxth	r3, r3
 8001482:	4a2b      	ldr	r2, [pc, #172]	; (8001530 <can_set_pos_spd+0x200>)
 8001484:	4619      	mov	r1, r3
 8001486:	482c      	ldr	r0, [pc, #176]	; (8001538 <can_set_pos_spd+0x208>)
 8001488:	f7ff ff29 	bl	80012de <buffer_append_int16>
	accel = MAX(MIN(accel,accel_max),0);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	4b2f      	ldr	r3, [pc, #188]	; (8001550 <can_set_pos_spd+0x220>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	61bb      	str	r3, [r7, #24]
 8001496:	ed97 7a07 	vldr	s14, [r7, #28]
 800149a:	edd7 7a06 	vldr	s15, [r7, #24]
 800149e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a6:	d501      	bpl.n	80014ac <can_set_pos_spd+0x17c>
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	e000      	b.n	80014ae <can_set_pos_spd+0x17e>
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	617b      	str	r3, [r7, #20]
 80014b0:	2300      	movs	r3, #0
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	ee07 3a90 	vmov	s15, r3
 80014ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014be:	ed97 7a05 	vldr	s14, [r7, #20]
 80014c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ca:	dd02      	ble.n	80014d2 <can_set_pos_spd+0x1a2>
 80014cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80014d0:	e004      	b.n	80014dc <can_set_pos_spd+0x1ac>
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	ee07 3a90 	vmov	s15, r3
 80014d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014dc:	edc7 7a00 	vstr	s15, [r7]
	buffer_append_int16(txDataBuffer,(int16_t)accel, & send_idx);
 80014e0:	edd7 7a00 	vldr	s15, [r7]
 80014e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014e8:	ee17 3a90 	vmov	r3, s15
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4a10      	ldr	r2, [pc, #64]	; (8001530 <can_set_pos_spd+0x200>)
 80014f0:	4619      	mov	r1, r3
 80014f2:	4811      	ldr	r0, [pc, #68]	; (8001538 <can_set_pos_spd+0x208>)
 80014f4:	f7ff fef3 	bl	80012de <buffer_append_int16>
	msg_ext_id = controller_id|((uint32_t)CAN_PACKET_SET_POS_SPD<<8);
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8001500:	b29a      	uxth	r2, r3
 8001502:	4b14      	ldr	r3, [pc, #80]	; (8001554 <can_set_pos_spd+0x224>)
 8001504:	801a      	strh	r2, [r3, #0]
	CAN_SendMessage(msg_ext_id,send_idx);
 8001506:	4b13      	ldr	r3, [pc, #76]	; (8001554 <can_set_pos_spd+0x224>)
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	4a09      	ldr	r2, [pc, #36]	; (8001530 <can_set_pos_spd+0x200>)
 800150c:	7812      	ldrb	r2, [r2, #0]
 800150e:	4611      	mov	r1, r2
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fcf7 	bl	8000f04 <CAN_SendMessage>
}
 8001516:	bf00      	nop
 8001518:	3740      	adds	r7, #64	; 0x40
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	00000000 	.word	0x00000000
 8001524:	40c38800 	.word	0x40c38800
 8001528:	54442eea 	.word	0x54442eea
 800152c:	400921fb 	.word	0x400921fb
 8001530:	200001c8 	.word	0x200001c8
 8001534:	20000080 	.word	0x20000080
 8001538:	20000178 	.word	0x20000178
 800153c:	20000084 	.word	0x20000084
 8001540:	403e0000 	.word	0x403e0000
 8001544:	40350000 	.word	0x40350000
 8001548:	40500000 	.word	0x40500000
 800154c:	40240000 	.word	0x40240000
 8001550:	20000088 	.word	0x20000088
 8001554:	200001ca 	.word	0x200001ca

08001558 <can_set_origin>:

void can_set_origin(uint8_t controller_id) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	71fb      	strb	r3, [r7, #7]
	msg_ext_id = controller_id|((uint32_t)CAN_PACKET_SET_ORIGIN_HERE<<8);
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	b29b      	uxth	r3, r3
 8001566:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b07      	ldr	r3, [pc, #28]	; (800158c <can_set_origin+0x34>)
 800156e:	801a      	strh	r2, [r3, #0]
	txDataBuffer[0] = 0x01;
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <can_set_origin+0x38>)
 8001572:	2201      	movs	r2, #1
 8001574:	701a      	strb	r2, [r3, #0]
	CAN_SendMessage(msg_ext_id,1);
 8001576:	4b05      	ldr	r3, [pc, #20]	; (800158c <can_set_origin+0x34>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	2101      	movs	r1, #1
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fcc1 	bl	8000f04 <CAN_SendMessage>
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200001ca 	.word	0x200001ca
 8001590:	20000178 	.word	0x20000178

08001594 <Motor_UpdateMessages>:
	buffer_append_int32(txDataBuffer,(int32_t)(vel), &send_idx);
	msg_ext_id = controller_id|((uint32_t)CAN_PACKET_SET_RPM<<8);
	CAN_SendMessage(msg_ext_id,send_idx);
}

void Motor_UpdateMessages(){
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
	m2p_motor.head = 0x01;
 800159a:	4b7a      	ldr	r3, [pc, #488]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
	uint16_t temp1 = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	80fb      	strh	r3, [r7, #6]
	uint16_t temp2 = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	80bb      	strh	r3, [r7, #4]
	temp1 = (uint16_t)(motor_knee.pos_actual*k_float2int12+b_float2int12);
 80015a8:	4b77      	ldr	r3, [pc, #476]	; (8001788 <Motor_UpdateMessages+0x1f4>)
 80015aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80015ae:	4b77      	ldr	r3, [pc, #476]	; (800178c <Motor_UpdateMessages+0x1f8>)
 80015b0:	edd3 7a00 	vldr	s15, [r3]
 80015b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b8:	4b75      	ldr	r3, [pc, #468]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015c6:	ee17 3a90 	vmov	r3, s15
 80015ca:	80fb      	strh	r3, [r7, #6]
	temp2 = (uint16_t)(motor_knee.vel_actual*k_float2int12+b_float2int12);
 80015cc:	4b6e      	ldr	r3, [pc, #440]	; (8001788 <Motor_UpdateMessages+0x1f4>)
 80015ce:	ed93 7a02 	vldr	s14, [r3, #8]
 80015d2:	4b6e      	ldr	r3, [pc, #440]	; (800178c <Motor_UpdateMessages+0x1f8>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015dc:	4b6c      	ldr	r3, [pc, #432]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 80015de:	edd3 7a00 	vldr	s15, [r3]
 80015e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ea:	ee17 3a90 	vmov	r3, s15
 80015ee:	80bb      	strh	r3, [r7, #4]
	m2p_motor.value1 = (uint16_t)(((temp1&0xfff)<<4)|(temp2>>8&0xf));
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	88bb      	ldrh	r3, [r7, #4]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	b21b      	sxth	r3, r3
 8001604:	4313      	orrs	r3, r2
 8001606:	b21b      	sxth	r3, r3
 8001608:	b29a      	uxth	r2, r3
 800160a:	4b5e      	ldr	r3, [pc, #376]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 800160c:	805a      	strh	r2, [r3, #2]

	temp1 = (uint16_t)(motor_ankle.pos_actual*k_float2int12+b_float2int12);
 800160e:	4b61      	ldr	r3, [pc, #388]	; (8001794 <Motor_UpdateMessages+0x200>)
 8001610:	ed93 7a01 	vldr	s14, [r3, #4]
 8001614:	4b5d      	ldr	r3, [pc, #372]	; (800178c <Motor_UpdateMessages+0x1f8>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800161e:	4b5c      	ldr	r3, [pc, #368]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001628:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800162c:	ee17 3a90 	vmov	r3, s15
 8001630:	80fb      	strh	r3, [r7, #6]
	m2p_motor.value2 = (uint16_t)(((temp2&0xff)<<8)|(temp1>>4&0xff));
 8001632:	88bb      	ldrh	r3, [r7, #4]
 8001634:	021b      	lsls	r3, r3, #8
 8001636:	b21a      	sxth	r2, r3
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	091b      	lsrs	r3, r3, #4
 800163c:	b29b      	uxth	r3, r3
 800163e:	b21b      	sxth	r3, r3
 8001640:	b2db      	uxtb	r3, r3
 8001642:	b21b      	sxth	r3, r3
 8001644:	4313      	orrs	r3, r2
 8001646:	b21b      	sxth	r3, r3
 8001648:	b29a      	uxth	r2, r3
 800164a:	4b4e      	ldr	r3, [pc, #312]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 800164c:	809a      	strh	r2, [r3, #4]

	temp2 = (uint16_t)(motor_ankle.vel_actual*k_float2int12+b_float2int12);
 800164e:	4b51      	ldr	r3, [pc, #324]	; (8001794 <Motor_UpdateMessages+0x200>)
 8001650:	ed93 7a02 	vldr	s14, [r3, #8]
 8001654:	4b4d      	ldr	r3, [pc, #308]	; (800178c <Motor_UpdateMessages+0x1f8>)
 8001656:	edd3 7a00 	vldr	s15, [r3]
 800165a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800165e:	4b4c      	ldr	r3, [pc, #304]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 8001660:	edd3 7a00 	vldr	s15, [r3]
 8001664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800166c:	ee17 3a90 	vmov	r3, s15
 8001670:	80bb      	strh	r3, [r7, #4]
	m2p_motor.value3 = (uint16_t)(((temp1&0xf)<<12)|(temp2&0xfff));
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	031b      	lsls	r3, r3, #12
 8001676:	b21a      	sxth	r2, r3
 8001678:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800167c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001680:	b21b      	sxth	r3, r3
 8001682:	4313      	orrs	r3, r2
 8001684:	b21b      	sxth	r3, r3
 8001686:	b29a      	uxth	r2, r3
 8001688:	4b3e      	ldr	r3, [pc, #248]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 800168a:	80da      	strh	r2, [r3, #6]

	temp1 = (uint16_t)(motor_knee.cur_actual*k_float2int12+b_float2int12);
 800168c:	4b3e      	ldr	r3, [pc, #248]	; (8001788 <Motor_UpdateMessages+0x1f4>)
 800168e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001692:	4b3e      	ldr	r3, [pc, #248]	; (800178c <Motor_UpdateMessages+0x1f8>)
 8001694:	edd3 7a00 	vldr	s15, [r3]
 8001698:	ee27 7a27 	vmul.f32	s14, s14, s15
 800169c:	4b3c      	ldr	r3, [pc, #240]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 800169e:	edd3 7a00 	vldr	s15, [r3]
 80016a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016aa:	ee17 3a90 	vmov	r3, s15
 80016ae:	80fb      	strh	r3, [r7, #6]
	temp2 = (uint16_t)(motor_ankle.cur_actual*k_float2int12+b_float2int12);
 80016b0:	4b38      	ldr	r3, [pc, #224]	; (8001794 <Motor_UpdateMessages+0x200>)
 80016b2:	ed93 7a03 	vldr	s14, [r3, #12]
 80016b6:	4b35      	ldr	r3, [pc, #212]	; (800178c <Motor_UpdateMessages+0x1f8>)
 80016b8:	edd3 7a00 	vldr	s15, [r3]
 80016bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016c0:	4b33      	ldr	r3, [pc, #204]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 80016c2:	edd3 7a00 	vldr	s15, [r3]
 80016c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016ce:	ee17 3a90 	vmov	r3, s15
 80016d2:	80bb      	strh	r3, [r7, #4]
	m2p_motor.value4 = (uint16_t)(((temp1&0xfff)<<4)|(temp2>>8&0xf));
 80016d4:	88fb      	ldrh	r3, [r7, #6]
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	b21a      	sxth	r2, r3
 80016da:	88bb      	ldrh	r3, [r7, #4]
 80016dc:	0a1b      	lsrs	r3, r3, #8
 80016de:	b29b      	uxth	r3, r3
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	4b25      	ldr	r3, [pc, #148]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 80016f0:	811a      	strh	r2, [r3, #8]

	temp1 = (uint16_t)(motor_knee.temperature*k_float2int12+b_float2int12);
 80016f2:	4b25      	ldr	r3, [pc, #148]	; (8001788 <Motor_UpdateMessages+0x1f4>)
 80016f4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80016f8:	4b24      	ldr	r3, [pc, #144]	; (800178c <Motor_UpdateMessages+0x1f8>)
 80016fa:	edd3 7a00 	vldr	s15, [r3]
 80016fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001702:	4b23      	ldr	r3, [pc, #140]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 8001704:	edd3 7a00 	vldr	s15, [r3]
 8001708:	ee77 7a27 	vadd.f32	s15, s14, s15
 800170c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001710:	ee17 3a90 	vmov	r3, s15
 8001714:	80fb      	strh	r3, [r7, #6]
	m2p_motor.value5  =(uint16_t)(((temp2&0xff)<<8)|(temp1>>4&0xff));
 8001716:	88bb      	ldrh	r3, [r7, #4]
 8001718:	021b      	lsls	r3, r3, #8
 800171a:	b21a      	sxth	r2, r3
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	b29b      	uxth	r3, r3
 8001722:	b21b      	sxth	r3, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	b21b      	sxth	r3, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	b21b      	sxth	r3, r3
 800172c:	b29a      	uxth	r2, r3
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 8001730:	815a      	strh	r2, [r3, #10]

	temp2 = (uint16_t)(motor_ankle.temperature*k_float2int12+b_float2int12);
 8001732:	4b18      	ldr	r3, [pc, #96]	; (8001794 <Motor_UpdateMessages+0x200>)
 8001734:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001738:	4b14      	ldr	r3, [pc, #80]	; (800178c <Motor_UpdateMessages+0x1f8>)
 800173a:	edd3 7a00 	vldr	s15, [r3]
 800173e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <Motor_UpdateMessages+0x1fc>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	ee77 7a27 	vadd.f32	s15, s14, s15
 800174c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001750:	ee17 3a90 	vmov	r3, s15
 8001754:	80bb      	strh	r3, [r7, #4]
	m2p_motor.value6 = (uint16_t)(((temp1&0xf)<<12)|(temp2&0xfff));
 8001756:	88fb      	ldrh	r3, [r7, #6]
 8001758:	031b      	lsls	r3, r3, #12
 800175a:	b21a      	sxth	r2, r3
 800175c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001764:	b21b      	sxth	r3, r3
 8001766:	4313      	orrs	r3, r2
 8001768:	b21b      	sxth	r3, r3
 800176a:	b29a      	uxth	r2, r3
 800176c:	4b05      	ldr	r3, [pc, #20]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 800176e:	819a      	strh	r2, [r3, #12]
	m2p_motor.head = 0xFC;
 8001770:	4b04      	ldr	r3, [pc, #16]	; (8001784 <Motor_UpdateMessages+0x1f0>)
 8001772:	22fc      	movs	r2, #252	; 0xfc
 8001774:	701a      	strb	r2, [r3, #0]
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000060 	.word	0x20000060
 8001788:	20000000 	.word	0x20000000
 800178c:	20000094 	.word	0x20000094
 8001790:	20000098 	.word	0x20000098
 8001794:	20000030 	.word	0x20000030

08001798 <Motor_Debug_CMDUnpack>:
				can_set_current(motor_ankle.device_id, motor_ankle.cur_desired);
			}else{}
		}else{}//end p2m_motor.id
	}else{}//end p2m_motor.head
}
void Motor_Debug_CMDUnpack(){
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
	uint16_t temp;
		if(p2m_motor.head==0xFC){
 800179e:	4b90      	ldr	r3, [pc, #576]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2bfc      	cmp	r3, #252	; 0xfc
 80017a6:	f040 826e 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
			if(p2m_motor.id==CMD_QUICK_STOP){
 80017aa:	4b8d      	ldr	r3, [pc, #564]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 80017ac:	789b      	ldrb	r3, [r3, #2]
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	2b05      	cmp	r3, #5
 80017b2:	d118      	bne.n	80017e6 <Motor_Debug_CMDUnpack+0x4e>
				motor_knee.state = 0x00;
 80017b4:	4b8b      	ldr	r3, [pc, #556]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
				motor_ankle.state = 0x00;
 80017bc:	4b8a      	ldr	r3, [pc, #552]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
				motor_knee.pos_actual = 0;
 80017c4:	4b87      	ldr	r3, [pc, #540]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	605a      	str	r2, [r3, #4]
				motor_ankle.pos_actual = 0;
 80017cc:	4b86      	ldr	r3, [pc, #536]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	605a      	str	r2, [r3, #4]
				motor_knee.vel_actual = 0;
 80017d4:	4b83      	ldr	r3, [pc, #524]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
				motor_ankle.vel_actual =0;
 80017dc:	4b82      	ldr	r3, [pc, #520]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	e24f      	b.n	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
			}else if(p2m_motor.id==CMD_POSITION_CTRL){
 80017e6:	4b7e      	ldr	r3, [pc, #504]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 80017e8:	789b      	ldrb	r3, [r3, #2]
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d13e      	bne.n	800186e <Motor_Debug_CMDUnpack+0xd6>
				if(motor_knee.state==0x01&&motor_ankle.state==0x01){
 80017f0:	4b7c      	ldr	r3, [pc, #496]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80017f2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	f040 8244 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
 80017fe:	4b7a      	ldr	r3, [pc, #488]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 8001800:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b01      	cmp	r3, #1
 8001808:	f040 823d 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
					motor_knee.pos_desired = (float)((p2m_motor.value1-b_float2int16)/k_float2int16);
 800180c:	4b74      	ldr	r3, [pc, #464]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 800180e:	889b      	ldrh	r3, [r3, #4]
 8001810:	b29b      	uxth	r3, r3
 8001812:	ee07 3a90 	vmov	s15, r3
 8001816:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800181a:	4b74      	ldr	r3, [pc, #464]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001824:	4b72      	ldr	r3, [pc, #456]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 8001826:	ed93 7a00 	vldr	s14, [r3]
 800182a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800182e:	4b6d      	ldr	r3, [pc, #436]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 8001830:	edc3 7a04 	vstr	s15, [r3, #16]
					motor_ankle.pos_desired = (float)((p2m_motor.value2-b_float2int16)/k_float2int16);
 8001834:	4b6a      	ldr	r3, [pc, #424]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 8001836:	88db      	ldrh	r3, [r3, #6]
 8001838:	b29b      	uxth	r3, r3
 800183a:	ee07 3a90 	vmov	s15, r3
 800183e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001842:	4b6a      	ldr	r3, [pc, #424]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 8001844:	edd3 7a00 	vldr	s15, [r3]
 8001848:	ee77 6a67 	vsub.f32	s13, s14, s15
 800184c:	4b68      	ldr	r3, [pc, #416]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 800184e:	ed93 7a00 	vldr	s14, [r3]
 8001852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001856:	4b64      	ldr	r3, [pc, #400]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 8001858:	edc3 7a04 	vstr	s15, [r3, #16]
					motor_knee.pos_actual = motor_knee.pos_desired;
 800185c:	4b61      	ldr	r3, [pc, #388]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	4a60      	ldr	r2, [pc, #384]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 8001862:	6053      	str	r3, [r2, #4]
					motor_ankle.pos_actual = motor_ankle.pos_desired;
 8001864:	4b60      	ldr	r3, [pc, #384]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	4a5f      	ldr	r2, [pc, #380]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 800186a:	6053      	str	r3, [r2, #4]
 800186c:	e20b      	b.n	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
				}else{}
			}else if(p2m_motor.id==CMD_VELOCITY_CTRL){
 800186e:	4b5c      	ldr	r3, [pc, #368]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 8001870:	789b      	ldrb	r3, [r3, #2]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b01      	cmp	r3, #1
 8001876:	d13e      	bne.n	80018f6 <Motor_Debug_CMDUnpack+0x15e>
				if(motor_knee.state==0x01&&motor_ankle.state==0x01){
 8001878:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 800187a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b01      	cmp	r3, #1
 8001882:	f040 8200 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
 8001886:	4b58      	ldr	r3, [pc, #352]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 8001888:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b01      	cmp	r3, #1
 8001890:	f040 81f9 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
					motor_knee.vel_desired = (float)((p2m_motor.value1-b_float2int16)/k_float2int16);
 8001894:	4b52      	ldr	r3, [pc, #328]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 8001896:	889b      	ldrh	r3, [r3, #4]
 8001898:	b29b      	uxth	r3, r3
 800189a:	ee07 3a90 	vmov	s15, r3
 800189e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a2:	4b52      	ldr	r3, [pc, #328]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 80018a4:	edd3 7a00 	vldr	s15, [r3]
 80018a8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018ac:	4b50      	ldr	r3, [pc, #320]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 80018ae:	ed93 7a00 	vldr	s14, [r3]
 80018b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018b6:	4b4b      	ldr	r3, [pc, #300]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80018b8:	edc3 7a05 	vstr	s15, [r3, #20]
					motor_ankle.vel_desired = (float)((p2m_motor.value2-b_float2int16)/k_float2int16);
 80018bc:	4b48      	ldr	r3, [pc, #288]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 80018be:	88db      	ldrh	r3, [r3, #6]
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	ee07 3a90 	vmov	s15, r3
 80018c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018ca:	4b48      	ldr	r3, [pc, #288]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 80018cc:	edd3 7a00 	vldr	s15, [r3]
 80018d0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018d4:	4b46      	ldr	r3, [pc, #280]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 80018d6:	ed93 7a00 	vldr	s14, [r3]
 80018da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018de:	4b42      	ldr	r3, [pc, #264]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80018e0:	edc3 7a05 	vstr	s15, [r3, #20]
					motor_knee.vel_actual = motor_knee.vel_desired;
 80018e4:	4b3f      	ldr	r3, [pc, #252]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	4a3e      	ldr	r2, [pc, #248]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80018ea:	6093      	str	r3, [r2, #8]
					motor_ankle.vel_actual = motor_ankle.vel_desired;
 80018ec:	4b3e      	ldr	r3, [pc, #248]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	4a3d      	ldr	r2, [pc, #244]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80018f2:	6093      	str	r3, [r2, #8]
 80018f4:	e1c7      	b.n	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
				}else{}
			}else if(p2m_motor.id==CMD_POSITION_AND_VELOCITY){
 80018f6:	4b3a      	ldr	r3, [pc, #232]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 80018f8:	789b      	ldrb	r3, [r3, #2]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b03      	cmp	r3, #3
 80018fe:	d179      	bne.n	80019f4 <Motor_Debug_CMDUnpack+0x25c>
				if(motor_knee.state==0x01&&motor_ankle.state==0x01){
 8001900:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 8001902:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b01      	cmp	r3, #1
 800190a:	f040 81bc 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
 800190e:	4b36      	ldr	r3, [pc, #216]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 8001910:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001914:	b2db      	uxtb	r3, r3
 8001916:	2b01      	cmp	r3, #1
 8001918:	f040 81b5 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
					motor_knee.pos_desired = (float)((p2m_motor.value1-b_float2int16)/k_float2int16);
 800191c:	4b30      	ldr	r3, [pc, #192]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 800191e:	889b      	ldrh	r3, [r3, #4]
 8001920:	b29b      	uxth	r3, r3
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800192a:	4b30      	ldr	r3, [pc, #192]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 800192c:	edd3 7a00 	vldr	s15, [r3]
 8001930:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001934:	4b2e      	ldr	r3, [pc, #184]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 8001936:	ed93 7a00 	vldr	s14, [r3]
 800193a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800193e:	4b29      	ldr	r3, [pc, #164]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 8001940:	edc3 7a04 	vstr	s15, [r3, #16]
					motor_knee.vel_desired = (float)((p2m_motor.value2-b_float2int16)/k_float2int16);
 8001944:	4b26      	ldr	r3, [pc, #152]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 8001946:	88db      	ldrh	r3, [r3, #6]
 8001948:	b29b      	uxth	r3, r3
 800194a:	ee07 3a90 	vmov	s15, r3
 800194e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001952:	4b26      	ldr	r3, [pc, #152]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 8001954:	edd3 7a00 	vldr	s15, [r3]
 8001958:	ee77 6a67 	vsub.f32	s13, s14, s15
 800195c:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 800195e:	ed93 7a00 	vldr	s14, [r3]
 8001962:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001966:	4b1f      	ldr	r3, [pc, #124]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 8001968:	edc3 7a05 	vstr	s15, [r3, #20]
					motor_ankle.pos_desired = (float)((p2m_motor.value3-b_float2int16)/k_float2int16);
 800196c:	4b1c      	ldr	r3, [pc, #112]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 800196e:	891b      	ldrh	r3, [r3, #8]
 8001970:	b29b      	uxth	r3, r3
 8001972:	ee07 3a90 	vmov	s15, r3
 8001976:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800197a:	4b1c      	ldr	r3, [pc, #112]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001984:	4b1a      	ldr	r3, [pc, #104]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 8001986:	ed93 7a00 	vldr	s14, [r3]
 800198a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800198e:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 8001990:	edc3 7a04 	vstr	s15, [r3, #16]
					motor_ankle.vel_desired = (float)((p2m_motor.value4-b_float2int16)/k_float2int16);
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <Motor_Debug_CMDUnpack+0x248>)
 8001996:	895b      	ldrh	r3, [r3, #10]
 8001998:	b29b      	uxth	r3, r3
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a2:	4b12      	ldr	r3, [pc, #72]	; (80019ec <Motor_Debug_CMDUnpack+0x254>)
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019ac:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <Motor_Debug_CMDUnpack+0x258>)
 80019ae:	ed93 7a00 	vldr	s14, [r3]
 80019b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80019b8:	edc3 7a05 	vstr	s15, [r3, #20]
					motor_knee.pos_actual = motor_knee.pos_desired;
 80019bc:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	4a08      	ldr	r2, [pc, #32]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80019c2:	6053      	str	r3, [r2, #4]
					motor_ankle.pos_actual = motor_ankle.pos_desired;
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	4a07      	ldr	r2, [pc, #28]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80019ca:	6053      	str	r3, [r2, #4]
					motor_knee.vel_actual = motor_knee.vel_desired;
 80019cc:	4b05      	ldr	r3, [pc, #20]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	4a04      	ldr	r2, [pc, #16]	; (80019e4 <Motor_Debug_CMDUnpack+0x24c>)
 80019d2:	6093      	str	r3, [r2, #8]
					motor_ankle.vel_actual = motor_ankle.vel_desired;
 80019d4:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80019d6:	695b      	ldr	r3, [r3, #20]
 80019d8:	4a03      	ldr	r2, [pc, #12]	; (80019e8 <Motor_Debug_CMDUnpack+0x250>)
 80019da:	6093      	str	r3, [r2, #8]
 80019dc:	e153      	b.n	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
 80019de:	bf00      	nop
 80019e0:	20000070 	.word	0x20000070
 80019e4:	20000000 	.word	0x20000000
 80019e8:	20000030 	.word	0x20000030
 80019ec:	20000090 	.word	0x20000090
 80019f0:	2000008c 	.word	0x2000008c
				}else{}
			}else if(p2m_motor.id==CMD_TORQUE_CTRL){
 80019f4:	4ba7      	ldr	r3, [pc, #668]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 80019f6:	789b      	ldrb	r3, [r3, #2]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d13e      	bne.n	8001a7c <Motor_Debug_CMDUnpack+0x2e4>
				if(motor_knee.state==0x01&&motor_ankle.state==0x01){
 80019fe:	4ba6      	ldr	r3, [pc, #664]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001a00:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	f040 813d 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
 8001a0c:	4ba3      	ldr	r3, [pc, #652]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001a0e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	f040 8136 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
					motor_knee.cur_desired = (float)((p2m_motor.value1-b_float2int16)/k_float2int16);
 8001a1a:	4b9e      	ldr	r3, [pc, #632]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001a1c:	889b      	ldrh	r3, [r3, #4]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a28:	4b9d      	ldr	r3, [pc, #628]	; (8001ca0 <Motor_Debug_CMDUnpack+0x508>)
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a32:	4b9c      	ldr	r3, [pc, #624]	; (8001ca4 <Motor_Debug_CMDUnpack+0x50c>)
 8001a34:	ed93 7a00 	vldr	s14, [r3]
 8001a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a3c:	4b96      	ldr	r3, [pc, #600]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001a3e:	edc3 7a06 	vstr	s15, [r3, #24]
					motor_ankle.cur_desired = (float)((p2m_motor.value2-b_float2int16)/k_float2int16);
 8001a42:	4b94      	ldr	r3, [pc, #592]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001a44:	88db      	ldrh	r3, [r3, #6]
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	ee07 3a90 	vmov	s15, r3
 8001a4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a50:	4b93      	ldr	r3, [pc, #588]	; (8001ca0 <Motor_Debug_CMDUnpack+0x508>)
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001a5a:	4b92      	ldr	r3, [pc, #584]	; (8001ca4 <Motor_Debug_CMDUnpack+0x50c>)
 8001a5c:	ed93 7a00 	vldr	s14, [r3]
 8001a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a64:	4b8d      	ldr	r3, [pc, #564]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001a66:	edc3 7a06 	vstr	s15, [r3, #24]
					motor_knee.cur_actual = motor_knee.cur_desired;
 8001a6a:	4b8b      	ldr	r3, [pc, #556]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	4a8a      	ldr	r2, [pc, #552]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001a70:	60d3      	str	r3, [r2, #12]
					motor_ankle.cur_actual = motor_ankle.cur_desired;
 8001a72:	4b8a      	ldr	r3, [pc, #552]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	4a89      	ldr	r2, [pc, #548]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001a78:	60d3      	str	r3, [r2, #12]
 8001a7a:	e104      	b.n	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
				}else{}
			}else if(p2m_motor.id==CMD_IMPEDANCE){
 8001a7c:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001a7e:	789b      	ldrb	r3, [r3, #2]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	f040 80ff 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
				if(motor_knee.state==0x01&&motor_ankle.state==0x01){
 8001a88:	4b83      	ldr	r3, [pc, #524]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001a8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	f040 80f8 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
 8001a96:	4b81      	ldr	r3, [pc, #516]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001a98:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	f040 80f1 	bne.w	8001c86 <Motor_Debug_CMDUnpack+0x4ee>
					temp = (uint16_t)(p2m_motor.value1>>4&0xfff);
 8001aa4:	4b7b      	ldr	r3, [pc, #492]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001aa6:	889b      	ldrh	r3, [r3, #4]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	091b      	lsrs	r3, r3, #4
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ab2:	80fb      	strh	r3, [r7, #6]
					motor_knee.Kp =(float) (temp-b_float2int12)/k_float2int12;
 8001ab4:	88fb      	ldrh	r3, [r7, #6]
 8001ab6:	ee07 3a90 	vmov	s15, r3
 8001aba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001abe:	4b7a      	ldr	r3, [pc, #488]	; (8001ca8 <Motor_Debug_CMDUnpack+0x510>)
 8001ac0:	edd3 7a00 	vldr	s15, [r3]
 8001ac4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001ac8:	4b78      	ldr	r3, [pc, #480]	; (8001cac <Motor_Debug_CMDUnpack+0x514>)
 8001aca:	ed93 7a00 	vldr	s14, [r3]
 8001ace:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad2:	4b71      	ldr	r3, [pc, #452]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001ad4:	edc3 7a07 	vstr	s15, [r3, #28]
					temp = (uint16_t)((p2m_motor.value1&0xf<<8)|(p2m_motor.value2>>8&0xff));
 8001ad8:	4b6e      	ldr	r3, [pc, #440]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001ada:	889b      	ldrh	r3, [r3, #4]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	b21b      	sxth	r3, r3
 8001ae0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001ae4:	b21a      	sxth	r2, r3
 8001ae6:	4b6b      	ldr	r3, [pc, #428]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001ae8:	88db      	ldrh	r3, [r3, #6]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	b21b      	sxth	r3, r3
 8001af6:	4313      	orrs	r3, r2
 8001af8:	b21b      	sxth	r3, r3
 8001afa:	80fb      	strh	r3, [r7, #6]
					motor_ankle.Kp = (float) (temp-b_float2int12)/k_float2int12;
 8001afc:	88fb      	ldrh	r3, [r7, #6]
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b06:	4b68      	ldr	r3, [pc, #416]	; (8001ca8 <Motor_Debug_CMDUnpack+0x510>)
 8001b08:	edd3 7a00 	vldr	s15, [r3]
 8001b0c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b10:	4b66      	ldr	r3, [pc, #408]	; (8001cac <Motor_Debug_CMDUnpack+0x514>)
 8001b12:	ed93 7a00 	vldr	s14, [r3]
 8001b16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b1a:	4b60      	ldr	r3, [pc, #384]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001b1c:	edc3 7a07 	vstr	s15, [r3, #28]
					temp = (uint16_t)((p2m_motor.value2&0xff<<4)|(p2m_motor.value3>>12&0xf));
 8001b20:	4b5c      	ldr	r3, [pc, #368]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001b22:	88db      	ldrh	r3, [r3, #6]
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	b21b      	sxth	r3, r3
 8001b28:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8001b2c:	b21a      	sxth	r2, r3
 8001b2e:	4b59      	ldr	r3, [pc, #356]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001b30:	891b      	ldrh	r3, [r3, #8]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	0b1b      	lsrs	r3, r3, #12
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	b21b      	sxth	r3, r3
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	b21b      	sxth	r3, r3
 8001b40:	4313      	orrs	r3, r2
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	80fb      	strh	r3, [r7, #6]
					motor_knee.Kb = (float) (temp-b_float2int12)/k_float2int12;
 8001b46:	88fb      	ldrh	r3, [r7, #6]
 8001b48:	ee07 3a90 	vmov	s15, r3
 8001b4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b50:	4b55      	ldr	r3, [pc, #340]	; (8001ca8 <Motor_Debug_CMDUnpack+0x510>)
 8001b52:	edd3 7a00 	vldr	s15, [r3]
 8001b56:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b5a:	4b54      	ldr	r3, [pc, #336]	; (8001cac <Motor_Debug_CMDUnpack+0x514>)
 8001b5c:	ed93 7a00 	vldr	s14, [r3]
 8001b60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b64:	4b4c      	ldr	r3, [pc, #304]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001b66:	edc3 7a08 	vstr	s15, [r3, #32]
					temp = (uint16_t)(p2m_motor.value3&0xfff);
 8001b6a:	4b4a      	ldr	r3, [pc, #296]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001b6c:	891b      	ldrh	r3, [r3, #8]
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b74:	80fb      	strh	r3, [r7, #6]
					motor_ankle.Kb = (float) (temp-b_float2int12)/k_float2int12;
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	ee07 3a90 	vmov	s15, r3
 8001b7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b80:	4b49      	ldr	r3, [pc, #292]	; (8001ca8 <Motor_Debug_CMDUnpack+0x510>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b8a:	4b48      	ldr	r3, [pc, #288]	; (8001cac <Motor_Debug_CMDUnpack+0x514>)
 8001b8c:	ed93 7a00 	vldr	s14, [r3]
 8001b90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b94:	4b41      	ldr	r3, [pc, #260]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001b96:	edc3 7a08 	vstr	s15, [r3, #32]
					temp = (uint16_t)(p2m_motor.value4>>4&0xfff);
 8001b9a:	4b3e      	ldr	r3, [pc, #248]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001b9c:	895b      	ldrh	r3, [r3, #10]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	091b      	lsrs	r3, r3, #4
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ba8:	80fb      	strh	r3, [r7, #6]
					motor_knee.Angle_eq = (float) (temp-b_float2int12)/k_float2int12;
 8001baa:	88fb      	ldrh	r3, [r7, #6]
 8001bac:	ee07 3a90 	vmov	s15, r3
 8001bb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bb4:	4b3c      	ldr	r3, [pc, #240]	; (8001ca8 <Motor_Debug_CMDUnpack+0x510>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001bbe:	4b3b      	ldr	r3, [pc, #236]	; (8001cac <Motor_Debug_CMDUnpack+0x514>)
 8001bc0:	ed93 7a00 	vldr	s14, [r3]
 8001bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc8:	4b33      	ldr	r3, [pc, #204]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001bca:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					temp = (uint16_t)((p2m_motor.value4&0xf<<8)|(p2m_motor.ext_value));
 8001bce:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001bd0:	895b      	ldrh	r3, [r3, #10]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001bda:	b21a      	sxth	r2, r3
 8001bdc:	4b2d      	ldr	r3, [pc, #180]	; (8001c94 <Motor_Debug_CMDUnpack+0x4fc>)
 8001bde:	7b1b      	ldrb	r3, [r3, #12]
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	b21b      	sxth	r3, r3
 8001be4:	4313      	orrs	r3, r2
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	80fb      	strh	r3, [r7, #6]
					motor_ankle.Angle_eq = (float) (temp-b_float2int12)/k_float2int12;
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf4:	4b2c      	ldr	r3, [pc, #176]	; (8001ca8 <Motor_Debug_CMDUnpack+0x510>)
 8001bf6:	edd3 7a00 	vldr	s15, [r3]
 8001bfa:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001bfe:	4b2b      	ldr	r3, [pc, #172]	; (8001cac <Motor_Debug_CMDUnpack+0x514>)
 8001c00:	ed93 7a00 	vldr	s14, [r3]
 8001c04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c08:	4b24      	ldr	r3, [pc, #144]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c0a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					motor_knee.cur_desired = motor_knee.Kp*(motor_knee.pos_actual-motor_knee.Angle_eq)+motor_knee.Kb*motor_knee.vel_actual;
 8001c0e:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c10:	ed93 7a07 	vldr	s14, [r3, #28]
 8001c14:	4b20      	ldr	r3, [pc, #128]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c16:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c1a:	4b1f      	ldr	r3, [pc, #124]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c1c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001c20:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001c24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c28:	4b1b      	ldr	r3, [pc, #108]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c2a:	edd3 6a08 	vldr	s13, [r3, #32]
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c30:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c3c:	4b16      	ldr	r3, [pc, #88]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c3e:	edc3 7a06 	vstr	s15, [r3, #24]
					motor_ankle.cur_desired = motor_ankle.Kp*(motor_ankle.pos_actual-motor_ankle.Angle_eq)+motor_ankle.Kb*motor_ankle.vel_actual;
 8001c42:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c44:	ed93 7a07 	vldr	s14, [r3, #28]
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c4a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c50:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001c54:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001c58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c5e:	edd3 6a08 	vldr	s13, [r3, #32]
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c64:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c72:	edc3 7a06 	vstr	s15, [r3, #24]
					motor_knee.cur_actual = motor_knee.cur_desired;
 8001c76:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <Motor_Debug_CMDUnpack+0x500>)
 8001c7c:	60d3      	str	r3, [r2, #12]
					motor_ankle.cur_actual = motor_ankle.cur_desired;
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	4a06      	ldr	r2, [pc, #24]	; (8001c9c <Motor_Debug_CMDUnpack+0x504>)
 8001c84:	60d3      	str	r3, [r2, #12]
				}else{}
			}else{}//end p2m_motor.id
		}else{}//end p2m_motor.head
		Motor_UpdateMessages();
 8001c86:	f7ff fc85 	bl	8001594 <Motor_UpdateMessages>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000070 	.word	0x20000070
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	20000030 	.word	0x20000030
 8001ca0:	20000090 	.word	0x20000090
 8001ca4:	2000008c 	.word	0x2000008c
 8001ca8:	20000098 	.word	0x20000098
 8001cac:	20000094 	.word	0x20000094

08001cb0 <m2pmsg_memcpy>:
float b_float2int12 = 2110;

void p2mmsg_memcpy(uint8_t* buffer,volatile P2M p2m){
	//TODO
}
void m2pmsg_memcpy(uint8_t* buffer,volatile M2P m2p){
 8001cb0:	b084      	sub	sp, #16
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	f107 0014 	add.w	r0, r7, #20
 8001cbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	buffer[0] = m2p.head;
 8001cc2:	7d3b      	ldrb	r3, [r7, #20]
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	701a      	strb	r2, [r3, #0]
	buffer[1] = m2p.value1>>8&0xff;
 8001cca:	8afb      	ldrh	r3, [r7, #22]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	0a1b      	lsrs	r3, r3, #8
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	701a      	strb	r2, [r3, #0]
	buffer[2] = m2p.value1&0xff;
 8001cda:	8afb      	ldrh	r3, [r7, #22]
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	701a      	strb	r2, [r3, #0]
	buffer[3] = m2p.value2>>8&0xff;
 8001ce6:	8b3b      	ldrh	r3, [r7, #24]
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	0a1b      	lsrs	r3, r3, #8
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	3303      	adds	r3, #3
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	701a      	strb	r2, [r3, #0]
	buffer[4] = m2p.value2&0xff;
 8001cf6:	8b3b      	ldrh	r3, [r7, #24]
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	701a      	strb	r2, [r3, #0]
	buffer[5] = m2p.value3>>8&0xff;
 8001d02:	8b7b      	ldrh	r3, [r7, #26]
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	0a1b      	lsrs	r3, r3, #8
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3305      	adds	r3, #5
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	701a      	strb	r2, [r3, #0]
	buffer[6] = m2p.value3&0xff;
 8001d12:	8b7b      	ldrh	r3, [r7, #26]
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3306      	adds	r3, #6
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	701a      	strb	r2, [r3, #0]
	buffer[7] = m2p.value4>>8&0xff;
 8001d1e:	8bbb      	ldrh	r3, [r7, #28]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	0a1b      	lsrs	r3, r3, #8
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3307      	adds	r3, #7
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]
	buffer[8] = m2p.value4&0xff;
 8001d2e:	8bbb      	ldrh	r3, [r7, #28]
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3308      	adds	r3, #8
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	701a      	strb	r2, [r3, #0]
	buffer[9] = m2p.value5>>8&0xff;
 8001d3a:	8bfb      	ldrh	r3, [r7, #30]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	0a1b      	lsrs	r3, r3, #8
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3309      	adds	r3, #9
 8001d46:	b2d2      	uxtb	r2, r2
 8001d48:	701a      	strb	r2, [r3, #0]
	buffer[10] = m2p.value5&0xff;
 8001d4a:	8bfb      	ldrh	r3, [r7, #30]
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	330a      	adds	r3, #10
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	701a      	strb	r2, [r3, #0]
	buffer[11] = m2p.value6>>8&0xff;
 8001d56:	8c3b      	ldrh	r3, [r7, #32]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	0a1b      	lsrs	r3, r3, #8
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	330b      	adds	r3, #11
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	701a      	strb	r2, [r3, #0]
	buffer[12] = m2p.value6&0xff;
 8001d66:	8c3b      	ldrh	r3, [r7, #32]
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	330c      	adds	r3, #12
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	701a      	strb	r2, [r3, #0]
	buffer[13] = m2p.end;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	330d      	adds	r3, #13
 8001d76:	7d7a      	ldrb	r2, [r7, #21]
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	701a      	strb	r2, [r3, #0]
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	b004      	add	sp, #16
 8001d88:	4770      	bx	lr
	...

08001d8c <Start_PCReceiveIT>:
volatile P2M p2m_pc = {0x01,0xFF,0x00,0x0000,0x0000,0x0000,0x0000,0x00,};//
volatile M2P m2p_pc = {0x01,0xFF,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000};//
static uint32_t size_m2p = 14;
static uint32_t size_p2m = 12;

void Start_PCReceiveIT(){
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rxDataBuffer, sizeof(rxDataBuffer));
 8001d90:	2228      	movs	r2, #40	; 0x28
 8001d92:	4903      	ldr	r1, [pc, #12]	; (8001da0 <Start_PCReceiveIT+0x14>)
 8001d94:	4803      	ldr	r0, [pc, #12]	; (8001da4 <Start_PCReceiveIT+0x18>)
 8001d96:	f003 fe71 	bl	8005a7c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200001fc 	.word	0x200001fc
 8001da4:	200005d4 	.word	0x200005d4

08001da8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	807b      	strh	r3, [r7, #2]
	if(huart==&huart6){
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <HAL_UARTEx_RxEventCallback+0x38>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d10c      	bne.n	8001dd6 <HAL_UARTEx_RxEventCallback+0x2e>
		rx_len = Size;
 8001dbc:	887b      	ldrh	r3, [r7, #2]
 8001dbe:	4a09      	ldr	r2, [pc, #36]	; (8001de4 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001dc0:	6013      	str	r3, [r2, #0]
		PC_UnpackMessage();
 8001dc2:	f000 f823 	bl	8001e0c <PC_UnpackMessage>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rxDataBuffer, sizeof(rxDataBuffer));
 8001dc6:	2228      	movs	r2, #40	; 0x28
 8001dc8:	4907      	ldr	r1, [pc, #28]	; (8001de8 <HAL_UARTEx_RxEventCallback+0x40>)
 8001dca:	4805      	ldr	r0, [pc, #20]	; (8001de0 <HAL_UARTEx_RxEventCallback+0x38>)
 8001dcc:	f003 fe56 	bl	8005a7c <HAL_UARTEx_ReceiveToIdle_DMA>
		if(txDataBuffer[0]==0xFC&&txDataBuffer[size_m2p-1]==0xFF){
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_UARTEx_RxEventCallback+0x44>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2bfc      	cmp	r3, #252	; 0xfc
		}else{}
	}
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	200005d4 	.word	0x200005d4
 8001de4:	20000224 	.word	0x20000224
 8001de8:	200001fc 	.word	0x200001fc
 8001dec:	200001d4 	.word	0x200001d4

08001df0 <HAL_UART_TxHalfCpltCallback>:
void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart){
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	huart->gState = HAL_UART_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <PC_UnpackMessage>:
// [0]0x(id)* ,[9]0x*F
void PC_UnpackMessage(){
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
	if(rx_len==10 && (rxDataBuffer[9]&0xf)==0xf){
 8001e10:	4b2d      	ldr	r3, [pc, #180]	; (8001ec8 <PC_UnpackMessage+0xbc>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b0a      	cmp	r3, #10
 8001e16:	d151      	bne.n	8001ebc <PC_UnpackMessage+0xb0>
 8001e18:	4b2c      	ldr	r3, [pc, #176]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e1a:	7a5b      	ldrb	r3, [r3, #9]
 8001e1c:	f003 030f 	and.w	r3, r3, #15
 8001e20:	2b0f      	cmp	r3, #15
 8001e22:	d14b      	bne.n	8001ebc <PC_UnpackMessage+0xb0>
		p2m_pc.head = 0x01;
 8001e24:	4b2a      	ldr	r3, [pc, #168]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	701a      	strb	r2, [r3, #0]
		p2m_pc.id = (uint8_t)(rxDataBuffer[0]>>4&0xf);
 8001e2a:	4b28      	ldr	r3, [pc, #160]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	091b      	lsrs	r3, r3, #4
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	4b27      	ldr	r3, [pc, #156]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001e34:	709a      	strb	r2, [r3, #2]
		p2m_pc.value1 = (int16_t)(rxDataBuffer[1]<<8|rxDataBuffer[2]);
 8001e36:	4b25      	ldr	r3, [pc, #148]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e38:	785b      	ldrb	r3, [r3, #1]
 8001e3a:	021b      	lsls	r3, r3, #8
 8001e3c:	b21a      	sxth	r2, r3
 8001e3e:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e40:	789b      	ldrb	r3, [r3, #2]
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	4313      	orrs	r3, r2
 8001e46:	b21b      	sxth	r3, r3
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001e4c:	809a      	strh	r2, [r3, #4]
		p2m_pc.value2 = (int16_t)(rxDataBuffer[3]<<8|rxDataBuffer[4]);
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e50:	78db      	ldrb	r3, [r3, #3]
 8001e52:	021b      	lsls	r3, r3, #8
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e58:	791b      	ldrb	r3, [r3, #4]
 8001e5a:	b21b      	sxth	r3, r3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	b21b      	sxth	r3, r3
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	4b1b      	ldr	r3, [pc, #108]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001e64:	80da      	strh	r2, [r3, #6]
		p2m_pc.value3 = (int16_t)(rxDataBuffer[5]<<8|rxDataBuffer[6]);
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e68:	795b      	ldrb	r3, [r3, #5]
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	b21a      	sxth	r2, r3
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e70:	799b      	ldrb	r3, [r3, #6]
 8001e72:	b21b      	sxth	r3, r3
 8001e74:	4313      	orrs	r3, r2
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001e7c:	811a      	strh	r2, [r3, #8]
		p2m_pc.value4 = (int16_t)(rxDataBuffer[7]<<8|rxDataBuffer[8]);
 8001e7e:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e80:	79db      	ldrb	r3, [r3, #7]
 8001e82:	021b      	lsls	r3, r3, #8
 8001e84:	b21a      	sxth	r2, r3
 8001e86:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e88:	7a1b      	ldrb	r3, [r3, #8]
 8001e8a:	b21b      	sxth	r3, r3
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001e94:	815a      	strh	r2, [r3, #10]
		p2m_pc.ext_value = (uint8_t)((rxDataBuffer[0]&0xf<<4)|(rxDataBuffer[9]>>4&0xf));
 8001e96:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	b25b      	sxtb	r3, r3
 8001e9c:	f023 030f 	bic.w	r3, r3, #15
 8001ea0:	b25a      	sxtb	r2, r3
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <PC_UnpackMessage+0xc0>)
 8001ea4:	7a5b      	ldrb	r3, [r3, #9]
 8001ea6:	091b      	lsrs	r3, r3, #4
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	b25b      	sxtb	r3, r3
 8001eac:	4313      	orrs	r3, r2
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4b07      	ldr	r3, [pc, #28]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001eb4:	731a      	strb	r2, [r3, #12]
		p2m_pc.head = 0xFC;
 8001eb6:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <PC_UnpackMessage+0xc4>)
 8001eb8:	22fc      	movs	r2, #252	; 0xfc
 8001eba:	701a      	strb	r2, [r3, #0]
	}else{}
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	20000224 	.word	0x20000224
 8001ecc:	200001fc 	.word	0x200001fc
 8001ed0:	2000009c 	.word	0x2000009c

08001ed4 <PC_PackMessage>:

void PC_PackMessage(){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af02      	add	r7, sp, #8
	if(m2p_pc.head==0xFC && m2p_pc.end==0xFF){
 8001eda:	4b1e      	ldr	r3, [pc, #120]	; (8001f54 <PC_PackMessage+0x80>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2bfc      	cmp	r3, #252	; 0xfc
 8001ee2:	d133      	bne.n	8001f4c <PC_PackMessage+0x78>
 8001ee4:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <PC_PackMessage+0x80>)
 8001ee6:	785b      	ldrb	r3, [r3, #1]
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2bff      	cmp	r3, #255	; 0xff
 8001eec:	d12e      	bne.n	8001f4c <PC_PackMessage+0x78>
		tx_len = size_m2p;
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <PC_PackMessage+0x84>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a1a      	ldr	r2, [pc, #104]	; (8001f5c <PC_PackMessage+0x88>)
 8001ef4:	6013      	str	r3, [r2, #0]
		m2pmsg_memcpy(txDataBuffer, m2p_pc);
 8001ef6:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <PC_PackMessage+0x80>)
 8001ef8:	899a      	ldrh	r2, [r3, #12]
 8001efa:	f8ad 2000 	strh.w	r2, [sp]
 8001efe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f00:	4817      	ldr	r0, [pc, #92]	; (8001f60 <PC_PackMessage+0x8c>)
 8001f02:	f7ff fed5 	bl	8001cb0 <m2pmsg_memcpy>
		HAL_UART_Transmit_DMA(&huart6, txDataBuffer,tx_len);
 8001f06:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <PC_PackMessage+0x88>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4914      	ldr	r1, [pc, #80]	; (8001f60 <PC_PackMessage+0x8c>)
 8001f10:	4814      	ldr	r0, [pc, #80]	; (8001f64 <PC_PackMessage+0x90>)
 8001f12:	f003 fd35 	bl	8005980 <HAL_UART_Transmit_DMA>
		count = 0;
 8001f16:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <PC_PackMessage+0x94>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	701a      	strb	r2, [r3, #0]
		while(huart6.gState!=HAL_UART_STATE_READY){
 8001f1c:	e010      	b.n	8001f40 <PC_PackMessage+0x6c>
			if(count>10){
 8001f1e:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <PC_PackMessage+0x94>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	2b0a      	cmp	r3, #10
 8001f24:	d903      	bls.n	8001f2e <PC_PackMessage+0x5a>
				PC_CommunicationErrorHandler();
 8001f26:	f000 f821 	bl	8001f6c <PC_CommunicationErrorHandler>
				break;
 8001f2a:	bf00      	nop
				HAL_Delay(10);
				count+=1;
			}
		}
	}
}
 8001f2c:	e00e      	b.n	8001f4c <PC_PackMessage+0x78>
				HAL_Delay(10);
 8001f2e:	200a      	movs	r0, #10
 8001f30:	f000 ffa8 	bl	8002e84 <HAL_Delay>
				count+=1;
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <PC_PackMessage+0x94>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <PC_PackMessage+0x94>)
 8001f3e:	701a      	strb	r2, [r3, #0]
		while(huart6.gState!=HAL_UART_STATE_READY){
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <PC_PackMessage+0x90>)
 8001f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b20      	cmp	r3, #32
 8001f4a:	d1e8      	bne.n	8001f1e <PC_PackMessage+0x4a>
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200000ac 	.word	0x200000ac
 8001f58:	200000bc 	.word	0x200000bc
 8001f5c:	20000228 	.word	0x20000228
 8001f60:	200001d4 	.word	0x200001d4
 8001f64:	200005d4 	.word	0x200005d4
 8001f68:	2000022c 	.word	0x2000022c

08001f6c <PC_CommunicationErrorHandler>:

void PC_CommunicationErrorHandler(){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
	debugPrint("Send to PC Failed\r\n");
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <PC_CommunicationErrorHandler+0x10>)
 8001f72:	f7fe ff55 	bl	8000e20 <debugPrint>
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	080097dc 	.word	0x080097dc

08001f80 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001f84:	4b17      	ldr	r3, [pc, #92]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001f86:	4a18      	ldr	r2, [pc, #96]	; (8001fe8 <MX_CAN1_Init+0x68>)
 8001f88:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001f8a:	4b16      	ldr	r3, [pc, #88]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001f8c:	2206      	movs	r2, #6
 8001f8e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f90:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f96:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001f9c:	4b11      	ldr	r3, [pc, #68]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001f9e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001fa2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fa6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001faa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001fac:	4b0d      	ldr	r3, [pc, #52]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001fb2:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001fd0:	4804      	ldr	r0, [pc, #16]	; (8001fe4 <MX_CAN1_Init+0x64>)
 8001fd2:	f000 ff7b 	bl	8002ecc <HAL_CAN_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001fdc:	f000 fadc 	bl	8002598 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	20000230 	.word	0x20000230
 8001fe8:	40006400 	.word	0x40006400

08001fec <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08a      	sub	sp, #40	; 0x28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1d      	ldr	r2, [pc, #116]	; (8002080 <HAL_CAN_MspInit+0x94>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d133      	bne.n	8002076 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	4b1c      	ldr	r3, [pc, #112]	; (8002084 <HAL_CAN_MspInit+0x98>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	4a1b      	ldr	r2, [pc, #108]	; (8002084 <HAL_CAN_MspInit+0x98>)
 8002018:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800201c:	6413      	str	r3, [r2, #64]	; 0x40
 800201e:	4b19      	ldr	r3, [pc, #100]	; (8002084 <HAL_CAN_MspInit+0x98>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	4b15      	ldr	r3, [pc, #84]	; (8002084 <HAL_CAN_MspInit+0x98>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a14      	ldr	r2, [pc, #80]	; (8002084 <HAL_CAN_MspInit+0x98>)
 8002034:	f043 0308 	orr.w	r3, r3, #8
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b12      	ldr	r3, [pc, #72]	; (8002084 <HAL_CAN_MspInit+0x98>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002046:	2303      	movs	r3, #3
 8002048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002052:	2303      	movs	r3, #3
 8002054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002056:	2309      	movs	r3, #9
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800205a:	f107 0314 	add.w	r3, r7, #20
 800205e:	4619      	mov	r1, r3
 8002060:	4809      	ldr	r0, [pc, #36]	; (8002088 <HAL_CAN_MspInit+0x9c>)
 8002062:	f002 faaf 	bl	80045c4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002066:	2200      	movs	r2, #0
 8002068:	2105      	movs	r1, #5
 800206a:	2014      	movs	r0, #20
 800206c:	f001 fe7e 	bl	8003d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002070:	2014      	movs	r0, #20
 8002072:	f001 fe97 	bl	8003da4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002076:	bf00      	nop
 8002078:	3728      	adds	r7, #40	; 0x28
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40006400 	.word	0x40006400
 8002084:	40023800 	.word	0x40023800
 8002088:	40020c00 	.word	0x40020c00

0800208c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	4b23      	ldr	r3, [pc, #140]	; (8002124 <MX_DMA_Init+0x98>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a22      	ldr	r2, [pc, #136]	; (8002124 <MX_DMA_Init+0x98>)
 800209c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b20      	ldr	r3, [pc, #128]	; (8002124 <MX_DMA_Init+0x98>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	603b      	str	r3, [r7, #0]
 80020b2:	4b1c      	ldr	r3, [pc, #112]	; (8002124 <MX_DMA_Init+0x98>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	4a1b      	ldr	r2, [pc, #108]	; (8002124 <MX_DMA_Init+0x98>)
 80020b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020bc:	6313      	str	r3, [r2, #48]	; 0x30
 80020be:	4b19      	ldr	r3, [pc, #100]	; (8002124 <MX_DMA_Init+0x98>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2106      	movs	r1, #6
 80020ce:	200c      	movs	r0, #12
 80020d0:	f001 fe4c 	bl	8003d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80020d4:	200c      	movs	r0, #12
 80020d6:	f001 fe65 	bl	8003da4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 6, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2106      	movs	r1, #6
 80020de:	200e      	movs	r0, #14
 80020e0:	f001 fe44 	bl	8003d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80020e4:	200e      	movs	r0, #14
 80020e6:	f001 fe5d 	bl	8003da4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 6, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2106      	movs	r1, #6
 80020ee:	200f      	movs	r0, #15
 80020f0:	f001 fe3c 	bl	8003d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80020f4:	200f      	movs	r0, #15
 80020f6:	f001 fe55 	bl	8003da4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2106      	movs	r1, #6
 80020fe:	2039      	movs	r0, #57	; 0x39
 8002100:	f001 fe34 	bl	8003d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002104:	2039      	movs	r0, #57	; 0x39
 8002106:	f001 fe4d 	bl	8003da4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 6, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2106      	movs	r1, #6
 800210e:	2045      	movs	r0, #69	; 0x45
 8002110:	f001 fe2c 	bl	8003d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002114:	2045      	movs	r0, #69	; 0x45
 8002116:	f001 fe45 	bl	8003da4 <HAL_NVIC_EnableIRQ>

}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40023800 	.word	0x40023800

08002128 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4a07      	ldr	r2, [pc, #28]	; (8002154 <vApplicationGetIdleTaskMemory+0x2c>)
 8002138:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	4a06      	ldr	r2, [pc, #24]	; (8002158 <vApplicationGetIdleTaskMemory+0x30>)
 800213e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2280      	movs	r2, #128	; 0x80
 8002144:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000268 	.word	0x20000268
 8002158:	200002bc 	.word	0x200002bc

0800215c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800215c:	b5b0      	push	{r4, r5, r7, lr}
 800215e:	b096      	sub	sp, #88	; 0x58
 8002160:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of PC_To_MotorQueue */
  osMessageQDef(PC_To_MotorQueue, 5, P2M);
 8002162:	4b23      	ldr	r3, [pc, #140]	; (80021f0 <MX_FREERTOS_Init+0x94>)
 8002164:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8002168:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800216a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  PC_To_MotorQueueHandle = osMessageCreate(osMessageQ(PC_To_MotorQueue), NULL);
 800216e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f004 feb2 	bl	8006ede <osMessageCreate>
 800217a:	4603      	mov	r3, r0
 800217c:	4a1d      	ldr	r2, [pc, #116]	; (80021f4 <MX_FREERTOS_Init+0x98>)
 800217e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Motor_To_PC_Queue */
  osMessageQDef(Motor_To_PC_Queue, 5, M2P);
 8002180:	4b1b      	ldr	r3, [pc, #108]	; (80021f0 <MX_FREERTOS_Init+0x94>)
 8002182:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002186:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002188:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Motor_To_PC_QueueHandle = osMessageCreate(osMessageQ(Motor_To_PC_Queue), NULL);
 800218c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002190:	2100      	movs	r1, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f004 fea3 	bl	8006ede <osMessageCreate>
 8002198:	4603      	mov	r3, r0
 800219a:	4a17      	ldr	r2, [pc, #92]	; (80021f8 <MX_FREERTOS_Init+0x9c>)
 800219c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of CommucationTask */
  osThreadDef(CommucationTask, Task_Commucation, osPriorityNormal, 0, 400);
 800219e:	4b17      	ldr	r3, [pc, #92]	; (80021fc <MX_FREERTOS_Init+0xa0>)
 80021a0:	f107 041c 	add.w	r4, r7, #28
 80021a4:	461d      	mov	r5, r3
 80021a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CommucationTaskHandle = osThreadCreate(osThread(CommucationTask), NULL);
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	2100      	movs	r1, #0
 80021b8:	4618      	mov	r0, r3
 80021ba:	f004 fe30 	bl	8006e1e <osThreadCreate>
 80021be:	4603      	mov	r3, r0
 80021c0:	4a0f      	ldr	r2, [pc, #60]	; (8002200 <MX_FREERTOS_Init+0xa4>)
 80021c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorCtrlTask */
  osThreadDef(MotorCtrlTask, Task_MotorCtrl, osPriorityNormal, 0, 400);
 80021c4:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <MX_FREERTOS_Init+0xa8>)
 80021c6:	463c      	mov	r4, r7
 80021c8:	461d      	mov	r5, r3
 80021ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorCtrlTaskHandle = osThreadCreate(osThread(MotorCtrlTask), NULL);
 80021d6:	463b      	mov	r3, r7
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f004 fe1f 	bl	8006e1e <osThreadCreate>
 80021e0:	4603      	mov	r3, r0
 80021e2:	4a09      	ldr	r2, [pc, #36]	; (8002208 <MX_FREERTOS_Init+0xac>)
 80021e4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80021e6:	bf00      	nop
 80021e8:	3758      	adds	r7, #88	; 0x58
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bdb0      	pop	{r4, r5, r7, pc}
 80021ee:	bf00      	nop
 80021f0:	08009810 	.word	0x08009810
 80021f4:	20000260 	.word	0x20000260
 80021f8:	20000264 	.word	0x20000264
 80021fc:	08009820 	.word	0x08009820
 8002200:	20000258 	.word	0x20000258
 8002204:	0800983c 	.word	0x0800983c
 8002208:	2000025c 	.word	0x2000025c

0800220c <Task_Commucation>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_Commucation */
void Task_Commucation(void const * argument)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	BaseType_t xStatus_Send;
	BaseType_t xStatus_Receive;
  /* Infinite loop */
  for(;;)
  {
	if(p2m_pc.head==0xFC&&p2m_pc.end==0xFF){
 8002214:	4b16      	ldr	r3, [pc, #88]	; (8002270 <Task_Commucation+0x64>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2bfc      	cmp	r3, #252	; 0xfc
 800221a:	d10c      	bne.n	8002236 <Task_Commucation+0x2a>
 800221c:	4b14      	ldr	r3, [pc, #80]	; (8002270 <Task_Commucation+0x64>)
 800221e:	785b      	ldrb	r3, [r3, #1]
 8002220:	2bff      	cmp	r3, #255	; 0xff
 8002222:	d108      	bne.n	8002236 <Task_Commucation+0x2a>
		xStatus_Send = xQueueSendToBack(PC_To_MotorQueueHandle,&p2m_pc,1000);
 8002224:	4b13      	ldr	r3, [pc, #76]	; (8002274 <Task_Commucation+0x68>)
 8002226:	6818      	ldr	r0, [r3, #0]
 8002228:	2300      	movs	r3, #0
 800222a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800222e:	4910      	ldr	r1, [pc, #64]	; (8002270 <Task_Commucation+0x64>)
 8002230:	f005 f86c 	bl	800730c <xQueueGenericSend>
 8002234:	60f8      	str	r0, [r7, #12]
		if(xStatus_Send==pdPASS){}else{}
	}else{}

	xStatus_Receive = xQueueReceive(Motor_To_PC_QueueHandle, &m2p_pc, 1000);
 8002236:	4b10      	ldr	r3, [pc, #64]	; (8002278 <Task_Commucation+0x6c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800223e:	490f      	ldr	r1, [pc, #60]	; (800227c <Task_Commucation+0x70>)
 8002240:	4618      	mov	r0, r3
 8002242:	f005 f961 	bl	8007508 <xQueueReceive>
 8002246:	60b8      	str	r0, [r7, #8]
	if(xStatus_Receive==pdPASS){
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d109      	bne.n	8002262 <Task_Commucation+0x56>
		if(m2p_pc.head==0xFC&&m2p_pc.end==0xFF){
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <Task_Commucation+0x70>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	2bfc      	cmp	r3, #252	; 0xfc
 8002254:	d105      	bne.n	8002262 <Task_Commucation+0x56>
 8002256:	4b09      	ldr	r3, [pc, #36]	; (800227c <Task_Commucation+0x70>)
 8002258:	785b      	ldrb	r3, [r3, #1]
 800225a:	2bff      	cmp	r3, #255	; 0xff
 800225c:	d101      	bne.n	8002262 <Task_Commucation+0x56>
			PC_PackMessage();
 800225e:	f7ff fe39 	bl	8001ed4 <PC_PackMessage>
		}else{}//end m2p_pc.id
	}else{}//end xStatus_Receive
	debugPrint("Hello World\n");
 8002262:	4807      	ldr	r0, [pc, #28]	; (8002280 <Task_Commucation+0x74>)
 8002264:	f7fe fddc 	bl	8000e20 <debugPrint>
    osDelay(10);
 8002268:	200a      	movs	r0, #10
 800226a:	f004 fe24 	bl	8006eb6 <osDelay>
	if(p2m_pc.head==0xFC&&p2m_pc.end==0xFF){
 800226e:	e7d1      	b.n	8002214 <Task_Commucation+0x8>
 8002270:	2000009c 	.word	0x2000009c
 8002274:	20000260 	.word	0x20000260
 8002278:	20000264 	.word	0x20000264
 800227c:	200000ac 	.word	0x200000ac
 8002280:	08009858 	.word	0x08009858

08002284 <Task_MotorCtrl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_MotorCtrl */
void Task_MotorCtrl(void const * argument)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  BaseType_t xStatus_Send;
  BaseType_t xStatus_Receive;
	/* Infinite loop */
  for(;;)
  {
	xStatus_Receive = xQueueReceive(PC_To_MotorQueueHandle, &p2m_motor,0);
 800228c:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <Task_MotorCtrl+0x5c>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2200      	movs	r2, #0
 8002292:	4914      	ldr	r1, [pc, #80]	; (80022e4 <Task_MotorCtrl+0x60>)
 8002294:	4618      	mov	r0, r3
 8002296:	f005 f937 	bl	8007508 <xQueueReceive>
 800229a:	60f8      	str	r0, [r7, #12]
	if(xStatus_Receive==pdPASS){
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d109      	bne.n	80022b6 <Task_MotorCtrl+0x32>
		if(p2m_motor.head==0xFC&&p2m_motor.end==0xFF){
 80022a2:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <Task_MotorCtrl+0x60>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2bfc      	cmp	r3, #252	; 0xfc
 80022a8:	d105      	bne.n	80022b6 <Task_MotorCtrl+0x32>
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <Task_MotorCtrl+0x60>)
 80022ac:	785b      	ldrb	r3, [r3, #1]
 80022ae:	2bff      	cmp	r3, #255	; 0xff
 80022b0:	d101      	bne.n	80022b6 <Task_MotorCtrl+0x32>
			//Motor_CMDUnpack();
			Motor_Debug_CMDUnpack();
 80022b2:	f7ff fa71 	bl	8001798 <Motor_Debug_CMDUnpack>
		}
	}else{}//end xStatus
	if(m2p_motor.head==0xFC&&m2p_motor.end==0xFF){
 80022b6:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <Task_MotorCtrl+0x64>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2bfc      	cmp	r3, #252	; 0xfc
 80022bc:	d10c      	bne.n	80022d8 <Task_MotorCtrl+0x54>
 80022be:	4b0a      	ldr	r3, [pc, #40]	; (80022e8 <Task_MotorCtrl+0x64>)
 80022c0:	785b      	ldrb	r3, [r3, #1]
 80022c2:	2bff      	cmp	r3, #255	; 0xff
 80022c4:	d108      	bne.n	80022d8 <Task_MotorCtrl+0x54>
		xStatus_Send = xQueueSend(Motor_To_PC_QueueHandle,&m2p_motor,1000);
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <Task_MotorCtrl+0x68>)
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	2300      	movs	r3, #0
 80022cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022d0:	4905      	ldr	r1, [pc, #20]	; (80022e8 <Task_MotorCtrl+0x64>)
 80022d2:	f005 f81b 	bl	800730c <xQueueGenericSend>
 80022d6:	60b8      	str	r0, [r7, #8]
		if(xStatus_Send==pdPASS){

		}else{}
	}
	osDelay(10);
 80022d8:	200a      	movs	r0, #10
 80022da:	f004 fdec 	bl	8006eb6 <osDelay>
	xStatus_Receive = xQueueReceive(PC_To_MotorQueueHandle, &p2m_motor,0);
 80022de:	e7d5      	b.n	800228c <Task_MotorCtrl+0x8>
 80022e0:	20000260 	.word	0x20000260
 80022e4:	20000070 	.word	0x20000070
 80022e8:	20000060 	.word	0x20000060
 80022ec:	20000264 	.word	0x20000264

080022f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08c      	sub	sp, #48	; 0x30
 80022f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f6:	f107 031c 	add.w	r3, r7, #28
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	4b51      	ldr	r3, [pc, #324]	; (8002450 <MX_GPIO_Init+0x160>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4a50      	ldr	r2, [pc, #320]	; (8002450 <MX_GPIO_Init+0x160>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4b4e      	ldr	r3, [pc, #312]	; (8002450 <MX_GPIO_Init+0x160>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	4b4a      	ldr	r3, [pc, #296]	; (8002450 <MX_GPIO_Init+0x160>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a49      	ldr	r2, [pc, #292]	; (8002450 <MX_GPIO_Init+0x160>)
 800232c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b47      	ldr	r3, [pc, #284]	; (8002450 <MX_GPIO_Init+0x160>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	4b43      	ldr	r3, [pc, #268]	; (8002450 <MX_GPIO_Init+0x160>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a42      	ldr	r2, [pc, #264]	; (8002450 <MX_GPIO_Init+0x160>)
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b40      	ldr	r3, [pc, #256]	; (8002450 <MX_GPIO_Init+0x160>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b3c      	ldr	r3, [pc, #240]	; (8002450 <MX_GPIO_Init+0x160>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	4a3b      	ldr	r2, [pc, #236]	; (8002450 <MX_GPIO_Init+0x160>)
 8002364:	f043 0308 	orr.w	r3, r3, #8
 8002368:	6313      	str	r3, [r2, #48]	; 0x30
 800236a:	4b39      	ldr	r3, [pc, #228]	; (8002450 <MX_GPIO_Init+0x160>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	60bb      	str	r3, [r7, #8]
 800237a:	4b35      	ldr	r3, [pc, #212]	; (8002450 <MX_GPIO_Init+0x160>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	4a34      	ldr	r2, [pc, #208]	; (8002450 <MX_GPIO_Init+0x160>)
 8002380:	f043 0304 	orr.w	r3, r3, #4
 8002384:	6313      	str	r3, [r2, #48]	; 0x30
 8002386:	4b32      	ldr	r3, [pc, #200]	; (8002450 <MX_GPIO_Init+0x160>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	f003 0304 	and.w	r3, r3, #4
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	4b2e      	ldr	r3, [pc, #184]	; (8002450 <MX_GPIO_Init+0x160>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	4a2d      	ldr	r2, [pc, #180]	; (8002450 <MX_GPIO_Init+0x160>)
 800239c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a0:	6313      	str	r3, [r2, #48]	; 0x30
 80023a2:	4b2b      	ldr	r3, [pc, #172]	; (8002450 <MX_GPIO_Init+0x160>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023aa:	607b      	str	r3, [r7, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	4b27      	ldr	r3, [pc, #156]	; (8002450 <MX_GPIO_Init+0x160>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	4a26      	ldr	r2, [pc, #152]	; (8002450 <MX_GPIO_Init+0x160>)
 80023b8:	f043 0320 	orr.w	r3, r3, #32
 80023bc:	6313      	str	r3, [r2, #48]	; 0x30
 80023be:	4b24      	ldr	r3, [pc, #144]	; (8002450 <MX_GPIO_Init+0x160>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	f003 0320 	and.w	r3, r3, #32
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
 80023ca:	2200      	movs	r2, #0
 80023cc:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 80023d0:	4820      	ldr	r0, [pc, #128]	; (8002454 <MX_GPIO_Init+0x164>)
 80023d2:	f002 faa3 	bl	800491c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 80023d6:	2201      	movs	r2, #1
 80023d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023dc:	481e      	ldr	r0, [pc, #120]	; (8002458 <MX_GPIO_Init+0x168>)
 80023de:	f002 fa9d 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 80023e2:	2201      	movs	r2, #1
 80023e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023e8:	481c      	ldr	r0, [pc, #112]	; (800245c <MX_GPIO_Init+0x16c>)
 80023ea:	f002 fa97 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PG8 PG7 PG6 PG5
                           PG4 PG3 PG2 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5
 80023ee:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 80023f2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f4:	2301      	movs	r3, #1
 80023f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f8:	2300      	movs	r3, #0
 80023fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fc:	2300      	movs	r3, #0
 80023fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002400:	f107 031c 	add.w	r3, r7, #28
 8002404:	4619      	mov	r1, r3
 8002406:	4813      	ldr	r0, [pc, #76]	; (8002454 <MX_GPIO_Init+0x164>)
 8002408:	f002 f8dc 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800240c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002410:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002412:	2301      	movs	r3, #1
 8002414:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241a:	2300      	movs	r3, #0
 800241c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800241e:	f107 031c 	add.w	r3, r7, #28
 8002422:	4619      	mov	r1, r3
 8002424:	480c      	ldr	r0, [pc, #48]	; (8002458 <MX_GPIO_Init+0x168>)
 8002426:	f002 f8cd 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800242a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800242e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002430:	2301      	movs	r3, #1
 8002432:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002438:	2300      	movs	r3, #0
 800243a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800243c:	f107 031c 	add.w	r3, r7, #28
 8002440:	4619      	mov	r1, r3
 8002442:	4806      	ldr	r0, [pc, #24]	; (800245c <MX_GPIO_Init+0x16c>)
 8002444:	f002 f8be 	bl	80045c4 <HAL_GPIO_Init>

}
 8002448:	bf00      	nop
 800244a:	3730      	adds	r7, #48	; 0x30
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40023800 	.word	0x40023800
 8002454:	40021800 	.word	0x40021800
 8002458:	40021000 	.word	0x40021000
 800245c:	40021400 	.word	0x40021400

08002460 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002464:	f000 fccc 	bl	8002e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002468:	f000 f81a 	bl	80024a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800246c:	f7ff ff40 	bl	80022f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002470:	f7ff fe0c 	bl	800208c <MX_DMA_Init>
  MX_CAN1_Init();
 8002474:	f7ff fd84 	bl	8001f80 <MX_CAN1_Init>
  MX_UART7_Init();
 8002478:	f000 f9f4 	bl	8002864 <MX_UART7_Init>
  MX_UART8_Init();
 800247c:	f000 fa1c 	bl	80028b8 <MX_UART8_Init>
  MX_USART6_UART_Init();
 8002480:	f000 fa6e 	bl	8002960 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8002484:	f000 fa42 	bl	800290c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  CAN_FilterConfig();
 8002488:	f7fe fcf2 	bl	8000e70 <CAN_FilterConfig>
  motor_init();
 800248c:	f7fe fd6e 	bl	8000f6c <motor_init>
  Start_PCReceiveIT();
 8002490:	f7ff fc7c 	bl	8001d8c <Start_PCReceiveIT>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002494:	f7ff fe62 	bl	800215c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002498:	f004 fcba 	bl	8006e10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800249c:	e7fe      	b.n	800249c <main+0x3c>
	...

080024a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b094      	sub	sp, #80	; 0x50
 80024a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024a6:	f107 0320 	add.w	r3, r7, #32
 80024aa:	2230      	movs	r2, #48	; 0x30
 80024ac:	2100      	movs	r1, #0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f006 fd1c 	bl	8008eec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024b4:	f107 030c 	add.w	r3, r7, #12
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
 80024c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	4b28      	ldr	r3, [pc, #160]	; (800256c <SystemClock_Config+0xcc>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	4a27      	ldr	r2, [pc, #156]	; (800256c <SystemClock_Config+0xcc>)
 80024ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d2:	6413      	str	r3, [r2, #64]	; 0x40
 80024d4:	4b25      	ldr	r3, [pc, #148]	; (800256c <SystemClock_Config+0xcc>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024e0:	2300      	movs	r3, #0
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	4b22      	ldr	r3, [pc, #136]	; (8002570 <SystemClock_Config+0xd0>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a21      	ldr	r2, [pc, #132]	; (8002570 <SystemClock_Config+0xd0>)
 80024ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024ee:	6013      	str	r3, [r2, #0]
 80024f0:	4b1f      	ldr	r3, [pc, #124]	; (8002570 <SystemClock_Config+0xd0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80024f8:	607b      	str	r3, [r7, #4]
 80024fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024fc:	2301      	movs	r3, #1
 80024fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002500:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002504:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002506:	2302      	movs	r3, #2
 8002508:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800250a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800250e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002510:	2306      	movs	r3, #6
 8002512:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002514:	23a8      	movs	r3, #168	; 0xa8
 8002516:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002518:	2302      	movs	r3, #2
 800251a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800251c:	2304      	movs	r3, #4
 800251e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002520:	f107 0320 	add.w	r3, r7, #32
 8002524:	4618      	mov	r0, r3
 8002526:	f002 fa13 	bl	8004950 <HAL_RCC_OscConfig>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002530:	f000 f832 	bl	8002598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002534:	230f      	movs	r3, #15
 8002536:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002538:	2302      	movs	r3, #2
 800253a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002540:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002544:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800254a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800254c:	f107 030c 	add.w	r3, r7, #12
 8002550:	2105      	movs	r1, #5
 8002552:	4618      	mov	r0, r3
 8002554:	f002 fc74 	bl	8004e40 <HAL_RCC_ClockConfig>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800255e:	f000 f81b 	bl	8002598 <Error_Handler>
  }
}
 8002562:	bf00      	nop
 8002564:	3750      	adds	r7, #80	; 0x50
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40007000 	.word	0x40007000

08002574 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a04      	ldr	r2, [pc, #16]	; (8002594 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d101      	bne.n	800258a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002586:	f000 fc5d 	bl	8002e44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40001400 	.word	0x40001400

08002598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800259c:	b672      	cpsid	i
}
 800259e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <Error_Handler+0x8>
	...

080025a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	607b      	str	r3, [r7, #4]
 80025ae:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_MspInit+0x54>)
 80025b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b2:	4a11      	ldr	r2, [pc, #68]	; (80025f8 <HAL_MspInit+0x54>)
 80025b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025b8:	6453      	str	r3, [r2, #68]	; 0x44
 80025ba:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <HAL_MspInit+0x54>)
 80025bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <HAL_MspInit+0x54>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	4a0a      	ldr	r2, [pc, #40]	; (80025f8 <HAL_MspInit+0x54>)
 80025d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d4:	6413      	str	r3, [r2, #64]	; 0x40
 80025d6:	4b08      	ldr	r3, [pc, #32]	; (80025f8 <HAL_MspInit+0x54>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	210f      	movs	r1, #15
 80025e6:	f06f 0001 	mvn.w	r0, #1
 80025ea:	f001 fbbf 	bl	8003d6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ee:	bf00      	nop
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40023800 	.word	0x40023800

080025fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08e      	sub	sp, #56	; 0x38
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	4b33      	ldr	r3, [pc, #204]	; (80026e0 <HAL_InitTick+0xe4>)
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	4a32      	ldr	r2, [pc, #200]	; (80026e0 <HAL_InitTick+0xe4>)
 8002616:	f043 0320 	orr.w	r3, r3, #32
 800261a:	6413      	str	r3, [r2, #64]	; 0x40
 800261c:	4b30      	ldr	r3, [pc, #192]	; (80026e0 <HAL_InitTick+0xe4>)
 800261e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002628:	f107 0210 	add.w	r2, r7, #16
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	4611      	mov	r1, r2
 8002632:	4618      	mov	r0, r3
 8002634:	f002 fde4 	bl	8005200 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800263c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263e:	2b00      	cmp	r3, #0
 8002640:	d103      	bne.n	800264a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002642:	f002 fdb5 	bl	80051b0 <HAL_RCC_GetPCLK1Freq>
 8002646:	6378      	str	r0, [r7, #52]	; 0x34
 8002648:	e004      	b.n	8002654 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800264a:	f002 fdb1 	bl	80051b0 <HAL_RCC_GetPCLK1Freq>
 800264e:	4603      	mov	r3, r0
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002656:	4a23      	ldr	r2, [pc, #140]	; (80026e4 <HAL_InitTick+0xe8>)
 8002658:	fba2 2303 	umull	r2, r3, r2, r3
 800265c:	0c9b      	lsrs	r3, r3, #18
 800265e:	3b01      	subs	r3, #1
 8002660:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002662:	4b21      	ldr	r3, [pc, #132]	; (80026e8 <HAL_InitTick+0xec>)
 8002664:	4a21      	ldr	r2, [pc, #132]	; (80026ec <HAL_InitTick+0xf0>)
 8002666:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002668:	4b1f      	ldr	r3, [pc, #124]	; (80026e8 <HAL_InitTick+0xec>)
 800266a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800266e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002670:	4a1d      	ldr	r2, [pc, #116]	; (80026e8 <HAL_InitTick+0xec>)
 8002672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002674:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <HAL_InitTick+0xec>)
 8002678:	2200      	movs	r2, #0
 800267a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800267c:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <HAL_InitTick+0xec>)
 800267e:	2200      	movs	r2, #0
 8002680:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002682:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <HAL_InitTick+0xec>)
 8002684:	2200      	movs	r2, #0
 8002686:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002688:	4817      	ldr	r0, [pc, #92]	; (80026e8 <HAL_InitTick+0xec>)
 800268a:	f002 fdeb 	bl	8005264 <HAL_TIM_Base_Init>
 800268e:	4603      	mov	r3, r0
 8002690:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002694:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002698:	2b00      	cmp	r3, #0
 800269a:	d11b      	bne.n	80026d4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 800269c:	4812      	ldr	r0, [pc, #72]	; (80026e8 <HAL_InitTick+0xec>)
 800269e:	f002 fe3b 	bl	8005318 <HAL_TIM_Base_Start_IT>
 80026a2:	4603      	mov	r3, r0
 80026a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80026a8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d111      	bne.n	80026d4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80026b0:	2037      	movs	r0, #55	; 0x37
 80026b2:	f001 fb77 	bl	8003da4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d808      	bhi.n	80026ce <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80026bc:	2200      	movs	r2, #0
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	2037      	movs	r0, #55	; 0x37
 80026c2:	f001 fb53 	bl	8003d6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026c6:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <HAL_InitTick+0xf4>)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6013      	str	r3, [r2, #0]
 80026cc:	e002      	b.n	80026d4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80026d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3738      	adds	r7, #56	; 0x38
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40023800 	.word	0x40023800
 80026e4:	431bde83 	.word	0x431bde83
 80026e8:	200004bc 	.word	0x200004bc
 80026ec:	40001400 	.word	0x40001400
 80026f0:	200000c4 	.word	0x200000c4

080026f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026f8:	e7fe      	b.n	80026f8 <NMI_Handler+0x4>

080026fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026fa:	b480      	push	{r7}
 80026fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026fe:	e7fe      	b.n	80026fe <HardFault_Handler+0x4>

08002700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002704:	e7fe      	b.n	8002704 <MemManage_Handler+0x4>

08002706 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800270a:	e7fe      	b.n	800270a <BusFault_Handler+0x4>

0800270c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002710:	e7fe      	b.n	8002710 <UsageFault_Handler+0x4>

08002712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002712:	b480      	push	{r7}
 8002714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002716:	bf00      	nop
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002724:	4802      	ldr	r0, [pc, #8]	; (8002730 <DMA1_Stream1_IRQHandler+0x10>)
 8002726:	f001 fce3 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000678 	.word	0x20000678

08002734 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8002738:	4802      	ldr	r0, [pc, #8]	; (8002744 <DMA1_Stream3_IRQHandler+0x10>)
 800273a:	f001 fcd9 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000618 	.word	0x20000618

08002748 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800274c:	4802      	ldr	r0, [pc, #8]	; (8002758 <DMA1_Stream4_IRQHandler+0x10>)
 800274e:	f001 fccf 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200006d8 	.word	0x200006d8

0800275c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002760:	4802      	ldr	r0, [pc, #8]	; (800276c <CAN1_RX0_IRQHandler+0x10>)
 8002762:	f001 f81b 	bl	800379c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20000230 	.word	0x20000230

08002770 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002774:	4802      	ldr	r0, [pc, #8]	; (8002780 <TIM7_IRQHandler+0x10>)
 8002776:	f002 fe3f 	bl	80053f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	200004bc 	.word	0x200004bc

08002784 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002788:	4802      	ldr	r0, [pc, #8]	; (8002794 <DMA2_Stream1_IRQHandler+0x10>)
 800278a:	f001 fcb1 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000738 	.word	0x20000738

08002798 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800279c:	4802      	ldr	r0, [pc, #8]	; (80027a8 <DMA2_Stream6_IRQHandler+0x10>)
 800279e:	f001 fca7 	bl	80040f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80027a2:	bf00      	nop
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000798 	.word	0x20000798

080027ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80027b0:	4802      	ldr	r0, [pc, #8]	; (80027bc <USART6_IRQHandler+0x10>)
 80027b2:	f003 f9c9 	bl	8005b48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80027b6:	bf00      	nop
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	200005d4 	.word	0x200005d4

080027c0 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80027c4:	4802      	ldr	r0, [pc, #8]	; (80027d0 <UART7_IRQHandler+0x10>)
 80027c6:	f003 f9bf 	bl	8005b48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000508 	.word	0x20000508

080027d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027dc:	4a14      	ldr	r2, [pc, #80]	; (8002830 <_sbrk+0x5c>)
 80027de:	4b15      	ldr	r3, [pc, #84]	; (8002834 <_sbrk+0x60>)
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027e8:	4b13      	ldr	r3, [pc, #76]	; (8002838 <_sbrk+0x64>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027f0:	4b11      	ldr	r3, [pc, #68]	; (8002838 <_sbrk+0x64>)
 80027f2:	4a12      	ldr	r2, [pc, #72]	; (800283c <_sbrk+0x68>)
 80027f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027f6:	4b10      	ldr	r3, [pc, #64]	; (8002838 <_sbrk+0x64>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	429a      	cmp	r2, r3
 8002802:	d207      	bcs.n	8002814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002804:	f006 fb3a 	bl	8008e7c <__errno>
 8002808:	4603      	mov	r3, r0
 800280a:	220c      	movs	r2, #12
 800280c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800280e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002812:	e009      	b.n	8002828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <_sbrk+0x64>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800281a:	4b07      	ldr	r3, [pc, #28]	; (8002838 <_sbrk+0x64>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4413      	add	r3, r2
 8002822:	4a05      	ldr	r2, [pc, #20]	; (8002838 <_sbrk+0x64>)
 8002824:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002826:	68fb      	ldr	r3, [r7, #12]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20030000 	.word	0x20030000
 8002834:	00000400 	.word	0x00000400
 8002838:	20000504 	.word	0x20000504
 800283c:	20004560 	.word	0x20004560

08002840 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <SystemInit+0x20>)
 8002846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800284a:	4a05      	ldr	r2, [pc, #20]	; (8002860 <SystemInit+0x20>)
 800284c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002850:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002854:	bf00      	nop
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8002868:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <MX_UART7_Init+0x4c>)
 800286a:	4a12      	ldr	r2, [pc, #72]	; (80028b4 <MX_UART7_Init+0x50>)
 800286c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800286e:	4b10      	ldr	r3, [pc, #64]	; (80028b0 <MX_UART7_Init+0x4c>)
 8002870:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002874:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <MX_UART7_Init+0x4c>)
 8002878:	2200      	movs	r2, #0
 800287a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <MX_UART7_Init+0x4c>)
 800287e:	2200      	movs	r2, #0
 8002880:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8002882:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <MX_UART7_Init+0x4c>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002888:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <MX_UART7_Init+0x4c>)
 800288a:	220c      	movs	r2, #12
 800288c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800288e:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <MX_UART7_Init+0x4c>)
 8002890:	2200      	movs	r2, #0
 8002892:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002894:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <MX_UART7_Init+0x4c>)
 8002896:	2200      	movs	r2, #0
 8002898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800289a:	4805      	ldr	r0, [pc, #20]	; (80028b0 <MX_UART7_Init+0x4c>)
 800289c:	f002 ff90 	bl	80057c0 <HAL_UART_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <MX_UART7_Init+0x46>
  {
    Error_Handler();
 80028a6:	f7ff fe77 	bl	8002598 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000508 	.word	0x20000508
 80028b4:	40007800 	.word	0x40007800

080028b8 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80028bc:	4b11      	ldr	r3, [pc, #68]	; (8002904 <MX_UART8_Init+0x4c>)
 80028be:	4a12      	ldr	r2, [pc, #72]	; (8002908 <MX_UART8_Init+0x50>)
 80028c0:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80028c2:	4b10      	ldr	r3, [pc, #64]	; (8002904 <MX_UART8_Init+0x4c>)
 80028c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028c8:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80028ca:	4b0e      	ldr	r3, [pc, #56]	; (8002904 <MX_UART8_Init+0x4c>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80028d0:	4b0c      	ldr	r3, [pc, #48]	; (8002904 <MX_UART8_Init+0x4c>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80028d6:	4b0b      	ldr	r3, [pc, #44]	; (8002904 <MX_UART8_Init+0x4c>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80028dc:	4b09      	ldr	r3, [pc, #36]	; (8002904 <MX_UART8_Init+0x4c>)
 80028de:	220c      	movs	r2, #12
 80028e0:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028e2:	4b08      	ldr	r3, [pc, #32]	; (8002904 <MX_UART8_Init+0x4c>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e8:	4b06      	ldr	r3, [pc, #24]	; (8002904 <MX_UART8_Init+0x4c>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80028ee:	4805      	ldr	r0, [pc, #20]	; (8002904 <MX_UART8_Init+0x4c>)
 80028f0:	f002 ff66 	bl	80057c0 <HAL_UART_Init>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_UART8_Init+0x46>
  {
    Error_Handler();
 80028fa:	f7ff fe4d 	bl	8002598 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	2000054c 	.word	0x2000054c
 8002908:	40007c00 	.word	0x40007c00

0800290c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002910:	4b11      	ldr	r3, [pc, #68]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002912:	4a12      	ldr	r2, [pc, #72]	; (800295c <MX_USART3_UART_Init+0x50>)
 8002914:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002916:	4b10      	ldr	r3, [pc, #64]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002918:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800291c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800291e:	4b0e      	ldr	r3, [pc, #56]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002920:	2200      	movs	r2, #0
 8002922:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002924:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002926:	2200      	movs	r2, #0
 8002928:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800292a:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 800292c:	2200      	movs	r2, #0
 800292e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002930:	4b09      	ldr	r3, [pc, #36]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002932:	220c      	movs	r2, #12
 8002934:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002936:	4b08      	ldr	r3, [pc, #32]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002938:	2200      	movs	r2, #0
 800293a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 800293e:	2200      	movs	r2, #0
 8002940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002942:	4805      	ldr	r0, [pc, #20]	; (8002958 <MX_USART3_UART_Init+0x4c>)
 8002944:	f002 ff3c 	bl	80057c0 <HAL_UART_Init>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800294e:	f7ff fe23 	bl	8002598 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000590 	.word	0x20000590
 800295c:	40004800 	.word	0x40004800

08002960 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 8002966:	4a12      	ldr	r2, [pc, #72]	; (80029b0 <MX_USART6_UART_Init+0x50>)
 8002968:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800296a:	4b10      	ldr	r3, [pc, #64]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 800296c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002970:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002978:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800297e:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 8002980:	2200      	movs	r2, #0
 8002982:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002984:	4b09      	ldr	r3, [pc, #36]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 8002986:	220c      	movs	r2, #12
 8002988:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800298a:	4b08      	ldr	r3, [pc, #32]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 800298c:	2200      	movs	r2, #0
 800298e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002990:	4b06      	ldr	r3, [pc, #24]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 8002992:	2200      	movs	r2, #0
 8002994:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002996:	4805      	ldr	r0, [pc, #20]	; (80029ac <MX_USART6_UART_Init+0x4c>)
 8002998:	f002 ff12 	bl	80057c0 <HAL_UART_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80029a2:	f7ff fdf9 	bl	8002598 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200005d4 	.word	0x200005d4
 80029b0:	40011400 	.word	0x40011400

080029b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b090      	sub	sp, #64	; 0x40
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a95      	ldr	r2, [pc, #596]	; (8002c28 <HAL_UART_MspInit+0x274>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d164      	bne.n	8002aa0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80029da:	4b94      	ldr	r3, [pc, #592]	; (8002c2c <HAL_UART_MspInit+0x278>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	4a93      	ldr	r2, [pc, #588]	; (8002c2c <HAL_UART_MspInit+0x278>)
 80029e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80029e4:	6413      	str	r3, [r2, #64]	; 0x40
 80029e6:	4b91      	ldr	r3, [pc, #580]	; (8002c2c <HAL_UART_MspInit+0x278>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80029ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80029f0:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	627b      	str	r3, [r7, #36]	; 0x24
 80029f6:	4b8d      	ldr	r3, [pc, #564]	; (8002c2c <HAL_UART_MspInit+0x278>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fa:	4a8c      	ldr	r2, [pc, #560]	; (8002c2c <HAL_UART_MspInit+0x278>)
 80029fc:	f043 0310 	orr.w	r3, r3, #16
 8002a00:	6313      	str	r3, [r2, #48]	; 0x30
 8002a02:	4b8a      	ldr	r3, [pc, #552]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	f003 0310 	and.w	r3, r3, #16
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8002a0e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002a12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a14:	2302      	movs	r3, #2
 8002a16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002a20:	2308      	movs	r3, #8
 8002a22:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4881      	ldr	r0, [pc, #516]	; (8002c30 <HAL_UART_MspInit+0x27c>)
 8002a2c:	f001 fdca 	bl	80045c4 <HAL_GPIO_Init>

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA1_Stream3;
 8002a30:	4b80      	ldr	r3, [pc, #512]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a32:	4a81      	ldr	r2, [pc, #516]	; (8002c38 <HAL_UART_MspInit+0x284>)
 8002a34:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Channel = DMA_CHANNEL_5;
 8002a36:	4b7f      	ldr	r3, [pc, #508]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a38:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002a3c:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a3e:	4b7d      	ldr	r3, [pc, #500]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a44:	4b7b      	ldr	r3, [pc, #492]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a4a:	4b7a      	ldr	r3, [pc, #488]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a50:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a52:	4b78      	ldr	r3, [pc, #480]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a58:	4b76      	ldr	r3, [pc, #472]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_CIRCULAR;
 8002a5e:	4b75      	ldr	r3, [pc, #468]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a64:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a66:	4b73      	ldr	r3, [pc, #460]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a6c:	4b71      	ldr	r3, [pc, #452]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8002a72:	4870      	ldr	r0, [pc, #448]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a74:	f001 f9a4 	bl	8003dc0 <HAL_DMA_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002a7e:	f7ff fd8b 	bl	8002598 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a6b      	ldr	r2, [pc, #428]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a86:	639a      	str	r2, [r3, #56]	; 0x38
 8002a88:	4a6a      	ldr	r2, [pc, #424]	; (8002c34 <HAL_UART_MspInit+0x280>)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 7, 0);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2107      	movs	r1, #7
 8002a92:	2052      	movs	r0, #82	; 0x52
 8002a94:	f001 f96a 	bl	8003d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002a98:	2052      	movs	r0, #82	; 0x52
 8002a9a:	f001 f983 	bl	8003da4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002a9e:	e173      	b.n	8002d88 <HAL_UART_MspInit+0x3d4>
  else if(uartHandle->Instance==UART8)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a65      	ldr	r2, [pc, #404]	; (8002c3c <HAL_UART_MspInit+0x288>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d12c      	bne.n	8002b04 <HAL_UART_MspInit+0x150>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	623b      	str	r3, [r7, #32]
 8002aae:	4b5f      	ldr	r3, [pc, #380]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	4a5e      	ldr	r2, [pc, #376]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002ab4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aba:	4b5c      	ldr	r3, [pc, #368]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002ac2:	623b      	str	r3, [r7, #32]
 8002ac4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61fb      	str	r3, [r7, #28]
 8002aca:	4b58      	ldr	r3, [pc, #352]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a57      	ldr	r2, [pc, #348]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002ad0:	f043 0310 	orr.w	r3, r3, #16
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b55      	ldr	r3, [pc, #340]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	61fb      	str	r3, [r7, #28]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aee:	2303      	movs	r3, #3
 8002af0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002af2:	2308      	movs	r3, #8
 8002af4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002af6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002afa:	4619      	mov	r1, r3
 8002afc:	484c      	ldr	r0, [pc, #304]	; (8002c30 <HAL_UART_MspInit+0x27c>)
 8002afe:	f001 fd61 	bl	80045c4 <HAL_GPIO_Init>
}
 8002b02:	e141      	b.n	8002d88 <HAL_UART_MspInit+0x3d4>
  else if(uartHandle->Instance==USART3)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a4d      	ldr	r2, [pc, #308]	; (8002c40 <HAL_UART_MspInit+0x28c>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	f040 80a4 	bne.w	8002c58 <HAL_UART_MspInit+0x2a4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b10:	2300      	movs	r3, #0
 8002b12:	61bb      	str	r3, [r7, #24]
 8002b14:	4b45      	ldr	r3, [pc, #276]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	4a44      	ldr	r2, [pc, #272]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002b1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b1e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b20:	4b42      	ldr	r3, [pc, #264]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b28:	61bb      	str	r3, [r7, #24]
 8002b2a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]
 8002b30:	4b3e      	ldr	r3, [pc, #248]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b34:	4a3d      	ldr	r2, [pc, #244]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002b36:	f043 0304 	orr.w	r3, r3, #4
 8002b3a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3c:	4b3b      	ldr	r3, [pc, #236]	; (8002c2c <HAL_UART_MspInit+0x278>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	617b      	str	r3, [r7, #20]
 8002b46:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8002b48:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b56:	2303      	movs	r3, #3
 8002b58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b5a:	2307      	movs	r3, #7
 8002b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b62:	4619      	mov	r1, r3
 8002b64:	4837      	ldr	r0, [pc, #220]	; (8002c44 <HAL_UART_MspInit+0x290>)
 8002b66:	f001 fd2d 	bl	80045c4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002b6a:	4b37      	ldr	r3, [pc, #220]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b6c:	4a37      	ldr	r2, [pc, #220]	; (8002c4c <HAL_UART_MspInit+0x298>)
 8002b6e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b76:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b78:	4b33      	ldr	r3, [pc, #204]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b7e:	4b32      	ldr	r3, [pc, #200]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b84:	4b30      	ldr	r3, [pc, #192]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b8a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b8c:	4b2e      	ldr	r3, [pc, #184]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b92:	4b2d      	ldr	r3, [pc, #180]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002b98:	4b2b      	ldr	r3, [pc, #172]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002b9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b9e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ba0:	4b29      	ldr	r3, [pc, #164]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ba6:	4b28      	ldr	r3, [pc, #160]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002bac:	4826      	ldr	r0, [pc, #152]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002bae:	f001 f907 	bl	8003dc0 <HAL_DMA_Init>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_UART_MspInit+0x208>
      Error_Handler();
 8002bb8:	f7ff fcee 	bl	8002598 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a22      	ldr	r2, [pc, #136]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002bc0:	639a      	str	r2, [r3, #56]	; 0x38
 8002bc2:	4a21      	ldr	r2, [pc, #132]	; (8002c48 <HAL_UART_MspInit+0x294>)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8002bc8:	4b21      	ldr	r3, [pc, #132]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bca:	4a22      	ldr	r2, [pc, #136]	; (8002c54 <HAL_UART_MspInit+0x2a0>)
 8002bcc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8002bce:	4b20      	ldr	r3, [pc, #128]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bd0:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002bd4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bd6:	4b1e      	ldr	r3, [pc, #120]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bd8:	2240      	movs	r2, #64	; 0x40
 8002bda:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bdc:	4b1c      	ldr	r3, [pc, #112]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002be2:	4b1b      	ldr	r3, [pc, #108]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002be4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002be8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bea:	4b19      	ldr	r3, [pc, #100]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bf0:	4b17      	ldr	r3, [pc, #92]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002bf6:	4b16      	ldr	r3, [pc, #88]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bfc:	4b14      	ldr	r3, [pc, #80]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c02:	4b13      	ldr	r3, [pc, #76]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002c08:	4811      	ldr	r0, [pc, #68]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002c0a:	f001 f8d9 	bl	8003dc0 <HAL_DMA_Init>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_UART_MspInit+0x264>
      Error_Handler();
 8002c14:	f7ff fcc0 	bl	8002598 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a0d      	ldr	r2, [pc, #52]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002c1c:	635a      	str	r2, [r3, #52]	; 0x34
 8002c1e:	4a0c      	ldr	r2, [pc, #48]	; (8002c50 <HAL_UART_MspInit+0x29c>)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002c24:	e0b0      	b.n	8002d88 <HAL_UART_MspInit+0x3d4>
 8002c26:	bf00      	nop
 8002c28:	40007800 	.word	0x40007800
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40021000 	.word	0x40021000
 8002c34:	20000618 	.word	0x20000618
 8002c38:	40026058 	.word	0x40026058
 8002c3c:	40007c00 	.word	0x40007c00
 8002c40:	40004800 	.word	0x40004800
 8002c44:	40020800 	.word	0x40020800
 8002c48:	20000678 	.word	0x20000678
 8002c4c:	40026028 	.word	0x40026028
 8002c50:	200006d8 	.word	0x200006d8
 8002c54:	40026070 	.word	0x40026070
  else if(uartHandle->Instance==USART6)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a4c      	ldr	r2, [pc, #304]	; (8002d90 <HAL_UART_MspInit+0x3dc>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	f040 8092 	bne.w	8002d88 <HAL_UART_MspInit+0x3d4>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	4b4a      	ldr	r3, [pc, #296]	; (8002d94 <HAL_UART_MspInit+0x3e0>)
 8002c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6c:	4a49      	ldr	r2, [pc, #292]	; (8002d94 <HAL_UART_MspInit+0x3e0>)
 8002c6e:	f043 0320 	orr.w	r3, r3, #32
 8002c72:	6453      	str	r3, [r2, #68]	; 0x44
 8002c74:	4b47      	ldr	r3, [pc, #284]	; (8002d94 <HAL_UART_MspInit+0x3e0>)
 8002c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c78:	f003 0320 	and.w	r3, r3, #32
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c80:	2300      	movs	r3, #0
 8002c82:	60fb      	str	r3, [r7, #12]
 8002c84:	4b43      	ldr	r3, [pc, #268]	; (8002d94 <HAL_UART_MspInit+0x3e0>)
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	4a42      	ldr	r2, [pc, #264]	; (8002d94 <HAL_UART_MspInit+0x3e0>)
 8002c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c8e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c90:	4b40      	ldr	r3, [pc, #256]	; (8002d94 <HAL_UART_MspInit+0x3e0>)
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8002c9c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8002ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002caa:	2303      	movs	r3, #3
 8002cac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002cae:	2308      	movs	r3, #8
 8002cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002cb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4837      	ldr	r0, [pc, #220]	; (8002d98 <HAL_UART_MspInit+0x3e4>)
 8002cba:	f001 fc83 	bl	80045c4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002cbe:	4b37      	ldr	r3, [pc, #220]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cc0:	4a37      	ldr	r2, [pc, #220]	; (8002da0 <HAL_UART_MspInit+0x3ec>)
 8002cc2:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002cc4:	4b35      	ldr	r3, [pc, #212]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cc6:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002cca:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ccc:	4b33      	ldr	r3, [pc, #204]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cd2:	4b32      	ldr	r3, [pc, #200]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cd8:	4b30      	ldr	r3, [pc, #192]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cde:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ce0:	4b2e      	ldr	r3, [pc, #184]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ce6:	4b2d      	ldr	r3, [pc, #180]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002cec:	4b2b      	ldr	r3, [pc, #172]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cf2:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002cf4:	4b29      	ldr	r3, [pc, #164]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cfa:	4b28      	ldr	r3, [pc, #160]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002d00:	4826      	ldr	r0, [pc, #152]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002d02:	f001 f85d 	bl	8003dc0 <HAL_DMA_Init>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_UART_MspInit+0x35c>
      Error_Handler();
 8002d0c:	f7ff fc44 	bl	8002598 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a22      	ldr	r2, [pc, #136]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002d14:	639a      	str	r2, [r3, #56]	; 0x38
 8002d16:	4a21      	ldr	r2, [pc, #132]	; (8002d9c <HAL_UART_MspInit+0x3e8>)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002d1c:	4b21      	ldr	r3, [pc, #132]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d1e:	4a22      	ldr	r2, [pc, #136]	; (8002da8 <HAL_UART_MspInit+0x3f4>)
 8002d20:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002d22:	4b20      	ldr	r3, [pc, #128]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d24:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002d28:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d2a:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d2c:	2240      	movs	r2, #64	; 0x40
 8002d2e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d30:	4b1c      	ldr	r3, [pc, #112]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d36:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d3c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d3e:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d44:	4b17      	ldr	r3, [pc, #92]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002d4a:	4b16      	ldr	r3, [pc, #88]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d50:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d56:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002d5c:	4811      	ldr	r0, [pc, #68]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d5e:	f001 f82f 	bl	8003dc0 <HAL_DMA_Init>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <HAL_UART_MspInit+0x3b8>
      Error_Handler();
 8002d68:	f7ff fc16 	bl	8002598 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a0d      	ldr	r2, [pc, #52]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d70:	635a      	str	r2, [r3, #52]	; 0x34
 8002d72:	4a0c      	ldr	r2, [pc, #48]	; (8002da4 <HAL_UART_MspInit+0x3f0>)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2106      	movs	r1, #6
 8002d7c:	2047      	movs	r0, #71	; 0x47
 8002d7e:	f000 fff5 	bl	8003d6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002d82:	2047      	movs	r0, #71	; 0x47
 8002d84:	f001 f80e 	bl	8003da4 <HAL_NVIC_EnableIRQ>
}
 8002d88:	bf00      	nop
 8002d8a:	3740      	adds	r7, #64	; 0x40
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40011400 	.word	0x40011400
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40021800 	.word	0x40021800
 8002d9c:	20000738 	.word	0x20000738
 8002da0:	40026428 	.word	0x40026428
 8002da4:	20000798 	.word	0x20000798
 8002da8:	400264a0 	.word	0x400264a0

08002dac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002dac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002de4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002db0:	480d      	ldr	r0, [pc, #52]	; (8002de8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002db2:	490e      	ldr	r1, [pc, #56]	; (8002dec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002db4:	4a0e      	ldr	r2, [pc, #56]	; (8002df0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db8:	e002      	b.n	8002dc0 <LoopCopyDataInit>

08002dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dbe:	3304      	adds	r3, #4

08002dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dc4:	d3f9      	bcc.n	8002dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dc6:	4a0b      	ldr	r2, [pc, #44]	; (8002df4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002dc8:	4c0b      	ldr	r4, [pc, #44]	; (8002df8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dcc:	e001      	b.n	8002dd2 <LoopFillZerobss>

08002dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dd0:	3204      	adds	r2, #4

08002dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dd4:	d3fb      	bcc.n	8002dce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002dd6:	f7ff fd33 	bl	8002840 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002dda:	f006 f855 	bl	8008e88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dde:	f7ff fb3f 	bl	8002460 <main>
  bx  lr    
 8002de2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002de4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002de8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dec:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 8002df0:	080098d4 	.word	0x080098d4
  ldr r2, =_sbss
 8002df4:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8002df8:	20004560 	.word	0x20004560

08002dfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dfc:	e7fe      	b.n	8002dfc <ADC_IRQHandler>
	...

08002e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e04:	4b0e      	ldr	r3, [pc, #56]	; (8002e40 <HAL_Init+0x40>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a0d      	ldr	r2, [pc, #52]	; (8002e40 <HAL_Init+0x40>)
 8002e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e10:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <HAL_Init+0x40>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a0a      	ldr	r2, [pc, #40]	; (8002e40 <HAL_Init+0x40>)
 8002e16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e1c:	4b08      	ldr	r3, [pc, #32]	; (8002e40 <HAL_Init+0x40>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a07      	ldr	r2, [pc, #28]	; (8002e40 <HAL_Init+0x40>)
 8002e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e28:	2003      	movs	r0, #3
 8002e2a:	f000 ff94 	bl	8003d56 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e2e:	2000      	movs	r0, #0
 8002e30:	f7ff fbe4 	bl	80025fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e34:	f7ff fbb6 	bl	80025a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40023c00 	.word	0x40023c00

08002e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e48:	4b06      	ldr	r3, [pc, #24]	; (8002e64 <HAL_IncTick+0x20>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_IncTick+0x24>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4413      	add	r3, r2
 8002e54:	4a04      	ldr	r2, [pc, #16]	; (8002e68 <HAL_IncTick+0x24>)
 8002e56:	6013      	str	r3, [r2, #0]
}
 8002e58:	bf00      	nop
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	200000c8 	.word	0x200000c8
 8002e68:	200007f8 	.word	0x200007f8

08002e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e70:	4b03      	ldr	r3, [pc, #12]	; (8002e80 <HAL_GetTick+0x14>)
 8002e72:	681b      	ldr	r3, [r3, #0]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	200007f8 	.word	0x200007f8

08002e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e8c:	f7ff ffee 	bl	8002e6c <HAL_GetTick>
 8002e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e9c:	d005      	beq.n	8002eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ec8 <HAL_Delay+0x44>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eaa:	bf00      	nop
 8002eac:	f7ff ffde 	bl	8002e6c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d8f7      	bhi.n	8002eac <HAL_Delay+0x28>
  {
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	200000c8 	.word	0x200000c8

08002ecc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0ed      	b.n	80030ba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d102      	bne.n	8002ef0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff f87e 	bl	8001fec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f00:	f7ff ffb4 	bl	8002e6c <HAL_GetTick>
 8002f04:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f06:	e012      	b.n	8002f2e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f08:	f7ff ffb0 	bl	8002e6c <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b0a      	cmp	r3, #10
 8002f14:	d90b      	bls.n	8002f2e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2205      	movs	r2, #5
 8002f26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0c5      	b.n	80030ba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0e5      	beq.n	8002f08 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0202 	bic.w	r2, r2, #2
 8002f4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f4c:	f7ff ff8e 	bl	8002e6c <HAL_GetTick>
 8002f50:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f52:	e012      	b.n	8002f7a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f54:	f7ff ff8a 	bl	8002e6c <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b0a      	cmp	r3, #10
 8002f60:	d90b      	bls.n	8002f7a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2205      	movs	r2, #5
 8002f72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e09f      	b.n	80030ba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1e5      	bne.n	8002f54 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	7e1b      	ldrb	r3, [r3, #24]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d108      	bne.n	8002fa2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e007      	b.n	8002fb2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	7e5b      	ldrb	r3, [r3, #25]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d108      	bne.n	8002fcc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fc8:	601a      	str	r2, [r3, #0]
 8002fca:	e007      	b.n	8002fdc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fda:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	7e9b      	ldrb	r3, [r3, #26]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d108      	bne.n	8002ff6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0220 	orr.w	r2, r2, #32
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	e007      	b.n	8003006 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0220 	bic.w	r2, r2, #32
 8003004:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	7edb      	ldrb	r3, [r3, #27]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d108      	bne.n	8003020 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0210 	bic.w	r2, r2, #16
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	e007      	b.n	8003030 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f042 0210 	orr.w	r2, r2, #16
 800302e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	7f1b      	ldrb	r3, [r3, #28]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d108      	bne.n	800304a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0208 	orr.w	r2, r2, #8
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	e007      	b.n	800305a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 0208 	bic.w	r2, r2, #8
 8003058:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	7f5b      	ldrb	r3, [r3, #29]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d108      	bne.n	8003074 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0204 	orr.w	r2, r2, #4
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	e007      	b.n	8003084 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0204 	bic.w	r2, r2, #4
 8003082:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	ea42 0103 	orr.w	r1, r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	1e5a      	subs	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030da:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80030dc:	7cfb      	ldrb	r3, [r7, #19]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d003      	beq.n	80030ea <HAL_CAN_ConfigFilter+0x26>
 80030e2:	7cfb      	ldrb	r3, [r7, #19]
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	f040 80be 	bne.w	8003266 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80030ea:	4b65      	ldr	r3, [pc, #404]	; (8003280 <HAL_CAN_ConfigFilter+0x1bc>)
 80030ec:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80030f4:	f043 0201 	orr.w	r2, r3, #1
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003104:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003118:	021b      	lsls	r3, r3, #8
 800311a:	431a      	orrs	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	f003 031f 	and.w	r3, r3, #31
 800312a:	2201      	movs	r2, #1
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	43db      	mvns	r3, r3
 800313c:	401a      	ands	r2, r3
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	69db      	ldr	r3, [r3, #28]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d123      	bne.n	8003194 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	43db      	mvns	r3, r3
 8003156:	401a      	ands	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800316e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	3248      	adds	r2, #72	; 0x48
 8003174:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003188:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800318a:	6979      	ldr	r1, [r7, #20]
 800318c:	3348      	adds	r3, #72	; 0x48
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	440b      	add	r3, r1
 8003192:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d122      	bne.n	80031e2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	431a      	orrs	r2, r3
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80031bc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	3248      	adds	r2, #72	; 0x48
 80031c2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031d6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031d8:	6979      	ldr	r1, [r7, #20]
 80031da:	3348      	adds	r3, #72	; 0x48
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	440b      	add	r3, r1
 80031e0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d109      	bne.n	80031fe <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	401a      	ands	r2, r3
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80031fc:	e007      	b.n	800320e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	431a      	orrs	r2, r3
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	43db      	mvns	r3, r3
 8003220:	401a      	ands	r2, r3
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003228:	e007      	b.n	800323a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	431a      	orrs	r2, r3
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d107      	bne.n	8003252 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	431a      	orrs	r2, r3
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003258:	f023 0201 	bic.w	r2, r3, #1
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003262:	2300      	movs	r3, #0
 8003264:	e006      	b.n	8003274 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
  }
}
 8003274:	4618      	mov	r0, r3
 8003276:	371c      	adds	r7, #28
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	40006400 	.word	0x40006400

08003284 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b01      	cmp	r3, #1
 8003296:	d12e      	bne.n	80032f6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0201 	bic.w	r2, r2, #1
 80032ae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80032b0:	f7ff fddc 	bl	8002e6c <HAL_GetTick>
 80032b4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80032b6:	e012      	b.n	80032de <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80032b8:	f7ff fdd8 	bl	8002e6c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b0a      	cmp	r3, #10
 80032c4:	d90b      	bls.n	80032de <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2205      	movs	r2, #5
 80032d6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e012      	b.n	8003304 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1e5      	bne.n	80032b8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	e006      	b.n	8003304 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
  }
}
 8003304:	4618      	mov	r0, r3
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800330c:	b480      	push	{r7}
 800330e:	b089      	sub	sp, #36	; 0x24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
 8003318:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003320:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800332a:	7ffb      	ldrb	r3, [r7, #31]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d003      	beq.n	8003338 <HAL_CAN_AddTxMessage+0x2c>
 8003330:	7ffb      	ldrb	r3, [r7, #31]
 8003332:	2b02      	cmp	r3, #2
 8003334:	f040 80b8 	bne.w	80034a8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10a      	bne.n	8003358 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003348:	2b00      	cmp	r3, #0
 800334a:	d105      	bne.n	8003358 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003352:	2b00      	cmp	r3, #0
 8003354:	f000 80a0 	beq.w	8003498 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	0e1b      	lsrs	r3, r3, #24
 800335c:	f003 0303 	and.w	r3, r3, #3
 8003360:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	2b02      	cmp	r3, #2
 8003366:	d907      	bls.n	8003378 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e09e      	b.n	80034b6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003378:	2201      	movs	r2, #1
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	409a      	lsls	r2, r3
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10d      	bne.n	80033a6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003394:	68f9      	ldr	r1, [r7, #12]
 8003396:	6809      	ldr	r1, [r1, #0]
 8003398:	431a      	orrs	r2, r3
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	3318      	adds	r3, #24
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	440b      	add	r3, r1
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	e00f      	b.n	80033c6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80033b0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80033b6:	68f9      	ldr	r1, [r7, #12]
 80033b8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80033ba:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	3318      	adds	r3, #24
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	440b      	add	r3, r1
 80033c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6819      	ldr	r1, [r3, #0]
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	691a      	ldr	r2, [r3, #16]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	3318      	adds	r3, #24
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	440b      	add	r3, r1
 80033d6:	3304      	adds	r3, #4
 80033d8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	7d1b      	ldrb	r3, [r3, #20]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d111      	bne.n	8003406 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	3318      	adds	r3, #24
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	4413      	add	r3, r2
 80033ee:	3304      	adds	r3, #4
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	6811      	ldr	r1, [r2, #0]
 80033f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3318      	adds	r3, #24
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	440b      	add	r3, r1
 8003402:	3304      	adds	r3, #4
 8003404:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3307      	adds	r3, #7
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	061a      	lsls	r2, r3, #24
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3306      	adds	r3, #6
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	041b      	lsls	r3, r3, #16
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3305      	adds	r3, #5
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	4313      	orrs	r3, r2
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	3204      	adds	r2, #4
 8003426:	7812      	ldrb	r2, [r2, #0]
 8003428:	4610      	mov	r0, r2
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	6811      	ldr	r1, [r2, #0]
 800342e:	ea43 0200 	orr.w	r2, r3, r0
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	440b      	add	r3, r1
 8003438:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800343c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3303      	adds	r3, #3
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	061a      	lsls	r2, r3, #24
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	3302      	adds	r3, #2
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	041b      	lsls	r3, r3, #16
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3301      	adds	r3, #1
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	021b      	lsls	r3, r3, #8
 8003458:	4313      	orrs	r3, r2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	4610      	mov	r0, r2
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	6811      	ldr	r1, [r2, #0]
 8003464:	ea43 0200 	orr.w	r2, r3, r0
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	440b      	add	r3, r1
 800346e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003472:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	3318      	adds	r3, #24
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	4413      	add	r3, r2
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	6811      	ldr	r1, [r2, #0]
 8003486:	f043 0201 	orr.w	r2, r3, #1
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	3318      	adds	r3, #24
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	440b      	add	r3, r1
 8003492:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	e00e      	b.n	80034b6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e006      	b.n	80034b6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
  }
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3724      	adds	r7, #36	; 0x24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80034c2:	b480      	push	{r7}
 80034c4:	b085      	sub	sp, #20
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034d4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80034d6:	7afb      	ldrb	r3, [r7, #11]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d002      	beq.n	80034e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80034dc:	7afb      	ldrb	r3, [r7, #11]
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d11d      	bne.n	800351e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	3301      	adds	r3, #1
 80034f4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	3301      	adds	r3, #1
 8003508:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d002      	beq.n	800351e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3301      	adds	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800351e:	68fb      	ldr	r3, [r7, #12]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800352c:	b480      	push	{r7}
 800352e:	b087      	sub	sp, #28
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	607a      	str	r2, [r7, #4]
 8003538:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003540:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003542:	7dfb      	ldrb	r3, [r7, #23]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d003      	beq.n	8003550 <HAL_CAN_GetRxMessage+0x24>
 8003548:	7dfb      	ldrb	r3, [r7, #23]
 800354a:	2b02      	cmp	r3, #2
 800354c:	f040 80f3 	bne.w	8003736 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10e      	bne.n	8003574 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f003 0303 	and.w	r3, r3, #3
 8003560:	2b00      	cmp	r3, #0
 8003562:	d116      	bne.n	8003592 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003568:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e0e7      	b.n	8003744 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d107      	bne.n	8003592 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003586:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e0d8      	b.n	8003744 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	331b      	adds	r3, #27
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	4413      	add	r3, r2
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0204 	and.w	r2, r3, #4
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10c      	bne.n	80035ca <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	331b      	adds	r3, #27
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	4413      	add	r3, r2
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	0d5b      	lsrs	r3, r3, #21
 80035c0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	e00b      	b.n	80035e2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	331b      	adds	r3, #27
 80035d2:	011b      	lsls	r3, r3, #4
 80035d4:	4413      	add	r3, r2
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	08db      	lsrs	r3, r3, #3
 80035da:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	331b      	adds	r3, #27
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	4413      	add	r3, r2
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0202 	and.w	r2, r3, #2
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	331b      	adds	r3, #27
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	4413      	add	r3, r2
 8003604:	3304      	adds	r3, #4
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 020f 	and.w	r2, r3, #15
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	331b      	adds	r3, #27
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	4413      	add	r3, r2
 800361c:	3304      	adds	r3, #4
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	0a1b      	lsrs	r3, r3, #8
 8003622:	b2da      	uxtb	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	331b      	adds	r3, #27
 8003630:	011b      	lsls	r3, r3, #4
 8003632:	4413      	add	r3, r2
 8003634:	3304      	adds	r3, #4
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	b29a      	uxth	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	4413      	add	r3, r2
 800364a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	b2da      	uxtb	r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	011b      	lsls	r3, r3, #4
 800365e:	4413      	add	r3, r2
 8003660:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	0a1a      	lsrs	r2, r3, #8
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	3301      	adds	r3, #1
 800366c:	b2d2      	uxtb	r2, r2
 800366e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	4413      	add	r3, r2
 800367a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	0c1a      	lsrs	r2, r3, #16
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	3302      	adds	r3, #2
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	4413      	add	r3, r2
 8003694:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	0e1a      	lsrs	r2, r3, #24
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	3303      	adds	r3, #3
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	3304      	adds	r3, #4
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	011b      	lsls	r3, r3, #4
 80036c4:	4413      	add	r3, r2
 80036c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	0a1a      	lsrs	r2, r3, #8
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	3305      	adds	r3, #5
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	4413      	add	r3, r2
 80036e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	0c1a      	lsrs	r2, r3, #16
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	3306      	adds	r3, #6
 80036ec:	b2d2      	uxtb	r2, r2
 80036ee:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	4413      	add	r3, r2
 80036fa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	0e1a      	lsrs	r2, r3, #24
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	3307      	adds	r3, #7
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d108      	bne.n	8003722 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0220 	orr.w	r2, r2, #32
 800371e:	60da      	str	r2, [r3, #12]
 8003720:	e007      	b.n	8003732 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f042 0220 	orr.w	r2, r2, #32
 8003730:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	e006      	b.n	8003744 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	371c      	adds	r7, #28
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003760:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d002      	beq.n	800376e <HAL_CAN_ActivateNotification+0x1e>
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d109      	bne.n	8003782 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6959      	ldr	r1, [r3, #20]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	e006      	b.n	8003790 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3714      	adds	r7, #20
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b08a      	sub	sp, #40	; 0x28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80037a4:	2300      	movs	r3, #0
 80037a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d07c      	beq.n	80038dc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d023      	beq.n	8003834 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2201      	movs	r2, #1
 80037f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f983 	bl	8003b0a <HAL_CAN_TxMailbox0CompleteCallback>
 8003804:	e016      	b.n	8003834 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	d004      	beq.n	800381a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003812:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003816:	627b      	str	r3, [r7, #36]	; 0x24
 8003818:	e00c      	b.n	8003834 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	f003 0308 	and.w	r3, r3, #8
 8003820:	2b00      	cmp	r3, #0
 8003822:	d004      	beq.n	800382e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003826:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800382a:	627b      	str	r3, [r7, #36]	; 0x24
 800382c:	e002      	b.n	8003834 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f989 	bl	8003b46 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d024      	beq.n	8003888 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003846:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f963 	bl	8003b1e <HAL_CAN_TxMailbox1CompleteCallback>
 8003858:	e016      	b.n	8003888 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003860:	2b00      	cmp	r3, #0
 8003862:	d004      	beq.n	800386e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003866:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800386a:	627b      	str	r3, [r7, #36]	; 0x24
 800386c:	e00c      	b.n	8003888 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003874:	2b00      	cmp	r3, #0
 8003876:	d004      	beq.n	8003882 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800387e:	627b      	str	r3, [r7, #36]	; 0x24
 8003880:	e002      	b.n	8003888 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f969 	bl	8003b5a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d024      	beq.n	80038dc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800389a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f943 	bl	8003b32 <HAL_CAN_TxMailbox2CompleteCallback>
 80038ac:	e016      	b.n	80038dc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d004      	beq.n	80038c2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80038b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038be:	627b      	str	r3, [r7, #36]	; 0x24
 80038c0:	e00c      	b.n	80038dc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d004      	beq.n	80038d6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038d2:	627b      	str	r3, [r7, #36]	; 0x24
 80038d4:	e002      	b.n	80038dc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f949 	bl	8003b6e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00c      	beq.n	8003900 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f003 0310 	and.w	r3, r3, #16
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038f6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2210      	movs	r2, #16
 80038fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d006      	beq.n	8003922 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2208      	movs	r2, #8
 800391a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f930 	bl	8003b82 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d009      	beq.n	8003940 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f7fd fac8 	bl	8000ed0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00c      	beq.n	8003964 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	f003 0310 	and.w	r3, r3, #16
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003956:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800395a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2210      	movs	r2, #16
 8003962:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	f003 0320 	and.w	r3, r3, #32
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00b      	beq.n	8003986 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f003 0308 	and.w	r3, r3, #8
 8003974:	2b00      	cmp	r3, #0
 8003976:	d006      	beq.n	8003986 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2208      	movs	r2, #8
 800397e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f912 	bl	8003baa <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	f003 0310 	and.w	r3, r3, #16
 800398c:	2b00      	cmp	r3, #0
 800398e:	d009      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d002      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f8f9 	bl	8003b96 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80039a4:	6a3b      	ldr	r3, [r7, #32]
 80039a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00b      	beq.n	80039c6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d006      	beq.n	80039c6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2210      	movs	r2, #16
 80039be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f8fc 	bl	8003bbe <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00b      	beq.n	80039e8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d006      	beq.n	80039e8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2208      	movs	r2, #8
 80039e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 f8f5 	bl	8003bd2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d07b      	beq.n	8003aea <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d072      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80039fc:	6a3b      	ldr	r3, [r7, #32]
 80039fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d008      	beq.n	8003a18 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d008      	beq.n	8003a34 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	f043 0302 	orr.w	r3, r3, #2
 8003a32:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d008      	beq.n	8003a50 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4a:	f043 0304 	orr.w	r3, r3, #4
 8003a4e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d043      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d03e      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003a6a:	2b60      	cmp	r3, #96	; 0x60
 8003a6c:	d02b      	beq.n	8003ac6 <HAL_CAN_IRQHandler+0x32a>
 8003a6e:	2b60      	cmp	r3, #96	; 0x60
 8003a70:	d82e      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a72:	2b50      	cmp	r3, #80	; 0x50
 8003a74:	d022      	beq.n	8003abc <HAL_CAN_IRQHandler+0x320>
 8003a76:	2b50      	cmp	r3, #80	; 0x50
 8003a78:	d82a      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a7a:	2b40      	cmp	r3, #64	; 0x40
 8003a7c:	d019      	beq.n	8003ab2 <HAL_CAN_IRQHandler+0x316>
 8003a7e:	2b40      	cmp	r3, #64	; 0x40
 8003a80:	d826      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a82:	2b30      	cmp	r3, #48	; 0x30
 8003a84:	d010      	beq.n	8003aa8 <HAL_CAN_IRQHandler+0x30c>
 8003a86:	2b30      	cmp	r3, #48	; 0x30
 8003a88:	d822      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a8a:	2b10      	cmp	r3, #16
 8003a8c:	d002      	beq.n	8003a94 <HAL_CAN_IRQHandler+0x2f8>
 8003a8e:	2b20      	cmp	r3, #32
 8003a90:	d005      	beq.n	8003a9e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003a92:	e01d      	b.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	f043 0308 	orr.w	r3, r3, #8
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a9c:	e019      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	f043 0310 	orr.w	r3, r3, #16
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003aa6:	e014      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aaa:	f043 0320 	orr.w	r3, r3, #32
 8003aae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ab0:	e00f      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003aba:	e00a      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ac4:	e005      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003acc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ace:	e000      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            break;
 8003ad0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699a      	ldr	r2, [r3, #24]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ae0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2204      	movs	r2, #4
 8003ae8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f872 	bl	8003be6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003b02:	bf00      	nop
 8003b04:	3728      	adds	r7, #40	; 0x28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr

08003bd2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
	...

08003bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <__NVIC_SetPriorityGrouping+0x44>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c18:	4013      	ands	r3, r2
 8003c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c2e:	4a04      	ldr	r2, [pc, #16]	; (8003c40 <__NVIC_SetPriorityGrouping+0x44>)
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	60d3      	str	r3, [r2, #12]
}
 8003c34:	bf00      	nop
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr
 8003c40:	e000ed00 	.word	0xe000ed00

08003c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c48:	4b04      	ldr	r3, [pc, #16]	; (8003c5c <__NVIC_GetPriorityGrouping+0x18>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	0a1b      	lsrs	r3, r3, #8
 8003c4e:	f003 0307 	and.w	r3, r3, #7
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	e000ed00 	.word	0xe000ed00

08003c60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	db0b      	blt.n	8003c8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c72:	79fb      	ldrb	r3, [r7, #7]
 8003c74:	f003 021f 	and.w	r2, r3, #31
 8003c78:	4907      	ldr	r1, [pc, #28]	; (8003c98 <__NVIC_EnableIRQ+0x38>)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	095b      	lsrs	r3, r3, #5
 8003c80:	2001      	movs	r0, #1
 8003c82:	fa00 f202 	lsl.w	r2, r0, r2
 8003c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	e000e100 	.word	0xe000e100

08003c9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	6039      	str	r1, [r7, #0]
 8003ca6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	db0a      	blt.n	8003cc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	490c      	ldr	r1, [pc, #48]	; (8003ce8 <__NVIC_SetPriority+0x4c>)
 8003cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cba:	0112      	lsls	r2, r2, #4
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cc4:	e00a      	b.n	8003cdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	4908      	ldr	r1, [pc, #32]	; (8003cec <__NVIC_SetPriority+0x50>)
 8003ccc:	79fb      	ldrb	r3, [r7, #7]
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	3b04      	subs	r3, #4
 8003cd4:	0112      	lsls	r2, r2, #4
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	440b      	add	r3, r1
 8003cda:	761a      	strb	r2, [r3, #24]
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	e000e100 	.word	0xe000e100
 8003cec:	e000ed00 	.word	0xe000ed00

08003cf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b089      	sub	sp, #36	; 0x24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f1c3 0307 	rsb	r3, r3, #7
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	bf28      	it	cs
 8003d0e:	2304      	movcs	r3, #4
 8003d10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	3304      	adds	r3, #4
 8003d16:	2b06      	cmp	r3, #6
 8003d18:	d902      	bls.n	8003d20 <NVIC_EncodePriority+0x30>
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	3b03      	subs	r3, #3
 8003d1e:	e000      	b.n	8003d22 <NVIC_EncodePriority+0x32>
 8003d20:	2300      	movs	r3, #0
 8003d22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43da      	mvns	r2, r3
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	401a      	ands	r2, r3
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d42:	43d9      	mvns	r1, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d48:	4313      	orrs	r3, r2
         );
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3724      	adds	r7, #36	; 0x24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b082      	sub	sp, #8
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff ff4c 	bl	8003bfc <__NVIC_SetPriorityGrouping>
}
 8003d64:	bf00      	nop
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	4603      	mov	r3, r0
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d7e:	f7ff ff61 	bl	8003c44 <__NVIC_GetPriorityGrouping>
 8003d82:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	68b9      	ldr	r1, [r7, #8]
 8003d88:	6978      	ldr	r0, [r7, #20]
 8003d8a:	f7ff ffb1 	bl	8003cf0 <NVIC_EncodePriority>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d94:	4611      	mov	r1, r2
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff ff80 	bl	8003c9c <__NVIC_SetPriority>
}
 8003d9c:	bf00      	nop
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff ff54 	bl	8003c60 <__NVIC_EnableIRQ>
}
 8003db8:	bf00      	nop
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003dcc:	f7ff f84e 	bl	8002e6c <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e099      	b.n	8003f10 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0201 	bic.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dfc:	e00f      	b.n	8003e1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dfe:	f7ff f835 	bl	8002e6c <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b05      	cmp	r3, #5
 8003e0a:	d908      	bls.n	8003e1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2203      	movs	r2, #3
 8003e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e078      	b.n	8003f10 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1e8      	bne.n	8003dfe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4b38      	ldr	r3, [pc, #224]	; (8003f18 <HAL_DMA_Init+0x158>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	2b04      	cmp	r3, #4
 8003e76:	d107      	bne.n	8003e88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e80:	4313      	orrs	r3, r2
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	f023 0307 	bic.w	r3, r3, #7
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d117      	bne.n	8003ee2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00e      	beq.n	8003ee2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 fb01 	bl	80044cc <DMA_CheckFifoParam>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d008      	beq.n	8003ee2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2240      	movs	r2, #64	; 0x40
 8003ed4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e016      	b.n	8003f10 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	697a      	ldr	r2, [r7, #20]
 8003ee8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 fab8 	bl	8004460 <DMA_CalcBaseAndBitshift>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef8:	223f      	movs	r2, #63	; 0x3f
 8003efa:	409a      	lsls	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	f010803f 	.word	0xf010803f

08003f1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f32:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d101      	bne.n	8003f42 <HAL_DMA_Start_IT+0x26>
 8003f3e:	2302      	movs	r3, #2
 8003f40:	e040      	b.n	8003fc4 <HAL_DMA_Start_IT+0xa8>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d12f      	bne.n	8003fb6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2202      	movs	r2, #2
 8003f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	68b9      	ldr	r1, [r7, #8]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fa4a 	bl	8004404 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f74:	223f      	movs	r2, #63	; 0x3f
 8003f76:	409a      	lsls	r2, r3
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0216 	orr.w	r2, r2, #22
 8003f8a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d007      	beq.n	8003fa4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f042 0208 	orr.w	r2, r2, #8
 8003fa2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0201 	orr.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	e005      	b.n	8003fc2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003fda:	f7fe ff47 	bl	8002e6c <HAL_GetTick>
 8003fde:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d008      	beq.n	8003ffe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2280      	movs	r2, #128	; 0x80
 8003ff0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e052      	b.n	80040a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0216 	bic.w	r2, r2, #22
 800400c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	695a      	ldr	r2, [r3, #20]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800401c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	2b00      	cmp	r3, #0
 8004024:	d103      	bne.n	800402e <HAL_DMA_Abort+0x62>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0208 	bic.w	r2, r2, #8
 800403c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0201 	bic.w	r2, r2, #1
 800404c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800404e:	e013      	b.n	8004078 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004050:	f7fe ff0c 	bl	8002e6c <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b05      	cmp	r3, #5
 800405c:	d90c      	bls.n	8004078 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2220      	movs	r2, #32
 8004062:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2203      	movs	r2, #3
 8004068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e015      	b.n	80040a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1e4      	bne.n	8004050 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800408a:	223f      	movs	r2, #63	; 0x3f
 800408c:	409a      	lsls	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3710      	adds	r7, #16
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d004      	beq.n	80040ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2280      	movs	r2, #128	; 0x80
 80040c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e00c      	b.n	80040e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2205      	movs	r2, #5
 80040ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80040f8:	2300      	movs	r3, #0
 80040fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040fc:	4b8e      	ldr	r3, [pc, #568]	; (8004338 <HAL_DMA_IRQHandler+0x248>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a8e      	ldr	r2, [pc, #568]	; (800433c <HAL_DMA_IRQHandler+0x24c>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	0a9b      	lsrs	r3, r3, #10
 8004108:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411a:	2208      	movs	r2, #8
 800411c:	409a      	lsls	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	4013      	ands	r3, r2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d01a      	beq.n	800415c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b00      	cmp	r3, #0
 8004132:	d013      	beq.n	800415c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0204 	bic.w	r2, r2, #4
 8004142:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004148:	2208      	movs	r2, #8
 800414a:	409a      	lsls	r2, r3
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004154:	f043 0201 	orr.w	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004160:	2201      	movs	r2, #1
 8004162:	409a      	lsls	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4013      	ands	r3, r2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d012      	beq.n	8004192 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00b      	beq.n	8004192 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800417e:	2201      	movs	r2, #1
 8004180:	409a      	lsls	r2, r3
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418a:	f043 0202 	orr.w	r2, r3, #2
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004196:	2204      	movs	r2, #4
 8004198:	409a      	lsls	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	4013      	ands	r3, r2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d012      	beq.n	80041c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00b      	beq.n	80041c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b4:	2204      	movs	r2, #4
 80041b6:	409a      	lsls	r2, r3
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c0:	f043 0204 	orr.w	r2, r3, #4
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041cc:	2210      	movs	r2, #16
 80041ce:	409a      	lsls	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4013      	ands	r3, r2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d043      	beq.n	8004260 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d03c      	beq.n	8004260 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ea:	2210      	movs	r2, #16
 80041ec:	409a      	lsls	r2, r3
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d018      	beq.n	8004232 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d108      	bne.n	8004220 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	2b00      	cmp	r3, #0
 8004214:	d024      	beq.n	8004260 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	4798      	blx	r3
 800421e:	e01f      	b.n	8004260 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004224:	2b00      	cmp	r3, #0
 8004226:	d01b      	beq.n	8004260 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	4798      	blx	r3
 8004230:	e016      	b.n	8004260 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423c:	2b00      	cmp	r3, #0
 800423e:	d107      	bne.n	8004250 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 0208 	bic.w	r2, r2, #8
 800424e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	2220      	movs	r2, #32
 8004266:	409a      	lsls	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4013      	ands	r3, r2
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 808f 	beq.w	8004390 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0310 	and.w	r3, r3, #16
 800427c:	2b00      	cmp	r3, #0
 800427e:	f000 8087 	beq.w	8004390 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004286:	2220      	movs	r2, #32
 8004288:	409a      	lsls	r2, r3
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b05      	cmp	r3, #5
 8004298:	d136      	bne.n	8004308 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 0216 	bic.w	r2, r2, #22
 80042a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	695a      	ldr	r2, [r3, #20]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d103      	bne.n	80042ca <HAL_DMA_IRQHandler+0x1da>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d007      	beq.n	80042da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0208 	bic.w	r2, r2, #8
 80042d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042de:	223f      	movs	r2, #63	; 0x3f
 80042e0:	409a      	lsls	r2, r3
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d07e      	beq.n	80043fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	4798      	blx	r3
        }
        return;
 8004306:	e079      	b.n	80043fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d01d      	beq.n	8004352 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10d      	bne.n	8004340 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004328:	2b00      	cmp	r3, #0
 800432a:	d031      	beq.n	8004390 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	4798      	blx	r3
 8004334:	e02c      	b.n	8004390 <HAL_DMA_IRQHandler+0x2a0>
 8004336:	bf00      	nop
 8004338:	200000c0 	.word	0x200000c0
 800433c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004344:	2b00      	cmp	r3, #0
 8004346:	d023      	beq.n	8004390 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	4798      	blx	r3
 8004350:	e01e      	b.n	8004390 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10f      	bne.n	8004380 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f022 0210 	bic.w	r2, r2, #16
 800436e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004384:	2b00      	cmp	r3, #0
 8004386:	d003      	beq.n	8004390 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004394:	2b00      	cmp	r3, #0
 8004396:	d032      	beq.n	80043fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d022      	beq.n	80043ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2205      	movs	r2, #5
 80043a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0201 	bic.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	3301      	adds	r3, #1
 80043c0:	60bb      	str	r3, [r7, #8]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d307      	bcc.n	80043d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f2      	bne.n	80043bc <HAL_DMA_IRQHandler+0x2cc>
 80043d6:	e000      	b.n	80043da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80043d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d005      	beq.n	80043fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	4798      	blx	r3
 80043fa:	e000      	b.n	80043fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80043fc:	bf00      	nop
    }
  }
}
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
 8004410:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004420:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	2b40      	cmp	r3, #64	; 0x40
 8004430:	d108      	bne.n	8004444 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004442:	e007      	b.n	8004454 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	60da      	str	r2, [r3, #12]
}
 8004454:	bf00      	nop
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	3b10      	subs	r3, #16
 8004470:	4a14      	ldr	r2, [pc, #80]	; (80044c4 <DMA_CalcBaseAndBitshift+0x64>)
 8004472:	fba2 2303 	umull	r2, r3, r2, r3
 8004476:	091b      	lsrs	r3, r3, #4
 8004478:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800447a:	4a13      	ldr	r2, [pc, #76]	; (80044c8 <DMA_CalcBaseAndBitshift+0x68>)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	4413      	add	r3, r2
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	461a      	mov	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b03      	cmp	r3, #3
 800448c:	d909      	bls.n	80044a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004496:	f023 0303 	bic.w	r3, r3, #3
 800449a:	1d1a      	adds	r2, r3, #4
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	659a      	str	r2, [r3, #88]	; 0x58
 80044a0:	e007      	b.n	80044b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044aa:	f023 0303 	bic.w	r3, r3, #3
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	aaaaaaab 	.word	0xaaaaaaab
 80044c8:	08009888 	.word	0x08009888

080044cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044d4:	2300      	movs	r3, #0
 80044d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d11f      	bne.n	8004526 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d856      	bhi.n	800459a <DMA_CheckFifoParam+0xce>
 80044ec:	a201      	add	r2, pc, #4	; (adr r2, 80044f4 <DMA_CheckFifoParam+0x28>)
 80044ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f2:	bf00      	nop
 80044f4:	08004505 	.word	0x08004505
 80044f8:	08004517 	.word	0x08004517
 80044fc:	08004505 	.word	0x08004505
 8004500:	0800459b 	.word	0x0800459b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004508:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d046      	beq.n	800459e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004514:	e043      	b.n	800459e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800451e:	d140      	bne.n	80045a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004524:	e03d      	b.n	80045a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800452e:	d121      	bne.n	8004574 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b03      	cmp	r3, #3
 8004534:	d837      	bhi.n	80045a6 <DMA_CheckFifoParam+0xda>
 8004536:	a201      	add	r2, pc, #4	; (adr r2, 800453c <DMA_CheckFifoParam+0x70>)
 8004538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453c:	0800454d 	.word	0x0800454d
 8004540:	08004553 	.word	0x08004553
 8004544:	0800454d 	.word	0x0800454d
 8004548:	08004565 	.word	0x08004565
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	73fb      	strb	r3, [r7, #15]
      break;
 8004550:	e030      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004556:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d025      	beq.n	80045aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004562:	e022      	b.n	80045aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800456c:	d11f      	bne.n	80045ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004572:	e01c      	b.n	80045ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	2b02      	cmp	r3, #2
 8004578:	d903      	bls.n	8004582 <DMA_CheckFifoParam+0xb6>
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d003      	beq.n	8004588 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004580:	e018      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	73fb      	strb	r3, [r7, #15]
      break;
 8004586:	e015      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00e      	beq.n	80045b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
      break;
 8004598:	e00b      	b.n	80045b2 <DMA_CheckFifoParam+0xe6>
      break;
 800459a:	bf00      	nop
 800459c:	e00a      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      break;
 800459e:	bf00      	nop
 80045a0:	e008      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      break;
 80045a2:	bf00      	nop
 80045a4:	e006      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      break;
 80045a6:	bf00      	nop
 80045a8:	e004      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      break;
 80045aa:	bf00      	nop
 80045ac:	e002      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80045ae:	bf00      	nop
 80045b0:	e000      	b.n	80045b4 <DMA_CheckFifoParam+0xe8>
      break;
 80045b2:	bf00      	nop
    }
  } 
  
  return status; 
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3714      	adds	r7, #20
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop

080045c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b089      	sub	sp, #36	; 0x24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045d6:	2300      	movs	r3, #0
 80045d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045da:	2300      	movs	r3, #0
 80045dc:	61fb      	str	r3, [r7, #28]
 80045de:	e177      	b.n	80048d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80045e0:	2201      	movs	r2, #1
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	4013      	ands	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	f040 8166 	bne.w	80048ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f003 0303 	and.w	r3, r3, #3
 8004606:	2b01      	cmp	r3, #1
 8004608:	d005      	beq.n	8004616 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004612:	2b02      	cmp	r3, #2
 8004614:	d130      	bne.n	8004678 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	2203      	movs	r2, #3
 8004622:	fa02 f303 	lsl.w	r3, r2, r3
 8004626:	43db      	mvns	r3, r3
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	4013      	ands	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68da      	ldr	r2, [r3, #12]
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4313      	orrs	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	69ba      	ldr	r2, [r7, #24]
 8004644:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800464c:	2201      	movs	r2, #1
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	091b      	lsrs	r3, r3, #4
 8004662:	f003 0201 	and.w	r2, r3, #1
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	fa02 f303 	lsl.w	r3, r2, r3
 800466c:	69ba      	ldr	r2, [r7, #24]
 800466e:	4313      	orrs	r3, r2
 8004670:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 0303 	and.w	r3, r3, #3
 8004680:	2b03      	cmp	r3, #3
 8004682:	d017      	beq.n	80046b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	005b      	lsls	r3, r3, #1
 800468e:	2203      	movs	r2, #3
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	43db      	mvns	r3, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4013      	ands	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d123      	bne.n	8004708 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	08da      	lsrs	r2, r3, #3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3208      	adds	r2, #8
 80046c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	220f      	movs	r2, #15
 80046d8:	fa02 f303 	lsl.w	r3, r2, r3
 80046dc:	43db      	mvns	r3, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4013      	ands	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	08da      	lsrs	r2, r3, #3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3208      	adds	r2, #8
 8004702:	69b9      	ldr	r1, [r7, #24]
 8004704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	2203      	movs	r2, #3
 8004714:	fa02 f303 	lsl.w	r3, r2, r3
 8004718:	43db      	mvns	r3, r3
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	4013      	ands	r3, r2
 800471e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 0203 	and.w	r2, r3, #3
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	4313      	orrs	r3, r2
 8004734:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	69ba      	ldr	r2, [r7, #24]
 800473a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 80c0 	beq.w	80048ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	4b66      	ldr	r3, [pc, #408]	; (80048e8 <HAL_GPIO_Init+0x324>)
 8004750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004752:	4a65      	ldr	r2, [pc, #404]	; (80048e8 <HAL_GPIO_Init+0x324>)
 8004754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004758:	6453      	str	r3, [r2, #68]	; 0x44
 800475a:	4b63      	ldr	r3, [pc, #396]	; (80048e8 <HAL_GPIO_Init+0x324>)
 800475c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800475e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004762:	60fb      	str	r3, [r7, #12]
 8004764:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004766:	4a61      	ldr	r2, [pc, #388]	; (80048ec <HAL_GPIO_Init+0x328>)
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	089b      	lsrs	r3, r3, #2
 800476c:	3302      	adds	r3, #2
 800476e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	220f      	movs	r2, #15
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	43db      	mvns	r3, r3
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	4013      	ands	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a58      	ldr	r2, [pc, #352]	; (80048f0 <HAL_GPIO_Init+0x32c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d037      	beq.n	8004802 <HAL_GPIO_Init+0x23e>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a57      	ldr	r2, [pc, #348]	; (80048f4 <HAL_GPIO_Init+0x330>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d031      	beq.n	80047fe <HAL_GPIO_Init+0x23a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a56      	ldr	r2, [pc, #344]	; (80048f8 <HAL_GPIO_Init+0x334>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d02b      	beq.n	80047fa <HAL_GPIO_Init+0x236>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a55      	ldr	r2, [pc, #340]	; (80048fc <HAL_GPIO_Init+0x338>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d025      	beq.n	80047f6 <HAL_GPIO_Init+0x232>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a54      	ldr	r2, [pc, #336]	; (8004900 <HAL_GPIO_Init+0x33c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d01f      	beq.n	80047f2 <HAL_GPIO_Init+0x22e>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a53      	ldr	r2, [pc, #332]	; (8004904 <HAL_GPIO_Init+0x340>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d019      	beq.n	80047ee <HAL_GPIO_Init+0x22a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a52      	ldr	r2, [pc, #328]	; (8004908 <HAL_GPIO_Init+0x344>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d013      	beq.n	80047ea <HAL_GPIO_Init+0x226>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a51      	ldr	r2, [pc, #324]	; (800490c <HAL_GPIO_Init+0x348>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d00d      	beq.n	80047e6 <HAL_GPIO_Init+0x222>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a50      	ldr	r2, [pc, #320]	; (8004910 <HAL_GPIO_Init+0x34c>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d007      	beq.n	80047e2 <HAL_GPIO_Init+0x21e>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a4f      	ldr	r2, [pc, #316]	; (8004914 <HAL_GPIO_Init+0x350>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d101      	bne.n	80047de <HAL_GPIO_Init+0x21a>
 80047da:	2309      	movs	r3, #9
 80047dc:	e012      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047de:	230a      	movs	r3, #10
 80047e0:	e010      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047e2:	2308      	movs	r3, #8
 80047e4:	e00e      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047e6:	2307      	movs	r3, #7
 80047e8:	e00c      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047ea:	2306      	movs	r3, #6
 80047ec:	e00a      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047ee:	2305      	movs	r3, #5
 80047f0:	e008      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047f2:	2304      	movs	r3, #4
 80047f4:	e006      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047f6:	2303      	movs	r3, #3
 80047f8:	e004      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e002      	b.n	8004804 <HAL_GPIO_Init+0x240>
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <HAL_GPIO_Init+0x240>
 8004802:	2300      	movs	r3, #0
 8004804:	69fa      	ldr	r2, [r7, #28]
 8004806:	f002 0203 	and.w	r2, r2, #3
 800480a:	0092      	lsls	r2, r2, #2
 800480c:	4093      	lsls	r3, r2
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	4313      	orrs	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004814:	4935      	ldr	r1, [pc, #212]	; (80048ec <HAL_GPIO_Init+0x328>)
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	089b      	lsrs	r3, r3, #2
 800481a:	3302      	adds	r3, #2
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004822:	4b3d      	ldr	r3, [pc, #244]	; (8004918 <HAL_GPIO_Init+0x354>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	43db      	mvns	r3, r3
 800482c:	69ba      	ldr	r2, [r7, #24]
 800482e:	4013      	ands	r3, r2
 8004830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800483e:	69ba      	ldr	r2, [r7, #24]
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	4313      	orrs	r3, r2
 8004844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004846:	4a34      	ldr	r2, [pc, #208]	; (8004918 <HAL_GPIO_Init+0x354>)
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800484c:	4b32      	ldr	r3, [pc, #200]	; (8004918 <HAL_GPIO_Init+0x354>)
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	43db      	mvns	r3, r3
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	4013      	ands	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d003      	beq.n	8004870 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004868:	69ba      	ldr	r2, [r7, #24]
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004870:	4a29      	ldr	r2, [pc, #164]	; (8004918 <HAL_GPIO_Init+0x354>)
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004876:	4b28      	ldr	r3, [pc, #160]	; (8004918 <HAL_GPIO_Init+0x354>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	43db      	mvns	r3, r3
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	4013      	ands	r3, r2
 8004884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	4313      	orrs	r3, r2
 8004898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800489a:	4a1f      	ldr	r2, [pc, #124]	; (8004918 <HAL_GPIO_Init+0x354>)
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048a0:	4b1d      	ldr	r3, [pc, #116]	; (8004918 <HAL_GPIO_Init+0x354>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	43db      	mvns	r3, r3
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	4013      	ands	r3, r2
 80048ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d003      	beq.n	80048c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80048bc:	69ba      	ldr	r2, [r7, #24]
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048c4:	4a14      	ldr	r2, [pc, #80]	; (8004918 <HAL_GPIO_Init+0x354>)
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	3301      	adds	r3, #1
 80048ce:	61fb      	str	r3, [r7, #28]
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	2b0f      	cmp	r3, #15
 80048d4:	f67f ae84 	bls.w	80045e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048d8:	bf00      	nop
 80048da:	bf00      	nop
 80048dc:	3724      	adds	r7, #36	; 0x24
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40023800 	.word	0x40023800
 80048ec:	40013800 	.word	0x40013800
 80048f0:	40020000 	.word	0x40020000
 80048f4:	40020400 	.word	0x40020400
 80048f8:	40020800 	.word	0x40020800
 80048fc:	40020c00 	.word	0x40020c00
 8004900:	40021000 	.word	0x40021000
 8004904:	40021400 	.word	0x40021400
 8004908:	40021800 	.word	0x40021800
 800490c:	40021c00 	.word	0x40021c00
 8004910:	40022000 	.word	0x40022000
 8004914:	40022400 	.word	0x40022400
 8004918:	40013c00 	.word	0x40013c00

0800491c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	807b      	strh	r3, [r7, #2]
 8004928:	4613      	mov	r3, r2
 800492a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800492c:	787b      	ldrb	r3, [r7, #1]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004932:	887a      	ldrh	r2, [r7, #2]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004938:	e003      	b.n	8004942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800493a:	887b      	ldrh	r3, [r7, #2]
 800493c:	041a      	lsls	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	619a      	str	r2, [r3, #24]
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e267      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b00      	cmp	r3, #0
 800496c:	d075      	beq.n	8004a5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800496e:	4b88      	ldr	r3, [pc, #544]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
 8004976:	2b04      	cmp	r3, #4
 8004978:	d00c      	beq.n	8004994 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800497a:	4b85      	ldr	r3, [pc, #532]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004982:	2b08      	cmp	r3, #8
 8004984:	d112      	bne.n	80049ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004986:	4b82      	ldr	r3, [pc, #520]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800498e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004992:	d10b      	bne.n	80049ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004994:	4b7e      	ldr	r3, [pc, #504]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d05b      	beq.n	8004a58 <HAL_RCC_OscConfig+0x108>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d157      	bne.n	8004a58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e242      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b4:	d106      	bne.n	80049c4 <HAL_RCC_OscConfig+0x74>
 80049b6:	4b76      	ldr	r3, [pc, #472]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a75      	ldr	r2, [pc, #468]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	e01d      	b.n	8004a00 <HAL_RCC_OscConfig+0xb0>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049cc:	d10c      	bne.n	80049e8 <HAL_RCC_OscConfig+0x98>
 80049ce:	4b70      	ldr	r3, [pc, #448]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a6f      	ldr	r2, [pc, #444]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	4b6d      	ldr	r3, [pc, #436]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a6c      	ldr	r2, [pc, #432]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e4:	6013      	str	r3, [r2, #0]
 80049e6:	e00b      	b.n	8004a00 <HAL_RCC_OscConfig+0xb0>
 80049e8:	4b69      	ldr	r3, [pc, #420]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a68      	ldr	r2, [pc, #416]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	4b66      	ldr	r3, [pc, #408]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a65      	ldr	r2, [pc, #404]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d013      	beq.n	8004a30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a08:	f7fe fa30 	bl	8002e6c <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a10:	f7fe fa2c 	bl	8002e6c <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b64      	cmp	r3, #100	; 0x64
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e207      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a22:	4b5b      	ldr	r3, [pc, #364]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0f0      	beq.n	8004a10 <HAL_RCC_OscConfig+0xc0>
 8004a2e:	e014      	b.n	8004a5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a30:	f7fe fa1c 	bl	8002e6c <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a38:	f7fe fa18 	bl	8002e6c <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b64      	cmp	r3, #100	; 0x64
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e1f3      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a4a:	4b51      	ldr	r3, [pc, #324]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0xe8>
 8004a56:	e000      	b.n	8004a5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d063      	beq.n	8004b2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a66:	4b4a      	ldr	r3, [pc, #296]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00b      	beq.n	8004a8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a72:	4b47      	ldr	r3, [pc, #284]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d11c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a7e:	4b44      	ldr	r3, [pc, #272]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d116      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a8a:	4b41      	ldr	r3, [pc, #260]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d005      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x152>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d001      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e1c7      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aa2:	4b3b      	ldr	r3, [pc, #236]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4937      	ldr	r1, [pc, #220]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ab6:	e03a      	b.n	8004b2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d020      	beq.n	8004b02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ac0:	4b34      	ldr	r3, [pc, #208]	; (8004b94 <HAL_RCC_OscConfig+0x244>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac6:	f7fe f9d1 	bl	8002e6c <HAL_GetTick>
 8004aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004acc:	e008      	b.n	8004ae0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ace:	f7fe f9cd 	bl	8002e6c <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d901      	bls.n	8004ae0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e1a8      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae0:	4b2b      	ldr	r3, [pc, #172]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0f0      	beq.n	8004ace <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aec:	4b28      	ldr	r3, [pc, #160]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	4925      	ldr	r1, [pc, #148]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	600b      	str	r3, [r1, #0]
 8004b00:	e015      	b.n	8004b2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b02:	4b24      	ldr	r3, [pc, #144]	; (8004b94 <HAL_RCC_OscConfig+0x244>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fe f9b0 	bl	8002e6c <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b10:	f7fe f9ac 	bl	8002e6c <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e187      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b22:	4b1b      	ldr	r3, [pc, #108]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d036      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b42:	4b15      	ldr	r3, [pc, #84]	; (8004b98 <HAL_RCC_OscConfig+0x248>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b48:	f7fe f990 	bl	8002e6c <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b50:	f7fe f98c 	bl	8002e6c <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e167      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b62:	4b0b      	ldr	r3, [pc, #44]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0f0      	beq.n	8004b50 <HAL_RCC_OscConfig+0x200>
 8004b6e:	e01b      	b.n	8004ba8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b70:	4b09      	ldr	r3, [pc, #36]	; (8004b98 <HAL_RCC_OscConfig+0x248>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b76:	f7fe f979 	bl	8002e6c <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b7c:	e00e      	b.n	8004b9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b7e:	f7fe f975 	bl	8002e6c <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d907      	bls.n	8004b9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e150      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
 8004b90:	40023800 	.word	0x40023800
 8004b94:	42470000 	.word	0x42470000
 8004b98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b9c:	4b88      	ldr	r3, [pc, #544]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004b9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1ea      	bne.n	8004b7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f000 8097 	beq.w	8004ce4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bba:	4b81      	ldr	r3, [pc, #516]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10f      	bne.n	8004be6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60bb      	str	r3, [r7, #8]
 8004bca:	4b7d      	ldr	r3, [pc, #500]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	4a7c      	ldr	r2, [pc, #496]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8004bd6:	4b7a      	ldr	r3, [pc, #488]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bde:	60bb      	str	r3, [r7, #8]
 8004be0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be2:	2301      	movs	r3, #1
 8004be4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be6:	4b77      	ldr	r3, [pc, #476]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d118      	bne.n	8004c24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bf2:	4b74      	ldr	r3, [pc, #464]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a73      	ldr	r2, [pc, #460]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bfe:	f7fe f935 	bl	8002e6c <HAL_GetTick>
 8004c02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c04:	e008      	b.n	8004c18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c06:	f7fe f931 	bl	8002e6c <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e10c      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c18:	4b6a      	ldr	r3, [pc, #424]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0f0      	beq.n	8004c06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d106      	bne.n	8004c3a <HAL_RCC_OscConfig+0x2ea>
 8004c2c:	4b64      	ldr	r3, [pc, #400]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c30:	4a63      	ldr	r2, [pc, #396]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c32:	f043 0301 	orr.w	r3, r3, #1
 8004c36:	6713      	str	r3, [r2, #112]	; 0x70
 8004c38:	e01c      	b.n	8004c74 <HAL_RCC_OscConfig+0x324>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	2b05      	cmp	r3, #5
 8004c40:	d10c      	bne.n	8004c5c <HAL_RCC_OscConfig+0x30c>
 8004c42:	4b5f      	ldr	r3, [pc, #380]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c46:	4a5e      	ldr	r2, [pc, #376]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c48:	f043 0304 	orr.w	r3, r3, #4
 8004c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c4e:	4b5c      	ldr	r3, [pc, #368]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c52:	4a5b      	ldr	r2, [pc, #364]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	6713      	str	r3, [r2, #112]	; 0x70
 8004c5a:	e00b      	b.n	8004c74 <HAL_RCC_OscConfig+0x324>
 8004c5c:	4b58      	ldr	r3, [pc, #352]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c60:	4a57      	ldr	r2, [pc, #348]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c62:	f023 0301 	bic.w	r3, r3, #1
 8004c66:	6713      	str	r3, [r2, #112]	; 0x70
 8004c68:	4b55      	ldr	r3, [pc, #340]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c6c:	4a54      	ldr	r2, [pc, #336]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c6e:	f023 0304 	bic.w	r3, r3, #4
 8004c72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d015      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7c:	f7fe f8f6 	bl	8002e6c <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c82:	e00a      	b.n	8004c9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c84:	f7fe f8f2 	bl	8002e6c <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e0cb      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c9a:	4b49      	ldr	r3, [pc, #292]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d0ee      	beq.n	8004c84 <HAL_RCC_OscConfig+0x334>
 8004ca6:	e014      	b.n	8004cd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca8:	f7fe f8e0 	bl	8002e6c <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cae:	e00a      	b.n	8004cc6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb0:	f7fe f8dc 	bl	8002e6c <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e0b5      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cc6:	4b3e      	ldr	r3, [pc, #248]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1ee      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cd2:	7dfb      	ldrb	r3, [r7, #23]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d105      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd8:	4b39      	ldr	r3, [pc, #228]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cdc:	4a38      	ldr	r2, [pc, #224]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ce2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80a1 	beq.w	8004e30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cee:	4b34      	ldr	r3, [pc, #208]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d05c      	beq.n	8004db4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d141      	bne.n	8004d86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d02:	4b31      	ldr	r3, [pc, #196]	; (8004dc8 <HAL_RCC_OscConfig+0x478>)
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d08:	f7fe f8b0 	bl	8002e6c <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d10:	f7fe f8ac 	bl	8002e6c <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e087      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d22:	4b27      	ldr	r3, [pc, #156]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f0      	bne.n	8004d10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	69da      	ldr	r2, [r3, #28]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	019b      	lsls	r3, r3, #6
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d44:	085b      	lsrs	r3, r3, #1
 8004d46:	3b01      	subs	r3, #1
 8004d48:	041b      	lsls	r3, r3, #16
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d50:	061b      	lsls	r3, r3, #24
 8004d52:	491b      	ldr	r1, [pc, #108]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d58:	4b1b      	ldr	r3, [pc, #108]	; (8004dc8 <HAL_RCC_OscConfig+0x478>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d5e:	f7fe f885 	bl	8002e6c <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d64:	e008      	b.n	8004d78 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d66:	f7fe f881 	bl	8002e6c <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e05c      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d78:	4b11      	ldr	r3, [pc, #68]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0f0      	beq.n	8004d66 <HAL_RCC_OscConfig+0x416>
 8004d84:	e054      	b.n	8004e30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d86:	4b10      	ldr	r3, [pc, #64]	; (8004dc8 <HAL_RCC_OscConfig+0x478>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8c:	f7fe f86e 	bl	8002e6c <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d94:	f7fe f86a 	bl	8002e6c <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e045      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da6:	4b06      	ldr	r3, [pc, #24]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f0      	bne.n	8004d94 <HAL_RCC_OscConfig+0x444>
 8004db2:	e03d      	b.n	8004e30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d107      	bne.n	8004dcc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e038      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
 8004dc0:	40023800 	.word	0x40023800
 8004dc4:	40007000 	.word	0x40007000
 8004dc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dcc:	4b1b      	ldr	r3, [pc, #108]	; (8004e3c <HAL_RCC_OscConfig+0x4ec>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d028      	beq.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d121      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d11a      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d111      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e12:	085b      	lsrs	r3, r3, #1
 8004e14:	3b01      	subs	r3, #1
 8004e16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d107      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d001      	beq.n	8004e30 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e000      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	40023800 	.word	0x40023800

08004e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e0cc      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e54:	4b68      	ldr	r3, [pc, #416]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 030f 	and.w	r3, r3, #15
 8004e5c:	683a      	ldr	r2, [r7, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d90c      	bls.n	8004e7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e62:	4b65      	ldr	r3, [pc, #404]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	b2d2      	uxtb	r2, r2
 8004e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e6a:	4b63      	ldr	r3, [pc, #396]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 030f 	and.w	r3, r3, #15
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d001      	beq.n	8004e7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e0b8      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d020      	beq.n	8004eca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e94:	4b59      	ldr	r3, [pc, #356]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	4a58      	ldr	r2, [pc, #352]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0308 	and.w	r3, r3, #8
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d005      	beq.n	8004eb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004eac:	4b53      	ldr	r3, [pc, #332]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	4a52      	ldr	r2, [pc, #328]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004eb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eb8:	4b50      	ldr	r3, [pc, #320]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	494d      	ldr	r1, [pc, #308]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d044      	beq.n	8004f60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d107      	bne.n	8004eee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ede:	4b47      	ldr	r3, [pc, #284]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d119      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e07f      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d003      	beq.n	8004efe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d107      	bne.n	8004f0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004efe:	4b3f      	ldr	r3, [pc, #252]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d109      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e06f      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f0e:	4b3b      	ldr	r3, [pc, #236]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e067      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f1e:	4b37      	ldr	r3, [pc, #220]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f023 0203 	bic.w	r2, r3, #3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	4934      	ldr	r1, [pc, #208]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f30:	f7fd ff9c 	bl	8002e6c <HAL_GetTick>
 8004f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f36:	e00a      	b.n	8004f4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f38:	f7fd ff98 	bl	8002e6c <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e04f      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f4e:	4b2b      	ldr	r3, [pc, #172]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f003 020c 	and.w	r2, r3, #12
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d1eb      	bne.n	8004f38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f60:	4b25      	ldr	r3, [pc, #148]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 030f 	and.w	r3, r3, #15
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d20c      	bcs.n	8004f88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6e:	4b22      	ldr	r3, [pc, #136]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f76:	4b20      	ldr	r3, [pc, #128]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 030f 	and.w	r3, r3, #15
 8004f7e:	683a      	ldr	r2, [r7, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d001      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e032      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d008      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f94:	4b19      	ldr	r3, [pc, #100]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	4916      	ldr	r1, [pc, #88]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d009      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fb2:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	490e      	ldr	r1, [pc, #56]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fc6:	f000 f821 	bl	800500c <HAL_RCC_GetSysClockFreq>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	091b      	lsrs	r3, r3, #4
 8004fd2:	f003 030f 	and.w	r3, r3, #15
 8004fd6:	490a      	ldr	r1, [pc, #40]	; (8005000 <HAL_RCC_ClockConfig+0x1c0>)
 8004fd8:	5ccb      	ldrb	r3, [r1, r3]
 8004fda:	fa22 f303 	lsr.w	r3, r2, r3
 8004fde:	4a09      	ldr	r2, [pc, #36]	; (8005004 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fe2:	4b09      	ldr	r3, [pc, #36]	; (8005008 <HAL_RCC_ClockConfig+0x1c8>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fd fb08 	bl	80025fc <HAL_InitTick>

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40023c00 	.word	0x40023c00
 8004ffc:	40023800 	.word	0x40023800
 8005000:	08009870 	.word	0x08009870
 8005004:	200000c0 	.word	0x200000c0
 8005008:	200000c4 	.word	0x200000c4

0800500c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800500c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005010:	b090      	sub	sp, #64	; 0x40
 8005012:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	637b      	str	r3, [r7, #52]	; 0x34
 8005018:	2300      	movs	r3, #0
 800501a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800501c:	2300      	movs	r3, #0
 800501e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005024:	4b59      	ldr	r3, [pc, #356]	; (800518c <HAL_RCC_GetSysClockFreq+0x180>)
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f003 030c 	and.w	r3, r3, #12
 800502c:	2b08      	cmp	r3, #8
 800502e:	d00d      	beq.n	800504c <HAL_RCC_GetSysClockFreq+0x40>
 8005030:	2b08      	cmp	r3, #8
 8005032:	f200 80a1 	bhi.w	8005178 <HAL_RCC_GetSysClockFreq+0x16c>
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_RCC_GetSysClockFreq+0x34>
 800503a:	2b04      	cmp	r3, #4
 800503c:	d003      	beq.n	8005046 <HAL_RCC_GetSysClockFreq+0x3a>
 800503e:	e09b      	b.n	8005178 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005040:	4b53      	ldr	r3, [pc, #332]	; (8005190 <HAL_RCC_GetSysClockFreq+0x184>)
 8005042:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005044:	e09b      	b.n	800517e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005046:	4b53      	ldr	r3, [pc, #332]	; (8005194 <HAL_RCC_GetSysClockFreq+0x188>)
 8005048:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800504a:	e098      	b.n	800517e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800504c:	4b4f      	ldr	r3, [pc, #316]	; (800518c <HAL_RCC_GetSysClockFreq+0x180>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005054:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005056:	4b4d      	ldr	r3, [pc, #308]	; (800518c <HAL_RCC_GetSysClockFreq+0x180>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d028      	beq.n	80050b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005062:	4b4a      	ldr	r3, [pc, #296]	; (800518c <HAL_RCC_GetSysClockFreq+0x180>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	099b      	lsrs	r3, r3, #6
 8005068:	2200      	movs	r2, #0
 800506a:	623b      	str	r3, [r7, #32]
 800506c:	627a      	str	r2, [r7, #36]	; 0x24
 800506e:	6a3b      	ldr	r3, [r7, #32]
 8005070:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005074:	2100      	movs	r1, #0
 8005076:	4b47      	ldr	r3, [pc, #284]	; (8005194 <HAL_RCC_GetSysClockFreq+0x188>)
 8005078:	fb03 f201 	mul.w	r2, r3, r1
 800507c:	2300      	movs	r3, #0
 800507e:	fb00 f303 	mul.w	r3, r0, r3
 8005082:	4413      	add	r3, r2
 8005084:	4a43      	ldr	r2, [pc, #268]	; (8005194 <HAL_RCC_GetSysClockFreq+0x188>)
 8005086:	fba0 1202 	umull	r1, r2, r0, r2
 800508a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800508c:	460a      	mov	r2, r1
 800508e:	62ba      	str	r2, [r7, #40]	; 0x28
 8005090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005092:	4413      	add	r3, r2
 8005094:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005098:	2200      	movs	r2, #0
 800509a:	61bb      	str	r3, [r7, #24]
 800509c:	61fa      	str	r2, [r7, #28]
 800509e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80050a6:	f7fb fd39 	bl	8000b1c <__aeabi_uldivmod>
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	4613      	mov	r3, r2
 80050b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050b2:	e053      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050b4:	4b35      	ldr	r3, [pc, #212]	; (800518c <HAL_RCC_GetSysClockFreq+0x180>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	099b      	lsrs	r3, r3, #6
 80050ba:	2200      	movs	r2, #0
 80050bc:	613b      	str	r3, [r7, #16]
 80050be:	617a      	str	r2, [r7, #20]
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80050c6:	f04f 0b00 	mov.w	fp, #0
 80050ca:	4652      	mov	r2, sl
 80050cc:	465b      	mov	r3, fp
 80050ce:	f04f 0000 	mov.w	r0, #0
 80050d2:	f04f 0100 	mov.w	r1, #0
 80050d6:	0159      	lsls	r1, r3, #5
 80050d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050dc:	0150      	lsls	r0, r2, #5
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	ebb2 080a 	subs.w	r8, r2, sl
 80050e6:	eb63 090b 	sbc.w	r9, r3, fp
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80050f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80050fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80050fe:	ebb2 0408 	subs.w	r4, r2, r8
 8005102:	eb63 0509 	sbc.w	r5, r3, r9
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	00eb      	lsls	r3, r5, #3
 8005110:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005114:	00e2      	lsls	r2, r4, #3
 8005116:	4614      	mov	r4, r2
 8005118:	461d      	mov	r5, r3
 800511a:	eb14 030a 	adds.w	r3, r4, sl
 800511e:	603b      	str	r3, [r7, #0]
 8005120:	eb45 030b 	adc.w	r3, r5, fp
 8005124:	607b      	str	r3, [r7, #4]
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	f04f 0300 	mov.w	r3, #0
 800512e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005132:	4629      	mov	r1, r5
 8005134:	028b      	lsls	r3, r1, #10
 8005136:	4621      	mov	r1, r4
 8005138:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800513c:	4621      	mov	r1, r4
 800513e:	028a      	lsls	r2, r1, #10
 8005140:	4610      	mov	r0, r2
 8005142:	4619      	mov	r1, r3
 8005144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005146:	2200      	movs	r2, #0
 8005148:	60bb      	str	r3, [r7, #8]
 800514a:	60fa      	str	r2, [r7, #12]
 800514c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005150:	f7fb fce4 	bl	8000b1c <__aeabi_uldivmod>
 8005154:	4602      	mov	r2, r0
 8005156:	460b      	mov	r3, r1
 8005158:	4613      	mov	r3, r2
 800515a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800515c:	4b0b      	ldr	r3, [pc, #44]	; (800518c <HAL_RCC_GetSysClockFreq+0x180>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	0c1b      	lsrs	r3, r3, #16
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	3301      	adds	r3, #1
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800516c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800516e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005170:	fbb2 f3f3 	udiv	r3, r2, r3
 8005174:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005176:	e002      	b.n	800517e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005178:	4b05      	ldr	r3, [pc, #20]	; (8005190 <HAL_RCC_GetSysClockFreq+0x184>)
 800517a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800517c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800517e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005180:	4618      	mov	r0, r3
 8005182:	3740      	adds	r7, #64	; 0x40
 8005184:	46bd      	mov	sp, r7
 8005186:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800518a:	bf00      	nop
 800518c:	40023800 	.word	0x40023800
 8005190:	00f42400 	.word	0x00f42400
 8005194:	00b71b00 	.word	0x00b71b00

08005198 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005198:	b480      	push	{r7}
 800519a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800519c:	4b03      	ldr	r3, [pc, #12]	; (80051ac <HAL_RCC_GetHCLKFreq+0x14>)
 800519e:	681b      	ldr	r3, [r3, #0]
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	200000c0 	.word	0x200000c0

080051b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80051b4:	f7ff fff0 	bl	8005198 <HAL_RCC_GetHCLKFreq>
 80051b8:	4602      	mov	r2, r0
 80051ba:	4b05      	ldr	r3, [pc, #20]	; (80051d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	0a9b      	lsrs	r3, r3, #10
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	4903      	ldr	r1, [pc, #12]	; (80051d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051c6:	5ccb      	ldrb	r3, [r1, r3]
 80051c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	40023800 	.word	0x40023800
 80051d4:	08009880 	.word	0x08009880

080051d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051dc:	f7ff ffdc 	bl	8005198 <HAL_RCC_GetHCLKFreq>
 80051e0:	4602      	mov	r2, r0
 80051e2:	4b05      	ldr	r3, [pc, #20]	; (80051f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	0b5b      	lsrs	r3, r3, #13
 80051e8:	f003 0307 	and.w	r3, r3, #7
 80051ec:	4903      	ldr	r1, [pc, #12]	; (80051fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ee:	5ccb      	ldrb	r3, [r1, r3]
 80051f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40023800 	.word	0x40023800
 80051fc:	08009880 	.word	0x08009880

08005200 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	220f      	movs	r2, #15
 800520e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005210:	4b12      	ldr	r3, [pc, #72]	; (800525c <HAL_RCC_GetClockConfig+0x5c>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f003 0203 	and.w	r2, r3, #3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800521c:	4b0f      	ldr	r3, [pc, #60]	; (800525c <HAL_RCC_GetClockConfig+0x5c>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005228:	4b0c      	ldr	r3, [pc, #48]	; (800525c <HAL_RCC_GetClockConfig+0x5c>)
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005234:	4b09      	ldr	r3, [pc, #36]	; (800525c <HAL_RCC_GetClockConfig+0x5c>)
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	08db      	lsrs	r3, r3, #3
 800523a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005242:	4b07      	ldr	r3, [pc, #28]	; (8005260 <HAL_RCC_GetClockConfig+0x60>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 020f 	and.w	r2, r3, #15
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	601a      	str	r2, [r3, #0]
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop
 800525c:	40023800 	.word	0x40023800
 8005260:	40023c00 	.word	0x40023c00

08005264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e041      	b.n	80052fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d106      	bne.n	8005290 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f839 	bl	8005302 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	3304      	adds	r3, #4
 80052a0:	4619      	mov	r1, r3
 80052a2:	4610      	mov	r0, r2
 80052a4:	f000 f9d8 	bl	8005658 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
	...

08005318 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d001      	beq.n	8005330 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e04e      	b.n	80053ce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a23      	ldr	r2, [pc, #140]	; (80053dc <HAL_TIM_Base_Start_IT+0xc4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d022      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800535a:	d01d      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1f      	ldr	r2, [pc, #124]	; (80053e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d018      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1e      	ldr	r2, [pc, #120]	; (80053e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d013      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1c      	ldr	r2, [pc, #112]	; (80053e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d00e      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a1b      	ldr	r2, [pc, #108]	; (80053ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d009      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a19      	ldr	r2, [pc, #100]	; (80053f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d004      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a18      	ldr	r2, [pc, #96]	; (80053f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d111      	bne.n	80053bc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 0307 	and.w	r3, r3, #7
 80053a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2b06      	cmp	r3, #6
 80053a8:	d010      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f042 0201 	orr.w	r2, r2, #1
 80053b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ba:	e007      	b.n	80053cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40010000 	.word	0x40010000
 80053e0:	40000400 	.word	0x40000400
 80053e4:	40000800 	.word	0x40000800
 80053e8:	40000c00 	.word	0x40000c00
 80053ec:	40010400 	.word	0x40010400
 80053f0:	40014000 	.word	0x40014000
 80053f4:	40001800 	.word	0x40001800

080053f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b02      	cmp	r3, #2
 800540c:	d122      	bne.n	8005454 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b02      	cmp	r3, #2
 800541a:	d11b      	bne.n	8005454 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f06f 0202 	mvn.w	r2, #2
 8005424:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2201      	movs	r2, #1
 800542a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	f003 0303 	and.w	r3, r3, #3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 f8ee 	bl	800561c <HAL_TIM_IC_CaptureCallback>
 8005440:	e005      	b.n	800544e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f8e0 	bl	8005608 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f8f1 	bl	8005630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	f003 0304 	and.w	r3, r3, #4
 800545e:	2b04      	cmp	r3, #4
 8005460:	d122      	bne.n	80054a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b04      	cmp	r3, #4
 800546e:	d11b      	bne.n	80054a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0204 	mvn.w	r2, #4
 8005478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f8c4 	bl	800561c <HAL_TIM_IC_CaptureCallback>
 8005494:	e005      	b.n	80054a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f8b6 	bl	8005608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f8c7 	bl	8005630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d122      	bne.n	80054fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b08      	cmp	r3, #8
 80054c2:	d11b      	bne.n	80054fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0208 	mvn.w	r2, #8
 80054cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2204      	movs	r2, #4
 80054d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	f003 0303 	and.w	r3, r3, #3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 f89a 	bl	800561c <HAL_TIM_IC_CaptureCallback>
 80054e8:	e005      	b.n	80054f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f88c 	bl	8005608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f89d 	bl	8005630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f003 0310 	and.w	r3, r3, #16
 8005506:	2b10      	cmp	r3, #16
 8005508:	d122      	bne.n	8005550 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	f003 0310 	and.w	r3, r3, #16
 8005514:	2b10      	cmp	r3, #16
 8005516:	d11b      	bne.n	8005550 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0210 	mvn.w	r2, #16
 8005520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2208      	movs	r2, #8
 8005526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	69db      	ldr	r3, [r3, #28]
 800552e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f870 	bl	800561c <HAL_TIM_IC_CaptureCallback>
 800553c:	e005      	b.n	800554a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f862 	bl	8005608 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 f873 	bl	8005630 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	2b01      	cmp	r3, #1
 800555c:	d10e      	bne.n	800557c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b01      	cmp	r3, #1
 800556a:	d107      	bne.n	800557c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f06f 0201 	mvn.w	r2, #1
 8005574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7fc fffc 	bl	8002574 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005586:	2b80      	cmp	r3, #128	; 0x80
 8005588:	d10e      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005594:	2b80      	cmp	r3, #128	; 0x80
 8005596:	d107      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f902 	bl	80057ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b2:	2b40      	cmp	r3, #64	; 0x40
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c0:	2b40      	cmp	r3, #64	; 0x40
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f838 	bl	8005644 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b20      	cmp	r3, #32
 80055e0:	d10e      	bne.n	8005600 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0320 	and.w	r3, r3, #32
 80055ec:	2b20      	cmp	r3, #32
 80055ee:	d107      	bne.n	8005600 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f06f 0220 	mvn.w	r2, #32
 80055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f8cc 	bl	8005798 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005600:	bf00      	nop
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005638:	bf00      	nop
 800563a:	370c      	adds	r7, #12
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a40      	ldr	r2, [pc, #256]	; (800576c <TIM_Base_SetConfig+0x114>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d013      	beq.n	8005698 <TIM_Base_SetConfig+0x40>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005676:	d00f      	beq.n	8005698 <TIM_Base_SetConfig+0x40>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a3d      	ldr	r2, [pc, #244]	; (8005770 <TIM_Base_SetConfig+0x118>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00b      	beq.n	8005698 <TIM_Base_SetConfig+0x40>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a3c      	ldr	r2, [pc, #240]	; (8005774 <TIM_Base_SetConfig+0x11c>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d007      	beq.n	8005698 <TIM_Base_SetConfig+0x40>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a3b      	ldr	r2, [pc, #236]	; (8005778 <TIM_Base_SetConfig+0x120>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d003      	beq.n	8005698 <TIM_Base_SetConfig+0x40>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a3a      	ldr	r2, [pc, #232]	; (800577c <TIM_Base_SetConfig+0x124>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d108      	bne.n	80056aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800569e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a2f      	ldr	r2, [pc, #188]	; (800576c <TIM_Base_SetConfig+0x114>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d02b      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b8:	d027      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a2c      	ldr	r2, [pc, #176]	; (8005770 <TIM_Base_SetConfig+0x118>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d023      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a2b      	ldr	r2, [pc, #172]	; (8005774 <TIM_Base_SetConfig+0x11c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d01f      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a2a      	ldr	r2, [pc, #168]	; (8005778 <TIM_Base_SetConfig+0x120>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d01b      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a29      	ldr	r2, [pc, #164]	; (800577c <TIM_Base_SetConfig+0x124>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d017      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a28      	ldr	r2, [pc, #160]	; (8005780 <TIM_Base_SetConfig+0x128>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d013      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a27      	ldr	r2, [pc, #156]	; (8005784 <TIM_Base_SetConfig+0x12c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00f      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a26      	ldr	r2, [pc, #152]	; (8005788 <TIM_Base_SetConfig+0x130>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d00b      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a25      	ldr	r2, [pc, #148]	; (800578c <TIM_Base_SetConfig+0x134>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d007      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a24      	ldr	r2, [pc, #144]	; (8005790 <TIM_Base_SetConfig+0x138>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d003      	beq.n	800570a <TIM_Base_SetConfig+0xb2>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a23      	ldr	r2, [pc, #140]	; (8005794 <TIM_Base_SetConfig+0x13c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d108      	bne.n	800571c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	4313      	orrs	r3, r2
 800571a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a0a      	ldr	r2, [pc, #40]	; (800576c <TIM_Base_SetConfig+0x114>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d003      	beq.n	8005750 <TIM_Base_SetConfig+0xf8>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a0c      	ldr	r2, [pc, #48]	; (800577c <TIM_Base_SetConfig+0x124>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d103      	bne.n	8005758 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	615a      	str	r2, [r3, #20]
}
 800575e:	bf00      	nop
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	40010000 	.word	0x40010000
 8005770:	40000400 	.word	0x40000400
 8005774:	40000800 	.word	0x40000800
 8005778:	40000c00 	.word	0x40000c00
 800577c:	40010400 	.word	0x40010400
 8005780:	40014000 	.word	0x40014000
 8005784:	40014400 	.word	0x40014400
 8005788:	40014800 	.word	0x40014800
 800578c:	40001800 	.word	0x40001800
 8005790:	40001c00 	.word	0x40001c00
 8005794:	40002000 	.word	0x40002000

08005798 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e03f      	b.n	8005852 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d106      	bne.n	80057ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fd f8e4 	bl	80029b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2224      	movs	r2, #36	; 0x24
 80057f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005802:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f001 f877 	bl	80068f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	691a      	ldr	r2, [r3, #16]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005818:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	695a      	ldr	r2, [r3, #20]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005828:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005838:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2220      	movs	r2, #32
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b08a      	sub	sp, #40	; 0x28
 800585e:	af02      	add	r7, sp, #8
 8005860:	60f8      	str	r0, [r7, #12]
 8005862:	60b9      	str	r1, [r7, #8]
 8005864:	603b      	str	r3, [r7, #0]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b20      	cmp	r3, #32
 8005878:	d17c      	bne.n	8005974 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <HAL_UART_Transmit+0x2c>
 8005880:	88fb      	ldrh	r3, [r7, #6]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e075      	b.n	8005976 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005890:	2b01      	cmp	r3, #1
 8005892:	d101      	bne.n	8005898 <HAL_UART_Transmit+0x3e>
 8005894:	2302      	movs	r3, #2
 8005896:	e06e      	b.n	8005976 <HAL_UART_Transmit+0x11c>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2221      	movs	r2, #33	; 0x21
 80058aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058ae:	f7fd fadd 	bl	8002e6c <HAL_GetTick>
 80058b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	88fa      	ldrh	r2, [r7, #6]
 80058b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	88fa      	ldrh	r2, [r7, #6]
 80058be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058c8:	d108      	bne.n	80058dc <HAL_UART_Transmit+0x82>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d104      	bne.n	80058dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	61bb      	str	r3, [r7, #24]
 80058da:	e003      	b.n	80058e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058e0:	2300      	movs	r3, #0
 80058e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058ec:	e02a      	b.n	8005944 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2200      	movs	r2, #0
 80058f6:	2180      	movs	r1, #128	; 0x80
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 fd2e 	bl	800635a <UART_WaitOnFlagUntilTimeout>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e036      	b.n	8005976 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10b      	bne.n	8005926 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	881b      	ldrh	r3, [r3, #0]
 8005912:	461a      	mov	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800591c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	3302      	adds	r3, #2
 8005922:	61bb      	str	r3, [r7, #24]
 8005924:	e007      	b.n	8005936 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	781a      	ldrb	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	3301      	adds	r3, #1
 8005934:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800593a:	b29b      	uxth	r3, r3
 800593c:	3b01      	subs	r3, #1
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1cf      	bne.n	80058ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	2200      	movs	r2, #0
 8005956:	2140      	movs	r1, #64	; 0x40
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f000 fcfe 	bl	800635a <UART_WaitOnFlagUntilTimeout>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e006      	b.n	8005976 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005970:	2300      	movs	r3, #0
 8005972:	e000      	b.n	8005976 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005974:	2302      	movs	r3, #2
  }
}
 8005976:	4618      	mov	r0, r3
 8005978:	3720      	adds	r7, #32
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
	...

08005980 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b08c      	sub	sp, #48	; 0x30
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	4613      	mov	r3, r2
 800598c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b20      	cmp	r3, #32
 8005998:	d165      	bne.n	8005a66 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <HAL_UART_Transmit_DMA+0x26>
 80059a0:	88fb      	ldrh	r3, [r7, #6]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e05e      	b.n	8005a68 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d101      	bne.n	80059b8 <HAL_UART_Transmit_DMA+0x38>
 80059b4:	2302      	movs	r3, #2
 80059b6:	e057      	b.n	8005a68 <HAL_UART_Transmit_DMA+0xe8>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	88fa      	ldrh	r2, [r7, #6]
 80059ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	88fa      	ldrh	r2, [r7, #6]
 80059d0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2221      	movs	r2, #33	; 0x21
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059e4:	4a22      	ldr	r2, [pc, #136]	; (8005a70 <HAL_UART_Transmit_DMA+0xf0>)
 80059e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ec:	4a21      	ldr	r2, [pc, #132]	; (8005a74 <HAL_UART_Transmit_DMA+0xf4>)
 80059ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059f4:	4a20      	ldr	r2, [pc, #128]	; (8005a78 <HAL_UART_Transmit_DMA+0xf8>)
 80059f6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fc:	2200      	movs	r2, #0
 80059fe:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005a00:	f107 0308 	add.w	r3, r7, #8
 8005a04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0c:	6819      	ldr	r1, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3304      	adds	r3, #4
 8005a14:	461a      	mov	r2, r3
 8005a16:	88fb      	ldrh	r3, [r7, #6]
 8005a18:	f7fe fa80 	bl	8003f1c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a24:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3314      	adds	r3, #20
 8005a34:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a44:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3314      	adds	r3, #20
 8005a4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a4e:	627a      	str	r2, [r7, #36]	; 0x24
 8005a50:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6a39      	ldr	r1, [r7, #32]
 8005a54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e5      	bne.n	8005a2e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8005a62:	2300      	movs	r3, #0
 8005a64:	e000      	b.n	8005a68 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8005a66:	2302      	movs	r3, #2
  }
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3730      	adds	r7, #48	; 0x30
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	080060b5 	.word	0x080060b5
 8005a74:	0800614f 	.word	0x0800614f
 8005a78:	080062c7 	.word	0x080062c7

08005a7c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08c      	sub	sp, #48	; 0x30
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	4613      	mov	r3, r2
 8005a88:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b20      	cmp	r3, #32
 8005a94:	d152      	bne.n	8005b3c <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d002      	beq.n	8005aa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005a9c:	88fb      	ldrh	r3, [r7, #6]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e04b      	b.n	8005b3e <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e044      	b.n	8005b3e <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005ac2:	88fb      	ldrh	r3, [r7, #6]
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	68b9      	ldr	r1, [r7, #8]
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 fcb5 	bl	8006438 <UART_Start_Receive_DMA>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005ad4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d12c      	bne.n	8005b36 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d125      	bne.n	8005b30 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	613b      	str	r3, [r7, #16]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	613b      	str	r3, [r7, #16]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	613b      	str	r3, [r7, #16]
 8005af8:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	617b      	str	r3, [r7, #20]
   return(result);
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f043 0310 	orr.w	r3, r3, #16
 8005b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	330c      	adds	r3, #12
 8005b18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b1a:	627a      	str	r2, [r7, #36]	; 0x24
 8005b1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	6a39      	ldr	r1, [r7, #32]
 8005b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e5      	bne.n	8005afa <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8005b2e:	e002      	b.n	8005b36 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005b36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005b3a:	e000      	b.n	8005b3e <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8005b3c:	2302      	movs	r3, #2
  }
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3730      	adds	r7, #48	; 0x30
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
	...

08005b48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b0ba      	sub	sp, #232	; 0xe8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b7e:	f003 030f 	and.w	r3, r3, #15
 8005b82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005b86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d10f      	bne.n	8005bae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b92:	f003 0320 	and.w	r3, r3, #32
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d009      	beq.n	8005bae <HAL_UART_IRQHandler+0x66>
 8005b9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b9e:	f003 0320 	and.w	r3, r3, #32
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fdeb 	bl	8006782 <UART_Receive_IT>
      return;
 8005bac:	e256      	b.n	800605c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005bae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 80de 	beq.w	8005d74 <HAL_UART_IRQHandler+0x22c>
 8005bb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bbc:	f003 0301 	and.w	r3, r3, #1
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d106      	bne.n	8005bd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 80d1 	beq.w	8005d74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00b      	beq.n	8005bf6 <HAL_UART_IRQHandler+0xae>
 8005bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d005      	beq.n	8005bf6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bee:	f043 0201 	orr.w	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bfa:	f003 0304 	and.w	r3, r3, #4
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00b      	beq.n	8005c1a <HAL_UART_IRQHandler+0xd2>
 8005c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d005      	beq.n	8005c1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	f043 0202 	orr.w	r2, r3, #2
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c1e:	f003 0302 	and.w	r3, r3, #2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00b      	beq.n	8005c3e <HAL_UART_IRQHandler+0xf6>
 8005c26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d005      	beq.n	8005c3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c36:	f043 0204 	orr.w	r2, r3, #4
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c42:	f003 0308 	and.w	r3, r3, #8
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d011      	beq.n	8005c6e <HAL_UART_IRQHandler+0x126>
 8005c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c4e:	f003 0320 	and.w	r3, r3, #32
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d105      	bne.n	8005c62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d005      	beq.n	8005c6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c66:	f043 0208 	orr.w	r2, r3, #8
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 81ed 	beq.w	8006052 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c7c:	f003 0320 	and.w	r3, r3, #32
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d008      	beq.n	8005c96 <HAL_UART_IRQHandler+0x14e>
 8005c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c88:	f003 0320 	and.w	r3, r3, #32
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 fd76 	bl	8006782 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca0:	2b40      	cmp	r3, #64	; 0x40
 8005ca2:	bf0c      	ite	eq
 8005ca4:	2301      	moveq	r3, #1
 8005ca6:	2300      	movne	r3, #0
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	f003 0308 	and.w	r3, r3, #8
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d103      	bne.n	8005cc2 <HAL_UART_IRQHandler+0x17a>
 8005cba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d04f      	beq.n	8005d62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 fc7e 	bl	80065c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd2:	2b40      	cmp	r3, #64	; 0x40
 8005cd4:	d141      	bne.n	8005d5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	3314      	adds	r3, #20
 8005cdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ce4:	e853 3f00 	ldrex	r3, [r3]
 8005ce8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005cf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3314      	adds	r3, #20
 8005cfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005d02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005d06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005d0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1d9      	bne.n	8005cd6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d013      	beq.n	8005d52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d2e:	4a7d      	ldr	r2, [pc, #500]	; (8005f24 <HAL_UART_IRQHandler+0x3dc>)
 8005d30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fe f9b8 	bl	80040ac <HAL_DMA_Abort_IT>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d016      	beq.n	8005d70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d50:	e00e      	b.n	8005d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f9a4 	bl	80060a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d58:	e00a      	b.n	8005d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f9a0 	bl	80060a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d60:	e006      	b.n	8005d70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f99c 	bl	80060a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005d6e:	e170      	b.n	8006052 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d70:	bf00      	nop
    return;
 8005d72:	e16e      	b.n	8006052 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	f040 814a 	bne.w	8006012 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d82:	f003 0310 	and.w	r3, r3, #16
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f000 8143 	beq.w	8006012 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d90:	f003 0310 	and.w	r3, r3, #16
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 813c 	beq.w	8006012 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	60bb      	str	r3, [r7, #8]
 8005dae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dba:	2b40      	cmp	r3, #64	; 0x40
 8005dbc:	f040 80b4 	bne.w	8005f28 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dcc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f000 8140 	beq.w	8006056 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005dde:	429a      	cmp	r2, r3
 8005de0:	f080 8139 	bcs.w	8006056 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005dea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005df6:	f000 8088 	beq.w	8005f0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	330c      	adds	r3, #12
 8005e00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005e08:	e853 3f00 	ldrex	r3, [r3]
 8005e0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005e10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	330c      	adds	r3, #12
 8005e22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005e26:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005e32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005e36:	e841 2300 	strex	r3, r2, [r1]
 8005e3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005e3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1d9      	bne.n	8005dfa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3314      	adds	r3, #20
 8005e4c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005e56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e58:	f023 0301 	bic.w	r3, r3, #1
 8005e5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3314      	adds	r3, #20
 8005e66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005e6a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005e6e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e70:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005e72:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005e7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1e1      	bne.n	8005e46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3314      	adds	r3, #20
 8005e88:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e8c:	e853 3f00 	ldrex	r3, [r3]
 8005e90:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	3314      	adds	r3, #20
 8005ea2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005ea6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ea8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eaa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005eac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005eae:	e841 2300 	strex	r3, r2, [r1]
 8005eb2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005eb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1e3      	bne.n	8005e82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	330c      	adds	r3, #12
 8005ece:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ed2:	e853 3f00 	ldrex	r3, [r3]
 8005ed6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005eda:	f023 0310 	bic.w	r3, r3, #16
 8005ede:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	330c      	adds	r3, #12
 8005ee8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005eec:	65ba      	str	r2, [r7, #88]	; 0x58
 8005eee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ef2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ef4:	e841 2300 	strex	r3, r2, [r1]
 8005ef8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005efa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1e3      	bne.n	8005ec8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7fe f861 	bl	8003fcc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7fb ff44 	bl	8001da8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f20:	e099      	b.n	8006056 <HAL_UART_IRQHandler+0x50e>
 8005f22:	bf00      	nop
 8005f24:	0800668b 	.word	0x0800668b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f000 808b 	beq.w	800605a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005f44:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 8086 	beq.w	800605a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	330c      	adds	r3, #12
 8005f54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	330c      	adds	r3, #12
 8005f6e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005f72:	647a      	str	r2, [r7, #68]	; 0x44
 8005f74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f7a:	e841 2300 	strex	r3, r2, [r1]
 8005f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1e3      	bne.n	8005f4e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	3314      	adds	r3, #20
 8005f8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	623b      	str	r3, [r7, #32]
   return(result);
 8005f96:	6a3b      	ldr	r3, [r7, #32]
 8005f98:	f023 0301 	bic.w	r3, r3, #1
 8005f9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3314      	adds	r3, #20
 8005fa6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005faa:	633a      	str	r2, [r7, #48]	; 0x30
 8005fac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e3      	bne.n	8005f86 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	330c      	adds	r3, #12
 8005fd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	e853 3f00 	ldrex	r3, [r3]
 8005fda:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f023 0310 	bic.w	r3, r3, #16
 8005fe2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	330c      	adds	r3, #12
 8005fec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ff0:	61fa      	str	r2, [r7, #28]
 8005ff2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff4:	69b9      	ldr	r1, [r7, #24]
 8005ff6:	69fa      	ldr	r2, [r7, #28]
 8005ff8:	e841 2300 	strex	r3, r2, [r1]
 8005ffc:	617b      	str	r3, [r7, #20]
   return(result);
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1e3      	bne.n	8005fcc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006004:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006008:	4619      	mov	r1, r3
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7fb fecc 	bl	8001da8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006010:	e023      	b.n	800605a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800601a:	2b00      	cmp	r3, #0
 800601c:	d009      	beq.n	8006032 <HAL_UART_IRQHandler+0x4ea>
 800601e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fb41 	bl	80066b2 <UART_Transmit_IT>
    return;
 8006030:	e014      	b.n	800605c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00e      	beq.n	800605c <HAL_UART_IRQHandler+0x514>
 800603e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006046:	2b00      	cmp	r3, #0
 8006048:	d008      	beq.n	800605c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fb81 	bl	8006752 <UART_EndTransmit_IT>
    return;
 8006050:	e004      	b.n	800605c <HAL_UART_IRQHandler+0x514>
    return;
 8006052:	bf00      	nop
 8006054:	e002      	b.n	800605c <HAL_UART_IRQHandler+0x514>
      return;
 8006056:	bf00      	nop
 8006058:	e000      	b.n	800605c <HAL_UART_IRQHandler+0x514>
      return;
 800605a:	bf00      	nop
  }
}
 800605c:	37e8      	adds	r7, #232	; 0xe8
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop

08006064 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b090      	sub	sp, #64	; 0x40
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d137      	bne.n	8006140 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80060d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060d2:	2200      	movs	r2, #0
 80060d4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80060d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	3314      	adds	r3, #20
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e0:	e853 3f00 	ldrex	r3, [r3]
 80060e4:	623b      	str	r3, [r7, #32]
   return(result);
 80060e6:	6a3b      	ldr	r3, [r7, #32]
 80060e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80060ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3314      	adds	r3, #20
 80060f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060f6:	633a      	str	r2, [r7, #48]	; 0x30
 80060f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060fe:	e841 2300 	strex	r3, r2, [r1]
 8006102:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1e5      	bne.n	80060d6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800610a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	330c      	adds	r3, #12
 8006110:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	e853 3f00 	ldrex	r3, [r3]
 8006118:	60fb      	str	r3, [r7, #12]
   return(result);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006120:	637b      	str	r3, [r7, #52]	; 0x34
 8006122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	330c      	adds	r3, #12
 8006128:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800612a:	61fa      	str	r2, [r7, #28]
 800612c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612e:	69b9      	ldr	r1, [r7, #24]
 8006130:	69fa      	ldr	r2, [r7, #28]
 8006132:	e841 2300 	strex	r3, r2, [r1]
 8006136:	617b      	str	r3, [r7, #20]
   return(result);
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1e5      	bne.n	800610a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800613e:	e002      	b.n	8006146 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006140:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006142:	f7ff ff8f 	bl	8006064 <HAL_UART_TxCpltCallback>
}
 8006146:	bf00      	nop
 8006148:	3740      	adds	r7, #64	; 0x40
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f7fb fe47 	bl	8001df0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006162:	bf00      	nop
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b09c      	sub	sp, #112	; 0x70
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006176:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006182:	2b00      	cmp	r3, #0
 8006184:	d172      	bne.n	800626c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006188:	2200      	movs	r2, #0
 800618a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800618c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	330c      	adds	r3, #12
 8006192:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800619c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800619e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80061a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	330c      	adds	r3, #12
 80061aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80061ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80061ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80061b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061b4:	e841 2300 	strex	r3, r2, [r1]
 80061b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80061ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1e5      	bne.n	800618c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	3314      	adds	r3, #20
 80061c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ca:	e853 3f00 	ldrex	r3, [r3]
 80061ce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d2:	f023 0301 	bic.w	r3, r3, #1
 80061d6:	667b      	str	r3, [r7, #100]	; 0x64
 80061d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3314      	adds	r3, #20
 80061de:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80061e0:	647a      	str	r2, [r7, #68]	; 0x44
 80061e2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80061e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061e8:	e841 2300 	strex	r3, r2, [r1]
 80061ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80061ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1e5      	bne.n	80061c0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	3314      	adds	r3, #20
 80061fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fe:	e853 3f00 	ldrex	r3, [r3]
 8006202:	623b      	str	r3, [r7, #32]
   return(result);
 8006204:	6a3b      	ldr	r3, [r7, #32]
 8006206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800620a:	663b      	str	r3, [r7, #96]	; 0x60
 800620c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	3314      	adds	r3, #20
 8006212:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006214:	633a      	str	r2, [r7, #48]	; 0x30
 8006216:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800621a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800621c:	e841 2300 	strex	r3, r2, [r1]
 8006220:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1e5      	bne.n	80061f4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800622a:	2220      	movs	r2, #32
 800622c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006234:	2b01      	cmp	r3, #1
 8006236:	d119      	bne.n	800626c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	330c      	adds	r3, #12
 800623e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	e853 3f00 	ldrex	r3, [r3]
 8006246:	60fb      	str	r3, [r7, #12]
   return(result);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f023 0310 	bic.w	r3, r3, #16
 800624e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	330c      	adds	r3, #12
 8006256:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006258:	61fa      	str	r2, [r7, #28]
 800625a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	69b9      	ldr	r1, [r7, #24]
 800625e:	69fa      	ldr	r2, [r7, #28]
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	617b      	str	r3, [r7, #20]
   return(result);
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e5      	bne.n	8006238 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800626c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800626e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006270:	2b01      	cmp	r3, #1
 8006272:	d106      	bne.n	8006282 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006274:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006276:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006278:	4619      	mov	r1, r3
 800627a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800627c:	f7fb fd94 	bl	8001da8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006280:	e002      	b.n	8006288 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006282:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006284:	f7ff fef8 	bl	8006078 <HAL_UART_RxCpltCallback>
}
 8006288:	bf00      	nop
 800628a:	3770      	adds	r7, #112	; 0x70
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d108      	bne.n	80062b8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062aa:	085b      	lsrs	r3, r3, #1
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	4619      	mov	r1, r3
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f7fb fd79 	bl	8001da8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062b6:	e002      	b.n	80062be <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f7ff fee7 	bl	800608c <HAL_UART_RxHalfCpltCallback>
}
 80062be:	bf00      	nop
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b084      	sub	sp, #16
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062e2:	2b80      	cmp	r3, #128	; 0x80
 80062e4:	bf0c      	ite	eq
 80062e6:	2301      	moveq	r3, #1
 80062e8:	2300      	movne	r3, #0
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b21      	cmp	r3, #33	; 0x21
 80062f8:	d108      	bne.n	800630c <UART_DMAError+0x46>
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d005      	beq.n	800630c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	2200      	movs	r2, #0
 8006304:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006306:	68b8      	ldr	r0, [r7, #8]
 8006308:	f000 f934 	bl	8006574 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006316:	2b40      	cmp	r3, #64	; 0x40
 8006318:	bf0c      	ite	eq
 800631a:	2301      	moveq	r3, #1
 800631c:	2300      	movne	r3, #0
 800631e:	b2db      	uxtb	r3, r3
 8006320:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006328:	b2db      	uxtb	r3, r3
 800632a:	2b22      	cmp	r3, #34	; 0x22
 800632c:	d108      	bne.n	8006340 <UART_DMAError+0x7a>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d005      	beq.n	8006340 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2200      	movs	r2, #0
 8006338:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800633a:	68b8      	ldr	r0, [r7, #8]
 800633c:	f000 f942 	bl	80065c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	f043 0210 	orr.w	r2, r3, #16
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800634c:	68b8      	ldr	r0, [r7, #8]
 800634e:	f7ff fea7 	bl	80060a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006352:	bf00      	nop
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b090      	sub	sp, #64	; 0x40
 800635e:	af00      	add	r7, sp, #0
 8006360:	60f8      	str	r0, [r7, #12]
 8006362:	60b9      	str	r1, [r7, #8]
 8006364:	603b      	str	r3, [r7, #0]
 8006366:	4613      	mov	r3, r2
 8006368:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800636a:	e050      	b.n	800640e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800636c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800636e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006372:	d04c      	beq.n	800640e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006374:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006376:	2b00      	cmp	r3, #0
 8006378:	d007      	beq.n	800638a <UART_WaitOnFlagUntilTimeout+0x30>
 800637a:	f7fc fd77 	bl	8002e6c <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006386:	429a      	cmp	r2, r3
 8006388:	d241      	bcs.n	800640e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	330c      	adds	r3, #12
 8006390:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006394:	e853 3f00 	ldrex	r3, [r3]
 8006398:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800639a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80063a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	330c      	adds	r3, #12
 80063a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80063aa:	637a      	str	r2, [r7, #52]	; 0x34
 80063ac:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80063b2:	e841 2300 	strex	r3, r2, [r1]
 80063b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80063b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1e5      	bne.n	800638a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3314      	adds	r3, #20
 80063c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	613b      	str	r3, [r7, #16]
   return(result);
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	f023 0301 	bic.w	r3, r3, #1
 80063d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3314      	adds	r3, #20
 80063dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063de:	623a      	str	r2, [r7, #32]
 80063e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e2:	69f9      	ldr	r1, [r7, #28]
 80063e4:	6a3a      	ldr	r2, [r7, #32]
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e5      	bne.n	80063be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2220      	movs	r2, #32
 80063f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2220      	movs	r2, #32
 80063fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e00f      	b.n	800642e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	4013      	ands	r3, r2
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	429a      	cmp	r2, r3
 800641c:	bf0c      	ite	eq
 800641e:	2301      	moveq	r3, #1
 8006420:	2300      	movne	r3, #0
 8006422:	b2db      	uxtb	r3, r3
 8006424:	461a      	mov	r2, r3
 8006426:	79fb      	ldrb	r3, [r7, #7]
 8006428:	429a      	cmp	r2, r3
 800642a:	d09f      	beq.n	800636c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3740      	adds	r7, #64	; 0x40
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
	...

08006438 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b098      	sub	sp, #96	; 0x60
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	4613      	mov	r3, r2
 8006444:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2222      	movs	r2, #34	; 0x22
 800645c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006464:	4a40      	ldr	r2, [pc, #256]	; (8006568 <UART_Start_Receive_DMA+0x130>)
 8006466:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646c:	4a3f      	ldr	r2, [pc, #252]	; (800656c <UART_Start_Receive_DMA+0x134>)
 800646e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006474:	4a3e      	ldr	r2, [pc, #248]	; (8006570 <UART_Start_Receive_DMA+0x138>)
 8006476:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647c:	2200      	movs	r2, #0
 800647e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006480:	f107 0308 	add.w	r3, r7, #8
 8006484:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	3304      	adds	r3, #4
 8006490:	4619      	mov	r1, r3
 8006492:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	88fb      	ldrh	r3, [r7, #6]
 8006498:	f7fd fd40 	bl	8003f1c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800649c:	2300      	movs	r3, #0
 800649e:	613b      	str	r3, [r7, #16]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	613b      	str	r3, [r7, #16]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	613b      	str	r3, [r7, #16]
 80064b0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d019      	beq.n	80064f6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	330c      	adds	r3, #12
 80064c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064cc:	e853 3f00 	ldrex	r3, [r3]
 80064d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	330c      	adds	r3, #12
 80064e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80064e2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80064e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80064e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80064f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1e5      	bne.n	80064c2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	3314      	adds	r3, #20
 80064fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006500:	e853 3f00 	ldrex	r3, [r3]
 8006504:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006508:	f043 0301 	orr.w	r3, r3, #1
 800650c:	657b      	str	r3, [r7, #84]	; 0x54
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	3314      	adds	r3, #20
 8006514:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006516:	63ba      	str	r2, [r7, #56]	; 0x38
 8006518:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800651c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800651e:	e841 2300 	strex	r3, r2, [r1]
 8006522:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1e5      	bne.n	80064f6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	3314      	adds	r3, #20
 8006530:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	e853 3f00 	ldrex	r3, [r3]
 8006538:	617b      	str	r3, [r7, #20]
   return(result);
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006540:	653b      	str	r3, [r7, #80]	; 0x50
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3314      	adds	r3, #20
 8006548:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800654a:	627a      	str	r2, [r7, #36]	; 0x24
 800654c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654e:	6a39      	ldr	r1, [r7, #32]
 8006550:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006552:	e841 2300 	strex	r3, r2, [r1]
 8006556:	61fb      	str	r3, [r7, #28]
   return(result);
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1e5      	bne.n	800652a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3760      	adds	r7, #96	; 0x60
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	0800616b 	.word	0x0800616b
 800656c:	08006291 	.word	0x08006291
 8006570:	080062c7 	.word	0x080062c7

08006574 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006574:	b480      	push	{r7}
 8006576:	b089      	sub	sp, #36	; 0x24
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	330c      	adds	r3, #12
 8006582:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	e853 3f00 	ldrex	r3, [r3]
 800658a:	60bb      	str	r3, [r7, #8]
   return(result);
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006592:	61fb      	str	r3, [r7, #28]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	330c      	adds	r3, #12
 800659a:	69fa      	ldr	r2, [r7, #28]
 800659c:	61ba      	str	r2, [r7, #24]
 800659e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a0:	6979      	ldr	r1, [r7, #20]
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	e841 2300 	strex	r3, r2, [r1]
 80065a8:	613b      	str	r3, [r7, #16]
   return(result);
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1e5      	bne.n	800657c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2220      	movs	r2, #32
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80065b8:	bf00      	nop
 80065ba:	3724      	adds	r7, #36	; 0x24
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b095      	sub	sp, #84	; 0x54
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	330c      	adds	r3, #12
 80065d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d6:	e853 3f00 	ldrex	r3, [r3]
 80065da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	330c      	adds	r3, #12
 80065ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065ec:	643a      	str	r2, [r7, #64]	; 0x40
 80065ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80065f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e5      	bne.n	80065cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	3314      	adds	r3, #20
 8006606:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	6a3b      	ldr	r3, [r7, #32]
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	f023 0301 	bic.w	r3, r3, #1
 8006616:	64bb      	str	r3, [r7, #72]	; 0x48
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	3314      	adds	r3, #20
 800661e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006620:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006622:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006624:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006626:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006628:	e841 2300 	strex	r3, r2, [r1]
 800662c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800662e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e5      	bne.n	8006600 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006638:	2b01      	cmp	r3, #1
 800663a:	d119      	bne.n	8006670 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	330c      	adds	r3, #12
 8006642:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	e853 3f00 	ldrex	r3, [r3]
 800664a:	60bb      	str	r3, [r7, #8]
   return(result);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	f023 0310 	bic.w	r3, r3, #16
 8006652:	647b      	str	r3, [r7, #68]	; 0x44
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	330c      	adds	r3, #12
 800665a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800665c:	61ba      	str	r2, [r7, #24]
 800665e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006660:	6979      	ldr	r1, [r7, #20]
 8006662:	69ba      	ldr	r2, [r7, #24]
 8006664:	e841 2300 	strex	r3, r2, [r1]
 8006668:	613b      	str	r3, [r7, #16]
   return(result);
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1e5      	bne.n	800663c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2220      	movs	r2, #32
 8006674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800667e:	bf00      	nop
 8006680:	3754      	adds	r7, #84	; 0x54
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b084      	sub	sp, #16
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006696:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f7ff fcfb 	bl	80060a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066aa:	bf00      	nop
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b085      	sub	sp, #20
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b21      	cmp	r3, #33	; 0x21
 80066c4:	d13e      	bne.n	8006744 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ce:	d114      	bne.n	80066fa <UART_Transmit_IT+0x48>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d110      	bne.n	80066fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	881b      	ldrh	r3, [r3, #0]
 80066e2:	461a      	mov	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	1c9a      	adds	r2, r3, #2
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	621a      	str	r2, [r3, #32]
 80066f8:	e008      	b.n	800670c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a1b      	ldr	r3, [r3, #32]
 80066fe:	1c59      	adds	r1, r3, #1
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6211      	str	r1, [r2, #32]
 8006704:	781a      	ldrb	r2, [r3, #0]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006710:	b29b      	uxth	r3, r3
 8006712:	3b01      	subs	r3, #1
 8006714:	b29b      	uxth	r3, r3
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	4619      	mov	r1, r3
 800671a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10f      	bne.n	8006740 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68da      	ldr	r2, [r3, #12]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800672e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68da      	ldr	r2, [r3, #12]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800673e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006740:	2300      	movs	r3, #0
 8006742:	e000      	b.n	8006746 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006744:	2302      	movs	r3, #2
  }
}
 8006746:	4618      	mov	r0, r3
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b082      	sub	sp, #8
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68da      	ldr	r2, [r3, #12]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006768:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2220      	movs	r2, #32
 800676e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f7ff fc76 	bl	8006064 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3708      	adds	r7, #8
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b08c      	sub	sp, #48	; 0x30
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b22      	cmp	r3, #34	; 0x22
 8006794:	f040 80ab 	bne.w	80068ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067a0:	d117      	bne.n	80067d2 <UART_Receive_IT+0x50>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d113      	bne.n	80067d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067aa:	2300      	movs	r3, #0
 80067ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ca:	1c9a      	adds	r2, r3, #2
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	629a      	str	r2, [r3, #40]	; 0x28
 80067d0:	e026      	b.n	8006820 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80067d8:	2300      	movs	r3, #0
 80067da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e4:	d007      	beq.n	80067f6 <UART_Receive_IT+0x74>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10a      	bne.n	8006804 <UART_Receive_IT+0x82>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	691b      	ldr	r3, [r3, #16]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d106      	bne.n	8006804 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006800:	701a      	strb	r2, [r3, #0]
 8006802:	e008      	b.n	8006816 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	b2db      	uxtb	r3, r3
 800680c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006810:	b2da      	uxtb	r2, r3
 8006812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006814:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681a:	1c5a      	adds	r2, r3, #1
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006824:	b29b      	uxth	r3, r3
 8006826:	3b01      	subs	r3, #1
 8006828:	b29b      	uxth	r3, r3
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4619      	mov	r1, r3
 800682e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006830:	2b00      	cmp	r3, #0
 8006832:	d15a      	bne.n	80068ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0220 	bic.w	r2, r2, #32
 8006842:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68da      	ldr	r2, [r3, #12]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006852:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	695a      	ldr	r2, [r3, #20]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f022 0201 	bic.w	r2, r2, #1
 8006862:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2220      	movs	r2, #32
 8006868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006870:	2b01      	cmp	r3, #1
 8006872:	d135      	bne.n	80068e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	330c      	adds	r3, #12
 8006880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	613b      	str	r3, [r7, #16]
   return(result);
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	f023 0310 	bic.w	r3, r3, #16
 8006890:	627b      	str	r3, [r7, #36]	; 0x24
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	330c      	adds	r3, #12
 8006898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800689a:	623a      	str	r2, [r7, #32]
 800689c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	69f9      	ldr	r1, [r7, #28]
 80068a0:	6a3a      	ldr	r2, [r7, #32]
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e5      	bne.n	800687a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0310 	and.w	r3, r3, #16
 80068b8:	2b10      	cmp	r3, #16
 80068ba:	d10a      	bne.n	80068d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068bc:	2300      	movs	r3, #0
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	60fb      	str	r3, [r7, #12]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	60fb      	str	r3, [r7, #12]
 80068d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068d6:	4619      	mov	r1, r3
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f7fb fa65 	bl	8001da8 <HAL_UARTEx_RxEventCallback>
 80068de:	e002      	b.n	80068e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7ff fbc9 	bl	8006078 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068e6:	2300      	movs	r3, #0
 80068e8:	e002      	b.n	80068f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80068ea:	2300      	movs	r3, #0
 80068ec:	e000      	b.n	80068f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80068ee:	2302      	movs	r3, #2
  }
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3730      	adds	r7, #48	; 0x30
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068fc:	b0c0      	sub	sp, #256	; 0x100
 80068fe:	af00      	add	r7, sp, #0
 8006900:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	691b      	ldr	r3, [r3, #16]
 800690c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006914:	68d9      	ldr	r1, [r3, #12]
 8006916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	ea40 0301 	orr.w	r3, r0, r1
 8006920:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006926:	689a      	ldr	r2, [r3, #8]
 8006928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	431a      	orrs	r2, r3
 8006930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006934:	695b      	ldr	r3, [r3, #20]
 8006936:	431a      	orrs	r2, r3
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	4313      	orrs	r3, r2
 8006940:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006950:	f021 010c 	bic.w	r1, r1, #12
 8006954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800695e:	430b      	orrs	r3, r1
 8006960:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	695b      	ldr	r3, [r3, #20]
 800696a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800696e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006972:	6999      	ldr	r1, [r3, #24]
 8006974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	ea40 0301 	orr.w	r3, r0, r1
 800697e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	4b8f      	ldr	r3, [pc, #572]	; (8006bc4 <UART_SetConfig+0x2cc>)
 8006988:	429a      	cmp	r2, r3
 800698a:	d005      	beq.n	8006998 <UART_SetConfig+0xa0>
 800698c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	4b8d      	ldr	r3, [pc, #564]	; (8006bc8 <UART_SetConfig+0x2d0>)
 8006994:	429a      	cmp	r2, r3
 8006996:	d104      	bne.n	80069a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006998:	f7fe fc1e 	bl	80051d8 <HAL_RCC_GetPCLK2Freq>
 800699c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80069a0:	e003      	b.n	80069aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069a2:	f7fe fc05 	bl	80051b0 <HAL_RCC_GetPCLK1Freq>
 80069a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069b4:	f040 810c 	bne.w	8006bd0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069bc:	2200      	movs	r2, #0
 80069be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069ca:	4622      	mov	r2, r4
 80069cc:	462b      	mov	r3, r5
 80069ce:	1891      	adds	r1, r2, r2
 80069d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80069d2:	415b      	adcs	r3, r3
 80069d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80069da:	4621      	mov	r1, r4
 80069dc:	eb12 0801 	adds.w	r8, r2, r1
 80069e0:	4629      	mov	r1, r5
 80069e2:	eb43 0901 	adc.w	r9, r3, r1
 80069e6:	f04f 0200 	mov.w	r2, #0
 80069ea:	f04f 0300 	mov.w	r3, #0
 80069ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069fa:	4690      	mov	r8, r2
 80069fc:	4699      	mov	r9, r3
 80069fe:	4623      	mov	r3, r4
 8006a00:	eb18 0303 	adds.w	r3, r8, r3
 8006a04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a08:	462b      	mov	r3, r5
 8006a0a:	eb49 0303 	adc.w	r3, r9, r3
 8006a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a1e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a26:	460b      	mov	r3, r1
 8006a28:	18db      	adds	r3, r3, r3
 8006a2a:	653b      	str	r3, [r7, #80]	; 0x50
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	eb42 0303 	adc.w	r3, r2, r3
 8006a32:	657b      	str	r3, [r7, #84]	; 0x54
 8006a34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a3c:	f7fa f86e 	bl	8000b1c <__aeabi_uldivmod>
 8006a40:	4602      	mov	r2, r0
 8006a42:	460b      	mov	r3, r1
 8006a44:	4b61      	ldr	r3, [pc, #388]	; (8006bcc <UART_SetConfig+0x2d4>)
 8006a46:	fba3 2302 	umull	r2, r3, r3, r2
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	011c      	lsls	r4, r3, #4
 8006a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a52:	2200      	movs	r2, #0
 8006a54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a58:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006a5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006a60:	4642      	mov	r2, r8
 8006a62:	464b      	mov	r3, r9
 8006a64:	1891      	adds	r1, r2, r2
 8006a66:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a68:	415b      	adcs	r3, r3
 8006a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a70:	4641      	mov	r1, r8
 8006a72:	eb12 0a01 	adds.w	sl, r2, r1
 8006a76:	4649      	mov	r1, r9
 8006a78:	eb43 0b01 	adc.w	fp, r3, r1
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a90:	4692      	mov	sl, r2
 8006a92:	469b      	mov	fp, r3
 8006a94:	4643      	mov	r3, r8
 8006a96:	eb1a 0303 	adds.w	r3, sl, r3
 8006a9a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a9e:	464b      	mov	r3, r9
 8006aa0:	eb4b 0303 	adc.w	r3, fp, r3
 8006aa4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ab4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ab8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006abc:	460b      	mov	r3, r1
 8006abe:	18db      	adds	r3, r3, r3
 8006ac0:	643b      	str	r3, [r7, #64]	; 0x40
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	eb42 0303 	adc.w	r3, r2, r3
 8006ac8:	647b      	str	r3, [r7, #68]	; 0x44
 8006aca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ace:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006ad2:	f7fa f823 	bl	8000b1c <__aeabi_uldivmod>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4611      	mov	r1, r2
 8006adc:	4b3b      	ldr	r3, [pc, #236]	; (8006bcc <UART_SetConfig+0x2d4>)
 8006ade:	fba3 2301 	umull	r2, r3, r3, r1
 8006ae2:	095b      	lsrs	r3, r3, #5
 8006ae4:	2264      	movs	r2, #100	; 0x64
 8006ae6:	fb02 f303 	mul.w	r3, r2, r3
 8006aea:	1acb      	subs	r3, r1, r3
 8006aec:	00db      	lsls	r3, r3, #3
 8006aee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006af2:	4b36      	ldr	r3, [pc, #216]	; (8006bcc <UART_SetConfig+0x2d4>)
 8006af4:	fba3 2302 	umull	r2, r3, r3, r2
 8006af8:	095b      	lsrs	r3, r3, #5
 8006afa:	005b      	lsls	r3, r3, #1
 8006afc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b00:	441c      	add	r4, r3
 8006b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b06:	2200      	movs	r2, #0
 8006b08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b0c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b14:	4642      	mov	r2, r8
 8006b16:	464b      	mov	r3, r9
 8006b18:	1891      	adds	r1, r2, r2
 8006b1a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b1c:	415b      	adcs	r3, r3
 8006b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b24:	4641      	mov	r1, r8
 8006b26:	1851      	adds	r1, r2, r1
 8006b28:	6339      	str	r1, [r7, #48]	; 0x30
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	414b      	adcs	r3, r1
 8006b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b3c:	4659      	mov	r1, fp
 8006b3e:	00cb      	lsls	r3, r1, #3
 8006b40:	4651      	mov	r1, sl
 8006b42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b46:	4651      	mov	r1, sl
 8006b48:	00ca      	lsls	r2, r1, #3
 8006b4a:	4610      	mov	r0, r2
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	4603      	mov	r3, r0
 8006b50:	4642      	mov	r2, r8
 8006b52:	189b      	adds	r3, r3, r2
 8006b54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b58:	464b      	mov	r3, r9
 8006b5a:	460a      	mov	r2, r1
 8006b5c:	eb42 0303 	adc.w	r3, r2, r3
 8006b60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b70:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006b78:	460b      	mov	r3, r1
 8006b7a:	18db      	adds	r3, r3, r3
 8006b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b7e:	4613      	mov	r3, r2
 8006b80:	eb42 0303 	adc.w	r3, r2, r3
 8006b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006b8e:	f7f9 ffc5 	bl	8000b1c <__aeabi_uldivmod>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4b0d      	ldr	r3, [pc, #52]	; (8006bcc <UART_SetConfig+0x2d4>)
 8006b98:	fba3 1302 	umull	r1, r3, r3, r2
 8006b9c:	095b      	lsrs	r3, r3, #5
 8006b9e:	2164      	movs	r1, #100	; 0x64
 8006ba0:	fb01 f303 	mul.w	r3, r1, r3
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	3332      	adds	r3, #50	; 0x32
 8006baa:	4a08      	ldr	r2, [pc, #32]	; (8006bcc <UART_SetConfig+0x2d4>)
 8006bac:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb0:	095b      	lsrs	r3, r3, #5
 8006bb2:	f003 0207 	and.w	r2, r3, #7
 8006bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4422      	add	r2, r4
 8006bbe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bc0:	e105      	b.n	8006dce <UART_SetConfig+0x4d6>
 8006bc2:	bf00      	nop
 8006bc4:	40011000 	.word	0x40011000
 8006bc8:	40011400 	.word	0x40011400
 8006bcc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006bda:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006bde:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006be2:	4642      	mov	r2, r8
 8006be4:	464b      	mov	r3, r9
 8006be6:	1891      	adds	r1, r2, r2
 8006be8:	6239      	str	r1, [r7, #32]
 8006bea:	415b      	adcs	r3, r3
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24
 8006bee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bf2:	4641      	mov	r1, r8
 8006bf4:	1854      	adds	r4, r2, r1
 8006bf6:	4649      	mov	r1, r9
 8006bf8:	eb43 0501 	adc.w	r5, r3, r1
 8006bfc:	f04f 0200 	mov.w	r2, #0
 8006c00:	f04f 0300 	mov.w	r3, #0
 8006c04:	00eb      	lsls	r3, r5, #3
 8006c06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c0a:	00e2      	lsls	r2, r4, #3
 8006c0c:	4614      	mov	r4, r2
 8006c0e:	461d      	mov	r5, r3
 8006c10:	4643      	mov	r3, r8
 8006c12:	18e3      	adds	r3, r4, r3
 8006c14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c18:	464b      	mov	r3, r9
 8006c1a:	eb45 0303 	adc.w	r3, r5, r3
 8006c1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c2e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c32:	f04f 0200 	mov.w	r2, #0
 8006c36:	f04f 0300 	mov.w	r3, #0
 8006c3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c3e:	4629      	mov	r1, r5
 8006c40:	008b      	lsls	r3, r1, #2
 8006c42:	4621      	mov	r1, r4
 8006c44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c48:	4621      	mov	r1, r4
 8006c4a:	008a      	lsls	r2, r1, #2
 8006c4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c50:	f7f9 ff64 	bl	8000b1c <__aeabi_uldivmod>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	4b60      	ldr	r3, [pc, #384]	; (8006ddc <UART_SetConfig+0x4e4>)
 8006c5a:	fba3 2302 	umull	r2, r3, r3, r2
 8006c5e:	095b      	lsrs	r3, r3, #5
 8006c60:	011c      	lsls	r4, r3, #4
 8006c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c66:	2200      	movs	r2, #0
 8006c68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c6c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006c74:	4642      	mov	r2, r8
 8006c76:	464b      	mov	r3, r9
 8006c78:	1891      	adds	r1, r2, r2
 8006c7a:	61b9      	str	r1, [r7, #24]
 8006c7c:	415b      	adcs	r3, r3
 8006c7e:	61fb      	str	r3, [r7, #28]
 8006c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c84:	4641      	mov	r1, r8
 8006c86:	1851      	adds	r1, r2, r1
 8006c88:	6139      	str	r1, [r7, #16]
 8006c8a:	4649      	mov	r1, r9
 8006c8c:	414b      	adcs	r3, r1
 8006c8e:	617b      	str	r3, [r7, #20]
 8006c90:	f04f 0200 	mov.w	r2, #0
 8006c94:	f04f 0300 	mov.w	r3, #0
 8006c98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c9c:	4659      	mov	r1, fp
 8006c9e:	00cb      	lsls	r3, r1, #3
 8006ca0:	4651      	mov	r1, sl
 8006ca2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ca6:	4651      	mov	r1, sl
 8006ca8:	00ca      	lsls	r2, r1, #3
 8006caa:	4610      	mov	r0, r2
 8006cac:	4619      	mov	r1, r3
 8006cae:	4603      	mov	r3, r0
 8006cb0:	4642      	mov	r2, r8
 8006cb2:	189b      	adds	r3, r3, r2
 8006cb4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cb8:	464b      	mov	r3, r9
 8006cba:	460a      	mov	r2, r1
 8006cbc:	eb42 0303 	adc.w	r3, r2, r3
 8006cc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cce:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006cd0:	f04f 0200 	mov.w	r2, #0
 8006cd4:	f04f 0300 	mov.w	r3, #0
 8006cd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006cdc:	4649      	mov	r1, r9
 8006cde:	008b      	lsls	r3, r1, #2
 8006ce0:	4641      	mov	r1, r8
 8006ce2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ce6:	4641      	mov	r1, r8
 8006ce8:	008a      	lsls	r2, r1, #2
 8006cea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006cee:	f7f9 ff15 	bl	8000b1c <__aeabi_uldivmod>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	4b39      	ldr	r3, [pc, #228]	; (8006ddc <UART_SetConfig+0x4e4>)
 8006cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8006cfc:	095b      	lsrs	r3, r3, #5
 8006cfe:	2164      	movs	r1, #100	; 0x64
 8006d00:	fb01 f303 	mul.w	r3, r1, r3
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	011b      	lsls	r3, r3, #4
 8006d08:	3332      	adds	r3, #50	; 0x32
 8006d0a:	4a34      	ldr	r2, [pc, #208]	; (8006ddc <UART_SetConfig+0x4e4>)
 8006d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d10:	095b      	lsrs	r3, r3, #5
 8006d12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d16:	441c      	add	r4, r3
 8006d18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	673b      	str	r3, [r7, #112]	; 0x70
 8006d20:	677a      	str	r2, [r7, #116]	; 0x74
 8006d22:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d26:	4642      	mov	r2, r8
 8006d28:	464b      	mov	r3, r9
 8006d2a:	1891      	adds	r1, r2, r2
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	415b      	adcs	r3, r3
 8006d30:	60fb      	str	r3, [r7, #12]
 8006d32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d36:	4641      	mov	r1, r8
 8006d38:	1851      	adds	r1, r2, r1
 8006d3a:	6039      	str	r1, [r7, #0]
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	414b      	adcs	r3, r1
 8006d40:	607b      	str	r3, [r7, #4]
 8006d42:	f04f 0200 	mov.w	r2, #0
 8006d46:	f04f 0300 	mov.w	r3, #0
 8006d4a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d4e:	4659      	mov	r1, fp
 8006d50:	00cb      	lsls	r3, r1, #3
 8006d52:	4651      	mov	r1, sl
 8006d54:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d58:	4651      	mov	r1, sl
 8006d5a:	00ca      	lsls	r2, r1, #3
 8006d5c:	4610      	mov	r0, r2
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4603      	mov	r3, r0
 8006d62:	4642      	mov	r2, r8
 8006d64:	189b      	adds	r3, r3, r2
 8006d66:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d68:	464b      	mov	r3, r9
 8006d6a:	460a      	mov	r2, r1
 8006d6c:	eb42 0303 	adc.w	r3, r2, r3
 8006d70:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	663b      	str	r3, [r7, #96]	; 0x60
 8006d7c:	667a      	str	r2, [r7, #100]	; 0x64
 8006d7e:	f04f 0200 	mov.w	r2, #0
 8006d82:	f04f 0300 	mov.w	r3, #0
 8006d86:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	008b      	lsls	r3, r1, #2
 8006d8e:	4641      	mov	r1, r8
 8006d90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d94:	4641      	mov	r1, r8
 8006d96:	008a      	lsls	r2, r1, #2
 8006d98:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006d9c:	f7f9 febe 	bl	8000b1c <__aeabi_uldivmod>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	4b0d      	ldr	r3, [pc, #52]	; (8006ddc <UART_SetConfig+0x4e4>)
 8006da6:	fba3 1302 	umull	r1, r3, r3, r2
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	2164      	movs	r1, #100	; 0x64
 8006dae:	fb01 f303 	mul.w	r3, r1, r3
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	011b      	lsls	r3, r3, #4
 8006db6:	3332      	adds	r3, #50	; 0x32
 8006db8:	4a08      	ldr	r2, [pc, #32]	; (8006ddc <UART_SetConfig+0x4e4>)
 8006dba:	fba2 2303 	umull	r2, r3, r2, r3
 8006dbe:	095b      	lsrs	r3, r3, #5
 8006dc0:	f003 020f 	and.w	r2, r3, #15
 8006dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4422      	add	r2, r4
 8006dcc:	609a      	str	r2, [r3, #8]
}
 8006dce:	bf00      	nop
 8006dd0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dda:	bf00      	nop
 8006ddc:	51eb851f 	.word	0x51eb851f

08006de0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	4603      	mov	r3, r0
 8006de8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006dee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006df2:	2b84      	cmp	r3, #132	; 0x84
 8006df4:	d005      	beq.n	8006e02 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006df6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	3303      	adds	r3, #3
 8006e00:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006e02:	68fb      	ldr	r3, [r7, #12]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3714      	adds	r7, #20
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006e14:	f000 ff30 	bl	8007c78 <vTaskStartScheduler>
  
  return osOK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006e1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e20:	b089      	sub	sp, #36	; 0x24
 8006e22:	af04      	add	r7, sp, #16
 8006e24:	6078      	str	r0, [r7, #4]
 8006e26:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d020      	beq.n	8006e72 <osThreadCreate+0x54>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01c      	beq.n	8006e72 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685c      	ldr	r4, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681d      	ldr	r5, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	691e      	ldr	r6, [r3, #16]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7ff ffc8 	bl	8006de0 <makeFreeRtosPriority>
 8006e50:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	695b      	ldr	r3, [r3, #20]
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e5a:	9202      	str	r2, [sp, #8]
 8006e5c:	9301      	str	r3, [sp, #4]
 8006e5e:	9100      	str	r1, [sp, #0]
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	4632      	mov	r2, r6
 8006e64:	4629      	mov	r1, r5
 8006e66:	4620      	mov	r0, r4
 8006e68:	f000 fd3e 	bl	80078e8 <xTaskCreateStatic>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	60fb      	str	r3, [r7, #12]
 8006e70:	e01c      	b.n	8006eac <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	685c      	ldr	r4, [r3, #4]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e7e:	b29e      	uxth	r6, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7ff ffaa 	bl	8006de0 <makeFreeRtosPriority>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	f107 030c 	add.w	r3, r7, #12
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	9200      	str	r2, [sp, #0]
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	4632      	mov	r2, r6
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 fd80 	bl	80079a2 <xTaskCreate>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d001      	beq.n	8006eac <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e000      	b.n	8006eae <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006eac:	68fb      	ldr	r3, [r7, #12]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006eb6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b084      	sub	sp, #16
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d001      	beq.n	8006ecc <osDelay+0x16>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	e000      	b.n	8006ece <osDelay+0x18>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fe9e 	bl	8007c10 <vTaskDelay>
  
  return osOK;
 8006ed4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006ede:	b590      	push	{r4, r7, lr}
 8006ee0:	b085      	sub	sp, #20
 8006ee2:	af02      	add	r7, sp, #8
 8006ee4:	6078      	str	r0, [r7, #4]
 8006ee6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d011      	beq.n	8006f14 <osMessageCreate+0x36>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00d      	beq.n	8006f14 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6818      	ldr	r0, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6859      	ldr	r1, [r3, #4]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689a      	ldr	r2, [r3, #8]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	2400      	movs	r4, #0
 8006f0a:	9400      	str	r4, [sp, #0]
 8006f0c:	f000 f92c 	bl	8007168 <xQueueGenericCreateStatic>
 8006f10:	4603      	mov	r3, r0
 8006f12:	e008      	b.n	8006f26 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6818      	ldr	r0, [r3, #0]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	4619      	mov	r1, r3
 8006f20:	f000 f99a 	bl	8007258 <xQueueGenericCreate>
 8006f24:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd90      	pop	{r4, r7, pc}

08006f2e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f103 0208 	add.w	r2, r3, #8
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f46:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f103 0208 	add.w	r2, r3, #8
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f103 0208 	add.w	r2, r3, #8
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006f62:	bf00      	nop
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b083      	sub	sp, #12
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b085      	sub	sp, #20
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	689a      	ldr	r2, [r3, #8]
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	683a      	ldr	r2, [r7, #0]
 8006fb2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	1c5a      	adds	r2, r3, #1
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	601a      	str	r2, [r3, #0]
}
 8006fc4:	bf00      	nop
 8006fc6:	3714      	adds	r7, #20
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fe6:	d103      	bne.n	8006ff0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	60fb      	str	r3, [r7, #12]
 8006fee:	e00c      	b.n	800700a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	3308      	adds	r3, #8
 8006ff4:	60fb      	str	r3, [r7, #12]
 8006ff6:	e002      	b.n	8006ffe <vListInsert+0x2e>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	60fb      	str	r3, [r7, #12]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	429a      	cmp	r2, r3
 8007008:	d2f6      	bcs.n	8006ff8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	1c5a      	adds	r2, r3, #1
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	601a      	str	r2, [r3, #0]
}
 8007036:	bf00      	nop
 8007038:	3714      	adds	r7, #20
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007042:	b480      	push	{r7}
 8007044:	b085      	sub	sp, #20
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	6892      	ldr	r2, [r2, #8]
 8007058:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	6852      	ldr	r2, [r2, #4]
 8007062:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	429a      	cmp	r2, r3
 800706c:	d103      	bne.n	8007076 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	689a      	ldr	r2, [r3, #8]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	1e5a      	subs	r2, r3, #1
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
	...

08007098 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d10a      	bne.n	80070c2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80070ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b0:	f383 8811 	msr	BASEPRI, r3
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	f3bf 8f4f 	dsb	sy
 80070bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80070be:	bf00      	nop
 80070c0:	e7fe      	b.n	80070c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80070c2:	f001 fc0f 	bl	80088e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ce:	68f9      	ldr	r1, [r7, #12]
 80070d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80070d2:	fb01 f303 	mul.w	r3, r1, r3
 80070d6:	441a      	add	r2, r3
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f2:	3b01      	subs	r3, #1
 80070f4:	68f9      	ldr	r1, [r7, #12]
 80070f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80070f8:	fb01 f303 	mul.w	r3, r1, r3
 80070fc:	441a      	add	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	22ff      	movs	r2, #255	; 0xff
 8007106:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	22ff      	movs	r2, #255	; 0xff
 800710e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d114      	bne.n	8007142 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d01a      	beq.n	8007156 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	3310      	adds	r3, #16
 8007124:	4618      	mov	r0, r3
 8007126:	f000 ffe9 	bl	80080fc <xTaskRemoveFromEventList>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d012      	beq.n	8007156 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007130:	4b0c      	ldr	r3, [pc, #48]	; (8007164 <xQueueGenericReset+0xcc>)
 8007132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	f3bf 8f6f 	isb	sy
 8007140:	e009      	b.n	8007156 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	3310      	adds	r3, #16
 8007146:	4618      	mov	r0, r3
 8007148:	f7ff fef1 	bl	8006f2e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	3324      	adds	r3, #36	; 0x24
 8007150:	4618      	mov	r0, r3
 8007152:	f7ff feec 	bl	8006f2e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007156:	f001 fbf5 	bl	8008944 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800715a:	2301      	movs	r3, #1
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	e000ed04 	.word	0xe000ed04

08007168 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08e      	sub	sp, #56	; 0x38
 800716c:	af02      	add	r7, sp, #8
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
 8007174:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10a      	bne.n	8007192 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800717c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007180:	f383 8811 	msr	BASEPRI, r3
 8007184:	f3bf 8f6f 	isb	sy
 8007188:	f3bf 8f4f 	dsb	sy
 800718c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800718e:	bf00      	nop
 8007190:	e7fe      	b.n	8007190 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d10a      	bne.n	80071ae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719c:	f383 8811 	msr	BASEPRI, r3
 80071a0:	f3bf 8f6f 	isb	sy
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80071aa:	bf00      	nop
 80071ac:	e7fe      	b.n	80071ac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d002      	beq.n	80071ba <xQueueGenericCreateStatic+0x52>
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d001      	beq.n	80071be <xQueueGenericCreateStatic+0x56>
 80071ba:	2301      	movs	r3, #1
 80071bc:	e000      	b.n	80071c0 <xQueueGenericCreateStatic+0x58>
 80071be:	2300      	movs	r3, #0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10a      	bne.n	80071da <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c8:	f383 8811 	msr	BASEPRI, r3
 80071cc:	f3bf 8f6f 	isb	sy
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	623b      	str	r3, [r7, #32]
}
 80071d6:	bf00      	nop
 80071d8:	e7fe      	b.n	80071d8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d102      	bne.n	80071e6 <xQueueGenericCreateStatic+0x7e>
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <xQueueGenericCreateStatic+0x82>
 80071e6:	2301      	movs	r3, #1
 80071e8:	e000      	b.n	80071ec <xQueueGenericCreateStatic+0x84>
 80071ea:	2300      	movs	r3, #0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d10a      	bne.n	8007206 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80071f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f4:	f383 8811 	msr	BASEPRI, r3
 80071f8:	f3bf 8f6f 	isb	sy
 80071fc:	f3bf 8f4f 	dsb	sy
 8007200:	61fb      	str	r3, [r7, #28]
}
 8007202:	bf00      	nop
 8007204:	e7fe      	b.n	8007204 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007206:	2348      	movs	r3, #72	; 0x48
 8007208:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	2b48      	cmp	r3, #72	; 0x48
 800720e:	d00a      	beq.n	8007226 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007214:	f383 8811 	msr	BASEPRI, r3
 8007218:	f3bf 8f6f 	isb	sy
 800721c:	f3bf 8f4f 	dsb	sy
 8007220:	61bb      	str	r3, [r7, #24]
}
 8007222:	bf00      	nop
 8007224:	e7fe      	b.n	8007224 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007226:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800722c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00d      	beq.n	800724e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800723a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800723e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	4613      	mov	r3, r2
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	68b9      	ldr	r1, [r7, #8]
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 f83f 	bl	80072cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800724e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007250:	4618      	mov	r0, r3
 8007252:	3730      	adds	r7, #48	; 0x30
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007258:	b580      	push	{r7, lr}
 800725a:	b08a      	sub	sp, #40	; 0x28
 800725c:	af02      	add	r7, sp, #8
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	4613      	mov	r3, r2
 8007264:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d10a      	bne.n	8007282 <xQueueGenericCreate+0x2a>
	__asm volatile
 800726c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007270:	f383 8811 	msr	BASEPRI, r3
 8007274:	f3bf 8f6f 	isb	sy
 8007278:	f3bf 8f4f 	dsb	sy
 800727c:	613b      	str	r3, [r7, #16]
}
 800727e:	bf00      	nop
 8007280:	e7fe      	b.n	8007280 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	68ba      	ldr	r2, [r7, #8]
 8007286:	fb02 f303 	mul.w	r3, r2, r3
 800728a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800728c:	69fb      	ldr	r3, [r7, #28]
 800728e:	3348      	adds	r3, #72	; 0x48
 8007290:	4618      	mov	r0, r3
 8007292:	f001 fc09 	bl	8008aa8 <pvPortMalloc>
 8007296:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d011      	beq.n	80072c2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	3348      	adds	r3, #72	; 0x48
 80072a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80072a8:	69bb      	ldr	r3, [r7, #24]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072b0:	79fa      	ldrb	r2, [r7, #7]
 80072b2:	69bb      	ldr	r3, [r7, #24]
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	4613      	mov	r3, r2
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	68b9      	ldr	r1, [r7, #8]
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 f805 	bl	80072cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80072c2:	69bb      	ldr	r3, [r7, #24]
	}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3720      	adds	r7, #32
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	607a      	str	r2, [r7, #4]
 80072d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d103      	bne.n	80072e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	69ba      	ldr	r2, [r7, #24]
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	e002      	b.n	80072ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80072ee:	69bb      	ldr	r3, [r7, #24]
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072fa:	2101      	movs	r1, #1
 80072fc:	69b8      	ldr	r0, [r7, #24]
 80072fe:	f7ff fecb 	bl	8007098 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007302:	bf00      	nop
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
	...

0800730c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b08e      	sub	sp, #56	; 0x38
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
 8007318:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800731a:	2300      	movs	r3, #0
 800731c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007324:	2b00      	cmp	r3, #0
 8007326:	d10a      	bne.n	800733e <xQueueGenericSend+0x32>
	__asm volatile
 8007328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800732c:	f383 8811 	msr	BASEPRI, r3
 8007330:	f3bf 8f6f 	isb	sy
 8007334:	f3bf 8f4f 	dsb	sy
 8007338:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800733a:	bf00      	nop
 800733c:	e7fe      	b.n	800733c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d103      	bne.n	800734c <xQueueGenericSend+0x40>
 8007344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007348:	2b00      	cmp	r3, #0
 800734a:	d101      	bne.n	8007350 <xQueueGenericSend+0x44>
 800734c:	2301      	movs	r3, #1
 800734e:	e000      	b.n	8007352 <xQueueGenericSend+0x46>
 8007350:	2300      	movs	r3, #0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d10a      	bne.n	800736c <xQueueGenericSend+0x60>
	__asm volatile
 8007356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735a:	f383 8811 	msr	BASEPRI, r3
 800735e:	f3bf 8f6f 	isb	sy
 8007362:	f3bf 8f4f 	dsb	sy
 8007366:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007368:	bf00      	nop
 800736a:	e7fe      	b.n	800736a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b02      	cmp	r3, #2
 8007370:	d103      	bne.n	800737a <xQueueGenericSend+0x6e>
 8007372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007376:	2b01      	cmp	r3, #1
 8007378:	d101      	bne.n	800737e <xQueueGenericSend+0x72>
 800737a:	2301      	movs	r3, #1
 800737c:	e000      	b.n	8007380 <xQueueGenericSend+0x74>
 800737e:	2300      	movs	r3, #0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10a      	bne.n	800739a <xQueueGenericSend+0x8e>
	__asm volatile
 8007384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007388:	f383 8811 	msr	BASEPRI, r3
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	623b      	str	r3, [r7, #32]
}
 8007396:	bf00      	nop
 8007398:	e7fe      	b.n	8007398 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800739a:	f001 f86b 	bl	8008474 <xTaskGetSchedulerState>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d102      	bne.n	80073aa <xQueueGenericSend+0x9e>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <xQueueGenericSend+0xa2>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <xQueueGenericSend+0xa4>
 80073ae:	2300      	movs	r3, #0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10a      	bne.n	80073ca <xQueueGenericSend+0xbe>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	61fb      	str	r3, [r7, #28]
}
 80073c6:	bf00      	nop
 80073c8:	e7fe      	b.n	80073c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073ca:	f001 fa8b 	bl	80088e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <xQueueGenericSend+0xd4>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d129      	bne.n	8007434 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	68b9      	ldr	r1, [r7, #8]
 80073e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073e6:	f000 f96f 	bl	80076c8 <prvCopyDataToQueue>
 80073ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d010      	beq.n	8007416 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f6:	3324      	adds	r3, #36	; 0x24
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 fe7f 	bl	80080fc <xTaskRemoveFromEventList>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d013      	beq.n	800742c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007404:	4b3f      	ldr	r3, [pc, #252]	; (8007504 <xQueueGenericSend+0x1f8>)
 8007406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800740a:	601a      	str	r2, [r3, #0]
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	f3bf 8f6f 	isb	sy
 8007414:	e00a      	b.n	800742c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007418:	2b00      	cmp	r3, #0
 800741a:	d007      	beq.n	800742c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800741c:	4b39      	ldr	r3, [pc, #228]	; (8007504 <xQueueGenericSend+0x1f8>)
 800741e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800742c:	f001 fa8a 	bl	8008944 <vPortExitCritical>
				return pdPASS;
 8007430:	2301      	movs	r3, #1
 8007432:	e063      	b.n	80074fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800743a:	f001 fa83 	bl	8008944 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800743e:	2300      	movs	r3, #0
 8007440:	e05c      	b.n	80074fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007444:	2b00      	cmp	r3, #0
 8007446:	d106      	bne.n	8007456 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007448:	f107 0314 	add.w	r3, r7, #20
 800744c:	4618      	mov	r0, r3
 800744e:	f000 feb7 	bl	80081c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007452:	2301      	movs	r3, #1
 8007454:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007456:	f001 fa75 	bl	8008944 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800745a:	f000 fc6d 	bl	8007d38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800745e:	f001 fa41 	bl	80088e4 <vPortEnterCritical>
 8007462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007464:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007468:	b25b      	sxtb	r3, r3
 800746a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800746e:	d103      	bne.n	8007478 <xQueueGenericSend+0x16c>
 8007470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007472:	2200      	movs	r2, #0
 8007474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800747e:	b25b      	sxtb	r3, r3
 8007480:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007484:	d103      	bne.n	800748e <xQueueGenericSend+0x182>
 8007486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800748e:	f001 fa59 	bl	8008944 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007492:	1d3a      	adds	r2, r7, #4
 8007494:	f107 0314 	add.w	r3, r7, #20
 8007498:	4611      	mov	r1, r2
 800749a:	4618      	mov	r0, r3
 800749c:	f000 fea6 	bl	80081ec <xTaskCheckForTimeOut>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d124      	bne.n	80074f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074a8:	f000 fa06 	bl	80078b8 <prvIsQueueFull>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d018      	beq.n	80074e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b4:	3310      	adds	r3, #16
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	4611      	mov	r1, r2
 80074ba:	4618      	mov	r0, r3
 80074bc:	f000 fdfa 	bl	80080b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074c2:	f000 f991 	bl	80077e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074c6:	f000 fc45 	bl	8007d54 <xTaskResumeAll>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f47f af7c 	bne.w	80073ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80074d2:	4b0c      	ldr	r3, [pc, #48]	; (8007504 <xQueueGenericSend+0x1f8>)
 80074d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074d8:	601a      	str	r2, [r3, #0]
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	e772      	b.n	80073ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80074e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074e6:	f000 f97f 	bl	80077e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074ea:	f000 fc33 	bl	8007d54 <xTaskResumeAll>
 80074ee:	e76c      	b.n	80073ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80074f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074f2:	f000 f979 	bl	80077e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074f6:	f000 fc2d 	bl	8007d54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80074fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3738      	adds	r7, #56	; 0x38
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	e000ed04 	.word	0xe000ed04

08007508 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b08c      	sub	sp, #48	; 0x30
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007514:	2300      	movs	r3, #0
 8007516:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800751c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10a      	bne.n	8007538 <xQueueReceive+0x30>
	__asm volatile
 8007522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007526:	f383 8811 	msr	BASEPRI, r3
 800752a:	f3bf 8f6f 	isb	sy
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	623b      	str	r3, [r7, #32]
}
 8007534:	bf00      	nop
 8007536:	e7fe      	b.n	8007536 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d103      	bne.n	8007546 <xQueueReceive+0x3e>
 800753e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007542:	2b00      	cmp	r3, #0
 8007544:	d101      	bne.n	800754a <xQueueReceive+0x42>
 8007546:	2301      	movs	r3, #1
 8007548:	e000      	b.n	800754c <xQueueReceive+0x44>
 800754a:	2300      	movs	r3, #0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10a      	bne.n	8007566 <xQueueReceive+0x5e>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	61fb      	str	r3, [r7, #28]
}
 8007562:	bf00      	nop
 8007564:	e7fe      	b.n	8007564 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007566:	f000 ff85 	bl	8008474 <xTaskGetSchedulerState>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <xQueueReceive+0x6e>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d101      	bne.n	800757a <xQueueReceive+0x72>
 8007576:	2301      	movs	r3, #1
 8007578:	e000      	b.n	800757c <xQueueReceive+0x74>
 800757a:	2300      	movs	r3, #0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10a      	bne.n	8007596 <xQueueReceive+0x8e>
	__asm volatile
 8007580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007584:	f383 8811 	msr	BASEPRI, r3
 8007588:	f3bf 8f6f 	isb	sy
 800758c:	f3bf 8f4f 	dsb	sy
 8007590:	61bb      	str	r3, [r7, #24]
}
 8007592:	bf00      	nop
 8007594:	e7fe      	b.n	8007594 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007596:	f001 f9a5 	bl	80088e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800759a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800759e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80075a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d01f      	beq.n	80075e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80075a6:	68b9      	ldr	r1, [r7, #8]
 80075a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075aa:	f000 f8f7 	bl	800779c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80075ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b0:	1e5a      	subs	r2, r3, #1
 80075b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00f      	beq.n	80075de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	3310      	adds	r3, #16
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fd9a 	bl	80080fc <xTaskRemoveFromEventList>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d007      	beq.n	80075de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075ce:	4b3d      	ldr	r3, [pc, #244]	; (80076c4 <xQueueReceive+0x1bc>)
 80075d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075d4:	601a      	str	r2, [r3, #0]
 80075d6:	f3bf 8f4f 	dsb	sy
 80075da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075de:	f001 f9b1 	bl	8008944 <vPortExitCritical>
				return pdPASS;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e069      	b.n	80076ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d103      	bne.n	80075f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80075ec:	f001 f9aa 	bl	8008944 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80075f0:	2300      	movs	r3, #0
 80075f2:	e062      	b.n	80076ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80075f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d106      	bne.n	8007608 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075fa:	f107 0310 	add.w	r3, r7, #16
 80075fe:	4618      	mov	r0, r3
 8007600:	f000 fdde 	bl	80081c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007604:	2301      	movs	r3, #1
 8007606:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007608:	f001 f99c 	bl	8008944 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800760c:	f000 fb94 	bl	8007d38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007610:	f001 f968 	bl	80088e4 <vPortEnterCritical>
 8007614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007616:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800761a:	b25b      	sxtb	r3, r3
 800761c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007620:	d103      	bne.n	800762a <xQueueReceive+0x122>
 8007622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007624:	2200      	movs	r2, #0
 8007626:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007630:	b25b      	sxtb	r3, r3
 8007632:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007636:	d103      	bne.n	8007640 <xQueueReceive+0x138>
 8007638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800763a:	2200      	movs	r2, #0
 800763c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007640:	f001 f980 	bl	8008944 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007644:	1d3a      	adds	r2, r7, #4
 8007646:	f107 0310 	add.w	r3, r7, #16
 800764a:	4611      	mov	r1, r2
 800764c:	4618      	mov	r0, r3
 800764e:	f000 fdcd 	bl	80081ec <xTaskCheckForTimeOut>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d123      	bne.n	80076a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800765a:	f000 f917 	bl	800788c <prvIsQueueEmpty>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d017      	beq.n	8007694 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007666:	3324      	adds	r3, #36	; 0x24
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	4611      	mov	r1, r2
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fd21 	bl	80080b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007672:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007674:	f000 f8b8 	bl	80077e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007678:	f000 fb6c 	bl	8007d54 <xTaskResumeAll>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d189      	bne.n	8007596 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007682:	4b10      	ldr	r3, [pc, #64]	; (80076c4 <xQueueReceive+0x1bc>)
 8007684:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	e780      	b.n	8007596 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007694:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007696:	f000 f8a7 	bl	80077e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800769a:	f000 fb5b 	bl	8007d54 <xTaskResumeAll>
 800769e:	e77a      	b.n	8007596 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80076a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076a2:	f000 f8a1 	bl	80077e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076a6:	f000 fb55 	bl	8007d54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076ac:	f000 f8ee 	bl	800788c <prvIsQueueEmpty>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f43f af6f 	beq.w	8007596 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80076b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3730      	adds	r7, #48	; 0x30
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	e000ed04 	.word	0xe000ed04

080076c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b086      	sub	sp, #24
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80076d4:	2300      	movs	r3, #0
 80076d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10d      	bne.n	8007702 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d14d      	bne.n	800778a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f000 fedc 	bl	80084b0 <xTaskPriorityDisinherit>
 80076f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	609a      	str	r2, [r3, #8]
 8007700:	e043      	b.n	800778a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d119      	bne.n	800773c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6858      	ldr	r0, [r3, #4]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007710:	461a      	mov	r2, r3
 8007712:	68b9      	ldr	r1, [r7, #8]
 8007714:	f001 fbdc 	bl	8008ed0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007720:	441a      	add	r2, r3
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	685a      	ldr	r2, [r3, #4]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	429a      	cmp	r2, r3
 8007730:	d32b      	bcc.n	800778a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	605a      	str	r2, [r3, #4]
 800773a:	e026      	b.n	800778a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	68d8      	ldr	r0, [r3, #12]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007744:	461a      	mov	r2, r3
 8007746:	68b9      	ldr	r1, [r7, #8]
 8007748:	f001 fbc2 	bl	8008ed0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007754:	425b      	negs	r3, r3
 8007756:	441a      	add	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	68da      	ldr	r2, [r3, #12]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	429a      	cmp	r2, r3
 8007766:	d207      	bcs.n	8007778 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	689a      	ldr	r2, [r3, #8]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007770:	425b      	negs	r3, r3
 8007772:	441a      	add	r2, r3
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b02      	cmp	r3, #2
 800777c:	d105      	bne.n	800778a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	3b01      	subs	r3, #1
 8007788:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	1c5a      	adds	r2, r3, #1
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007792:	697b      	ldr	r3, [r7, #20]
}
 8007794:	4618      	mov	r0, r3
 8007796:	3718      	adds	r7, #24
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d018      	beq.n	80077e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	68da      	ldr	r2, [r3, #12]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b6:	441a      	add	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68da      	ldr	r2, [r3, #12]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d303      	bcc.n	80077d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	68d9      	ldr	r1, [r3, #12]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d8:	461a      	mov	r2, r3
 80077da:	6838      	ldr	r0, [r7, #0]
 80077dc:	f001 fb78 	bl	8008ed0 <memcpy>
	}
}
 80077e0:	bf00      	nop
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80077f0:	f001 f878 	bl	80088e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077fc:	e011      	b.n	8007822 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007802:	2b00      	cmp	r3, #0
 8007804:	d012      	beq.n	800782c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	3324      	adds	r3, #36	; 0x24
 800780a:	4618      	mov	r0, r3
 800780c:	f000 fc76 	bl	80080fc <xTaskRemoveFromEventList>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d001      	beq.n	800781a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007816:	f000 fd4b 	bl	80082b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800781a:	7bfb      	ldrb	r3, [r7, #15]
 800781c:	3b01      	subs	r3, #1
 800781e:	b2db      	uxtb	r3, r3
 8007820:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007826:	2b00      	cmp	r3, #0
 8007828:	dce9      	bgt.n	80077fe <prvUnlockQueue+0x16>
 800782a:	e000      	b.n	800782e <prvUnlockQueue+0x46>
					break;
 800782c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	22ff      	movs	r2, #255	; 0xff
 8007832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007836:	f001 f885 	bl	8008944 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800783a:	f001 f853 	bl	80088e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007844:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007846:	e011      	b.n	800786c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	691b      	ldr	r3, [r3, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d012      	beq.n	8007876 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3310      	adds	r3, #16
 8007854:	4618      	mov	r0, r3
 8007856:	f000 fc51 	bl	80080fc <xTaskRemoveFromEventList>
 800785a:	4603      	mov	r3, r0
 800785c:	2b00      	cmp	r3, #0
 800785e:	d001      	beq.n	8007864 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007860:	f000 fd26 	bl	80082b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007864:	7bbb      	ldrb	r3, [r7, #14]
 8007866:	3b01      	subs	r3, #1
 8007868:	b2db      	uxtb	r3, r3
 800786a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800786c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007870:	2b00      	cmp	r3, #0
 8007872:	dce9      	bgt.n	8007848 <prvUnlockQueue+0x60>
 8007874:	e000      	b.n	8007878 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007876:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	22ff      	movs	r2, #255	; 0xff
 800787c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007880:	f001 f860 	bl	8008944 <vPortExitCritical>
}
 8007884:	bf00      	nop
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007894:	f001 f826 	bl	80088e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789c:	2b00      	cmp	r3, #0
 800789e:	d102      	bne.n	80078a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80078a0:	2301      	movs	r3, #1
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	e001      	b.n	80078aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078aa:	f001 f84b 	bl	8008944 <vPortExitCritical>

	return xReturn;
 80078ae:	68fb      	ldr	r3, [r7, #12]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078c0:	f001 f810 	bl	80088e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d102      	bne.n	80078d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80078d0:	2301      	movs	r3, #1
 80078d2:	60fb      	str	r3, [r7, #12]
 80078d4:	e001      	b.n	80078da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80078d6:	2300      	movs	r3, #0
 80078d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078da:	f001 f833 	bl	8008944 <vPortExitCritical>

	return xReturn;
 80078de:	68fb      	ldr	r3, [r7, #12]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b08e      	sub	sp, #56	; 0x38
 80078ec:	af04      	add	r7, sp, #16
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
 80078f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80078f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10a      	bne.n	8007912 <xTaskCreateStatic+0x2a>
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	623b      	str	r3, [r7, #32]
}
 800790e:	bf00      	nop
 8007910:	e7fe      	b.n	8007910 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007914:	2b00      	cmp	r3, #0
 8007916:	d10a      	bne.n	800792e <xTaskCreateStatic+0x46>
	__asm volatile
 8007918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800791c:	f383 8811 	msr	BASEPRI, r3
 8007920:	f3bf 8f6f 	isb	sy
 8007924:	f3bf 8f4f 	dsb	sy
 8007928:	61fb      	str	r3, [r7, #28]
}
 800792a:	bf00      	nop
 800792c:	e7fe      	b.n	800792c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800792e:	2354      	movs	r3, #84	; 0x54
 8007930:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	2b54      	cmp	r3, #84	; 0x54
 8007936:	d00a      	beq.n	800794e <xTaskCreateStatic+0x66>
	__asm volatile
 8007938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793c:	f383 8811 	msr	BASEPRI, r3
 8007940:	f3bf 8f6f 	isb	sy
 8007944:	f3bf 8f4f 	dsb	sy
 8007948:	61bb      	str	r3, [r7, #24]
}
 800794a:	bf00      	nop
 800794c:	e7fe      	b.n	800794c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800794e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007952:	2b00      	cmp	r3, #0
 8007954:	d01e      	beq.n	8007994 <xTaskCreateStatic+0xac>
 8007956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007958:	2b00      	cmp	r3, #0
 800795a:	d01b      	beq.n	8007994 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800795c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007962:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007964:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007968:	2202      	movs	r2, #2
 800796a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800796e:	2300      	movs	r3, #0
 8007970:	9303      	str	r3, [sp, #12]
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	9302      	str	r3, [sp, #8]
 8007976:	f107 0314 	add.w	r3, r7, #20
 800797a:	9301      	str	r3, [sp, #4]
 800797c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	68b9      	ldr	r1, [r7, #8]
 8007986:	68f8      	ldr	r0, [r7, #12]
 8007988:	f000 f850 	bl	8007a2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800798c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800798e:	f000 f8d5 	bl	8007b3c <prvAddNewTaskToReadyList>
 8007992:	e001      	b.n	8007998 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007994:	2300      	movs	r3, #0
 8007996:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007998:	697b      	ldr	r3, [r7, #20]
	}
 800799a:	4618      	mov	r0, r3
 800799c:	3728      	adds	r7, #40	; 0x28
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b08c      	sub	sp, #48	; 0x30
 80079a6:	af04      	add	r7, sp, #16
 80079a8:	60f8      	str	r0, [r7, #12]
 80079aa:	60b9      	str	r1, [r7, #8]
 80079ac:	603b      	str	r3, [r7, #0]
 80079ae:	4613      	mov	r3, r2
 80079b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079b2:	88fb      	ldrh	r3, [r7, #6]
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	4618      	mov	r0, r3
 80079b8:	f001 f876 	bl	8008aa8 <pvPortMalloc>
 80079bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00e      	beq.n	80079e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079c4:	2054      	movs	r0, #84	; 0x54
 80079c6:	f001 f86f 	bl	8008aa8 <pvPortMalloc>
 80079ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d003      	beq.n	80079da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	631a      	str	r2, [r3, #48]	; 0x30
 80079d8:	e005      	b.n	80079e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80079da:	6978      	ldr	r0, [r7, #20]
 80079dc:	f001 f930 	bl	8008c40 <vPortFree>
 80079e0:	e001      	b.n	80079e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80079e2:	2300      	movs	r3, #0
 80079e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d017      	beq.n	8007a1c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80079f4:	88fa      	ldrh	r2, [r7, #6]
 80079f6:	2300      	movs	r3, #0
 80079f8:	9303      	str	r3, [sp, #12]
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	9302      	str	r3, [sp, #8]
 80079fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a00:	9301      	str	r3, [sp, #4]
 8007a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	68b9      	ldr	r1, [r7, #8]
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 f80e 	bl	8007a2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a10:	69f8      	ldr	r0, [r7, #28]
 8007a12:	f000 f893 	bl	8007b3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a16:	2301      	movs	r3, #1
 8007a18:	61bb      	str	r3, [r7, #24]
 8007a1a:	e002      	b.n	8007a22 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a20:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a22:	69bb      	ldr	r3, [r7, #24]
	}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3720      	adds	r7, #32
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b088      	sub	sp, #32
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
 8007a38:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007a44:	3b01      	subs	r3, #1
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	f023 0307 	bic.w	r3, r3, #7
 8007a52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	f003 0307 	and.w	r3, r3, #7
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	617b      	str	r3, [r7, #20]
}
 8007a70:	bf00      	nop
 8007a72:	e7fe      	b.n	8007a72 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d01f      	beq.n	8007aba <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	61fb      	str	r3, [r7, #28]
 8007a7e:	e012      	b.n	8007aa6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a80:	68ba      	ldr	r2, [r7, #8]
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	4413      	add	r3, r2
 8007a86:	7819      	ldrb	r1, [r3, #0]
 8007a88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	3334      	adds	r3, #52	; 0x34
 8007a90:	460a      	mov	r2, r1
 8007a92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007a94:	68ba      	ldr	r2, [r7, #8]
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	4413      	add	r3, r2
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d006      	beq.n	8007aae <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	3301      	adds	r3, #1
 8007aa4:	61fb      	str	r3, [r7, #28]
 8007aa6:	69fb      	ldr	r3, [r7, #28]
 8007aa8:	2b0f      	cmp	r3, #15
 8007aaa:	d9e9      	bls.n	8007a80 <prvInitialiseNewTask+0x54>
 8007aac:	e000      	b.n	8007ab0 <prvInitialiseNewTask+0x84>
			{
				break;
 8007aae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ab8:	e003      	b.n	8007ac2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ac4:	2b06      	cmp	r3, #6
 8007ac6:	d901      	bls.n	8007acc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ac8:	2306      	movs	r3, #6
 8007aca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ace:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ad0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ad6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ada:	2200      	movs	r2, #0
 8007adc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae0:	3304      	adds	r3, #4
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7ff fa43 	bl	8006f6e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aea:	3318      	adds	r3, #24
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7ff fa3e 	bl	8006f6e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007af6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007afa:	f1c3 0207 	rsb	r2, r3, #7
 8007afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	68f9      	ldr	r1, [r7, #12]
 8007b1a:	69b8      	ldr	r0, [r7, #24]
 8007b1c:	f000 fdb4 	bl	8008688 <pxPortInitialiseStack>
 8007b20:	4602      	mov	r2, r0
 8007b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d002      	beq.n	8007b32 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b32:	bf00      	nop
 8007b34:	3720      	adds	r7, #32
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
	...

08007b3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b082      	sub	sp, #8
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b44:	f000 fece 	bl	80088e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b48:	4b2a      	ldr	r3, [pc, #168]	; (8007bf4 <prvAddNewTaskToReadyList+0xb8>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	4a29      	ldr	r2, [pc, #164]	; (8007bf4 <prvAddNewTaskToReadyList+0xb8>)
 8007b50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b52:	4b29      	ldr	r3, [pc, #164]	; (8007bf8 <prvAddNewTaskToReadyList+0xbc>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d109      	bne.n	8007b6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b5a:	4a27      	ldr	r2, [pc, #156]	; (8007bf8 <prvAddNewTaskToReadyList+0xbc>)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b60:	4b24      	ldr	r3, [pc, #144]	; (8007bf4 <prvAddNewTaskToReadyList+0xb8>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d110      	bne.n	8007b8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b68:	f000 fbc6 	bl	80082f8 <prvInitialiseTaskLists>
 8007b6c:	e00d      	b.n	8007b8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007b6e:	4b23      	ldr	r3, [pc, #140]	; (8007bfc <prvAddNewTaskToReadyList+0xc0>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d109      	bne.n	8007b8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007b76:	4b20      	ldr	r3, [pc, #128]	; (8007bf8 <prvAddNewTaskToReadyList+0xbc>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d802      	bhi.n	8007b8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007b84:	4a1c      	ldr	r2, [pc, #112]	; (8007bf8 <prvAddNewTaskToReadyList+0xbc>)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007b8a:	4b1d      	ldr	r3, [pc, #116]	; (8007c00 <prvAddNewTaskToReadyList+0xc4>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3301      	adds	r3, #1
 8007b90:	4a1b      	ldr	r2, [pc, #108]	; (8007c00 <prvAddNewTaskToReadyList+0xc4>)
 8007b92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b98:	2201      	movs	r2, #1
 8007b9a:	409a      	lsls	r2, r3
 8007b9c:	4b19      	ldr	r3, [pc, #100]	; (8007c04 <prvAddNewTaskToReadyList+0xc8>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	4a18      	ldr	r2, [pc, #96]	; (8007c04 <prvAddNewTaskToReadyList+0xc8>)
 8007ba4:	6013      	str	r3, [r2, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007baa:	4613      	mov	r3, r2
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	4413      	add	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4a15      	ldr	r2, [pc, #84]	; (8007c08 <prvAddNewTaskToReadyList+0xcc>)
 8007bb4:	441a      	add	r2, r3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	3304      	adds	r3, #4
 8007bba:	4619      	mov	r1, r3
 8007bbc:	4610      	mov	r0, r2
 8007bbe:	f7ff f9e3 	bl	8006f88 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007bc2:	f000 febf 	bl	8008944 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	; (8007bfc <prvAddNewTaskToReadyList+0xc0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00e      	beq.n	8007bec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007bce:	4b0a      	ldr	r3, [pc, #40]	; (8007bf8 <prvAddNewTaskToReadyList+0xbc>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d207      	bcs.n	8007bec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007bdc:	4b0b      	ldr	r3, [pc, #44]	; (8007c0c <prvAddNewTaskToReadyList+0xd0>)
 8007bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007be2:	601a      	str	r2, [r3, #0]
 8007be4:	f3bf 8f4f 	dsb	sy
 8007be8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bec:	bf00      	nop
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	200008fc 	.word	0x200008fc
 8007bf8:	200007fc 	.word	0x200007fc
 8007bfc:	20000908 	.word	0x20000908
 8007c00:	20000918 	.word	0x20000918
 8007c04:	20000904 	.word	0x20000904
 8007c08:	20000800 	.word	0x20000800
 8007c0c:	e000ed04 	.word	0xe000ed04

08007c10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d017      	beq.n	8007c52 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c22:	4b13      	ldr	r3, [pc, #76]	; (8007c70 <vTaskDelay+0x60>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00a      	beq.n	8007c40 <vTaskDelay+0x30>
	__asm volatile
 8007c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2e:	f383 8811 	msr	BASEPRI, r3
 8007c32:	f3bf 8f6f 	isb	sy
 8007c36:	f3bf 8f4f 	dsb	sy
 8007c3a:	60bb      	str	r3, [r7, #8]
}
 8007c3c:	bf00      	nop
 8007c3e:	e7fe      	b.n	8007c3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007c40:	f000 f87a 	bl	8007d38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c44:	2100      	movs	r1, #0
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 fcb8 	bl	80085bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c4c:	f000 f882 	bl	8007d54 <xTaskResumeAll>
 8007c50:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d107      	bne.n	8007c68 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007c58:	4b06      	ldr	r3, [pc, #24]	; (8007c74 <vTaskDelay+0x64>)
 8007c5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c5e:	601a      	str	r2, [r3, #0]
 8007c60:	f3bf 8f4f 	dsb	sy
 8007c64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c68:	bf00      	nop
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	20000924 	.word	0x20000924
 8007c74:	e000ed04 	.word	0xe000ed04

08007c78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	; 0x28
 8007c7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c82:	2300      	movs	r3, #0
 8007c84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c86:	463a      	mov	r2, r7
 8007c88:	1d39      	adds	r1, r7, #4
 8007c8a:	f107 0308 	add.w	r3, r7, #8
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7fa fa4a 	bl	8002128 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007c94:	6839      	ldr	r1, [r7, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	9202      	str	r2, [sp, #8]
 8007c9c:	9301      	str	r3, [sp, #4]
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	9300      	str	r3, [sp, #0]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	460a      	mov	r2, r1
 8007ca6:	491e      	ldr	r1, [pc, #120]	; (8007d20 <vTaskStartScheduler+0xa8>)
 8007ca8:	481e      	ldr	r0, [pc, #120]	; (8007d24 <vTaskStartScheduler+0xac>)
 8007caa:	f7ff fe1d 	bl	80078e8 <xTaskCreateStatic>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	4a1d      	ldr	r2, [pc, #116]	; (8007d28 <vTaskStartScheduler+0xb0>)
 8007cb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007cb4:	4b1c      	ldr	r3, [pc, #112]	; (8007d28 <vTaskStartScheduler+0xb0>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d002      	beq.n	8007cc2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	617b      	str	r3, [r7, #20]
 8007cc0:	e001      	b.n	8007cc6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d116      	bne.n	8007cfa <vTaskStartScheduler+0x82>
	__asm volatile
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	613b      	str	r3, [r7, #16]
}
 8007cde:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ce0:	4b12      	ldr	r3, [pc, #72]	; (8007d2c <vTaskStartScheduler+0xb4>)
 8007ce2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ce6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ce8:	4b11      	ldr	r3, [pc, #68]	; (8007d30 <vTaskStartScheduler+0xb8>)
 8007cea:	2201      	movs	r2, #1
 8007cec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007cee:	4b11      	ldr	r3, [pc, #68]	; (8007d34 <vTaskStartScheduler+0xbc>)
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007cf4:	f000 fd54 	bl	80087a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007cf8:	e00e      	b.n	8007d18 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d00:	d10a      	bne.n	8007d18 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	60fb      	str	r3, [r7, #12]
}
 8007d14:	bf00      	nop
 8007d16:	e7fe      	b.n	8007d16 <vTaskStartScheduler+0x9e>
}
 8007d18:	bf00      	nop
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	08009868 	.word	0x08009868
 8007d24:	080082c9 	.word	0x080082c9
 8007d28:	20000920 	.word	0x20000920
 8007d2c:	2000091c 	.word	0x2000091c
 8007d30:	20000908 	.word	0x20000908
 8007d34:	20000900 	.word	0x20000900

08007d38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d38:	b480      	push	{r7}
 8007d3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d3c:	4b04      	ldr	r3, [pc, #16]	; (8007d50 <vTaskSuspendAll+0x18>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3301      	adds	r3, #1
 8007d42:	4a03      	ldr	r2, [pc, #12]	; (8007d50 <vTaskSuspendAll+0x18>)
 8007d44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007d46:	bf00      	nop
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr
 8007d50:	20000924 	.word	0x20000924

08007d54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d62:	4b41      	ldr	r3, [pc, #260]	; (8007e68 <xTaskResumeAll+0x114>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d10a      	bne.n	8007d80 <xTaskResumeAll+0x2c>
	__asm volatile
 8007d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	603b      	str	r3, [r7, #0]
}
 8007d7c:	bf00      	nop
 8007d7e:	e7fe      	b.n	8007d7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d80:	f000 fdb0 	bl	80088e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d84:	4b38      	ldr	r3, [pc, #224]	; (8007e68 <xTaskResumeAll+0x114>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	4a37      	ldr	r2, [pc, #220]	; (8007e68 <xTaskResumeAll+0x114>)
 8007d8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d8e:	4b36      	ldr	r3, [pc, #216]	; (8007e68 <xTaskResumeAll+0x114>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d161      	bne.n	8007e5a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d96:	4b35      	ldr	r3, [pc, #212]	; (8007e6c <xTaskResumeAll+0x118>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d05d      	beq.n	8007e5a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d9e:	e02e      	b.n	8007dfe <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007da0:	4b33      	ldr	r3, [pc, #204]	; (8007e70 <xTaskResumeAll+0x11c>)
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	3318      	adds	r3, #24
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7ff f948 	bl	8007042 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3304      	adds	r3, #4
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7ff f943 	bl	8007042 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	409a      	lsls	r2, r3
 8007dc4:	4b2b      	ldr	r3, [pc, #172]	; (8007e74 <xTaskResumeAll+0x120>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	4a2a      	ldr	r2, [pc, #168]	; (8007e74 <xTaskResumeAll+0x120>)
 8007dcc:	6013      	str	r3, [r2, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4a27      	ldr	r2, [pc, #156]	; (8007e78 <xTaskResumeAll+0x124>)
 8007ddc:	441a      	add	r2, r3
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	3304      	adds	r3, #4
 8007de2:	4619      	mov	r1, r3
 8007de4:	4610      	mov	r0, r2
 8007de6:	f7ff f8cf 	bl	8006f88 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dee:	4b23      	ldr	r3, [pc, #140]	; (8007e7c <xTaskResumeAll+0x128>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d302      	bcc.n	8007dfe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007df8:	4b21      	ldr	r3, [pc, #132]	; (8007e80 <xTaskResumeAll+0x12c>)
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007dfe:	4b1c      	ldr	r3, [pc, #112]	; (8007e70 <xTaskResumeAll+0x11c>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1cc      	bne.n	8007da0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d001      	beq.n	8007e10 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e0c:	f000 fb12 	bl	8008434 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e10:	4b1c      	ldr	r3, [pc, #112]	; (8007e84 <xTaskResumeAll+0x130>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d010      	beq.n	8007e3e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e1c:	f000 f836 	bl	8007e8c <xTaskIncrementTick>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d002      	beq.n	8007e2c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007e26:	4b16      	ldr	r3, [pc, #88]	; (8007e80 <xTaskResumeAll+0x12c>)
 8007e28:	2201      	movs	r2, #1
 8007e2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1f1      	bne.n	8007e1c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007e38:	4b12      	ldr	r3, [pc, #72]	; (8007e84 <xTaskResumeAll+0x130>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e3e:	4b10      	ldr	r3, [pc, #64]	; (8007e80 <xTaskResumeAll+0x12c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d009      	beq.n	8007e5a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e46:	2301      	movs	r3, #1
 8007e48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e4a:	4b0f      	ldr	r3, [pc, #60]	; (8007e88 <xTaskResumeAll+0x134>)
 8007e4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e50:	601a      	str	r2, [r3, #0]
 8007e52:	f3bf 8f4f 	dsb	sy
 8007e56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e5a:	f000 fd73 	bl	8008944 <vPortExitCritical>

	return xAlreadyYielded;
 8007e5e:	68bb      	ldr	r3, [r7, #8]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	20000924 	.word	0x20000924
 8007e6c:	200008fc 	.word	0x200008fc
 8007e70:	200008bc 	.word	0x200008bc
 8007e74:	20000904 	.word	0x20000904
 8007e78:	20000800 	.word	0x20000800
 8007e7c:	200007fc 	.word	0x200007fc
 8007e80:	20000910 	.word	0x20000910
 8007e84:	2000090c 	.word	0x2000090c
 8007e88:	e000ed04 	.word	0xe000ed04

08007e8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b086      	sub	sp, #24
 8007e90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e92:	2300      	movs	r3, #0
 8007e94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e96:	4b4e      	ldr	r3, [pc, #312]	; (8007fd0 <xTaskIncrementTick+0x144>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f040 808e 	bne.w	8007fbc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ea0:	4b4c      	ldr	r3, [pc, #304]	; (8007fd4 <xTaskIncrementTick+0x148>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ea8:	4a4a      	ldr	r2, [pc, #296]	; (8007fd4 <xTaskIncrementTick+0x148>)
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d120      	bne.n	8007ef6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007eb4:	4b48      	ldr	r3, [pc, #288]	; (8007fd8 <xTaskIncrementTick+0x14c>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d00a      	beq.n	8007ed4 <xTaskIncrementTick+0x48>
	__asm volatile
 8007ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec2:	f383 8811 	msr	BASEPRI, r3
 8007ec6:	f3bf 8f6f 	isb	sy
 8007eca:	f3bf 8f4f 	dsb	sy
 8007ece:	603b      	str	r3, [r7, #0]
}
 8007ed0:	bf00      	nop
 8007ed2:	e7fe      	b.n	8007ed2 <xTaskIncrementTick+0x46>
 8007ed4:	4b40      	ldr	r3, [pc, #256]	; (8007fd8 <xTaskIncrementTick+0x14c>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	60fb      	str	r3, [r7, #12]
 8007eda:	4b40      	ldr	r3, [pc, #256]	; (8007fdc <xTaskIncrementTick+0x150>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a3e      	ldr	r2, [pc, #248]	; (8007fd8 <xTaskIncrementTick+0x14c>)
 8007ee0:	6013      	str	r3, [r2, #0]
 8007ee2:	4a3e      	ldr	r2, [pc, #248]	; (8007fdc <xTaskIncrementTick+0x150>)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6013      	str	r3, [r2, #0]
 8007ee8:	4b3d      	ldr	r3, [pc, #244]	; (8007fe0 <xTaskIncrementTick+0x154>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3301      	adds	r3, #1
 8007eee:	4a3c      	ldr	r2, [pc, #240]	; (8007fe0 <xTaskIncrementTick+0x154>)
 8007ef0:	6013      	str	r3, [r2, #0]
 8007ef2:	f000 fa9f 	bl	8008434 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007ef6:	4b3b      	ldr	r3, [pc, #236]	; (8007fe4 <xTaskIncrementTick+0x158>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d348      	bcc.n	8007f92 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f00:	4b35      	ldr	r3, [pc, #212]	; (8007fd8 <xTaskIncrementTick+0x14c>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d104      	bne.n	8007f14 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f0a:	4b36      	ldr	r3, [pc, #216]	; (8007fe4 <xTaskIncrementTick+0x158>)
 8007f0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f10:	601a      	str	r2, [r3, #0]
					break;
 8007f12:	e03e      	b.n	8007f92 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f14:	4b30      	ldr	r3, [pc, #192]	; (8007fd8 <xTaskIncrementTick+0x14c>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f24:	693a      	ldr	r2, [r7, #16]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d203      	bcs.n	8007f34 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f2c:	4a2d      	ldr	r2, [pc, #180]	; (8007fe4 <xTaskIncrementTick+0x158>)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f32:	e02e      	b.n	8007f92 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	3304      	adds	r3, #4
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f7ff f882 	bl	8007042 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d004      	beq.n	8007f50 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	3318      	adds	r3, #24
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7ff f879 	bl	8007042 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f54:	2201      	movs	r2, #1
 8007f56:	409a      	lsls	r2, r3
 8007f58:	4b23      	ldr	r3, [pc, #140]	; (8007fe8 <xTaskIncrementTick+0x15c>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	4a22      	ldr	r2, [pc, #136]	; (8007fe8 <xTaskIncrementTick+0x15c>)
 8007f60:	6013      	str	r3, [r2, #0]
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f66:	4613      	mov	r3, r2
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	4413      	add	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4a1f      	ldr	r2, [pc, #124]	; (8007fec <xTaskIncrementTick+0x160>)
 8007f70:	441a      	add	r2, r3
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	3304      	adds	r3, #4
 8007f76:	4619      	mov	r1, r3
 8007f78:	4610      	mov	r0, r2
 8007f7a:	f7ff f805 	bl	8006f88 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f7e:	68bb      	ldr	r3, [r7, #8]
 8007f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f82:	4b1b      	ldr	r3, [pc, #108]	; (8007ff0 <xTaskIncrementTick+0x164>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d3b9      	bcc.n	8007f00 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f90:	e7b6      	b.n	8007f00 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f92:	4b17      	ldr	r3, [pc, #92]	; (8007ff0 <xTaskIncrementTick+0x164>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f98:	4914      	ldr	r1, [pc, #80]	; (8007fec <xTaskIncrementTick+0x160>)
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	4413      	add	r3, r2
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	440b      	add	r3, r1
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d901      	bls.n	8007fae <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007faa:	2301      	movs	r3, #1
 8007fac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007fae:	4b11      	ldr	r3, [pc, #68]	; (8007ff4 <xTaskIncrementTick+0x168>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d007      	beq.n	8007fc6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	e004      	b.n	8007fc6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007fbc:	4b0e      	ldr	r3, [pc, #56]	; (8007ff8 <xTaskIncrementTick+0x16c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	4a0d      	ldr	r2, [pc, #52]	; (8007ff8 <xTaskIncrementTick+0x16c>)
 8007fc4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007fc6:	697b      	ldr	r3, [r7, #20]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3718      	adds	r7, #24
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	20000924 	.word	0x20000924
 8007fd4:	20000900 	.word	0x20000900
 8007fd8:	200008b4 	.word	0x200008b4
 8007fdc:	200008b8 	.word	0x200008b8
 8007fe0:	20000914 	.word	0x20000914
 8007fe4:	2000091c 	.word	0x2000091c
 8007fe8:	20000904 	.word	0x20000904
 8007fec:	20000800 	.word	0x20000800
 8007ff0:	200007fc 	.word	0x200007fc
 8007ff4:	20000910 	.word	0x20000910
 8007ff8:	2000090c 	.word	0x2000090c

08007ffc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b087      	sub	sp, #28
 8008000:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008002:	4b27      	ldr	r3, [pc, #156]	; (80080a0 <vTaskSwitchContext+0xa4>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d003      	beq.n	8008012 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800800a:	4b26      	ldr	r3, [pc, #152]	; (80080a4 <vTaskSwitchContext+0xa8>)
 800800c:	2201      	movs	r2, #1
 800800e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008010:	e03f      	b.n	8008092 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8008012:	4b24      	ldr	r3, [pc, #144]	; (80080a4 <vTaskSwitchContext+0xa8>)
 8008014:	2200      	movs	r2, #0
 8008016:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008018:	4b23      	ldr	r3, [pc, #140]	; (80080a8 <vTaskSwitchContext+0xac>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	fab3 f383 	clz	r3, r3
 8008024:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008026:	7afb      	ldrb	r3, [r7, #11]
 8008028:	f1c3 031f 	rsb	r3, r3, #31
 800802c:	617b      	str	r3, [r7, #20]
 800802e:	491f      	ldr	r1, [pc, #124]	; (80080ac <vTaskSwitchContext+0xb0>)
 8008030:	697a      	ldr	r2, [r7, #20]
 8008032:	4613      	mov	r3, r2
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	4413      	add	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	440b      	add	r3, r1
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d10a      	bne.n	8008058 <vTaskSwitchContext+0x5c>
	__asm volatile
 8008042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008046:	f383 8811 	msr	BASEPRI, r3
 800804a:	f3bf 8f6f 	isb	sy
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	607b      	str	r3, [r7, #4]
}
 8008054:	bf00      	nop
 8008056:	e7fe      	b.n	8008056 <vTaskSwitchContext+0x5a>
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	4613      	mov	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4413      	add	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4a12      	ldr	r2, [pc, #72]	; (80080ac <vTaskSwitchContext+0xb0>)
 8008064:	4413      	add	r3, r2
 8008066:	613b      	str	r3, [r7, #16]
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	605a      	str	r2, [r3, #4]
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	685a      	ldr	r2, [r3, #4]
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	3308      	adds	r3, #8
 800807a:	429a      	cmp	r2, r3
 800807c:	d104      	bne.n	8008088 <vTaskSwitchContext+0x8c>
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	685a      	ldr	r2, [r3, #4]
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	605a      	str	r2, [r3, #4]
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	4a08      	ldr	r2, [pc, #32]	; (80080b0 <vTaskSwitchContext+0xb4>)
 8008090:	6013      	str	r3, [r2, #0]
}
 8008092:	bf00      	nop
 8008094:	371c      	adds	r7, #28
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	20000924 	.word	0x20000924
 80080a4:	20000910 	.word	0x20000910
 80080a8:	20000904 	.word	0x20000904
 80080ac:	20000800 	.word	0x20000800
 80080b0:	200007fc 	.word	0x200007fc

080080b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10a      	bne.n	80080da <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80080c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c8:	f383 8811 	msr	BASEPRI, r3
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f3bf 8f4f 	dsb	sy
 80080d4:	60fb      	str	r3, [r7, #12]
}
 80080d6:	bf00      	nop
 80080d8:	e7fe      	b.n	80080d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080da:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <vTaskPlaceOnEventList+0x44>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3318      	adds	r3, #24
 80080e0:	4619      	mov	r1, r3
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7fe ff74 	bl	8006fd0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80080e8:	2101      	movs	r1, #1
 80080ea:	6838      	ldr	r0, [r7, #0]
 80080ec:	f000 fa66 	bl	80085bc <prvAddCurrentTaskToDelayedList>
}
 80080f0:	bf00      	nop
 80080f2:	3710      	adds	r7, #16
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	200007fc 	.word	0x200007fc

080080fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10a      	bne.n	8008128 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008116:	f383 8811 	msr	BASEPRI, r3
 800811a:	f3bf 8f6f 	isb	sy
 800811e:	f3bf 8f4f 	dsb	sy
 8008122:	60fb      	str	r3, [r7, #12]
}
 8008124:	bf00      	nop
 8008126:	e7fe      	b.n	8008126 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	3318      	adds	r3, #24
 800812c:	4618      	mov	r0, r3
 800812e:	f7fe ff88 	bl	8007042 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008132:	4b1d      	ldr	r3, [pc, #116]	; (80081a8 <xTaskRemoveFromEventList+0xac>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d11c      	bne.n	8008174 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	3304      	adds	r3, #4
 800813e:	4618      	mov	r0, r3
 8008140:	f7fe ff7f 	bl	8007042 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008148:	2201      	movs	r2, #1
 800814a:	409a      	lsls	r2, r3
 800814c:	4b17      	ldr	r3, [pc, #92]	; (80081ac <xTaskRemoveFromEventList+0xb0>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4313      	orrs	r3, r2
 8008152:	4a16      	ldr	r2, [pc, #88]	; (80081ac <xTaskRemoveFromEventList+0xb0>)
 8008154:	6013      	str	r3, [r2, #0]
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800815a:	4613      	mov	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4a13      	ldr	r2, [pc, #76]	; (80081b0 <xTaskRemoveFromEventList+0xb4>)
 8008164:	441a      	add	r2, r3
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	3304      	adds	r3, #4
 800816a:	4619      	mov	r1, r3
 800816c:	4610      	mov	r0, r2
 800816e:	f7fe ff0b 	bl	8006f88 <vListInsertEnd>
 8008172:	e005      	b.n	8008180 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	3318      	adds	r3, #24
 8008178:	4619      	mov	r1, r3
 800817a:	480e      	ldr	r0, [pc, #56]	; (80081b4 <xTaskRemoveFromEventList+0xb8>)
 800817c:	f7fe ff04 	bl	8006f88 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008184:	4b0c      	ldr	r3, [pc, #48]	; (80081b8 <xTaskRemoveFromEventList+0xbc>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800818a:	429a      	cmp	r2, r3
 800818c:	d905      	bls.n	800819a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800818e:	2301      	movs	r3, #1
 8008190:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008192:	4b0a      	ldr	r3, [pc, #40]	; (80081bc <xTaskRemoveFromEventList+0xc0>)
 8008194:	2201      	movs	r2, #1
 8008196:	601a      	str	r2, [r3, #0]
 8008198:	e001      	b.n	800819e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800819a:	2300      	movs	r3, #0
 800819c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800819e:	697b      	ldr	r3, [r7, #20]
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3718      	adds	r7, #24
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}
 80081a8:	20000924 	.word	0x20000924
 80081ac:	20000904 	.word	0x20000904
 80081b0:	20000800 	.word	0x20000800
 80081b4:	200008bc 	.word	0x200008bc
 80081b8:	200007fc 	.word	0x200007fc
 80081bc:	20000910 	.word	0x20000910

080081c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80081c0:	b480      	push	{r7}
 80081c2:	b083      	sub	sp, #12
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80081c8:	4b06      	ldr	r3, [pc, #24]	; (80081e4 <vTaskInternalSetTimeOutState+0x24>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80081d0:	4b05      	ldr	r3, [pc, #20]	; (80081e8 <vTaskInternalSetTimeOutState+0x28>)
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	605a      	str	r2, [r3, #4]
}
 80081d8:	bf00      	nop
 80081da:	370c      	adds	r7, #12
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	20000914 	.word	0x20000914
 80081e8:	20000900 	.word	0x20000900

080081ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b088      	sub	sp, #32
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10a      	bne.n	8008212 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80081fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	613b      	str	r3, [r7, #16]
}
 800820e:	bf00      	nop
 8008210:	e7fe      	b.n	8008210 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10a      	bne.n	800822e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821c:	f383 8811 	msr	BASEPRI, r3
 8008220:	f3bf 8f6f 	isb	sy
 8008224:	f3bf 8f4f 	dsb	sy
 8008228:	60fb      	str	r3, [r7, #12]
}
 800822a:	bf00      	nop
 800822c:	e7fe      	b.n	800822c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800822e:	f000 fb59 	bl	80088e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008232:	4b1d      	ldr	r3, [pc, #116]	; (80082a8 <xTaskCheckForTimeOut+0xbc>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	69ba      	ldr	r2, [r7, #24]
 800823e:	1ad3      	subs	r3, r2, r3
 8008240:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800824a:	d102      	bne.n	8008252 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800824c:	2300      	movs	r3, #0
 800824e:	61fb      	str	r3, [r7, #28]
 8008250:	e023      	b.n	800829a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	4b15      	ldr	r3, [pc, #84]	; (80082ac <xTaskCheckForTimeOut+0xc0>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	429a      	cmp	r2, r3
 800825c:	d007      	beq.n	800826e <xTaskCheckForTimeOut+0x82>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	429a      	cmp	r2, r3
 8008266:	d302      	bcc.n	800826e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008268:	2301      	movs	r3, #1
 800826a:	61fb      	str	r3, [r7, #28]
 800826c:	e015      	b.n	800829a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	697a      	ldr	r2, [r7, #20]
 8008274:	429a      	cmp	r2, r3
 8008276:	d20b      	bcs.n	8008290 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	1ad2      	subs	r2, r2, r3
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f7ff ff9b 	bl	80081c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800828a:	2300      	movs	r3, #0
 800828c:	61fb      	str	r3, [r7, #28]
 800828e:	e004      	b.n	800829a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	2200      	movs	r2, #0
 8008294:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008296:	2301      	movs	r3, #1
 8008298:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800829a:	f000 fb53 	bl	8008944 <vPortExitCritical>

	return xReturn;
 800829e:	69fb      	ldr	r3, [r7, #28]
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3720      	adds	r7, #32
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	20000900 	.word	0x20000900
 80082ac:	20000914 	.word	0x20000914

080082b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80082b0:	b480      	push	{r7}
 80082b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80082b4:	4b03      	ldr	r3, [pc, #12]	; (80082c4 <vTaskMissedYield+0x14>)
 80082b6:	2201      	movs	r2, #1
 80082b8:	601a      	str	r2, [r3, #0]
}
 80082ba:	bf00      	nop
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr
 80082c4:	20000910 	.word	0x20000910

080082c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80082d0:	f000 f852 	bl	8008378 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80082d4:	4b06      	ldr	r3, [pc, #24]	; (80082f0 <prvIdleTask+0x28>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d9f9      	bls.n	80082d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80082dc:	4b05      	ldr	r3, [pc, #20]	; (80082f4 <prvIdleTask+0x2c>)
 80082de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082e2:	601a      	str	r2, [r3, #0]
 80082e4:	f3bf 8f4f 	dsb	sy
 80082e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80082ec:	e7f0      	b.n	80082d0 <prvIdleTask+0x8>
 80082ee:	bf00      	nop
 80082f0:	20000800 	.word	0x20000800
 80082f4:	e000ed04 	.word	0xe000ed04

080082f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082fe:	2300      	movs	r3, #0
 8008300:	607b      	str	r3, [r7, #4]
 8008302:	e00c      	b.n	800831e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	4613      	mov	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	4413      	add	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	4a12      	ldr	r2, [pc, #72]	; (8008358 <prvInitialiseTaskLists+0x60>)
 8008310:	4413      	add	r3, r2
 8008312:	4618      	mov	r0, r3
 8008314:	f7fe fe0b 	bl	8006f2e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3301      	adds	r3, #1
 800831c:	607b      	str	r3, [r7, #4]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2b06      	cmp	r3, #6
 8008322:	d9ef      	bls.n	8008304 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008324:	480d      	ldr	r0, [pc, #52]	; (800835c <prvInitialiseTaskLists+0x64>)
 8008326:	f7fe fe02 	bl	8006f2e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800832a:	480d      	ldr	r0, [pc, #52]	; (8008360 <prvInitialiseTaskLists+0x68>)
 800832c:	f7fe fdff 	bl	8006f2e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008330:	480c      	ldr	r0, [pc, #48]	; (8008364 <prvInitialiseTaskLists+0x6c>)
 8008332:	f7fe fdfc 	bl	8006f2e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008336:	480c      	ldr	r0, [pc, #48]	; (8008368 <prvInitialiseTaskLists+0x70>)
 8008338:	f7fe fdf9 	bl	8006f2e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800833c:	480b      	ldr	r0, [pc, #44]	; (800836c <prvInitialiseTaskLists+0x74>)
 800833e:	f7fe fdf6 	bl	8006f2e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008342:	4b0b      	ldr	r3, [pc, #44]	; (8008370 <prvInitialiseTaskLists+0x78>)
 8008344:	4a05      	ldr	r2, [pc, #20]	; (800835c <prvInitialiseTaskLists+0x64>)
 8008346:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008348:	4b0a      	ldr	r3, [pc, #40]	; (8008374 <prvInitialiseTaskLists+0x7c>)
 800834a:	4a05      	ldr	r2, [pc, #20]	; (8008360 <prvInitialiseTaskLists+0x68>)
 800834c:	601a      	str	r2, [r3, #0]
}
 800834e:	bf00      	nop
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	20000800 	.word	0x20000800
 800835c:	2000088c 	.word	0x2000088c
 8008360:	200008a0 	.word	0x200008a0
 8008364:	200008bc 	.word	0x200008bc
 8008368:	200008d0 	.word	0x200008d0
 800836c:	200008e8 	.word	0x200008e8
 8008370:	200008b4 	.word	0x200008b4
 8008374:	200008b8 	.word	0x200008b8

08008378 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b082      	sub	sp, #8
 800837c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800837e:	e019      	b.n	80083b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008380:	f000 fab0 	bl	80088e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008384:	4b10      	ldr	r3, [pc, #64]	; (80083c8 <prvCheckTasksWaitingTermination+0x50>)
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	3304      	adds	r3, #4
 8008390:	4618      	mov	r0, r3
 8008392:	f7fe fe56 	bl	8007042 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008396:	4b0d      	ldr	r3, [pc, #52]	; (80083cc <prvCheckTasksWaitingTermination+0x54>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	3b01      	subs	r3, #1
 800839c:	4a0b      	ldr	r2, [pc, #44]	; (80083cc <prvCheckTasksWaitingTermination+0x54>)
 800839e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083a0:	4b0b      	ldr	r3, [pc, #44]	; (80083d0 <prvCheckTasksWaitingTermination+0x58>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	4a0a      	ldr	r2, [pc, #40]	; (80083d0 <prvCheckTasksWaitingTermination+0x58>)
 80083a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083aa:	f000 facb 	bl	8008944 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f810 	bl	80083d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083b4:	4b06      	ldr	r3, [pc, #24]	; (80083d0 <prvCheckTasksWaitingTermination+0x58>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d1e1      	bne.n	8008380 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80083bc:	bf00      	nop
 80083be:	bf00      	nop
 80083c0:	3708      	adds	r7, #8
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	200008d0 	.word	0x200008d0
 80083cc:	200008fc 	.word	0x200008fc
 80083d0:	200008e4 	.word	0x200008e4

080083d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d108      	bne.n	80083f8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ea:	4618      	mov	r0, r3
 80083ec:	f000 fc28 	bl	8008c40 <vPortFree>
				vPortFree( pxTCB );
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fc25 	bl	8008c40 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80083f6:	e018      	b.n	800842a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d103      	bne.n	800840a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fc1c 	bl	8008c40 <vPortFree>
	}
 8008408:	e00f      	b.n	800842a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008410:	2b02      	cmp	r3, #2
 8008412:	d00a      	beq.n	800842a <prvDeleteTCB+0x56>
	__asm volatile
 8008414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008418:	f383 8811 	msr	BASEPRI, r3
 800841c:	f3bf 8f6f 	isb	sy
 8008420:	f3bf 8f4f 	dsb	sy
 8008424:	60fb      	str	r3, [r7, #12]
}
 8008426:	bf00      	nop
 8008428:	e7fe      	b.n	8008428 <prvDeleteTCB+0x54>
	}
 800842a:	bf00      	nop
 800842c:	3710      	adds	r7, #16
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
	...

08008434 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800843a:	4b0c      	ldr	r3, [pc, #48]	; (800846c <prvResetNextTaskUnblockTime+0x38>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d104      	bne.n	800844e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008444:	4b0a      	ldr	r3, [pc, #40]	; (8008470 <prvResetNextTaskUnblockTime+0x3c>)
 8008446:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800844a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800844c:	e008      	b.n	8008460 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800844e:	4b07      	ldr	r3, [pc, #28]	; (800846c <prvResetNextTaskUnblockTime+0x38>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	4a04      	ldr	r2, [pc, #16]	; (8008470 <prvResetNextTaskUnblockTime+0x3c>)
 800845e:	6013      	str	r3, [r2, #0]
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	200008b4 	.word	0x200008b4
 8008470:	2000091c 	.word	0x2000091c

08008474 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800847a:	4b0b      	ldr	r3, [pc, #44]	; (80084a8 <xTaskGetSchedulerState+0x34>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d102      	bne.n	8008488 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008482:	2301      	movs	r3, #1
 8008484:	607b      	str	r3, [r7, #4]
 8008486:	e008      	b.n	800849a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008488:	4b08      	ldr	r3, [pc, #32]	; (80084ac <xTaskGetSchedulerState+0x38>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d102      	bne.n	8008496 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008490:	2302      	movs	r3, #2
 8008492:	607b      	str	r3, [r7, #4]
 8008494:	e001      	b.n	800849a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008496:	2300      	movs	r3, #0
 8008498:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800849a:	687b      	ldr	r3, [r7, #4]
	}
 800849c:	4618      	mov	r0, r3
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr
 80084a8:	20000908 	.word	0x20000908
 80084ac:	20000924 	.word	0x20000924

080084b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b086      	sub	sp, #24
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80084bc:	2300      	movs	r3, #0
 80084be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d06e      	beq.n	80085a4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80084c6:	4b3a      	ldr	r3, [pc, #232]	; (80085b0 <xTaskPriorityDisinherit+0x100>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d00a      	beq.n	80084e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	60fb      	str	r3, [r7, #12]
}
 80084e2:	bf00      	nop
 80084e4:	e7fe      	b.n	80084e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10a      	bne.n	8008504 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	60bb      	str	r3, [r7, #8]
}
 8008500:	bf00      	nop
 8008502:	e7fe      	b.n	8008502 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008508:	1e5a      	subs	r2, r3, #1
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008516:	429a      	cmp	r2, r3
 8008518:	d044      	beq.n	80085a4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800851e:	2b00      	cmp	r3, #0
 8008520:	d140      	bne.n	80085a4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	3304      	adds	r3, #4
 8008526:	4618      	mov	r0, r3
 8008528:	f7fe fd8b 	bl	8007042 <uxListRemove>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d115      	bne.n	800855e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008536:	491f      	ldr	r1, [pc, #124]	; (80085b4 <xTaskPriorityDisinherit+0x104>)
 8008538:	4613      	mov	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4413      	add	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	440b      	add	r3, r1
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d10a      	bne.n	800855e <xTaskPriorityDisinherit+0xae>
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800854c:	2201      	movs	r2, #1
 800854e:	fa02 f303 	lsl.w	r3, r2, r3
 8008552:	43da      	mvns	r2, r3
 8008554:	4b18      	ldr	r3, [pc, #96]	; (80085b8 <xTaskPriorityDisinherit+0x108>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4013      	ands	r3, r2
 800855a:	4a17      	ldr	r2, [pc, #92]	; (80085b8 <xTaskPriorityDisinherit+0x108>)
 800855c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800856a:	f1c3 0207 	rsb	r2, r3, #7
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008576:	2201      	movs	r2, #1
 8008578:	409a      	lsls	r2, r3
 800857a:	4b0f      	ldr	r3, [pc, #60]	; (80085b8 <xTaskPriorityDisinherit+0x108>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4313      	orrs	r3, r2
 8008580:	4a0d      	ldr	r2, [pc, #52]	; (80085b8 <xTaskPriorityDisinherit+0x108>)
 8008582:	6013      	str	r3, [r2, #0]
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008588:	4613      	mov	r3, r2
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	4413      	add	r3, r2
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	4a08      	ldr	r2, [pc, #32]	; (80085b4 <xTaskPriorityDisinherit+0x104>)
 8008592:	441a      	add	r2, r3
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	3304      	adds	r3, #4
 8008598:	4619      	mov	r1, r3
 800859a:	4610      	mov	r0, r2
 800859c:	f7fe fcf4 	bl	8006f88 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80085a0:	2301      	movs	r3, #1
 80085a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80085a4:	697b      	ldr	r3, [r7, #20]
	}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3718      	adds	r7, #24
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	200007fc 	.word	0x200007fc
 80085b4:	20000800 	.word	0x20000800
 80085b8:	20000904 	.word	0x20000904

080085bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80085c6:	4b29      	ldr	r3, [pc, #164]	; (800866c <prvAddCurrentTaskToDelayedList+0xb0>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085cc:	4b28      	ldr	r3, [pc, #160]	; (8008670 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3304      	adds	r3, #4
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fe fd35 	bl	8007042 <uxListRemove>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10b      	bne.n	80085f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80085de:	4b24      	ldr	r3, [pc, #144]	; (8008670 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e4:	2201      	movs	r2, #1
 80085e6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ea:	43da      	mvns	r2, r3
 80085ec:	4b21      	ldr	r3, [pc, #132]	; (8008674 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4013      	ands	r3, r2
 80085f2:	4a20      	ldr	r2, [pc, #128]	; (8008674 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085fc:	d10a      	bne.n	8008614 <prvAddCurrentTaskToDelayedList+0x58>
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d007      	beq.n	8008614 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008604:	4b1a      	ldr	r3, [pc, #104]	; (8008670 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	3304      	adds	r3, #4
 800860a:	4619      	mov	r1, r3
 800860c:	481a      	ldr	r0, [pc, #104]	; (8008678 <prvAddCurrentTaskToDelayedList+0xbc>)
 800860e:	f7fe fcbb 	bl	8006f88 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008612:	e026      	b.n	8008662 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	4413      	add	r3, r2
 800861a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800861c:	4b14      	ldr	r3, [pc, #80]	; (8008670 <prvAddCurrentTaskToDelayedList+0xb4>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68ba      	ldr	r2, [r7, #8]
 8008622:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008624:	68ba      	ldr	r2, [r7, #8]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	429a      	cmp	r2, r3
 800862a:	d209      	bcs.n	8008640 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800862c:	4b13      	ldr	r3, [pc, #76]	; (800867c <prvAddCurrentTaskToDelayedList+0xc0>)
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	4b0f      	ldr	r3, [pc, #60]	; (8008670 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3304      	adds	r3, #4
 8008636:	4619      	mov	r1, r3
 8008638:	4610      	mov	r0, r2
 800863a:	f7fe fcc9 	bl	8006fd0 <vListInsert>
}
 800863e:	e010      	b.n	8008662 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008640:	4b0f      	ldr	r3, [pc, #60]	; (8008680 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	4b0a      	ldr	r3, [pc, #40]	; (8008670 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	3304      	adds	r3, #4
 800864a:	4619      	mov	r1, r3
 800864c:	4610      	mov	r0, r2
 800864e:	f7fe fcbf 	bl	8006fd0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008652:	4b0c      	ldr	r3, [pc, #48]	; (8008684 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	429a      	cmp	r2, r3
 800865a:	d202      	bcs.n	8008662 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800865c:	4a09      	ldr	r2, [pc, #36]	; (8008684 <prvAddCurrentTaskToDelayedList+0xc8>)
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	6013      	str	r3, [r2, #0]
}
 8008662:	bf00      	nop
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	20000900 	.word	0x20000900
 8008670:	200007fc 	.word	0x200007fc
 8008674:	20000904 	.word	0x20000904
 8008678:	200008e8 	.word	0x200008e8
 800867c:	200008b8 	.word	0x200008b8
 8008680:	200008b4 	.word	0x200008b4
 8008684:	2000091c 	.word	0x2000091c

08008688 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008688:	b480      	push	{r7}
 800868a:	b085      	sub	sp, #20
 800868c:	af00      	add	r7, sp, #0
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	3b04      	subs	r3, #4
 8008698:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80086a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	3b04      	subs	r3, #4
 80086a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	f023 0201 	bic.w	r2, r3, #1
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	3b04      	subs	r3, #4
 80086b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80086b8:	4a0c      	ldr	r2, [pc, #48]	; (80086ec <pxPortInitialiseStack+0x64>)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	3b14      	subs	r3, #20
 80086c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	3b04      	subs	r3, #4
 80086ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f06f 0202 	mvn.w	r2, #2
 80086d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	3b20      	subs	r3, #32
 80086dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80086de:	68fb      	ldr	r3, [r7, #12]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3714      	adds	r7, #20
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr
 80086ec:	080086f1 	.word	0x080086f1

080086f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80086f6:	2300      	movs	r3, #0
 80086f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80086fa:	4b12      	ldr	r3, [pc, #72]	; (8008744 <prvTaskExitError+0x54>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008702:	d00a      	beq.n	800871a <prvTaskExitError+0x2a>
	__asm volatile
 8008704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008708:	f383 8811 	msr	BASEPRI, r3
 800870c:	f3bf 8f6f 	isb	sy
 8008710:	f3bf 8f4f 	dsb	sy
 8008714:	60fb      	str	r3, [r7, #12]
}
 8008716:	bf00      	nop
 8008718:	e7fe      	b.n	8008718 <prvTaskExitError+0x28>
	__asm volatile
 800871a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800871e:	f383 8811 	msr	BASEPRI, r3
 8008722:	f3bf 8f6f 	isb	sy
 8008726:	f3bf 8f4f 	dsb	sy
 800872a:	60bb      	str	r3, [r7, #8]
}
 800872c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800872e:	bf00      	nop
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d0fc      	beq.n	8008730 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008736:	bf00      	nop
 8008738:	bf00      	nop
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr
 8008744:	200000cc 	.word	0x200000cc
	...

08008750 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008750:	4b07      	ldr	r3, [pc, #28]	; (8008770 <pxCurrentTCBConst2>)
 8008752:	6819      	ldr	r1, [r3, #0]
 8008754:	6808      	ldr	r0, [r1, #0]
 8008756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875a:	f380 8809 	msr	PSP, r0
 800875e:	f3bf 8f6f 	isb	sy
 8008762:	f04f 0000 	mov.w	r0, #0
 8008766:	f380 8811 	msr	BASEPRI, r0
 800876a:	4770      	bx	lr
 800876c:	f3af 8000 	nop.w

08008770 <pxCurrentTCBConst2>:
 8008770:	200007fc 	.word	0x200007fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008774:	bf00      	nop
 8008776:	bf00      	nop

08008778 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008778:	4808      	ldr	r0, [pc, #32]	; (800879c <prvPortStartFirstTask+0x24>)
 800877a:	6800      	ldr	r0, [r0, #0]
 800877c:	6800      	ldr	r0, [r0, #0]
 800877e:	f380 8808 	msr	MSP, r0
 8008782:	f04f 0000 	mov.w	r0, #0
 8008786:	f380 8814 	msr	CONTROL, r0
 800878a:	b662      	cpsie	i
 800878c:	b661      	cpsie	f
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	f3bf 8f6f 	isb	sy
 8008796:	df00      	svc	0
 8008798:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800879a:	bf00      	nop
 800879c:	e000ed08 	.word	0xe000ed08

080087a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b086      	sub	sp, #24
 80087a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80087a6:	4b46      	ldr	r3, [pc, #280]	; (80088c0 <xPortStartScheduler+0x120>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a46      	ldr	r2, [pc, #280]	; (80088c4 <xPortStartScheduler+0x124>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d10a      	bne.n	80087c6 <xPortStartScheduler+0x26>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	613b      	str	r3, [r7, #16]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80087c6:	4b3e      	ldr	r3, [pc, #248]	; (80088c0 <xPortStartScheduler+0x120>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a3f      	ldr	r2, [pc, #252]	; (80088c8 <xPortStartScheduler+0x128>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d10a      	bne.n	80087e6 <xPortStartScheduler+0x46>
	__asm volatile
 80087d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d4:	f383 8811 	msr	BASEPRI, r3
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	60fb      	str	r3, [r7, #12]
}
 80087e2:	bf00      	nop
 80087e4:	e7fe      	b.n	80087e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80087e6:	4b39      	ldr	r3, [pc, #228]	; (80088cc <xPortStartScheduler+0x12c>)
 80087e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	22ff      	movs	r2, #255	; 0xff
 80087f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008800:	78fb      	ldrb	r3, [r7, #3]
 8008802:	b2db      	uxtb	r3, r3
 8008804:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008808:	b2da      	uxtb	r2, r3
 800880a:	4b31      	ldr	r3, [pc, #196]	; (80088d0 <xPortStartScheduler+0x130>)
 800880c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800880e:	4b31      	ldr	r3, [pc, #196]	; (80088d4 <xPortStartScheduler+0x134>)
 8008810:	2207      	movs	r2, #7
 8008812:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008814:	e009      	b.n	800882a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008816:	4b2f      	ldr	r3, [pc, #188]	; (80088d4 <xPortStartScheduler+0x134>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	3b01      	subs	r3, #1
 800881c:	4a2d      	ldr	r2, [pc, #180]	; (80088d4 <xPortStartScheduler+0x134>)
 800881e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008820:	78fb      	ldrb	r3, [r7, #3]
 8008822:	b2db      	uxtb	r3, r3
 8008824:	005b      	lsls	r3, r3, #1
 8008826:	b2db      	uxtb	r3, r3
 8008828:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800882a:	78fb      	ldrb	r3, [r7, #3]
 800882c:	b2db      	uxtb	r3, r3
 800882e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008832:	2b80      	cmp	r3, #128	; 0x80
 8008834:	d0ef      	beq.n	8008816 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008836:	4b27      	ldr	r3, [pc, #156]	; (80088d4 <xPortStartScheduler+0x134>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f1c3 0307 	rsb	r3, r3, #7
 800883e:	2b04      	cmp	r3, #4
 8008840:	d00a      	beq.n	8008858 <xPortStartScheduler+0xb8>
	__asm volatile
 8008842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008846:	f383 8811 	msr	BASEPRI, r3
 800884a:	f3bf 8f6f 	isb	sy
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	60bb      	str	r3, [r7, #8]
}
 8008854:	bf00      	nop
 8008856:	e7fe      	b.n	8008856 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008858:	4b1e      	ldr	r3, [pc, #120]	; (80088d4 <xPortStartScheduler+0x134>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	021b      	lsls	r3, r3, #8
 800885e:	4a1d      	ldr	r2, [pc, #116]	; (80088d4 <xPortStartScheduler+0x134>)
 8008860:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008862:	4b1c      	ldr	r3, [pc, #112]	; (80088d4 <xPortStartScheduler+0x134>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800886a:	4a1a      	ldr	r2, [pc, #104]	; (80088d4 <xPortStartScheduler+0x134>)
 800886c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	b2da      	uxtb	r2, r3
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008876:	4b18      	ldr	r3, [pc, #96]	; (80088d8 <xPortStartScheduler+0x138>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a17      	ldr	r2, [pc, #92]	; (80088d8 <xPortStartScheduler+0x138>)
 800887c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008880:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008882:	4b15      	ldr	r3, [pc, #84]	; (80088d8 <xPortStartScheduler+0x138>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a14      	ldr	r2, [pc, #80]	; (80088d8 <xPortStartScheduler+0x138>)
 8008888:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800888c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800888e:	f000 f8dd 	bl	8008a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008892:	4b12      	ldr	r3, [pc, #72]	; (80088dc <xPortStartScheduler+0x13c>)
 8008894:	2200      	movs	r2, #0
 8008896:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008898:	f000 f8fc 	bl	8008a94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800889c:	4b10      	ldr	r3, [pc, #64]	; (80088e0 <xPortStartScheduler+0x140>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4a0f      	ldr	r2, [pc, #60]	; (80088e0 <xPortStartScheduler+0x140>)
 80088a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80088a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80088a8:	f7ff ff66 	bl	8008778 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088ac:	f7ff fba6 	bl	8007ffc <vTaskSwitchContext>
	prvTaskExitError();
 80088b0:	f7ff ff1e 	bl	80086f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3718      	adds	r7, #24
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop
 80088c0:	e000ed00 	.word	0xe000ed00
 80088c4:	410fc271 	.word	0x410fc271
 80088c8:	410fc270 	.word	0x410fc270
 80088cc:	e000e400 	.word	0xe000e400
 80088d0:	20000928 	.word	0x20000928
 80088d4:	2000092c 	.word	0x2000092c
 80088d8:	e000ed20 	.word	0xe000ed20
 80088dc:	200000cc 	.word	0x200000cc
 80088e0:	e000ef34 	.word	0xe000ef34

080088e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
	__asm volatile
 80088ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ee:	f383 8811 	msr	BASEPRI, r3
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	607b      	str	r3, [r7, #4]
}
 80088fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088fe:	4b0f      	ldr	r3, [pc, #60]	; (800893c <vPortEnterCritical+0x58>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	3301      	adds	r3, #1
 8008904:	4a0d      	ldr	r2, [pc, #52]	; (800893c <vPortEnterCritical+0x58>)
 8008906:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008908:	4b0c      	ldr	r3, [pc, #48]	; (800893c <vPortEnterCritical+0x58>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2b01      	cmp	r3, #1
 800890e:	d10f      	bne.n	8008930 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008910:	4b0b      	ldr	r3, [pc, #44]	; (8008940 <vPortEnterCritical+0x5c>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00a      	beq.n	8008930 <vPortEnterCritical+0x4c>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	603b      	str	r3, [r7, #0]
}
 800892c:	bf00      	nop
 800892e:	e7fe      	b.n	800892e <vPortEnterCritical+0x4a>
	}
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	200000cc 	.word	0x200000cc
 8008940:	e000ed04 	.word	0xe000ed04

08008944 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800894a:	4b12      	ldr	r3, [pc, #72]	; (8008994 <vPortExitCritical+0x50>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d10a      	bne.n	8008968 <vPortExitCritical+0x24>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	607b      	str	r3, [r7, #4]
}
 8008964:	bf00      	nop
 8008966:	e7fe      	b.n	8008966 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008968:	4b0a      	ldr	r3, [pc, #40]	; (8008994 <vPortExitCritical+0x50>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	3b01      	subs	r3, #1
 800896e:	4a09      	ldr	r2, [pc, #36]	; (8008994 <vPortExitCritical+0x50>)
 8008970:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008972:	4b08      	ldr	r3, [pc, #32]	; (8008994 <vPortExitCritical+0x50>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d105      	bne.n	8008986 <vPortExitCritical+0x42>
 800897a:	2300      	movs	r3, #0
 800897c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008984:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008986:	bf00      	nop
 8008988:	370c      	adds	r7, #12
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop
 8008994:	200000cc 	.word	0x200000cc
	...

080089a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80089a0:	f3ef 8009 	mrs	r0, PSP
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	4b15      	ldr	r3, [pc, #84]	; (8008a00 <pxCurrentTCBConst>)
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	f01e 0f10 	tst.w	lr, #16
 80089b0:	bf08      	it	eq
 80089b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80089b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ba:	6010      	str	r0, [r2, #0]
 80089bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80089c4:	f380 8811 	msr	BASEPRI, r0
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	f3bf 8f6f 	isb	sy
 80089d0:	f7ff fb14 	bl	8007ffc <vTaskSwitchContext>
 80089d4:	f04f 0000 	mov.w	r0, #0
 80089d8:	f380 8811 	msr	BASEPRI, r0
 80089dc:	bc09      	pop	{r0, r3}
 80089de:	6819      	ldr	r1, [r3, #0]
 80089e0:	6808      	ldr	r0, [r1, #0]
 80089e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e6:	f01e 0f10 	tst.w	lr, #16
 80089ea:	bf08      	it	eq
 80089ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80089f0:	f380 8809 	msr	PSP, r0
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	4770      	bx	lr
 80089fa:	bf00      	nop
 80089fc:	f3af 8000 	nop.w

08008a00 <pxCurrentTCBConst>:
 8008a00:	200007fc 	.word	0x200007fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop

08008a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b082      	sub	sp, #8
 8008a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a12:	f383 8811 	msr	BASEPRI, r3
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	607b      	str	r3, [r7, #4]
}
 8008a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a22:	f7ff fa33 	bl	8007e8c <xTaskIncrementTick>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d003      	beq.n	8008a34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a2c:	4b06      	ldr	r3, [pc, #24]	; (8008a48 <SysTick_Handler+0x40>)
 8008a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	2300      	movs	r3, #0
 8008a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	f383 8811 	msr	BASEPRI, r3
}
 8008a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a40:	bf00      	nop
 8008a42:	3708      	adds	r7, #8
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	e000ed04 	.word	0xe000ed04

08008a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a50:	4b0b      	ldr	r3, [pc, #44]	; (8008a80 <vPortSetupTimerInterrupt+0x34>)
 8008a52:	2200      	movs	r2, #0
 8008a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a56:	4b0b      	ldr	r3, [pc, #44]	; (8008a84 <vPortSetupTimerInterrupt+0x38>)
 8008a58:	2200      	movs	r2, #0
 8008a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a5c:	4b0a      	ldr	r3, [pc, #40]	; (8008a88 <vPortSetupTimerInterrupt+0x3c>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a0a      	ldr	r2, [pc, #40]	; (8008a8c <vPortSetupTimerInterrupt+0x40>)
 8008a62:	fba2 2303 	umull	r2, r3, r2, r3
 8008a66:	099b      	lsrs	r3, r3, #6
 8008a68:	4a09      	ldr	r2, [pc, #36]	; (8008a90 <vPortSetupTimerInterrupt+0x44>)
 8008a6a:	3b01      	subs	r3, #1
 8008a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a6e:	4b04      	ldr	r3, [pc, #16]	; (8008a80 <vPortSetupTimerInterrupt+0x34>)
 8008a70:	2207      	movs	r2, #7
 8008a72:	601a      	str	r2, [r3, #0]
}
 8008a74:	bf00      	nop
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	e000e010 	.word	0xe000e010
 8008a84:	e000e018 	.word	0xe000e018
 8008a88:	200000c0 	.word	0x200000c0
 8008a8c:	10624dd3 	.word	0x10624dd3
 8008a90:	e000e014 	.word	0xe000e014

08008a94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008aa4 <vPortEnableVFP+0x10>
 8008a98:	6801      	ldr	r1, [r0, #0]
 8008a9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a9e:	6001      	str	r1, [r0, #0]
 8008aa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008aa2:	bf00      	nop
 8008aa4:	e000ed88 	.word	0xe000ed88

08008aa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b08a      	sub	sp, #40	; 0x28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ab4:	f7ff f940 	bl	8007d38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ab8:	4b5b      	ldr	r3, [pc, #364]	; (8008c28 <pvPortMalloc+0x180>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d101      	bne.n	8008ac4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ac0:	f000 f920 	bl	8008d04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ac4:	4b59      	ldr	r3, [pc, #356]	; (8008c2c <pvPortMalloc+0x184>)
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	4013      	ands	r3, r2
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f040 8093 	bne.w	8008bf8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d01d      	beq.n	8008b14 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ad8:	2208      	movs	r2, #8
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4413      	add	r3, r2
 8008ade:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f003 0307 	and.w	r3, r3, #7
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d014      	beq.n	8008b14 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f023 0307 	bic.w	r3, r3, #7
 8008af0:	3308      	adds	r3, #8
 8008af2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f003 0307 	and.w	r3, r3, #7
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00a      	beq.n	8008b14 <pvPortMalloc+0x6c>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b02:	f383 8811 	msr	BASEPRI, r3
 8008b06:	f3bf 8f6f 	isb	sy
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	617b      	str	r3, [r7, #20]
}
 8008b10:	bf00      	nop
 8008b12:	e7fe      	b.n	8008b12 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d06e      	beq.n	8008bf8 <pvPortMalloc+0x150>
 8008b1a:	4b45      	ldr	r3, [pc, #276]	; (8008c30 <pvPortMalloc+0x188>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d869      	bhi.n	8008bf8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b24:	4b43      	ldr	r3, [pc, #268]	; (8008c34 <pvPortMalloc+0x18c>)
 8008b26:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b28:	4b42      	ldr	r3, [pc, #264]	; (8008c34 <pvPortMalloc+0x18c>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b2e:	e004      	b.n	8008b3a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b32:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d903      	bls.n	8008b4c <pvPortMalloc+0xa4>
 8008b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d1f1      	bne.n	8008b30 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008b4c:	4b36      	ldr	r3, [pc, #216]	; (8008c28 <pvPortMalloc+0x180>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d050      	beq.n	8008bf8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b56:	6a3b      	ldr	r3, [r7, #32]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2208      	movs	r2, #8
 8008b5c:	4413      	add	r3, r2
 8008b5e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	6a3b      	ldr	r3, [r7, #32]
 8008b66:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b6a:	685a      	ldr	r2, [r3, #4]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	1ad2      	subs	r2, r2, r3
 8008b70:	2308      	movs	r3, #8
 8008b72:	005b      	lsls	r3, r3, #1
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d91f      	bls.n	8008bb8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b80:	69bb      	ldr	r3, [r7, #24]
 8008b82:	f003 0307 	and.w	r3, r3, #7
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00a      	beq.n	8008ba0 <pvPortMalloc+0xf8>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	613b      	str	r3, [r7, #16]
}
 8008b9c:	bf00      	nop
 8008b9e:	e7fe      	b.n	8008b9e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba2:	685a      	ldr	r2, [r3, #4]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	1ad2      	subs	r2, r2, r3
 8008ba8:	69bb      	ldr	r3, [r7, #24]
 8008baa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bb2:	69b8      	ldr	r0, [r7, #24]
 8008bb4:	f000 f908 	bl	8008dc8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008bb8:	4b1d      	ldr	r3, [pc, #116]	; (8008c30 <pvPortMalloc+0x188>)
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	4a1b      	ldr	r2, [pc, #108]	; (8008c30 <pvPortMalloc+0x188>)
 8008bc4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bc6:	4b1a      	ldr	r3, [pc, #104]	; (8008c30 <pvPortMalloc+0x188>)
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	4b1b      	ldr	r3, [pc, #108]	; (8008c38 <pvPortMalloc+0x190>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d203      	bcs.n	8008bda <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008bd2:	4b17      	ldr	r3, [pc, #92]	; (8008c30 <pvPortMalloc+0x188>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a18      	ldr	r2, [pc, #96]	; (8008c38 <pvPortMalloc+0x190>)
 8008bd8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bdc:	685a      	ldr	r2, [r3, #4]
 8008bde:	4b13      	ldr	r3, [pc, #76]	; (8008c2c <pvPortMalloc+0x184>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	431a      	orrs	r2, r3
 8008be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bea:	2200      	movs	r2, #0
 8008bec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008bee:	4b13      	ldr	r3, [pc, #76]	; (8008c3c <pvPortMalloc+0x194>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	4a11      	ldr	r2, [pc, #68]	; (8008c3c <pvPortMalloc+0x194>)
 8008bf6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008bf8:	f7ff f8ac 	bl	8007d54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	f003 0307 	and.w	r3, r3, #7
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d00a      	beq.n	8008c1c <pvPortMalloc+0x174>
	__asm volatile
 8008c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0a:	f383 8811 	msr	BASEPRI, r3
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	60fb      	str	r3, [r7, #12]
}
 8008c18:	bf00      	nop
 8008c1a:	e7fe      	b.n	8008c1a <pvPortMalloc+0x172>
	return pvReturn;
 8008c1c:	69fb      	ldr	r3, [r7, #28]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3728      	adds	r7, #40	; 0x28
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop
 8008c28:	20004538 	.word	0x20004538
 8008c2c:	2000454c 	.word	0x2000454c
 8008c30:	2000453c 	.word	0x2000453c
 8008c34:	20004530 	.word	0x20004530
 8008c38:	20004540 	.word	0x20004540
 8008c3c:	20004544 	.word	0x20004544

08008c40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d04d      	beq.n	8008cee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c52:	2308      	movs	r3, #8
 8008c54:	425b      	negs	r3, r3
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	4413      	add	r3, r2
 8008c5a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	685a      	ldr	r2, [r3, #4]
 8008c64:	4b24      	ldr	r3, [pc, #144]	; (8008cf8 <vPortFree+0xb8>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4013      	ands	r3, r2
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10a      	bne.n	8008c84 <vPortFree+0x44>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	60fb      	str	r3, [r7, #12]
}
 8008c80:	bf00      	nop
 8008c82:	e7fe      	b.n	8008c82 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00a      	beq.n	8008ca2 <vPortFree+0x62>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	60bb      	str	r3, [r7, #8]
}
 8008c9e:	bf00      	nop
 8008ca0:	e7fe      	b.n	8008ca0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	4b14      	ldr	r3, [pc, #80]	; (8008cf8 <vPortFree+0xb8>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4013      	ands	r3, r2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d01e      	beq.n	8008cee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d11a      	bne.n	8008cee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	4b0e      	ldr	r3, [pc, #56]	; (8008cf8 <vPortFree+0xb8>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	43db      	mvns	r3, r3
 8008cc2:	401a      	ands	r2, r3
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008cc8:	f7ff f836 	bl	8007d38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	4b0a      	ldr	r3, [pc, #40]	; (8008cfc <vPortFree+0xbc>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	4a09      	ldr	r2, [pc, #36]	; (8008cfc <vPortFree+0xbc>)
 8008cd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008cda:	6938      	ldr	r0, [r7, #16]
 8008cdc:	f000 f874 	bl	8008dc8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ce0:	4b07      	ldr	r3, [pc, #28]	; (8008d00 <vPortFree+0xc0>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	4a06      	ldr	r2, [pc, #24]	; (8008d00 <vPortFree+0xc0>)
 8008ce8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008cea:	f7ff f833 	bl	8007d54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008cee:	bf00      	nop
 8008cf0:	3718      	adds	r7, #24
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	2000454c 	.word	0x2000454c
 8008cfc:	2000453c 	.word	0x2000453c
 8008d00:	20004548 	.word	0x20004548

08008d04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008d0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d10:	4b27      	ldr	r3, [pc, #156]	; (8008db0 <prvHeapInit+0xac>)
 8008d12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f003 0307 	and.w	r3, r3, #7
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00c      	beq.n	8008d38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3307      	adds	r3, #7
 8008d22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f023 0307 	bic.w	r3, r3, #7
 8008d2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	1ad3      	subs	r3, r2, r3
 8008d32:	4a1f      	ldr	r2, [pc, #124]	; (8008db0 <prvHeapInit+0xac>)
 8008d34:	4413      	add	r3, r2
 8008d36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d3c:	4a1d      	ldr	r2, [pc, #116]	; (8008db4 <prvHeapInit+0xb0>)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d42:	4b1c      	ldr	r3, [pc, #112]	; (8008db4 <prvHeapInit+0xb0>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d50:	2208      	movs	r2, #8
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 0307 	bic.w	r3, r3, #7
 8008d5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	4a15      	ldr	r2, [pc, #84]	; (8008db8 <prvHeapInit+0xb4>)
 8008d64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d66:	4b14      	ldr	r3, [pc, #80]	; (8008db8 <prvHeapInit+0xb4>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d6e:	4b12      	ldr	r3, [pc, #72]	; (8008db8 <prvHeapInit+0xb4>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	1ad2      	subs	r2, r2, r3
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d84:	4b0c      	ldr	r3, [pc, #48]	; (8008db8 <prvHeapInit+0xb4>)
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	4a0a      	ldr	r2, [pc, #40]	; (8008dbc <prvHeapInit+0xb8>)
 8008d92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	4a09      	ldr	r2, [pc, #36]	; (8008dc0 <prvHeapInit+0xbc>)
 8008d9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d9c:	4b09      	ldr	r3, [pc, #36]	; (8008dc4 <prvHeapInit+0xc0>)
 8008d9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008da2:	601a      	str	r2, [r3, #0]
}
 8008da4:	bf00      	nop
 8008da6:	3714      	adds	r7, #20
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr
 8008db0:	20000930 	.word	0x20000930
 8008db4:	20004530 	.word	0x20004530
 8008db8:	20004538 	.word	0x20004538
 8008dbc:	20004540 	.word	0x20004540
 8008dc0:	2000453c 	.word	0x2000453c
 8008dc4:	2000454c 	.word	0x2000454c

08008dc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008dd0:	4b28      	ldr	r3, [pc, #160]	; (8008e74 <prvInsertBlockIntoFreeList+0xac>)
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	e002      	b.n	8008ddc <prvInsertBlockIntoFreeList+0x14>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	429a      	cmp	r2, r3
 8008de4:	d8f7      	bhi.n	8008dd6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	4413      	add	r3, r2
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d108      	bne.n	8008e0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	685a      	ldr	r2, [r3, #4]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	441a      	add	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	441a      	add	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d118      	bne.n	8008e50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	4b15      	ldr	r3, [pc, #84]	; (8008e78 <prvInsertBlockIntoFreeList+0xb0>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d00d      	beq.n	8008e46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	441a      	add	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	601a      	str	r2, [r3, #0]
 8008e44:	e008      	b.n	8008e58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e46:	4b0c      	ldr	r3, [pc, #48]	; (8008e78 <prvInsertBlockIntoFreeList+0xb0>)
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	e003      	b.n	8008e58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d002      	beq.n	8008e66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e66:	bf00      	nop
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	20004530 	.word	0x20004530
 8008e78:	20004538 	.word	0x20004538

08008e7c <__errno>:
 8008e7c:	4b01      	ldr	r3, [pc, #4]	; (8008e84 <__errno+0x8>)
 8008e7e:	6818      	ldr	r0, [r3, #0]
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	200000d0 	.word	0x200000d0

08008e88 <__libc_init_array>:
 8008e88:	b570      	push	{r4, r5, r6, lr}
 8008e8a:	4d0d      	ldr	r5, [pc, #52]	; (8008ec0 <__libc_init_array+0x38>)
 8008e8c:	4c0d      	ldr	r4, [pc, #52]	; (8008ec4 <__libc_init_array+0x3c>)
 8008e8e:	1b64      	subs	r4, r4, r5
 8008e90:	10a4      	asrs	r4, r4, #2
 8008e92:	2600      	movs	r6, #0
 8008e94:	42a6      	cmp	r6, r4
 8008e96:	d109      	bne.n	8008eac <__libc_init_array+0x24>
 8008e98:	4d0b      	ldr	r5, [pc, #44]	; (8008ec8 <__libc_init_array+0x40>)
 8008e9a:	4c0c      	ldr	r4, [pc, #48]	; (8008ecc <__libc_init_array+0x44>)
 8008e9c:	f000 fc8e 	bl	80097bc <_init>
 8008ea0:	1b64      	subs	r4, r4, r5
 8008ea2:	10a4      	asrs	r4, r4, #2
 8008ea4:	2600      	movs	r6, #0
 8008ea6:	42a6      	cmp	r6, r4
 8008ea8:	d105      	bne.n	8008eb6 <__libc_init_array+0x2e>
 8008eaa:	bd70      	pop	{r4, r5, r6, pc}
 8008eac:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eb0:	4798      	blx	r3
 8008eb2:	3601      	adds	r6, #1
 8008eb4:	e7ee      	b.n	8008e94 <__libc_init_array+0xc>
 8008eb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eba:	4798      	blx	r3
 8008ebc:	3601      	adds	r6, #1
 8008ebe:	e7f2      	b.n	8008ea6 <__libc_init_array+0x1e>
 8008ec0:	080098cc 	.word	0x080098cc
 8008ec4:	080098cc 	.word	0x080098cc
 8008ec8:	080098cc 	.word	0x080098cc
 8008ecc:	080098d0 	.word	0x080098d0

08008ed0 <memcpy>:
 8008ed0:	440a      	add	r2, r1
 8008ed2:	4291      	cmp	r1, r2
 8008ed4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008ed8:	d100      	bne.n	8008edc <memcpy+0xc>
 8008eda:	4770      	bx	lr
 8008edc:	b510      	push	{r4, lr}
 8008ede:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ee2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ee6:	4291      	cmp	r1, r2
 8008ee8:	d1f9      	bne.n	8008ede <memcpy+0xe>
 8008eea:	bd10      	pop	{r4, pc}

08008eec <memset>:
 8008eec:	4402      	add	r2, r0
 8008eee:	4603      	mov	r3, r0
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d100      	bne.n	8008ef6 <memset+0xa>
 8008ef4:	4770      	bx	lr
 8008ef6:	f803 1b01 	strb.w	r1, [r3], #1
 8008efa:	e7f9      	b.n	8008ef0 <memset+0x4>

08008efc <_vsiprintf_r>:
 8008efc:	b500      	push	{lr}
 8008efe:	b09b      	sub	sp, #108	; 0x6c
 8008f00:	9100      	str	r1, [sp, #0]
 8008f02:	9104      	str	r1, [sp, #16]
 8008f04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f08:	9105      	str	r1, [sp, #20]
 8008f0a:	9102      	str	r1, [sp, #8]
 8008f0c:	4905      	ldr	r1, [pc, #20]	; (8008f24 <_vsiprintf_r+0x28>)
 8008f0e:	9103      	str	r1, [sp, #12]
 8008f10:	4669      	mov	r1, sp
 8008f12:	f000 f86f 	bl	8008ff4 <_svfiprintf_r>
 8008f16:	9b00      	ldr	r3, [sp, #0]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	701a      	strb	r2, [r3, #0]
 8008f1c:	b01b      	add	sp, #108	; 0x6c
 8008f1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008f22:	bf00      	nop
 8008f24:	ffff0208 	.word	0xffff0208

08008f28 <vsiprintf>:
 8008f28:	4613      	mov	r3, r2
 8008f2a:	460a      	mov	r2, r1
 8008f2c:	4601      	mov	r1, r0
 8008f2e:	4802      	ldr	r0, [pc, #8]	; (8008f38 <vsiprintf+0x10>)
 8008f30:	6800      	ldr	r0, [r0, #0]
 8008f32:	f7ff bfe3 	b.w	8008efc <_vsiprintf_r>
 8008f36:	bf00      	nop
 8008f38:	200000d0 	.word	0x200000d0

08008f3c <__ssputs_r>:
 8008f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f40:	688e      	ldr	r6, [r1, #8]
 8008f42:	429e      	cmp	r6, r3
 8008f44:	4682      	mov	sl, r0
 8008f46:	460c      	mov	r4, r1
 8008f48:	4690      	mov	r8, r2
 8008f4a:	461f      	mov	r7, r3
 8008f4c:	d838      	bhi.n	8008fc0 <__ssputs_r+0x84>
 8008f4e:	898a      	ldrh	r2, [r1, #12]
 8008f50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f54:	d032      	beq.n	8008fbc <__ssputs_r+0x80>
 8008f56:	6825      	ldr	r5, [r4, #0]
 8008f58:	6909      	ldr	r1, [r1, #16]
 8008f5a:	eba5 0901 	sub.w	r9, r5, r1
 8008f5e:	6965      	ldr	r5, [r4, #20]
 8008f60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f68:	3301      	adds	r3, #1
 8008f6a:	444b      	add	r3, r9
 8008f6c:	106d      	asrs	r5, r5, #1
 8008f6e:	429d      	cmp	r5, r3
 8008f70:	bf38      	it	cc
 8008f72:	461d      	movcc	r5, r3
 8008f74:	0553      	lsls	r3, r2, #21
 8008f76:	d531      	bpl.n	8008fdc <__ssputs_r+0xa0>
 8008f78:	4629      	mov	r1, r5
 8008f7a:	f000 fb55 	bl	8009628 <_malloc_r>
 8008f7e:	4606      	mov	r6, r0
 8008f80:	b950      	cbnz	r0, 8008f98 <__ssputs_r+0x5c>
 8008f82:	230c      	movs	r3, #12
 8008f84:	f8ca 3000 	str.w	r3, [sl]
 8008f88:	89a3      	ldrh	r3, [r4, #12]
 8008f8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f8e:	81a3      	strh	r3, [r4, #12]
 8008f90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f98:	6921      	ldr	r1, [r4, #16]
 8008f9a:	464a      	mov	r2, r9
 8008f9c:	f7ff ff98 	bl	8008ed0 <memcpy>
 8008fa0:	89a3      	ldrh	r3, [r4, #12]
 8008fa2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008fa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008faa:	81a3      	strh	r3, [r4, #12]
 8008fac:	6126      	str	r6, [r4, #16]
 8008fae:	6165      	str	r5, [r4, #20]
 8008fb0:	444e      	add	r6, r9
 8008fb2:	eba5 0509 	sub.w	r5, r5, r9
 8008fb6:	6026      	str	r6, [r4, #0]
 8008fb8:	60a5      	str	r5, [r4, #8]
 8008fba:	463e      	mov	r6, r7
 8008fbc:	42be      	cmp	r6, r7
 8008fbe:	d900      	bls.n	8008fc2 <__ssputs_r+0x86>
 8008fc0:	463e      	mov	r6, r7
 8008fc2:	6820      	ldr	r0, [r4, #0]
 8008fc4:	4632      	mov	r2, r6
 8008fc6:	4641      	mov	r1, r8
 8008fc8:	f000 faa8 	bl	800951c <memmove>
 8008fcc:	68a3      	ldr	r3, [r4, #8]
 8008fce:	1b9b      	subs	r3, r3, r6
 8008fd0:	60a3      	str	r3, [r4, #8]
 8008fd2:	6823      	ldr	r3, [r4, #0]
 8008fd4:	4433      	add	r3, r6
 8008fd6:	6023      	str	r3, [r4, #0]
 8008fd8:	2000      	movs	r0, #0
 8008fda:	e7db      	b.n	8008f94 <__ssputs_r+0x58>
 8008fdc:	462a      	mov	r2, r5
 8008fde:	f000 fb97 	bl	8009710 <_realloc_r>
 8008fe2:	4606      	mov	r6, r0
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	d1e1      	bne.n	8008fac <__ssputs_r+0x70>
 8008fe8:	6921      	ldr	r1, [r4, #16]
 8008fea:	4650      	mov	r0, sl
 8008fec:	f000 fab0 	bl	8009550 <_free_r>
 8008ff0:	e7c7      	b.n	8008f82 <__ssputs_r+0x46>
	...

08008ff4 <_svfiprintf_r>:
 8008ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff8:	4698      	mov	r8, r3
 8008ffa:	898b      	ldrh	r3, [r1, #12]
 8008ffc:	061b      	lsls	r3, r3, #24
 8008ffe:	b09d      	sub	sp, #116	; 0x74
 8009000:	4607      	mov	r7, r0
 8009002:	460d      	mov	r5, r1
 8009004:	4614      	mov	r4, r2
 8009006:	d50e      	bpl.n	8009026 <_svfiprintf_r+0x32>
 8009008:	690b      	ldr	r3, [r1, #16]
 800900a:	b963      	cbnz	r3, 8009026 <_svfiprintf_r+0x32>
 800900c:	2140      	movs	r1, #64	; 0x40
 800900e:	f000 fb0b 	bl	8009628 <_malloc_r>
 8009012:	6028      	str	r0, [r5, #0]
 8009014:	6128      	str	r0, [r5, #16]
 8009016:	b920      	cbnz	r0, 8009022 <_svfiprintf_r+0x2e>
 8009018:	230c      	movs	r3, #12
 800901a:	603b      	str	r3, [r7, #0]
 800901c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009020:	e0d1      	b.n	80091c6 <_svfiprintf_r+0x1d2>
 8009022:	2340      	movs	r3, #64	; 0x40
 8009024:	616b      	str	r3, [r5, #20]
 8009026:	2300      	movs	r3, #0
 8009028:	9309      	str	r3, [sp, #36]	; 0x24
 800902a:	2320      	movs	r3, #32
 800902c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009030:	f8cd 800c 	str.w	r8, [sp, #12]
 8009034:	2330      	movs	r3, #48	; 0x30
 8009036:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091e0 <_svfiprintf_r+0x1ec>
 800903a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800903e:	f04f 0901 	mov.w	r9, #1
 8009042:	4623      	mov	r3, r4
 8009044:	469a      	mov	sl, r3
 8009046:	f813 2b01 	ldrb.w	r2, [r3], #1
 800904a:	b10a      	cbz	r2, 8009050 <_svfiprintf_r+0x5c>
 800904c:	2a25      	cmp	r2, #37	; 0x25
 800904e:	d1f9      	bne.n	8009044 <_svfiprintf_r+0x50>
 8009050:	ebba 0b04 	subs.w	fp, sl, r4
 8009054:	d00b      	beq.n	800906e <_svfiprintf_r+0x7a>
 8009056:	465b      	mov	r3, fp
 8009058:	4622      	mov	r2, r4
 800905a:	4629      	mov	r1, r5
 800905c:	4638      	mov	r0, r7
 800905e:	f7ff ff6d 	bl	8008f3c <__ssputs_r>
 8009062:	3001      	adds	r0, #1
 8009064:	f000 80aa 	beq.w	80091bc <_svfiprintf_r+0x1c8>
 8009068:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800906a:	445a      	add	r2, fp
 800906c:	9209      	str	r2, [sp, #36]	; 0x24
 800906e:	f89a 3000 	ldrb.w	r3, [sl]
 8009072:	2b00      	cmp	r3, #0
 8009074:	f000 80a2 	beq.w	80091bc <_svfiprintf_r+0x1c8>
 8009078:	2300      	movs	r3, #0
 800907a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800907e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009082:	f10a 0a01 	add.w	sl, sl, #1
 8009086:	9304      	str	r3, [sp, #16]
 8009088:	9307      	str	r3, [sp, #28]
 800908a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800908e:	931a      	str	r3, [sp, #104]	; 0x68
 8009090:	4654      	mov	r4, sl
 8009092:	2205      	movs	r2, #5
 8009094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009098:	4851      	ldr	r0, [pc, #324]	; (80091e0 <_svfiprintf_r+0x1ec>)
 800909a:	f7f7 f8a9 	bl	80001f0 <memchr>
 800909e:	9a04      	ldr	r2, [sp, #16]
 80090a0:	b9d8      	cbnz	r0, 80090da <_svfiprintf_r+0xe6>
 80090a2:	06d0      	lsls	r0, r2, #27
 80090a4:	bf44      	itt	mi
 80090a6:	2320      	movmi	r3, #32
 80090a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090ac:	0711      	lsls	r1, r2, #28
 80090ae:	bf44      	itt	mi
 80090b0:	232b      	movmi	r3, #43	; 0x2b
 80090b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090b6:	f89a 3000 	ldrb.w	r3, [sl]
 80090ba:	2b2a      	cmp	r3, #42	; 0x2a
 80090bc:	d015      	beq.n	80090ea <_svfiprintf_r+0xf6>
 80090be:	9a07      	ldr	r2, [sp, #28]
 80090c0:	4654      	mov	r4, sl
 80090c2:	2000      	movs	r0, #0
 80090c4:	f04f 0c0a 	mov.w	ip, #10
 80090c8:	4621      	mov	r1, r4
 80090ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090ce:	3b30      	subs	r3, #48	; 0x30
 80090d0:	2b09      	cmp	r3, #9
 80090d2:	d94e      	bls.n	8009172 <_svfiprintf_r+0x17e>
 80090d4:	b1b0      	cbz	r0, 8009104 <_svfiprintf_r+0x110>
 80090d6:	9207      	str	r2, [sp, #28]
 80090d8:	e014      	b.n	8009104 <_svfiprintf_r+0x110>
 80090da:	eba0 0308 	sub.w	r3, r0, r8
 80090de:	fa09 f303 	lsl.w	r3, r9, r3
 80090e2:	4313      	orrs	r3, r2
 80090e4:	9304      	str	r3, [sp, #16]
 80090e6:	46a2      	mov	sl, r4
 80090e8:	e7d2      	b.n	8009090 <_svfiprintf_r+0x9c>
 80090ea:	9b03      	ldr	r3, [sp, #12]
 80090ec:	1d19      	adds	r1, r3, #4
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	9103      	str	r1, [sp, #12]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	bfbb      	ittet	lt
 80090f6:	425b      	neglt	r3, r3
 80090f8:	f042 0202 	orrlt.w	r2, r2, #2
 80090fc:	9307      	strge	r3, [sp, #28]
 80090fe:	9307      	strlt	r3, [sp, #28]
 8009100:	bfb8      	it	lt
 8009102:	9204      	strlt	r2, [sp, #16]
 8009104:	7823      	ldrb	r3, [r4, #0]
 8009106:	2b2e      	cmp	r3, #46	; 0x2e
 8009108:	d10c      	bne.n	8009124 <_svfiprintf_r+0x130>
 800910a:	7863      	ldrb	r3, [r4, #1]
 800910c:	2b2a      	cmp	r3, #42	; 0x2a
 800910e:	d135      	bne.n	800917c <_svfiprintf_r+0x188>
 8009110:	9b03      	ldr	r3, [sp, #12]
 8009112:	1d1a      	adds	r2, r3, #4
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	9203      	str	r2, [sp, #12]
 8009118:	2b00      	cmp	r3, #0
 800911a:	bfb8      	it	lt
 800911c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009120:	3402      	adds	r4, #2
 8009122:	9305      	str	r3, [sp, #20]
 8009124:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091f0 <_svfiprintf_r+0x1fc>
 8009128:	7821      	ldrb	r1, [r4, #0]
 800912a:	2203      	movs	r2, #3
 800912c:	4650      	mov	r0, sl
 800912e:	f7f7 f85f 	bl	80001f0 <memchr>
 8009132:	b140      	cbz	r0, 8009146 <_svfiprintf_r+0x152>
 8009134:	2340      	movs	r3, #64	; 0x40
 8009136:	eba0 000a 	sub.w	r0, r0, sl
 800913a:	fa03 f000 	lsl.w	r0, r3, r0
 800913e:	9b04      	ldr	r3, [sp, #16]
 8009140:	4303      	orrs	r3, r0
 8009142:	3401      	adds	r4, #1
 8009144:	9304      	str	r3, [sp, #16]
 8009146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800914a:	4826      	ldr	r0, [pc, #152]	; (80091e4 <_svfiprintf_r+0x1f0>)
 800914c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009150:	2206      	movs	r2, #6
 8009152:	f7f7 f84d 	bl	80001f0 <memchr>
 8009156:	2800      	cmp	r0, #0
 8009158:	d038      	beq.n	80091cc <_svfiprintf_r+0x1d8>
 800915a:	4b23      	ldr	r3, [pc, #140]	; (80091e8 <_svfiprintf_r+0x1f4>)
 800915c:	bb1b      	cbnz	r3, 80091a6 <_svfiprintf_r+0x1b2>
 800915e:	9b03      	ldr	r3, [sp, #12]
 8009160:	3307      	adds	r3, #7
 8009162:	f023 0307 	bic.w	r3, r3, #7
 8009166:	3308      	adds	r3, #8
 8009168:	9303      	str	r3, [sp, #12]
 800916a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800916c:	4433      	add	r3, r6
 800916e:	9309      	str	r3, [sp, #36]	; 0x24
 8009170:	e767      	b.n	8009042 <_svfiprintf_r+0x4e>
 8009172:	fb0c 3202 	mla	r2, ip, r2, r3
 8009176:	460c      	mov	r4, r1
 8009178:	2001      	movs	r0, #1
 800917a:	e7a5      	b.n	80090c8 <_svfiprintf_r+0xd4>
 800917c:	2300      	movs	r3, #0
 800917e:	3401      	adds	r4, #1
 8009180:	9305      	str	r3, [sp, #20]
 8009182:	4619      	mov	r1, r3
 8009184:	f04f 0c0a 	mov.w	ip, #10
 8009188:	4620      	mov	r0, r4
 800918a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800918e:	3a30      	subs	r2, #48	; 0x30
 8009190:	2a09      	cmp	r2, #9
 8009192:	d903      	bls.n	800919c <_svfiprintf_r+0x1a8>
 8009194:	2b00      	cmp	r3, #0
 8009196:	d0c5      	beq.n	8009124 <_svfiprintf_r+0x130>
 8009198:	9105      	str	r1, [sp, #20]
 800919a:	e7c3      	b.n	8009124 <_svfiprintf_r+0x130>
 800919c:	fb0c 2101 	mla	r1, ip, r1, r2
 80091a0:	4604      	mov	r4, r0
 80091a2:	2301      	movs	r3, #1
 80091a4:	e7f0      	b.n	8009188 <_svfiprintf_r+0x194>
 80091a6:	ab03      	add	r3, sp, #12
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	462a      	mov	r2, r5
 80091ac:	4b0f      	ldr	r3, [pc, #60]	; (80091ec <_svfiprintf_r+0x1f8>)
 80091ae:	a904      	add	r1, sp, #16
 80091b0:	4638      	mov	r0, r7
 80091b2:	f3af 8000 	nop.w
 80091b6:	1c42      	adds	r2, r0, #1
 80091b8:	4606      	mov	r6, r0
 80091ba:	d1d6      	bne.n	800916a <_svfiprintf_r+0x176>
 80091bc:	89ab      	ldrh	r3, [r5, #12]
 80091be:	065b      	lsls	r3, r3, #25
 80091c0:	f53f af2c 	bmi.w	800901c <_svfiprintf_r+0x28>
 80091c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091c6:	b01d      	add	sp, #116	; 0x74
 80091c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091cc:	ab03      	add	r3, sp, #12
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	462a      	mov	r2, r5
 80091d2:	4b06      	ldr	r3, [pc, #24]	; (80091ec <_svfiprintf_r+0x1f8>)
 80091d4:	a904      	add	r1, sp, #16
 80091d6:	4638      	mov	r0, r7
 80091d8:	f000 f87a 	bl	80092d0 <_printf_i>
 80091dc:	e7eb      	b.n	80091b6 <_svfiprintf_r+0x1c2>
 80091de:	bf00      	nop
 80091e0:	08009890 	.word	0x08009890
 80091e4:	0800989a 	.word	0x0800989a
 80091e8:	00000000 	.word	0x00000000
 80091ec:	08008f3d 	.word	0x08008f3d
 80091f0:	08009896 	.word	0x08009896

080091f4 <_printf_common>:
 80091f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091f8:	4616      	mov	r6, r2
 80091fa:	4699      	mov	r9, r3
 80091fc:	688a      	ldr	r2, [r1, #8]
 80091fe:	690b      	ldr	r3, [r1, #16]
 8009200:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009204:	4293      	cmp	r3, r2
 8009206:	bfb8      	it	lt
 8009208:	4613      	movlt	r3, r2
 800920a:	6033      	str	r3, [r6, #0]
 800920c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009210:	4607      	mov	r7, r0
 8009212:	460c      	mov	r4, r1
 8009214:	b10a      	cbz	r2, 800921a <_printf_common+0x26>
 8009216:	3301      	adds	r3, #1
 8009218:	6033      	str	r3, [r6, #0]
 800921a:	6823      	ldr	r3, [r4, #0]
 800921c:	0699      	lsls	r1, r3, #26
 800921e:	bf42      	ittt	mi
 8009220:	6833      	ldrmi	r3, [r6, #0]
 8009222:	3302      	addmi	r3, #2
 8009224:	6033      	strmi	r3, [r6, #0]
 8009226:	6825      	ldr	r5, [r4, #0]
 8009228:	f015 0506 	ands.w	r5, r5, #6
 800922c:	d106      	bne.n	800923c <_printf_common+0x48>
 800922e:	f104 0a19 	add.w	sl, r4, #25
 8009232:	68e3      	ldr	r3, [r4, #12]
 8009234:	6832      	ldr	r2, [r6, #0]
 8009236:	1a9b      	subs	r3, r3, r2
 8009238:	42ab      	cmp	r3, r5
 800923a:	dc26      	bgt.n	800928a <_printf_common+0x96>
 800923c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009240:	1e13      	subs	r3, r2, #0
 8009242:	6822      	ldr	r2, [r4, #0]
 8009244:	bf18      	it	ne
 8009246:	2301      	movne	r3, #1
 8009248:	0692      	lsls	r2, r2, #26
 800924a:	d42b      	bmi.n	80092a4 <_printf_common+0xb0>
 800924c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009250:	4649      	mov	r1, r9
 8009252:	4638      	mov	r0, r7
 8009254:	47c0      	blx	r8
 8009256:	3001      	adds	r0, #1
 8009258:	d01e      	beq.n	8009298 <_printf_common+0xa4>
 800925a:	6823      	ldr	r3, [r4, #0]
 800925c:	68e5      	ldr	r5, [r4, #12]
 800925e:	6832      	ldr	r2, [r6, #0]
 8009260:	f003 0306 	and.w	r3, r3, #6
 8009264:	2b04      	cmp	r3, #4
 8009266:	bf08      	it	eq
 8009268:	1aad      	subeq	r5, r5, r2
 800926a:	68a3      	ldr	r3, [r4, #8]
 800926c:	6922      	ldr	r2, [r4, #16]
 800926e:	bf0c      	ite	eq
 8009270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009274:	2500      	movne	r5, #0
 8009276:	4293      	cmp	r3, r2
 8009278:	bfc4      	itt	gt
 800927a:	1a9b      	subgt	r3, r3, r2
 800927c:	18ed      	addgt	r5, r5, r3
 800927e:	2600      	movs	r6, #0
 8009280:	341a      	adds	r4, #26
 8009282:	42b5      	cmp	r5, r6
 8009284:	d11a      	bne.n	80092bc <_printf_common+0xc8>
 8009286:	2000      	movs	r0, #0
 8009288:	e008      	b.n	800929c <_printf_common+0xa8>
 800928a:	2301      	movs	r3, #1
 800928c:	4652      	mov	r2, sl
 800928e:	4649      	mov	r1, r9
 8009290:	4638      	mov	r0, r7
 8009292:	47c0      	blx	r8
 8009294:	3001      	adds	r0, #1
 8009296:	d103      	bne.n	80092a0 <_printf_common+0xac>
 8009298:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800929c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092a0:	3501      	adds	r5, #1
 80092a2:	e7c6      	b.n	8009232 <_printf_common+0x3e>
 80092a4:	18e1      	adds	r1, r4, r3
 80092a6:	1c5a      	adds	r2, r3, #1
 80092a8:	2030      	movs	r0, #48	; 0x30
 80092aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092ae:	4422      	add	r2, r4
 80092b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092b8:	3302      	adds	r3, #2
 80092ba:	e7c7      	b.n	800924c <_printf_common+0x58>
 80092bc:	2301      	movs	r3, #1
 80092be:	4622      	mov	r2, r4
 80092c0:	4649      	mov	r1, r9
 80092c2:	4638      	mov	r0, r7
 80092c4:	47c0      	blx	r8
 80092c6:	3001      	adds	r0, #1
 80092c8:	d0e6      	beq.n	8009298 <_printf_common+0xa4>
 80092ca:	3601      	adds	r6, #1
 80092cc:	e7d9      	b.n	8009282 <_printf_common+0x8e>
	...

080092d0 <_printf_i>:
 80092d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092d4:	7e0f      	ldrb	r7, [r1, #24]
 80092d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80092d8:	2f78      	cmp	r7, #120	; 0x78
 80092da:	4691      	mov	r9, r2
 80092dc:	4680      	mov	r8, r0
 80092de:	460c      	mov	r4, r1
 80092e0:	469a      	mov	sl, r3
 80092e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80092e6:	d807      	bhi.n	80092f8 <_printf_i+0x28>
 80092e8:	2f62      	cmp	r7, #98	; 0x62
 80092ea:	d80a      	bhi.n	8009302 <_printf_i+0x32>
 80092ec:	2f00      	cmp	r7, #0
 80092ee:	f000 80d8 	beq.w	80094a2 <_printf_i+0x1d2>
 80092f2:	2f58      	cmp	r7, #88	; 0x58
 80092f4:	f000 80a3 	beq.w	800943e <_printf_i+0x16e>
 80092f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009300:	e03a      	b.n	8009378 <_printf_i+0xa8>
 8009302:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009306:	2b15      	cmp	r3, #21
 8009308:	d8f6      	bhi.n	80092f8 <_printf_i+0x28>
 800930a:	a101      	add	r1, pc, #4	; (adr r1, 8009310 <_printf_i+0x40>)
 800930c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009310:	08009369 	.word	0x08009369
 8009314:	0800937d 	.word	0x0800937d
 8009318:	080092f9 	.word	0x080092f9
 800931c:	080092f9 	.word	0x080092f9
 8009320:	080092f9 	.word	0x080092f9
 8009324:	080092f9 	.word	0x080092f9
 8009328:	0800937d 	.word	0x0800937d
 800932c:	080092f9 	.word	0x080092f9
 8009330:	080092f9 	.word	0x080092f9
 8009334:	080092f9 	.word	0x080092f9
 8009338:	080092f9 	.word	0x080092f9
 800933c:	08009489 	.word	0x08009489
 8009340:	080093ad 	.word	0x080093ad
 8009344:	0800946b 	.word	0x0800946b
 8009348:	080092f9 	.word	0x080092f9
 800934c:	080092f9 	.word	0x080092f9
 8009350:	080094ab 	.word	0x080094ab
 8009354:	080092f9 	.word	0x080092f9
 8009358:	080093ad 	.word	0x080093ad
 800935c:	080092f9 	.word	0x080092f9
 8009360:	080092f9 	.word	0x080092f9
 8009364:	08009473 	.word	0x08009473
 8009368:	682b      	ldr	r3, [r5, #0]
 800936a:	1d1a      	adds	r2, r3, #4
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	602a      	str	r2, [r5, #0]
 8009370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009374:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009378:	2301      	movs	r3, #1
 800937a:	e0a3      	b.n	80094c4 <_printf_i+0x1f4>
 800937c:	6820      	ldr	r0, [r4, #0]
 800937e:	6829      	ldr	r1, [r5, #0]
 8009380:	0606      	lsls	r6, r0, #24
 8009382:	f101 0304 	add.w	r3, r1, #4
 8009386:	d50a      	bpl.n	800939e <_printf_i+0xce>
 8009388:	680e      	ldr	r6, [r1, #0]
 800938a:	602b      	str	r3, [r5, #0]
 800938c:	2e00      	cmp	r6, #0
 800938e:	da03      	bge.n	8009398 <_printf_i+0xc8>
 8009390:	232d      	movs	r3, #45	; 0x2d
 8009392:	4276      	negs	r6, r6
 8009394:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009398:	485e      	ldr	r0, [pc, #376]	; (8009514 <_printf_i+0x244>)
 800939a:	230a      	movs	r3, #10
 800939c:	e019      	b.n	80093d2 <_printf_i+0x102>
 800939e:	680e      	ldr	r6, [r1, #0]
 80093a0:	602b      	str	r3, [r5, #0]
 80093a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80093a6:	bf18      	it	ne
 80093a8:	b236      	sxthne	r6, r6
 80093aa:	e7ef      	b.n	800938c <_printf_i+0xbc>
 80093ac:	682b      	ldr	r3, [r5, #0]
 80093ae:	6820      	ldr	r0, [r4, #0]
 80093b0:	1d19      	adds	r1, r3, #4
 80093b2:	6029      	str	r1, [r5, #0]
 80093b4:	0601      	lsls	r1, r0, #24
 80093b6:	d501      	bpl.n	80093bc <_printf_i+0xec>
 80093b8:	681e      	ldr	r6, [r3, #0]
 80093ba:	e002      	b.n	80093c2 <_printf_i+0xf2>
 80093bc:	0646      	lsls	r6, r0, #25
 80093be:	d5fb      	bpl.n	80093b8 <_printf_i+0xe8>
 80093c0:	881e      	ldrh	r6, [r3, #0]
 80093c2:	4854      	ldr	r0, [pc, #336]	; (8009514 <_printf_i+0x244>)
 80093c4:	2f6f      	cmp	r7, #111	; 0x6f
 80093c6:	bf0c      	ite	eq
 80093c8:	2308      	moveq	r3, #8
 80093ca:	230a      	movne	r3, #10
 80093cc:	2100      	movs	r1, #0
 80093ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093d2:	6865      	ldr	r5, [r4, #4]
 80093d4:	60a5      	str	r5, [r4, #8]
 80093d6:	2d00      	cmp	r5, #0
 80093d8:	bfa2      	ittt	ge
 80093da:	6821      	ldrge	r1, [r4, #0]
 80093dc:	f021 0104 	bicge.w	r1, r1, #4
 80093e0:	6021      	strge	r1, [r4, #0]
 80093e2:	b90e      	cbnz	r6, 80093e8 <_printf_i+0x118>
 80093e4:	2d00      	cmp	r5, #0
 80093e6:	d04d      	beq.n	8009484 <_printf_i+0x1b4>
 80093e8:	4615      	mov	r5, r2
 80093ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80093ee:	fb03 6711 	mls	r7, r3, r1, r6
 80093f2:	5dc7      	ldrb	r7, [r0, r7]
 80093f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80093f8:	4637      	mov	r7, r6
 80093fa:	42bb      	cmp	r3, r7
 80093fc:	460e      	mov	r6, r1
 80093fe:	d9f4      	bls.n	80093ea <_printf_i+0x11a>
 8009400:	2b08      	cmp	r3, #8
 8009402:	d10b      	bne.n	800941c <_printf_i+0x14c>
 8009404:	6823      	ldr	r3, [r4, #0]
 8009406:	07de      	lsls	r6, r3, #31
 8009408:	d508      	bpl.n	800941c <_printf_i+0x14c>
 800940a:	6923      	ldr	r3, [r4, #16]
 800940c:	6861      	ldr	r1, [r4, #4]
 800940e:	4299      	cmp	r1, r3
 8009410:	bfde      	ittt	le
 8009412:	2330      	movle	r3, #48	; 0x30
 8009414:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009418:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800941c:	1b52      	subs	r2, r2, r5
 800941e:	6122      	str	r2, [r4, #16]
 8009420:	f8cd a000 	str.w	sl, [sp]
 8009424:	464b      	mov	r3, r9
 8009426:	aa03      	add	r2, sp, #12
 8009428:	4621      	mov	r1, r4
 800942a:	4640      	mov	r0, r8
 800942c:	f7ff fee2 	bl	80091f4 <_printf_common>
 8009430:	3001      	adds	r0, #1
 8009432:	d14c      	bne.n	80094ce <_printf_i+0x1fe>
 8009434:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009438:	b004      	add	sp, #16
 800943a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800943e:	4835      	ldr	r0, [pc, #212]	; (8009514 <_printf_i+0x244>)
 8009440:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009444:	6829      	ldr	r1, [r5, #0]
 8009446:	6823      	ldr	r3, [r4, #0]
 8009448:	f851 6b04 	ldr.w	r6, [r1], #4
 800944c:	6029      	str	r1, [r5, #0]
 800944e:	061d      	lsls	r5, r3, #24
 8009450:	d514      	bpl.n	800947c <_printf_i+0x1ac>
 8009452:	07df      	lsls	r7, r3, #31
 8009454:	bf44      	itt	mi
 8009456:	f043 0320 	orrmi.w	r3, r3, #32
 800945a:	6023      	strmi	r3, [r4, #0]
 800945c:	b91e      	cbnz	r6, 8009466 <_printf_i+0x196>
 800945e:	6823      	ldr	r3, [r4, #0]
 8009460:	f023 0320 	bic.w	r3, r3, #32
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	2310      	movs	r3, #16
 8009468:	e7b0      	b.n	80093cc <_printf_i+0xfc>
 800946a:	6823      	ldr	r3, [r4, #0]
 800946c:	f043 0320 	orr.w	r3, r3, #32
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	2378      	movs	r3, #120	; 0x78
 8009474:	4828      	ldr	r0, [pc, #160]	; (8009518 <_printf_i+0x248>)
 8009476:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800947a:	e7e3      	b.n	8009444 <_printf_i+0x174>
 800947c:	0659      	lsls	r1, r3, #25
 800947e:	bf48      	it	mi
 8009480:	b2b6      	uxthmi	r6, r6
 8009482:	e7e6      	b.n	8009452 <_printf_i+0x182>
 8009484:	4615      	mov	r5, r2
 8009486:	e7bb      	b.n	8009400 <_printf_i+0x130>
 8009488:	682b      	ldr	r3, [r5, #0]
 800948a:	6826      	ldr	r6, [r4, #0]
 800948c:	6961      	ldr	r1, [r4, #20]
 800948e:	1d18      	adds	r0, r3, #4
 8009490:	6028      	str	r0, [r5, #0]
 8009492:	0635      	lsls	r5, r6, #24
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	d501      	bpl.n	800949c <_printf_i+0x1cc>
 8009498:	6019      	str	r1, [r3, #0]
 800949a:	e002      	b.n	80094a2 <_printf_i+0x1d2>
 800949c:	0670      	lsls	r0, r6, #25
 800949e:	d5fb      	bpl.n	8009498 <_printf_i+0x1c8>
 80094a0:	8019      	strh	r1, [r3, #0]
 80094a2:	2300      	movs	r3, #0
 80094a4:	6123      	str	r3, [r4, #16]
 80094a6:	4615      	mov	r5, r2
 80094a8:	e7ba      	b.n	8009420 <_printf_i+0x150>
 80094aa:	682b      	ldr	r3, [r5, #0]
 80094ac:	1d1a      	adds	r2, r3, #4
 80094ae:	602a      	str	r2, [r5, #0]
 80094b0:	681d      	ldr	r5, [r3, #0]
 80094b2:	6862      	ldr	r2, [r4, #4]
 80094b4:	2100      	movs	r1, #0
 80094b6:	4628      	mov	r0, r5
 80094b8:	f7f6 fe9a 	bl	80001f0 <memchr>
 80094bc:	b108      	cbz	r0, 80094c2 <_printf_i+0x1f2>
 80094be:	1b40      	subs	r0, r0, r5
 80094c0:	6060      	str	r0, [r4, #4]
 80094c2:	6863      	ldr	r3, [r4, #4]
 80094c4:	6123      	str	r3, [r4, #16]
 80094c6:	2300      	movs	r3, #0
 80094c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094cc:	e7a8      	b.n	8009420 <_printf_i+0x150>
 80094ce:	6923      	ldr	r3, [r4, #16]
 80094d0:	462a      	mov	r2, r5
 80094d2:	4649      	mov	r1, r9
 80094d4:	4640      	mov	r0, r8
 80094d6:	47d0      	blx	sl
 80094d8:	3001      	adds	r0, #1
 80094da:	d0ab      	beq.n	8009434 <_printf_i+0x164>
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	079b      	lsls	r3, r3, #30
 80094e0:	d413      	bmi.n	800950a <_printf_i+0x23a>
 80094e2:	68e0      	ldr	r0, [r4, #12]
 80094e4:	9b03      	ldr	r3, [sp, #12]
 80094e6:	4298      	cmp	r0, r3
 80094e8:	bfb8      	it	lt
 80094ea:	4618      	movlt	r0, r3
 80094ec:	e7a4      	b.n	8009438 <_printf_i+0x168>
 80094ee:	2301      	movs	r3, #1
 80094f0:	4632      	mov	r2, r6
 80094f2:	4649      	mov	r1, r9
 80094f4:	4640      	mov	r0, r8
 80094f6:	47d0      	blx	sl
 80094f8:	3001      	adds	r0, #1
 80094fa:	d09b      	beq.n	8009434 <_printf_i+0x164>
 80094fc:	3501      	adds	r5, #1
 80094fe:	68e3      	ldr	r3, [r4, #12]
 8009500:	9903      	ldr	r1, [sp, #12]
 8009502:	1a5b      	subs	r3, r3, r1
 8009504:	42ab      	cmp	r3, r5
 8009506:	dcf2      	bgt.n	80094ee <_printf_i+0x21e>
 8009508:	e7eb      	b.n	80094e2 <_printf_i+0x212>
 800950a:	2500      	movs	r5, #0
 800950c:	f104 0619 	add.w	r6, r4, #25
 8009510:	e7f5      	b.n	80094fe <_printf_i+0x22e>
 8009512:	bf00      	nop
 8009514:	080098a1 	.word	0x080098a1
 8009518:	080098b2 	.word	0x080098b2

0800951c <memmove>:
 800951c:	4288      	cmp	r0, r1
 800951e:	b510      	push	{r4, lr}
 8009520:	eb01 0402 	add.w	r4, r1, r2
 8009524:	d902      	bls.n	800952c <memmove+0x10>
 8009526:	4284      	cmp	r4, r0
 8009528:	4623      	mov	r3, r4
 800952a:	d807      	bhi.n	800953c <memmove+0x20>
 800952c:	1e43      	subs	r3, r0, #1
 800952e:	42a1      	cmp	r1, r4
 8009530:	d008      	beq.n	8009544 <memmove+0x28>
 8009532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800953a:	e7f8      	b.n	800952e <memmove+0x12>
 800953c:	4402      	add	r2, r0
 800953e:	4601      	mov	r1, r0
 8009540:	428a      	cmp	r2, r1
 8009542:	d100      	bne.n	8009546 <memmove+0x2a>
 8009544:	bd10      	pop	{r4, pc}
 8009546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800954a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800954e:	e7f7      	b.n	8009540 <memmove+0x24>

08009550 <_free_r>:
 8009550:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009552:	2900      	cmp	r1, #0
 8009554:	d044      	beq.n	80095e0 <_free_r+0x90>
 8009556:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800955a:	9001      	str	r0, [sp, #4]
 800955c:	2b00      	cmp	r3, #0
 800955e:	f1a1 0404 	sub.w	r4, r1, #4
 8009562:	bfb8      	it	lt
 8009564:	18e4      	addlt	r4, r4, r3
 8009566:	f000 f913 	bl	8009790 <__malloc_lock>
 800956a:	4a1e      	ldr	r2, [pc, #120]	; (80095e4 <_free_r+0x94>)
 800956c:	9801      	ldr	r0, [sp, #4]
 800956e:	6813      	ldr	r3, [r2, #0]
 8009570:	b933      	cbnz	r3, 8009580 <_free_r+0x30>
 8009572:	6063      	str	r3, [r4, #4]
 8009574:	6014      	str	r4, [r2, #0]
 8009576:	b003      	add	sp, #12
 8009578:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800957c:	f000 b90e 	b.w	800979c <__malloc_unlock>
 8009580:	42a3      	cmp	r3, r4
 8009582:	d908      	bls.n	8009596 <_free_r+0x46>
 8009584:	6825      	ldr	r5, [r4, #0]
 8009586:	1961      	adds	r1, r4, r5
 8009588:	428b      	cmp	r3, r1
 800958a:	bf01      	itttt	eq
 800958c:	6819      	ldreq	r1, [r3, #0]
 800958e:	685b      	ldreq	r3, [r3, #4]
 8009590:	1949      	addeq	r1, r1, r5
 8009592:	6021      	streq	r1, [r4, #0]
 8009594:	e7ed      	b.n	8009572 <_free_r+0x22>
 8009596:	461a      	mov	r2, r3
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	b10b      	cbz	r3, 80095a0 <_free_r+0x50>
 800959c:	42a3      	cmp	r3, r4
 800959e:	d9fa      	bls.n	8009596 <_free_r+0x46>
 80095a0:	6811      	ldr	r1, [r2, #0]
 80095a2:	1855      	adds	r5, r2, r1
 80095a4:	42a5      	cmp	r5, r4
 80095a6:	d10b      	bne.n	80095c0 <_free_r+0x70>
 80095a8:	6824      	ldr	r4, [r4, #0]
 80095aa:	4421      	add	r1, r4
 80095ac:	1854      	adds	r4, r2, r1
 80095ae:	42a3      	cmp	r3, r4
 80095b0:	6011      	str	r1, [r2, #0]
 80095b2:	d1e0      	bne.n	8009576 <_free_r+0x26>
 80095b4:	681c      	ldr	r4, [r3, #0]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	6053      	str	r3, [r2, #4]
 80095ba:	4421      	add	r1, r4
 80095bc:	6011      	str	r1, [r2, #0]
 80095be:	e7da      	b.n	8009576 <_free_r+0x26>
 80095c0:	d902      	bls.n	80095c8 <_free_r+0x78>
 80095c2:	230c      	movs	r3, #12
 80095c4:	6003      	str	r3, [r0, #0]
 80095c6:	e7d6      	b.n	8009576 <_free_r+0x26>
 80095c8:	6825      	ldr	r5, [r4, #0]
 80095ca:	1961      	adds	r1, r4, r5
 80095cc:	428b      	cmp	r3, r1
 80095ce:	bf04      	itt	eq
 80095d0:	6819      	ldreq	r1, [r3, #0]
 80095d2:	685b      	ldreq	r3, [r3, #4]
 80095d4:	6063      	str	r3, [r4, #4]
 80095d6:	bf04      	itt	eq
 80095d8:	1949      	addeq	r1, r1, r5
 80095da:	6021      	streq	r1, [r4, #0]
 80095dc:	6054      	str	r4, [r2, #4]
 80095de:	e7ca      	b.n	8009576 <_free_r+0x26>
 80095e0:	b003      	add	sp, #12
 80095e2:	bd30      	pop	{r4, r5, pc}
 80095e4:	20004550 	.word	0x20004550

080095e8 <sbrk_aligned>:
 80095e8:	b570      	push	{r4, r5, r6, lr}
 80095ea:	4e0e      	ldr	r6, [pc, #56]	; (8009624 <sbrk_aligned+0x3c>)
 80095ec:	460c      	mov	r4, r1
 80095ee:	6831      	ldr	r1, [r6, #0]
 80095f0:	4605      	mov	r5, r0
 80095f2:	b911      	cbnz	r1, 80095fa <sbrk_aligned+0x12>
 80095f4:	f000 f8bc 	bl	8009770 <_sbrk_r>
 80095f8:	6030      	str	r0, [r6, #0]
 80095fa:	4621      	mov	r1, r4
 80095fc:	4628      	mov	r0, r5
 80095fe:	f000 f8b7 	bl	8009770 <_sbrk_r>
 8009602:	1c43      	adds	r3, r0, #1
 8009604:	d00a      	beq.n	800961c <sbrk_aligned+0x34>
 8009606:	1cc4      	adds	r4, r0, #3
 8009608:	f024 0403 	bic.w	r4, r4, #3
 800960c:	42a0      	cmp	r0, r4
 800960e:	d007      	beq.n	8009620 <sbrk_aligned+0x38>
 8009610:	1a21      	subs	r1, r4, r0
 8009612:	4628      	mov	r0, r5
 8009614:	f000 f8ac 	bl	8009770 <_sbrk_r>
 8009618:	3001      	adds	r0, #1
 800961a:	d101      	bne.n	8009620 <sbrk_aligned+0x38>
 800961c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009620:	4620      	mov	r0, r4
 8009622:	bd70      	pop	{r4, r5, r6, pc}
 8009624:	20004554 	.word	0x20004554

08009628 <_malloc_r>:
 8009628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800962c:	1ccd      	adds	r5, r1, #3
 800962e:	f025 0503 	bic.w	r5, r5, #3
 8009632:	3508      	adds	r5, #8
 8009634:	2d0c      	cmp	r5, #12
 8009636:	bf38      	it	cc
 8009638:	250c      	movcc	r5, #12
 800963a:	2d00      	cmp	r5, #0
 800963c:	4607      	mov	r7, r0
 800963e:	db01      	blt.n	8009644 <_malloc_r+0x1c>
 8009640:	42a9      	cmp	r1, r5
 8009642:	d905      	bls.n	8009650 <_malloc_r+0x28>
 8009644:	230c      	movs	r3, #12
 8009646:	603b      	str	r3, [r7, #0]
 8009648:	2600      	movs	r6, #0
 800964a:	4630      	mov	r0, r6
 800964c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009650:	4e2e      	ldr	r6, [pc, #184]	; (800970c <_malloc_r+0xe4>)
 8009652:	f000 f89d 	bl	8009790 <__malloc_lock>
 8009656:	6833      	ldr	r3, [r6, #0]
 8009658:	461c      	mov	r4, r3
 800965a:	bb34      	cbnz	r4, 80096aa <_malloc_r+0x82>
 800965c:	4629      	mov	r1, r5
 800965e:	4638      	mov	r0, r7
 8009660:	f7ff ffc2 	bl	80095e8 <sbrk_aligned>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	4604      	mov	r4, r0
 8009668:	d14d      	bne.n	8009706 <_malloc_r+0xde>
 800966a:	6834      	ldr	r4, [r6, #0]
 800966c:	4626      	mov	r6, r4
 800966e:	2e00      	cmp	r6, #0
 8009670:	d140      	bne.n	80096f4 <_malloc_r+0xcc>
 8009672:	6823      	ldr	r3, [r4, #0]
 8009674:	4631      	mov	r1, r6
 8009676:	4638      	mov	r0, r7
 8009678:	eb04 0803 	add.w	r8, r4, r3
 800967c:	f000 f878 	bl	8009770 <_sbrk_r>
 8009680:	4580      	cmp	r8, r0
 8009682:	d13a      	bne.n	80096fa <_malloc_r+0xd2>
 8009684:	6821      	ldr	r1, [r4, #0]
 8009686:	3503      	adds	r5, #3
 8009688:	1a6d      	subs	r5, r5, r1
 800968a:	f025 0503 	bic.w	r5, r5, #3
 800968e:	3508      	adds	r5, #8
 8009690:	2d0c      	cmp	r5, #12
 8009692:	bf38      	it	cc
 8009694:	250c      	movcc	r5, #12
 8009696:	4629      	mov	r1, r5
 8009698:	4638      	mov	r0, r7
 800969a:	f7ff ffa5 	bl	80095e8 <sbrk_aligned>
 800969e:	3001      	adds	r0, #1
 80096a0:	d02b      	beq.n	80096fa <_malloc_r+0xd2>
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	442b      	add	r3, r5
 80096a6:	6023      	str	r3, [r4, #0]
 80096a8:	e00e      	b.n	80096c8 <_malloc_r+0xa0>
 80096aa:	6822      	ldr	r2, [r4, #0]
 80096ac:	1b52      	subs	r2, r2, r5
 80096ae:	d41e      	bmi.n	80096ee <_malloc_r+0xc6>
 80096b0:	2a0b      	cmp	r2, #11
 80096b2:	d916      	bls.n	80096e2 <_malloc_r+0xba>
 80096b4:	1961      	adds	r1, r4, r5
 80096b6:	42a3      	cmp	r3, r4
 80096b8:	6025      	str	r5, [r4, #0]
 80096ba:	bf18      	it	ne
 80096bc:	6059      	strne	r1, [r3, #4]
 80096be:	6863      	ldr	r3, [r4, #4]
 80096c0:	bf08      	it	eq
 80096c2:	6031      	streq	r1, [r6, #0]
 80096c4:	5162      	str	r2, [r4, r5]
 80096c6:	604b      	str	r3, [r1, #4]
 80096c8:	4638      	mov	r0, r7
 80096ca:	f104 060b 	add.w	r6, r4, #11
 80096ce:	f000 f865 	bl	800979c <__malloc_unlock>
 80096d2:	f026 0607 	bic.w	r6, r6, #7
 80096d6:	1d23      	adds	r3, r4, #4
 80096d8:	1af2      	subs	r2, r6, r3
 80096da:	d0b6      	beq.n	800964a <_malloc_r+0x22>
 80096dc:	1b9b      	subs	r3, r3, r6
 80096de:	50a3      	str	r3, [r4, r2]
 80096e0:	e7b3      	b.n	800964a <_malloc_r+0x22>
 80096e2:	6862      	ldr	r2, [r4, #4]
 80096e4:	42a3      	cmp	r3, r4
 80096e6:	bf0c      	ite	eq
 80096e8:	6032      	streq	r2, [r6, #0]
 80096ea:	605a      	strne	r2, [r3, #4]
 80096ec:	e7ec      	b.n	80096c8 <_malloc_r+0xa0>
 80096ee:	4623      	mov	r3, r4
 80096f0:	6864      	ldr	r4, [r4, #4]
 80096f2:	e7b2      	b.n	800965a <_malloc_r+0x32>
 80096f4:	4634      	mov	r4, r6
 80096f6:	6876      	ldr	r6, [r6, #4]
 80096f8:	e7b9      	b.n	800966e <_malloc_r+0x46>
 80096fa:	230c      	movs	r3, #12
 80096fc:	603b      	str	r3, [r7, #0]
 80096fe:	4638      	mov	r0, r7
 8009700:	f000 f84c 	bl	800979c <__malloc_unlock>
 8009704:	e7a1      	b.n	800964a <_malloc_r+0x22>
 8009706:	6025      	str	r5, [r4, #0]
 8009708:	e7de      	b.n	80096c8 <_malloc_r+0xa0>
 800970a:	bf00      	nop
 800970c:	20004550 	.word	0x20004550

08009710 <_realloc_r>:
 8009710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009714:	4680      	mov	r8, r0
 8009716:	4614      	mov	r4, r2
 8009718:	460e      	mov	r6, r1
 800971a:	b921      	cbnz	r1, 8009726 <_realloc_r+0x16>
 800971c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009720:	4611      	mov	r1, r2
 8009722:	f7ff bf81 	b.w	8009628 <_malloc_r>
 8009726:	b92a      	cbnz	r2, 8009734 <_realloc_r+0x24>
 8009728:	f7ff ff12 	bl	8009550 <_free_r>
 800972c:	4625      	mov	r5, r4
 800972e:	4628      	mov	r0, r5
 8009730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009734:	f000 f838 	bl	80097a8 <_malloc_usable_size_r>
 8009738:	4284      	cmp	r4, r0
 800973a:	4607      	mov	r7, r0
 800973c:	d802      	bhi.n	8009744 <_realloc_r+0x34>
 800973e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009742:	d812      	bhi.n	800976a <_realloc_r+0x5a>
 8009744:	4621      	mov	r1, r4
 8009746:	4640      	mov	r0, r8
 8009748:	f7ff ff6e 	bl	8009628 <_malloc_r>
 800974c:	4605      	mov	r5, r0
 800974e:	2800      	cmp	r0, #0
 8009750:	d0ed      	beq.n	800972e <_realloc_r+0x1e>
 8009752:	42bc      	cmp	r4, r7
 8009754:	4622      	mov	r2, r4
 8009756:	4631      	mov	r1, r6
 8009758:	bf28      	it	cs
 800975a:	463a      	movcs	r2, r7
 800975c:	f7ff fbb8 	bl	8008ed0 <memcpy>
 8009760:	4631      	mov	r1, r6
 8009762:	4640      	mov	r0, r8
 8009764:	f7ff fef4 	bl	8009550 <_free_r>
 8009768:	e7e1      	b.n	800972e <_realloc_r+0x1e>
 800976a:	4635      	mov	r5, r6
 800976c:	e7df      	b.n	800972e <_realloc_r+0x1e>
	...

08009770 <_sbrk_r>:
 8009770:	b538      	push	{r3, r4, r5, lr}
 8009772:	4d06      	ldr	r5, [pc, #24]	; (800978c <_sbrk_r+0x1c>)
 8009774:	2300      	movs	r3, #0
 8009776:	4604      	mov	r4, r0
 8009778:	4608      	mov	r0, r1
 800977a:	602b      	str	r3, [r5, #0]
 800977c:	f7f9 f82a 	bl	80027d4 <_sbrk>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_sbrk_r+0x1a>
 8009784:	682b      	ldr	r3, [r5, #0]
 8009786:	b103      	cbz	r3, 800978a <_sbrk_r+0x1a>
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	20004558 	.word	0x20004558

08009790 <__malloc_lock>:
 8009790:	4801      	ldr	r0, [pc, #4]	; (8009798 <__malloc_lock+0x8>)
 8009792:	f000 b811 	b.w	80097b8 <__retarget_lock_acquire_recursive>
 8009796:	bf00      	nop
 8009798:	2000455c 	.word	0x2000455c

0800979c <__malloc_unlock>:
 800979c:	4801      	ldr	r0, [pc, #4]	; (80097a4 <__malloc_unlock+0x8>)
 800979e:	f000 b80c 	b.w	80097ba <__retarget_lock_release_recursive>
 80097a2:	bf00      	nop
 80097a4:	2000455c 	.word	0x2000455c

080097a8 <_malloc_usable_size_r>:
 80097a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097ac:	1f18      	subs	r0, r3, #4
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	bfbc      	itt	lt
 80097b2:	580b      	ldrlt	r3, [r1, r0]
 80097b4:	18c0      	addlt	r0, r0, r3
 80097b6:	4770      	bx	lr

080097b8 <__retarget_lock_acquire_recursive>:
 80097b8:	4770      	bx	lr

080097ba <__retarget_lock_release_recursive>:
 80097ba:	4770      	bx	lr

080097bc <_init>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	bf00      	nop
 80097c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097c2:	bc08      	pop	{r3}
 80097c4:	469e      	mov	lr, r3
 80097c6:	4770      	bx	lr

080097c8 <_fini>:
 80097c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ca:	bf00      	nop
 80097cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ce:	bc08      	pop	{r3}
 80097d0:	469e      	mov	lr, r3
 80097d2:	4770      	bx	lr
