

================================================================
== Vivado HLS Report for 'hprod'
================================================================
* Date:           Thu May 22 20:21:39 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      897|      897| 8.970 us | 8.970 us |  897|  897|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      896|      896|         7|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [lstm_hls/rnn.cpp:54]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp eq i8 %i_0, -128" [lstm_hls/rnn.cpp:54]   --->   Operation 11 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [lstm_hls/rnn.cpp:54]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %3, label %2" [lstm_hls/rnn.cpp:54]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %i_0 to i64" [lstm_hls/rnn.cpp:56]   --->   Operation 15 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [128 x float]* %a, i64 0, i64 %zext_ln56" [lstm_hls/rnn.cpp:56]   --->   Operation 16 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 17 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [128 x float]* %b, i64 0, i64 %zext_ln56" [lstm_hls/rnn.cpp:56]   --->   Operation 18 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 19 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [lstm_hls/rnn.cpp:58]   --->   Operation 20 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 21 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 22 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 23 [4/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 23 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 24 [3/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 24 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 25 [2/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 25 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 26 [1/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 26 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [128 x float]* %res, i64 0, i64 %zext_ln56" [lstm_hls/rnn.cpp:56]   --->   Operation 27 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (3.25ns)   --->   "store float %tmp, float* %res_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 28 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [lstm_hls/rnn.cpp:54]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:54) [6]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lstm_hls/rnn.cpp:54) [6]  (0 ns)
	'getelementptr' operation ('a_addr', lstm_hls/rnn.cpp:56) [13]  (0 ns)
	'load' operation ('a_load', lstm_hls/rnn.cpp:56) on array 'a' [14]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_load', lstm_hls/rnn.cpp:56) on array 'a' [14]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:56) [17]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:56) [17]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:56) [17]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', lstm_hls/rnn.cpp:56) [17]  (5.7 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr', lstm_hls/rnn.cpp:56) [18]  (0 ns)
	'store' operation ('store_ln56', lstm_hls/rnn.cpp:56) of variable 'tmp', lstm_hls/rnn.cpp:56 on array 'res' [19]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
