/*
 * Copyright Â© 2023 Sietium Semiconductor.
 */

#include <cstdio>
#include <cstdint>

#include "rvg_sim.hpp"

RVGSim::RVGSim() {
    sim = new rvgsim();
}
