{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557406064036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557406064041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 20:47:43 2019 " "Processing started: Thu May 09 20:47:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557406064041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406064041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BASIC -c BASIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off BASIC -c BASIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406064042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557406064526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557406064526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557406075914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_state.v 1 1 " "Found 1 design units, including 1 entities, in source file led_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_state " "Found entity 1: LED_state" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557406075918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.v 1 1 " "Found 1 design units, including 1 entities, in source file status.v" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557406075921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "basic.v 1 1 " "Using design file basic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557406075962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557406075962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BASIC " "Elaborating entity \"BASIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557406075964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 basic.v(33) " "Verilog HDL assignment warning at basic.v(33): truncated value with size 32 to match size of target (25)" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075965 "|BASIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_state LED_state:LED1 " "Elaborating entity \"LED_state\" for hierarchy \"LED_state:LED1\"" {  } { { "basic.v" "LED1" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557406075966 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value LED_state.v(14) " "Verilog HDL Always Construct warning at LED_state.v(14): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557406075968 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDG LED_state.v(15) " "Verilog HDL Always Construct warning at LED_state.v(15): variable \"LEDG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557406075968 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG LED_state.v(13) " "Verilog HDL Always Construct warning at LED_state.v(13): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557406075968 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(41) " "Verilog HDL assignment warning at LED_state.v(41): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075968 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(43) " "Verilog HDL assignment warning at LED_state.v(43): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075968 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(46) " "Verilog HDL assignment warning at LED_state.v(46): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(48) " "Verilog HDL assignment warning at LED_state.v(48): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(51) " "Verilog HDL assignment warning at LED_state.v(51): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(53) " "Verilog HDL assignment warning at LED_state.v(53): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(57) " "Verilog HDL assignment warning at LED_state.v(57): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(59) " "Verilog HDL assignment warning at LED_state.v(59): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(62) " "Verilog HDL assignment warning at LED_state.v(62): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED_state.v(64) " "Verilog HDL assignment warning at LED_state.v(64): truncated value with size 32 to match size of target (3)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075969 "|BASIC|LED_state:LED1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value LED_state.v(73) " "Verilog HDL Always Construct warning at LED_state.v(73): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557406075970 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] LED_state.v(76) " "Inferred latch for \"value\[0\]\" at LED_state.v(76)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075970 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] LED_state.v(17) " "Inferred latch for \"LEDG\[0\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] LED_state.v(17) " "Inferred latch for \"LEDG\[1\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] LED_state.v(17) " "Inferred latch for \"LEDG\[2\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] LED_state.v(17) " "Inferred latch for \"LEDG\[3\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] LED_state.v(17) " "Inferred latch for \"LEDG\[4\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] LED_state.v(17) " "Inferred latch for \"LEDG\[5\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] LED_state.v(17) " "Inferred latch for \"LEDG\[6\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] LED_state.v(17) " "Inferred latch for \"LEDG\[7\]\" at LED_state.v(17)" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075971 "|BASIC|LED_state:LED1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:LED " "Elaborating entity \"status\" for hierarchy \"status:LED\"" {  } { { "basic.v" "LED" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557406075988 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value status.v(12) " "Verilog HDL Always Construct warning at status.v(12): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557406075988 "|BASIC|status:LED"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDR status.v(13) " "Verilog HDL Always Construct warning at status.v(13): variable \"LEDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557406075988 "|BASIC|status:LED"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk status.v(19) " "Verilog HDL Always Construct warning at status.v(19): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557406075988 "|BASIC|status:LED"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk status.v(23) " "Verilog HDL Always Construct warning at status.v(23): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1557406075988 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR status.v(11) " "Verilog HDL Always Construct warning at status.v(11): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557406075989 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(34) " "Verilog HDL assignment warning at status.v(34): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075989 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(39) " "Verilog HDL assignment warning at status.v(39): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075989 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(41) " "Verilog HDL assignment warning at status.v(41): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075990 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(44) " "Verilog HDL assignment warning at status.v(44): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075990 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(46) " "Verilog HDL assignment warning at status.v(46): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(49) " "Verilog HDL assignment warning at status.v(49): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(51) " "Verilog HDL assignment warning at status.v(51): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(55) " "Verilog HDL assignment warning at status.v(55): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(57) " "Verilog HDL assignment warning at status.v(57): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(60) " "Verilog HDL assignment warning at status.v(60): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 status.v(62) " "Verilog HDL assignment warning at status.v(62): truncated value with size 32 to match size of target (3)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557406075991 "|BASIC|status:LED"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value status.v(71) " "Verilog HDL Always Construct warning at status.v(71): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557406075992 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] status.v(74) " "Inferred latch for \"value\[0\]\" at status.v(74)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] status.v(15) " "Inferred latch for \"LEDR\[0\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] status.v(15) " "Inferred latch for \"LEDR\[1\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] status.v(15) " "Inferred latch for \"LEDR\[2\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] status.v(15) " "Inferred latch for \"LEDR\[3\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] status.v(15) " "Inferred latch for \"LEDR\[4\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] status.v(15) " "Inferred latch for \"LEDR\[5\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] status.v(15) " "Inferred latch for \"LEDR\[6\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] status.v(15) " "Inferred latch for \"LEDR\[7\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075993 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] status.v(15) " "Inferred latch for \"LEDR\[8\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] status.v(15) " "Inferred latch for \"LEDR\[9\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] status.v(15) " "Inferred latch for \"LEDR\[10\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] status.v(15) " "Inferred latch for \"LEDR\[11\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] status.v(15) " "Inferred latch for \"LEDR\[12\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] status.v(15) " "Inferred latch for \"LEDR\[13\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] status.v(15) " "Inferred latch for \"LEDR\[14\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] status.v(15) " "Inferred latch for \"LEDR\[15\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[16\] status.v(15) " "Inferred latch for \"LEDR\[16\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[17\] status.v(15) " "Inferred latch for \"LEDR\[17\]\" at status.v(15)" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406075994 "|BASIC|status:LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:seg0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:seg0\"" {  } { { "basic.v" "seg0" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557406076015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557406076408 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_state:LED1\|LEDG\[7\] LED_state:LED1\|LEDG\[5\] " "Duplicate LATCH primitive \"LED_state:LED1\|LEDG\[7\]\" merged with LATCH primitive \"LED_state:LED1\|LEDG\[5\]\"" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_state:LED1\|LEDG\[6\] LED_state:LED1\|LEDG\[5\] " "Duplicate LATCH primitive \"LED_state:LED1\|LEDG\[6\]\" merged with LATCH primitive \"LED_state:LED1\|LEDG\[5\]\"" {  } { { "LED_state.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/LED_state.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[14\] status:LED\|LEDR\[0\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[14\]\" merged with LATCH primitive \"status:LED\|LEDR\[0\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[12\] status:LED\|LEDR\[0\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[12\]\" merged with LATCH primitive \"status:LED\|LEDR\[0\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[8\] status:LED\|LEDR\[0\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[8\]\" merged with LATCH primitive \"status:LED\|LEDR\[0\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[13\] status:LED\|LEDR\[1\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[13\]\" merged with LATCH primitive \"status:LED\|LEDR\[1\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[16\] status:LED\|LEDR\[2\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[16\]\" merged with LATCH primitive \"status:LED\|LEDR\[2\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[10\] status:LED\|LEDR\[2\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[10\]\" merged with LATCH primitive \"status:LED\|LEDR\[2\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[17\] status:LED\|LEDR\[3\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[17\]\" merged with LATCH primitive \"status:LED\|LEDR\[3\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[15\] status:LED\|LEDR\[3\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[15\]\" merged with LATCH primitive \"status:LED\|LEDR\[3\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "status:LED\|LEDR\[11\] status:LED\|LEDR\[3\] " "Duplicate LATCH primitive \"status:LED\|LEDR\[11\]\" merged with LATCH primitive \"status:LED\|LEDR\[3\]\"" {  } { { "status.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/status.v" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1557406076415 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1557406076415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "basic.v" "" { Text "C:/Users/white/Desktop/FPGA/Counter1 -status/basic.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557406076435 "|BASIC|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557406076435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557406076498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557406076935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557406076935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557406077028 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557406077028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557406077028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557406077028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557406077076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 20:47:57 2019 " "Processing ended: Thu May 09 20:47:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557406077076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557406077076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557406077076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557406077076 ""}
