# PIPELINE-GROUP-13-BATCH-2021-CO-LAB-IIT-PALAKKAD

This is a complete pipeline created using *Verilog* as a part of the Course Lab CS2160: COMPUTER ORGANISATION LABORATORY 
by Group 13: Neeraj Krishna N, Amithabh A, Evans Samuel Biju
