
stm32f4_hal_quadcopter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007594  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08007730  08007730  00017730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077e0  080077e0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080077e0  080077e0  000177e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077e8  080077e8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077e8  080077e8  000177e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077ec  080077ec  000177ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080077f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  20000078  08007864  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200005a4  08007864  000205a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000126aa  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a02  00000000  00000000  0003274e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f78  00000000  00000000  00035150  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e10  00000000  00000000  000360c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017bfb  00000000  00000000  00036ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d83e  00000000  00000000  0004ead3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f475  00000000  00000000  0005c311  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000eb786  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004328  00000000  00000000  000eb804  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000078 	.word	0x20000078
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007714 	.word	0x08007714

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000007c 	.word	0x2000007c
 80001d4:	08007714 	.word	0x08007714

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_uldivmod>:
 8000af0:	b953      	cbnz	r3, 8000b08 <__aeabi_uldivmod+0x18>
 8000af2:	b94a      	cbnz	r2, 8000b08 <__aeabi_uldivmod+0x18>
 8000af4:	2900      	cmp	r1, #0
 8000af6:	bf08      	it	eq
 8000af8:	2800      	cmpeq	r0, #0
 8000afa:	bf1c      	itt	ne
 8000afc:	f04f 31ff 	movne.w	r1, #4294967295
 8000b00:	f04f 30ff 	movne.w	r0, #4294967295
 8000b04:	f000 b972 	b.w	8000dec <__aeabi_idiv0>
 8000b08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b10:	f000 f806 	bl	8000b20 <__udivmoddi4>
 8000b14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1c:	b004      	add	sp, #16
 8000b1e:	4770      	bx	lr

08000b20 <__udivmoddi4>:
 8000b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b24:	9e08      	ldr	r6, [sp, #32]
 8000b26:	4604      	mov	r4, r0
 8000b28:	4688      	mov	r8, r1
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d14b      	bne.n	8000bc6 <__udivmoddi4+0xa6>
 8000b2e:	428a      	cmp	r2, r1
 8000b30:	4615      	mov	r5, r2
 8000b32:	d967      	bls.n	8000c04 <__udivmoddi4+0xe4>
 8000b34:	fab2 f282 	clz	r2, r2
 8000b38:	b14a      	cbz	r2, 8000b4e <__udivmoddi4+0x2e>
 8000b3a:	f1c2 0720 	rsb	r7, r2, #32
 8000b3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b42:	fa20 f707 	lsr.w	r7, r0, r7
 8000b46:	4095      	lsls	r5, r2
 8000b48:	ea47 0803 	orr.w	r8, r7, r3
 8000b4c:	4094      	lsls	r4, r2
 8000b4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b52:	0c23      	lsrs	r3, r4, #16
 8000b54:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b58:	fa1f fc85 	uxth.w	ip, r5
 8000b5c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b60:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b64:	fb07 f10c 	mul.w	r1, r7, ip
 8000b68:	4299      	cmp	r1, r3
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x60>
 8000b6c:	18eb      	adds	r3, r5, r3
 8000b6e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b72:	f080 811b 	bcs.w	8000dac <__udivmoddi4+0x28c>
 8000b76:	4299      	cmp	r1, r3
 8000b78:	f240 8118 	bls.w	8000dac <__udivmoddi4+0x28c>
 8000b7c:	3f02      	subs	r7, #2
 8000b7e:	442b      	add	r3, r5
 8000b80:	1a5b      	subs	r3, r3, r1
 8000b82:	b2a4      	uxth	r4, r4
 8000b84:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b88:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b90:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b94:	45a4      	cmp	ip, r4
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x8c>
 8000b98:	192c      	adds	r4, r5, r4
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9e:	f080 8107 	bcs.w	8000db0 <__udivmoddi4+0x290>
 8000ba2:	45a4      	cmp	ip, r4
 8000ba4:	f240 8104 	bls.w	8000db0 <__udivmoddi4+0x290>
 8000ba8:	3802      	subs	r0, #2
 8000baa:	442c      	add	r4, r5
 8000bac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bb0:	eba4 040c 	sub.w	r4, r4, ip
 8000bb4:	2700      	movs	r7, #0
 8000bb6:	b11e      	cbz	r6, 8000bc0 <__udivmoddi4+0xa0>
 8000bb8:	40d4      	lsrs	r4, r2
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bc0:	4639      	mov	r1, r7
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d909      	bls.n	8000bde <__udivmoddi4+0xbe>
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	f000 80eb 	beq.w	8000da6 <__udivmoddi4+0x286>
 8000bd0:	2700      	movs	r7, #0
 8000bd2:	e9c6 0100 	strd	r0, r1, [r6]
 8000bd6:	4638      	mov	r0, r7
 8000bd8:	4639      	mov	r1, r7
 8000bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bde:	fab3 f783 	clz	r7, r3
 8000be2:	2f00      	cmp	r7, #0
 8000be4:	d147      	bne.n	8000c76 <__udivmoddi4+0x156>
 8000be6:	428b      	cmp	r3, r1
 8000be8:	d302      	bcc.n	8000bf0 <__udivmoddi4+0xd0>
 8000bea:	4282      	cmp	r2, r0
 8000bec:	f200 80fa 	bhi.w	8000de4 <__udivmoddi4+0x2c4>
 8000bf0:	1a84      	subs	r4, r0, r2
 8000bf2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	4698      	mov	r8, r3
 8000bfa:	2e00      	cmp	r6, #0
 8000bfc:	d0e0      	beq.n	8000bc0 <__udivmoddi4+0xa0>
 8000bfe:	e9c6 4800 	strd	r4, r8, [r6]
 8000c02:	e7dd      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000c04:	b902      	cbnz	r2, 8000c08 <__udivmoddi4+0xe8>
 8000c06:	deff      	udf	#255	; 0xff
 8000c08:	fab2 f282 	clz	r2, r2
 8000c0c:	2a00      	cmp	r2, #0
 8000c0e:	f040 808f 	bne.w	8000d30 <__udivmoddi4+0x210>
 8000c12:	1b49      	subs	r1, r1, r5
 8000c14:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c18:	fa1f f885 	uxth.w	r8, r5
 8000c1c:	2701      	movs	r7, #1
 8000c1e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c22:	0c23      	lsrs	r3, r4, #16
 8000c24:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x124>
 8000c34:	18eb      	adds	r3, r5, r3
 8000c36:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x122>
 8000c3c:	4299      	cmp	r1, r3
 8000c3e:	f200 80cd 	bhi.w	8000ddc <__udivmoddi4+0x2bc>
 8000c42:	4684      	mov	ip, r0
 8000c44:	1a59      	subs	r1, r3, r1
 8000c46:	b2a3      	uxth	r3, r4
 8000c48:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c4c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c50:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c54:	fb08 f800 	mul.w	r8, r8, r0
 8000c58:	45a0      	cmp	r8, r4
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0x14c>
 8000c5c:	192c      	adds	r4, r5, r4
 8000c5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c62:	d202      	bcs.n	8000c6a <__udivmoddi4+0x14a>
 8000c64:	45a0      	cmp	r8, r4
 8000c66:	f200 80b6 	bhi.w	8000dd6 <__udivmoddi4+0x2b6>
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	eba4 0408 	sub.w	r4, r4, r8
 8000c70:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c74:	e79f      	b.n	8000bb6 <__udivmoddi4+0x96>
 8000c76:	f1c7 0c20 	rsb	ip, r7, #32
 8000c7a:	40bb      	lsls	r3, r7
 8000c7c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c80:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c84:	fa01 f407 	lsl.w	r4, r1, r7
 8000c88:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c8c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c90:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c94:	4325      	orrs	r5, r4
 8000c96:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c9a:	0c2c      	lsrs	r4, r5, #16
 8000c9c:	fb08 3319 	mls	r3, r8, r9, r3
 8000ca0:	fa1f fa8e 	uxth.w	sl, lr
 8000ca4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ca8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cac:	429c      	cmp	r4, r3
 8000cae:	fa02 f207 	lsl.w	r2, r2, r7
 8000cb2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cb6:	d90b      	bls.n	8000cd0 <__udivmoddi4+0x1b0>
 8000cb8:	eb1e 0303 	adds.w	r3, lr, r3
 8000cbc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cc0:	f080 8087 	bcs.w	8000dd2 <__udivmoddi4+0x2b2>
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	f240 8084 	bls.w	8000dd2 <__udivmoddi4+0x2b2>
 8000cca:	f1a9 0902 	sub.w	r9, r9, #2
 8000cce:	4473      	add	r3, lr
 8000cd0:	1b1b      	subs	r3, r3, r4
 8000cd2:	b2ad      	uxth	r5, r5
 8000cd4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cdc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ce0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ce4:	45a2      	cmp	sl, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1da>
 8000ce8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cec:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf0:	d26b      	bcs.n	8000dca <__udivmoddi4+0x2aa>
 8000cf2:	45a2      	cmp	sl, r4
 8000cf4:	d969      	bls.n	8000dca <__udivmoddi4+0x2aa>
 8000cf6:	3802      	subs	r0, #2
 8000cf8:	4474      	add	r4, lr
 8000cfa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cfe:	fba0 8902 	umull	r8, r9, r0, r2
 8000d02:	eba4 040a 	sub.w	r4, r4, sl
 8000d06:	454c      	cmp	r4, r9
 8000d08:	46c2      	mov	sl, r8
 8000d0a:	464b      	mov	r3, r9
 8000d0c:	d354      	bcc.n	8000db8 <__udivmoddi4+0x298>
 8000d0e:	d051      	beq.n	8000db4 <__udivmoddi4+0x294>
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d069      	beq.n	8000de8 <__udivmoddi4+0x2c8>
 8000d14:	ebb1 050a 	subs.w	r5, r1, sl
 8000d18:	eb64 0403 	sbc.w	r4, r4, r3
 8000d1c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d20:	40fd      	lsrs	r5, r7
 8000d22:	40fc      	lsrs	r4, r7
 8000d24:	ea4c 0505 	orr.w	r5, ip, r5
 8000d28:	e9c6 5400 	strd	r5, r4, [r6]
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	e747      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000d30:	f1c2 0320 	rsb	r3, r2, #32
 8000d34:	fa20 f703 	lsr.w	r7, r0, r3
 8000d38:	4095      	lsls	r5, r2
 8000d3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d42:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d46:	4338      	orrs	r0, r7
 8000d48:	0c01      	lsrs	r1, r0, #16
 8000d4a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d4e:	fa1f f885 	uxth.w	r8, r5
 8000d52:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb07 f308 	mul.w	r3, r7, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	fa04 f402 	lsl.w	r4, r4, r2
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x256>
 8000d66:	1869      	adds	r1, r5, r1
 8000d68:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d6c:	d22f      	bcs.n	8000dce <__udivmoddi4+0x2ae>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d92d      	bls.n	8000dce <__udivmoddi4+0x2ae>
 8000d72:	3f02      	subs	r7, #2
 8000d74:	4429      	add	r1, r5
 8000d76:	1acb      	subs	r3, r1, r3
 8000d78:	b281      	uxth	r1, r0
 8000d7a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb00 f308 	mul.w	r3, r0, r8
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	d907      	bls.n	8000d9e <__udivmoddi4+0x27e>
 8000d8e:	1869      	adds	r1, r5, r1
 8000d90:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d94:	d217      	bcs.n	8000dc6 <__udivmoddi4+0x2a6>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d915      	bls.n	8000dc6 <__udivmoddi4+0x2a6>
 8000d9a:	3802      	subs	r0, #2
 8000d9c:	4429      	add	r1, r5
 8000d9e:	1ac9      	subs	r1, r1, r3
 8000da0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000da4:	e73b      	b.n	8000c1e <__udivmoddi4+0xfe>
 8000da6:	4637      	mov	r7, r6
 8000da8:	4630      	mov	r0, r6
 8000daa:	e709      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000dac:	4607      	mov	r7, r0
 8000dae:	e6e7      	b.n	8000b80 <__udivmoddi4+0x60>
 8000db0:	4618      	mov	r0, r3
 8000db2:	e6fb      	b.n	8000bac <__udivmoddi4+0x8c>
 8000db4:	4541      	cmp	r1, r8
 8000db6:	d2ab      	bcs.n	8000d10 <__udivmoddi4+0x1f0>
 8000db8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dbc:	eb69 020e 	sbc.w	r2, r9, lr
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	e7a4      	b.n	8000d10 <__udivmoddi4+0x1f0>
 8000dc6:	4660      	mov	r0, ip
 8000dc8:	e7e9      	b.n	8000d9e <__udivmoddi4+0x27e>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	e795      	b.n	8000cfa <__udivmoddi4+0x1da>
 8000dce:	4667      	mov	r7, ip
 8000dd0:	e7d1      	b.n	8000d76 <__udivmoddi4+0x256>
 8000dd2:	4681      	mov	r9, r0
 8000dd4:	e77c      	b.n	8000cd0 <__udivmoddi4+0x1b0>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	442c      	add	r4, r5
 8000dda:	e747      	b.n	8000c6c <__udivmoddi4+0x14c>
 8000ddc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de0:	442b      	add	r3, r5
 8000de2:	e72f      	b.n	8000c44 <__udivmoddi4+0x124>
 8000de4:	4638      	mov	r0, r7
 8000de6:	e708      	b.n	8000bfa <__udivmoddi4+0xda>
 8000de8:	4637      	mov	r7, r6
 8000dea:	e6e9      	b.n	8000bc0 <__udivmoddi4+0xa0>

08000dec <__aeabi_idiv0>:
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop

08000df0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <MX_DMA_Init+0x6c>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a17      	ldr	r2, [pc, #92]	; (8000e5c <MX_DMA_Init+0x6c>)
 8000e00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <MX_DMA_Init+0x6c>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	200c      	movs	r0, #12
 8000e18:	f001 fdd9 	bl	80029ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e1c:	200c      	movs	r0, #12
 8000e1e:	f001 fdf2 	bl	8002a06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2100      	movs	r1, #0
 8000e26:	200e      	movs	r0, #14
 8000e28:	f001 fdd1 	bl	80029ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e2c:	200e      	movs	r0, #14
 8000e2e:	f001 fdea 	bl	8002a06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	200f      	movs	r0, #15
 8000e38:	f001 fdc9 	bl	80029ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000e3c:	200f      	movs	r0, #15
 8000e3e:	f001 fde2 	bl	8002a06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2100      	movs	r1, #0
 8000e46:	2010      	movs	r0, #16
 8000e48:	f001 fdc1 	bl	80029ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000e4c:	2010      	movs	r0, #16
 8000e4e:	f001 fdda 	bl	8002a06 <HAL_NVIC_EnableIRQ>

}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40023800 	.word	0x40023800

08000e60 <make_dshot600_frame>:
  // it have to send 0 value of dshot frame for a while to reset
  // regardless of RC receiver value
}

void make_dshot600_frame(dshot_frame *motor_x, throttle_a value)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	807b      	strh	r3, [r7, #2]
  uint16_t packet = value << 1;
 8000e6c:	887b      	ldrh	r3, [r7, #2]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	83fb      	strh	r3, [r7, #30]

  // compute checksum
  int csum = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61bb      	str	r3, [r7, #24]
  int csum_data = packet;
 8000e76:	8bfb      	ldrh	r3, [r7, #30]
 8000e78:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < 3; i++) {
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	613b      	str	r3, [r7, #16]
 8000e7e:	e009      	b.n	8000e94 <make_dshot600_frame+0x34>
    csum ^=  csum_data;   // xor data by nibbles
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	4053      	eors	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
    csum_data >>= 4;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	111b      	asrs	r3, r3, #4
 8000e8c:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < 3; i++) {
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	3301      	adds	r3, #1
 8000e92:	613b      	str	r3, [r7, #16]
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	ddf2      	ble.n	8000e80 <make_dshot600_frame+0x20>
  }
  csum &= 0xf;
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	f003 030f 	and.w	r3, r3, #15
 8000ea0:	61bb      	str	r3, [r7, #24]

  // append checksum
  packet = (packet << 4) | csum;
 8000ea2:	8bfb      	ldrh	r3, [r7, #30]
 8000ea4:	011b      	lsls	r3, r3, #4
 8000ea6:	b21a      	sxth	r2, r3
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	b21b      	sxth	r3, r3
 8000eac:	4313      	orrs	r3, r2
 8000eae:	b21b      	sxth	r3, r3
 8000eb0:	83fb      	strh	r3, [r7, #30]

  // encoding
  int i;
  for (i = 0; i < 16; i++)
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	e011      	b.n	8000edc <make_dshot600_frame+0x7c>
  {
      motor_x[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;  // MSB first
 8000eb8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	da01      	bge.n	8000ec4 <make_dshot600_frame+0x64>
 8000ec0:	220e      	movs	r2, #14
 8000ec2:	e000      	b.n	8000ec6 <make_dshot600_frame+0x66>
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	6879      	ldr	r1, [r7, #4]
 8000ecc:	440b      	add	r3, r1
 8000ece:	601a      	str	r2, [r3, #0]
      packet <<= 1;
 8000ed0:	8bfb      	ldrh	r3, [r7, #30]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	83fb      	strh	r3, [r7, #30]
  for (i = 0; i < 16; i++)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	2b0f      	cmp	r3, #15
 8000ee0:	ddea      	ble.n	8000eb8 <make_dshot600_frame+0x58>
  }

  motor_x[i++] = 0;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	1c5a      	adds	r2, r3, #1
 8000ee6:	60fa      	str	r2, [r7, #12]
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
  motor_x[i++] = 0;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	60fa      	str	r2, [r7, #12]
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	4413      	add	r3, r2
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
}
 8000f02:	bf00      	nop
 8000f04:	3724      	adds	r7, #36	; 0x24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
	...

08000f10 <run_dshot600>:

void run_dshot600(motors_s *motors, throttle_a value[])
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
  // prepare dshot frame
  make_dshot600_frame(motors->motor_1, value[0]);
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	4619      	mov	r1, r3
 8000f22:	4610      	mov	r0, r2
 8000f24:	f7ff ff9c 	bl	8000e60 <make_dshot600_frame>
  make_dshot600_frame(motors->motor_2, value[1]);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	3302      	adds	r3, #2
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	4619      	mov	r1, r3
 8000f36:	4610      	mov	r0, r2
 8000f38:	f7ff ff92 	bl	8000e60 <make_dshot600_frame>
  make_dshot600_frame(motors->motor_3, value[2]);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	3304      	adds	r3, #4
 8000f46:	881b      	ldrh	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4610      	mov	r0, r2
 8000f4c:	f7ff ff88 	bl	8000e60 <make_dshot600_frame>
  make_dshot600_frame(motors->motor_4, value[3]);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f103 02d8 	add.w	r2, r3, #216	; 0xd8
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	3306      	adds	r3, #6
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4610      	mov	r0, r2
 8000f60:	f7ff ff7e 	bl	8000e60 <make_dshot600_frame>

  // and send
  HAL_TIM_PWM_Start_DMA(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL, motors->motor_1, DSHOT_FRAME_SIZE);
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	2312      	movs	r3, #18
 8000f68:	2108      	movs	r1, #8
 8000f6a:	4813      	ldr	r0, [pc, #76]	; (8000fb8 <run_dshot600+0xa8>)
 8000f6c:	f003 fcb6 	bl	80048dc <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL, motors->motor_2, DSHOT_FRAME_SIZE);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8000f76:	2312      	movs	r3, #18
 8000f78:	210c      	movs	r1, #12
 8000f7a:	4810      	ldr	r0, [pc, #64]	; (8000fbc <run_dshot600+0xac>)
 8000f7c:	f003 fcae 	bl	80048dc <HAL_TIM_PWM_Start_DMA>

  // commit : a0fc3be487dbd174be31abf8ce6e4e3b70c7a07b
  __HAL_TIM_RESET_HANDLE_STATE(&htim5);
 8000f80:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <run_dshot600+0xac>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  __HAL_TIM_RESET_HANDLE_STATE(&htim2);
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <run_dshot600+0xa8>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIM_PWM_Start_DMA(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL, motors->motor_3, DSHOT_FRAME_SIZE);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8000f96:	2312      	movs	r3, #18
 8000f98:	2104      	movs	r1, #4
 8000f9a:	4808      	ldr	r0, [pc, #32]	; (8000fbc <run_dshot600+0xac>)
 8000f9c:	f003 fc9e 	bl	80048dc <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL, motors->motor_4, DSHOT_FRAME_SIZE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f103 02d8 	add.w	r2, r3, #216	; 0xd8
 8000fa6:	2312      	movs	r3, #18
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <run_dshot600+0xa8>)
 8000fac:	f003 fc96 	bl	80048dc <HAL_TIM_PWM_Start_DMA>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000520 	.word	0x20000520
 8000fbc:	200003e0 	.word	0x200003e0

08000fc0 <ibus_init>:
rc_channel_a test_channel[IBUS_USER_CHANNELS] = {0};


// init
ibus_state ibus_init()
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	//HAL_UART_Receive_IT(IBUS_UART, ibus_buffer, 32);
	if(ibus_read_channel(test_channel) == IBUS_DATA_GOOD)
 8000fc4:	4805      	ldr	r0, [pc, #20]	; (8000fdc <ibus_init+0x1c>)
 8000fc6:	f000 f80b 	bl	8000fe0 <ibus_read_channel>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b05      	cmp	r3, #5
 8000fce:	d101      	bne.n	8000fd4 <ibus_init+0x14>
		return IBUS_OK;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	e000      	b.n	8000fd6 <ibus_init+0x16>
	else
		return IBUS_NOT_OK;
 8000fd4:	2301      	movs	r3, #1
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200000b4 	.word	0x200000b4

08000fe0 <ibus_read_channel>:

// read
ibus_state ibus_read_channel(rc_channel_a *channel)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b08f      	sub	sp, #60	; 0x3c
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	uint16_t channel_buffer[IBUS_MAX_CHANNLES] = {0};
 8000fe8:	f107 030c 	add.w	r3, r7, #12
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
 8000ff8:	615a      	str	r2, [r3, #20]
 8000ffa:	619a      	str	r2, [r3, #24]
	uint16_t checksum_cal, checksum_ibus;

	//HAL_UART_Receive(IBUS_UART, ibus_buffer, 32, 10);

	// is it ibus?
	if(ibus_buffer[0] == IBUS_LENGTH && ibus_buffer[1] == IBUS_COMMAND40)
 8000ffc:	4b38      	ldr	r3, [pc, #224]	; (80010e0 <ibus_read_channel+0x100>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b20      	cmp	r3, #32
 8001002:	d165      	bne.n	80010d0 <ibus_read_channel+0xf0>
 8001004:	4b36      	ldr	r3, [pc, #216]	; (80010e0 <ibus_read_channel+0x100>)
 8001006:	785b      	ldrb	r3, [r3, #1]
 8001008:	2b40      	cmp	r3, #64	; 0x40
 800100a:	d161      	bne.n	80010d0 <ibus_read_channel+0xf0>
	{
		checksum_cal = 0xffff - ibus_buffer[0] - ibus_buffer[1];
 800100c:	4b34      	ldr	r3, [pc, #208]	; (80010e0 <ibus_read_channel+0x100>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b29b      	uxth	r3, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b32      	ldr	r3, [pc, #200]	; (80010e0 <ibus_read_channel+0x100>)
 8001018:	785b      	ldrb	r3, [r3, #1]
 800101a:	b29b      	uxth	r3, r3
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	86fb      	strh	r3, [r7, #54]	; 0x36

		// data parsing
		for(int i = 0; i < IBUS_MAX_CHANNLES; i++)
 8001020:	2300      	movs	r3, #0
 8001022:	633b      	str	r3, [r7, #48]	; 0x30
 8001024:	e02a      	b.n	800107c <ibus_read_channel+0x9c>
		{
			// little endian
			channel_buffer[i] = (uint16_t)(ibus_buffer[i * 2 + 3] << 8 | ibus_buffer[i * 2 + 2]);
 8001026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	3303      	adds	r3, #3
 800102c:	4a2c      	ldr	r2, [pc, #176]	; (80010e0 <ibus_read_channel+0x100>)
 800102e:	5cd3      	ldrb	r3, [r2, r3]
 8001030:	021b      	lsls	r3, r3, #8
 8001032:	b21a      	sxth	r2, r3
 8001034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001036:	3301      	adds	r3, #1
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	4929      	ldr	r1, [pc, #164]	; (80010e0 <ibus_read_channel+0x100>)
 800103c:	5ccb      	ldrb	r3, [r1, r3]
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21b      	sxth	r3, r3
 8001044:	b29a      	uxth	r2, r3
 8001046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800104e:	440b      	add	r3, r1
 8001050:	f823 2c2c 	strh.w	r2, [r3, #-44]
			
			// checksum from user calculation
			checksum_cal = checksum_cal - ibus_buffer[i * 2 + 3] - ibus_buffer[i * 2 + 2];
 8001054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	3303      	adds	r3, #3
 800105a:	4a21      	ldr	r2, [pc, #132]	; (80010e0 <ibus_read_channel+0x100>)
 800105c:	5cd3      	ldrb	r3, [r2, r3]
 800105e:	b29b      	uxth	r3, r3
 8001060:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	b29a      	uxth	r2, r3
 8001066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001068:	3301      	adds	r3, #1
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	491c      	ldr	r1, [pc, #112]	; (80010e0 <ibus_read_channel+0x100>)
 800106e:	5ccb      	ldrb	r3, [r1, r3]
 8001070:	b29b      	uxth	r3, r3
 8001072:	1ad3      	subs	r3, r2, r3
 8001074:	86fb      	strh	r3, [r7, #54]	; 0x36
		for(int i = 0; i < IBUS_MAX_CHANNLES; i++)
 8001076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001078:	3301      	adds	r3, #1
 800107a:	633b      	str	r3, [r7, #48]	; 0x30
 800107c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800107e:	2b0d      	cmp	r3, #13
 8001080:	ddd1      	ble.n	8001026 <ibus_read_channel+0x46>
		}

		// checksum from received data
		checksum_ibus = ibus_buffer[31] << 8 | ibus_buffer[30];
 8001082:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <ibus_read_channel+0x100>)
 8001084:	7fdb      	ldrb	r3, [r3, #31]
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	b21a      	sxth	r2, r3
 800108a:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <ibus_read_channel+0x100>)
 800108c:	7f9b      	ldrb	r3, [r3, #30]
 800108e:	b21b      	sxth	r3, r3
 8001090:	4313      	orrs	r3, r2
 8001092:	b21b      	sxth	r3, r3
 8001094:	857b      	strh	r3, [r7, #42]	; 0x2a

		// compare checksum 
		if(checksum_cal == checksum_ibus) 
 8001096:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8001098:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800109a:	429a      	cmp	r2, r3
 800109c:	d116      	bne.n	80010cc <ibus_read_channel+0xec>
		{
			// return validated channel data
			for(int ch_index = 0; ch_index < IBUS_USER_CHANNELS; ch_index++)
 800109e:	2300      	movs	r3, #0
 80010a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010a2:	e00e      	b.n	80010c2 <ibus_read_channel+0xe2>
			{
				channel[ch_index] = channel_buffer[ch_index];
 80010a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	441a      	add	r2, r3
 80010ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80010b4:	440b      	add	r3, r1
 80010b6:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 80010ba:	8013      	strh	r3, [r2, #0]
			for(int ch_index = 0; ch_index < IBUS_USER_CHANNELS; ch_index++)
 80010bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010be:	3301      	adds	r3, #1
 80010c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010c4:	2b05      	cmp	r3, #5
 80010c6:	dded      	ble.n	80010a4 <ibus_read_channel+0xc4>
			}

			return IBUS_DATA_GOOD;
 80010c8:	2305      	movs	r3, #5
 80010ca:	e002      	b.n	80010d2 <ibus_read_channel+0xf2>
		}
		// lose data
		else
		{
			return IBUS_DATA_NOT_GOOD;
 80010cc:	2306      	movs	r3, #6
 80010ce:	e000      	b.n	80010d2 <ibus_read_channel+0xf2>
		
	}
	// it isn't ibus
	else
	{
		return IBUS_NOT_OK;
 80010d0:	2301      	movs	r3, #1
	}
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	373c      	adds	r7, #60	; 0x3c
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	20000094 	.word	0x20000094

080010e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <MX_GPIO_Init+0xc4>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a29      	ldr	r2, [pc, #164]	; (80011a8 <MX_GPIO_Init+0xc4>)
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b27      	ldr	r3, [pc, #156]	; (80011a8 <MX_GPIO_Init+0xc4>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0304 	and.w	r3, r3, #4
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	4b23      	ldr	r3, [pc, #140]	; (80011a8 <MX_GPIO_Init+0xc4>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a22      	ldr	r2, [pc, #136]	; (80011a8 <MX_GPIO_Init+0xc4>)
 8001120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <MX_GPIO_Init+0xc4>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	603b      	str	r3, [r7, #0]
 8001136:	4b1c      	ldr	r3, [pc, #112]	; (80011a8 <MX_GPIO_Init+0xc4>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a1b      	ldr	r2, [pc, #108]	; (80011a8 <MX_GPIO_Init+0xc4>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b19      	ldr	r3, [pc, #100]	; (80011a8 <MX_GPIO_Init+0xc4>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	603b      	str	r3, [r7, #0]
 800114c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001154:	4815      	ldr	r0, [pc, #84]	; (80011ac <MX_GPIO_Init+0xc8>)
 8001156:	f002 f983 	bl	8003460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_ICM20948_CS_GPIO_Port, SPI_ICM20948_CS_Pin, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2110      	movs	r1, #16
 800115e:	4814      	ldr	r0, [pc, #80]	; (80011b0 <MX_GPIO_Init+0xcc>)
 8001160:	f002 f97e 	bl	8003460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8001164:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	4619      	mov	r1, r3
 800117c:	480b      	ldr	r0, [pc, #44]	; (80011ac <MX_GPIO_Init+0xc8>)
 800117e:	f001 ffed 	bl	800315c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_ICM20948_CS_Pin;
 8001182:	2310      	movs	r3, #16
 8001184:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001186:	2301      	movs	r3, #1
 8001188:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	4619      	mov	r1, r3
 8001198:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_GPIO_Init+0xcc>)
 800119a:	f001 ffdf 	bl	800315c <HAL_GPIO_Init>

}
 800119e:	bf00      	nop
 80011a0:	3720      	adds	r7, #32
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40020800 	.word	0x40020800
 80011b0:	40020000 	.word	0x40020000

080011b4 <cs_high>:
offset_t my_offset = {0, };


// cs state
void cs_high()
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PIN_PORT, CS_PIN_NUMBER, SET);	
 80011b8:	2201      	movs	r2, #1
 80011ba:	2110      	movs	r1, #16
 80011bc:	4802      	ldr	r0, [pc, #8]	; (80011c8 <cs_high+0x14>)
 80011be:	f002 f94f 	bl	8003460 <HAL_GPIO_WritePin>
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40020000 	.word	0x40020000

080011cc <cs_low>:

void cs_low()
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PIN_PORT, CS_PIN_NUMBER, RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2110      	movs	r1, #16
 80011d4:	4802      	ldr	r0, [pc, #8]	; (80011e0 <cs_low+0x14>)
 80011d6:	f002 f943 	bl	8003460 <HAL_GPIO_WritePin>
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40020000 	.word	0x40020000

080011e4 <select_user_bank>:

// user bank
void select_user_bank(userbank_e ub)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
	icm20948_write(B0_REG_BANK_SEL, ub);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4619      	mov	r1, r3
 80011f2:	207f      	movs	r0, #127	; 0x7f
 80011f4:	f000 f82e 	bl	8001254 <icm20948_write>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <icm20948_read>:

// spi
void icm20948_read(uint8_t regaddr, uint8_t len)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	71bb      	strb	r3, [r7, #6]
	cs_low();
 8001210:	f7ff ffdc 	bl	80011cc <cs_low>
	tx_buffer[0] = READ | regaddr;
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <icm20948_read+0x48>)
 800121e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(SPI_ICM20948, tx_buffer, 1, 10);
 8001220:	230a      	movs	r3, #10
 8001222:	2201      	movs	r2, #1
 8001224:	4908      	ldr	r1, [pc, #32]	; (8001248 <icm20948_read+0x48>)
 8001226:	4809      	ldr	r0, [pc, #36]	; (800124c <icm20948_read+0x4c>)
 8001228:	f002 fdee 	bl	8003e08 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_ICM20948, rx_buffer, len, 10);
 800122c:	79bb      	ldrb	r3, [r7, #6]
 800122e:	b29a      	uxth	r2, r3
 8001230:	230a      	movs	r3, #10
 8001232:	4907      	ldr	r1, [pc, #28]	; (8001250 <icm20948_read+0x50>)
 8001234:	4805      	ldr	r0, [pc, #20]	; (800124c <icm20948_read+0x4c>)
 8001236:	f002 ff1b 	bl	8004070 <HAL_SPI_Receive>
	cs_high();
 800123a:	f7ff ffbb 	bl	80011b4 <cs_high>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200000c0 	.word	0x200000c0
 800124c:	200002c8 	.word	0x200002c8
 8001250:	200000c8 	.word	0x200000c8

08001254 <icm20948_write>:

void icm20948_write(uint8_t regaddr, uint8_t data)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	460a      	mov	r2, r1
 800125e:	71fb      	strb	r3, [r7, #7]
 8001260:	4613      	mov	r3, r2
 8001262:	71bb      	strb	r3, [r7, #6]
	cs_low();
 8001264:	f7ff ffb2 	bl	80011cc <cs_low>
	tx_buffer[0] = WRITE | regaddr;
 8001268:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <icm20948_write+0x40>)
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	7013      	strb	r3, [r2, #0]
	tx_buffer[1] = data;
 800126e:	4a09      	ldr	r2, [pc, #36]	; (8001294 <icm20948_write+0x40>)
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	7053      	strb	r3, [r2, #1]
	HAL_SPI_Transmit(SPI_ICM20948, tx_buffer, 2, 10);
 8001274:	230a      	movs	r3, #10
 8001276:	2202      	movs	r2, #2
 8001278:	4906      	ldr	r1, [pc, #24]	; (8001294 <icm20948_write+0x40>)
 800127a:	4807      	ldr	r0, [pc, #28]	; (8001298 <icm20948_write+0x44>)
 800127c:	f002 fdc4 	bl	8003e08 <HAL_SPI_Transmit>
	cs_high();
 8001280:	f7ff ff98 	bl	80011b4 <cs_high>

	// necessary
	HAL_Delay(1);
 8001284:	2001      	movs	r0, #1
 8001286:	f001 faa5 	bl	80027d4 <HAL_Delay>
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200000c0 	.word	0x200000c0
 8001298:	200002c8 	.word	0x200002c8

0800129c <whoami_icm20948>:
	HAL_Delay(1);
}

// check sensor id
uint8_t whoami_icm20948()
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	select_user_bank(userbank_0);
 80012a0:	2000      	movs	r0, #0
 80012a2:	f7ff ff9f 	bl	80011e4 <select_user_bank>
	icm20948_read(B0_WHO_AM_I, 1);
 80012a6:	2101      	movs	r1, #1
 80012a8:	2000      	movs	r0, #0
 80012aa:	f7ff ffa9 	bl	8001200 <icm20948_read>

	return rx_buffer[0];
 80012ae:	4b02      	ldr	r3, [pc, #8]	; (80012b8 <whoami_icm20948+0x1c>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	200000c8 	.word	0x200000c8

080012bc <icm20948_init>:
	return rx_buffer[0];	// 0x09
}

// initialize
void icm20948_init()
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	// ICM20948 Reset
	select_user_bank(userbank_0);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff ff8f 	bl	80011e4 <select_user_bank>
	icm20948_write(B0_PWR_MGMT_1, DEVICE_RESET | 0x41);	// 0x41 is reset value
 80012c6:	21c1      	movs	r1, #193	; 0xc1
 80012c8:	2006      	movs	r0, #6
 80012ca:	f7ff ffc3 	bl	8001254 <icm20948_write>

	// SPI mode only
	select_user_bank(userbank_0);
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff ff88 	bl	80011e4 <select_user_bank>
	icm20948_write(B0_USER_CTRL, I2C_IF_DIS);
 80012d4:	2110      	movs	r1, #16
 80012d6:	2003      	movs	r0, #3
 80012d8:	f7ff ffbc 	bl	8001254 <icm20948_write>

	// Wake the chip and Recommended clock selection(CLKSEL = 1)
	select_user_bank(userbank_0);
 80012dc:	2000      	movs	r0, #0
 80012de:	f7ff ff81 	bl	80011e4 <select_user_bank>
	icm20948_write(B0_PWR_MGMT_1, WAKE | CLKSEL);
 80012e2:	2101      	movs	r1, #1
 80012e4:	2006      	movs	r0, #6
 80012e6:	f7ff ffb5 	bl	8001254 <icm20948_write>

	// ODR start time alignment
	select_user_bank(userbank_2);
 80012ea:	2020      	movs	r0, #32
 80012ec:	f7ff ff7a 	bl	80011e4 <select_user_bank>
	icm20948_write(B2_ODR_ALIGN_EN, ODR_START_TIME_ALIGNMENT_ENABLE);
 80012f0:	2101      	movs	r1, #1
 80012f2:	2009      	movs	r0, #9
 80012f4:	f7ff ffae 	bl	8001254 <icm20948_write>

	// Set Gyroscope ODR and Scale
	select_user_bank(userbank_2);
 80012f8:	2020      	movs	r0, #32
 80012fa:	f7ff ff73 	bl	80011e4 <select_user_bank>
	icm20948_write(B2_GYRO_SMPLRT_DIV, Gyro_ODR_1125Hz);				// Gyro ODR = 1.125kHz
 80012fe:	2100      	movs	r1, #0
 8001300:	2000      	movs	r0, #0
 8001302:	f7ff ffa7 	bl	8001254 <icm20948_write>
	icm20948_write(B2_GYRO_CONFIG_1, GYRO_FS_SEL_2000dps | GYRO_FCHOICE);	// Gyro scale 2000dps and Enable DLPF
 8001306:	2107      	movs	r1, #7
 8001308:	2001      	movs	r0, #1
 800130a:	f7ff ffa3 	bl	8001254 <icm20948_write>
																			//     x
	// Set Accelerometer ODR and Scale
	icm20948_write(B2_ACCEL_SMPLRT_DIV_2, Accel_ODR_1125Hz);			// Accel ODR = 1.125kHz
 800130e:	2100      	movs	r1, #0
 8001310:	2011      	movs	r0, #17
 8001312:	f7ff ff9f 	bl	8001254 <icm20948_write>
	icm20948_write(B2_ACCEL_CONFIG, ACCEL_FS_SEL_2g | ACCEL_FCHOICE);	// Accel scale 2g and Enable DLPF
 8001316:	2101      	movs	r1, #1
 8001318:	2014      	movs	r0, #20
 800131a:	f7ff ff9b 	bl	8001254 <icm20948_write>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <read_gyro_lsb>:



// read gyro
void read_gyro_lsb(icm20948_t* icm20948)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	icm20948_read(B0_GYRO_XOUT_H, 6);
 800132c:	2106      	movs	r1, #6
 800132e:	2033      	movs	r0, #51	; 0x33
 8001330:	f7ff ff66 	bl	8001200 <icm20948_read>

	// calibration
	if(my_offset.offsetting == 1)
 8001334:	4b2f      	ldr	r3, [pc, #188]	; (80013f4 <read_gyro_lsb+0xd0>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d036      	beq.n	80013aa <read_gyro_lsb+0x86>
	{
		icm20948->gyro_lsb_x = (int16_t)(rx_buffer[0] << 8 | rx_buffer[1]) - my_offset.gyro_x;
 800133c:	4b2e      	ldr	r3, [pc, #184]	; (80013f8 <read_gyro_lsb+0xd4>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	4b2c      	ldr	r3, [pc, #176]	; (80013f8 <read_gyro_lsb+0xd4>)
 8001346:	785b      	ldrb	r3, [r3, #1]
 8001348:	b21b      	sxth	r3, r3
 800134a:	4313      	orrs	r3, r2
 800134c:	b21b      	sxth	r3, r3
 800134e:	b29a      	uxth	r2, r3
 8001350:	4b28      	ldr	r3, [pc, #160]	; (80013f4 <read_gyro_lsb+0xd0>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	b29b      	uxth	r3, r3
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	b29b      	uxth	r3, r3
 800135a:	b21a      	sxth	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	801a      	strh	r2, [r3, #0]
		icm20948->gyro_lsb_y = (int16_t)(rx_buffer[2] << 8 | rx_buffer[3]) - my_offset.gyro_y;
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <read_gyro_lsb+0xd4>)
 8001362:	789b      	ldrb	r3, [r3, #2]
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	b21a      	sxth	r2, r3
 8001368:	4b23      	ldr	r3, [pc, #140]	; (80013f8 <read_gyro_lsb+0xd4>)
 800136a:	78db      	ldrb	r3, [r3, #3]
 800136c:	b21b      	sxth	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b21b      	sxth	r3, r3
 8001372:	b29a      	uxth	r2, r3
 8001374:	4b1f      	ldr	r3, [pc, #124]	; (80013f4 <read_gyro_lsb+0xd0>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	b29b      	uxth	r3, r3
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	b29b      	uxth	r3, r3
 800137e:	b21a      	sxth	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	805a      	strh	r2, [r3, #2]
		icm20948->gyro_lsb_z = (int16_t)(rx_buffer[4] << 8 | rx_buffer[5]) - my_offset.gyro_z;
 8001384:	4b1c      	ldr	r3, [pc, #112]	; (80013f8 <read_gyro_lsb+0xd4>)
 8001386:	791b      	ldrb	r3, [r3, #4]
 8001388:	021b      	lsls	r3, r3, #8
 800138a:	b21a      	sxth	r2, r3
 800138c:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <read_gyro_lsb+0xd4>)
 800138e:	795b      	ldrb	r3, [r3, #5]
 8001390:	b21b      	sxth	r3, r3
 8001392:	4313      	orrs	r3, r2
 8001394:	b21b      	sxth	r3, r3
 8001396:	b29a      	uxth	r2, r3
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <read_gyro_lsb+0xd0>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	b29b      	uxth	r3, r3
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	809a      	strh	r2, [r3, #4]
	{
		icm20948->gyro_lsb_x = (int16_t)(rx_buffer[0] << 8 | rx_buffer[1]);
		icm20948->gyro_lsb_y = (int16_t)(rx_buffer[2] << 8 | rx_buffer[3]);
		icm20948->gyro_lsb_z = (int16_t)(rx_buffer[4] << 8 | rx_buffer[5]);
	}
}
 80013a8:	e020      	b.n	80013ec <read_gyro_lsb+0xc8>
		icm20948->gyro_lsb_x = (int16_t)(rx_buffer[0] << 8 | rx_buffer[1]);
 80013aa:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <read_gyro_lsb+0xd4>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <read_gyro_lsb+0xd4>)
 80013b4:	785b      	ldrb	r3, [r3, #1]
 80013b6:	b21b      	sxth	r3, r3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b21a      	sxth	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	801a      	strh	r2, [r3, #0]
		icm20948->gyro_lsb_y = (int16_t)(rx_buffer[2] << 8 | rx_buffer[3]);
 80013c0:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <read_gyro_lsb+0xd4>)
 80013c2:	789b      	ldrb	r3, [r3, #2]
 80013c4:	021b      	lsls	r3, r3, #8
 80013c6:	b21a      	sxth	r2, r3
 80013c8:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <read_gyro_lsb+0xd4>)
 80013ca:	78db      	ldrb	r3, [r3, #3]
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	4313      	orrs	r3, r2
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	805a      	strh	r2, [r3, #2]
		icm20948->gyro_lsb_z = (int16_t)(rx_buffer[4] << 8 | rx_buffer[5]);
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <read_gyro_lsb+0xd4>)
 80013d8:	791b      	ldrb	r3, [r3, #4]
 80013da:	021b      	lsls	r3, r3, #8
 80013dc:	b21a      	sxth	r2, r3
 80013de:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <read_gyro_lsb+0xd4>)
 80013e0:	795b      	ldrb	r3, [r3, #5]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	809a      	strh	r2, [r3, #4]
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200000d0 	.word	0x200000d0
 80013f8:	200000c8 	.word	0x200000c8
 80013fc:	00000000 	.word	0x00000000

08001400 <read_gyro_dps>:

void read_gyro_dps(icm20948_t* icm20948)	
{
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	// get lsb data
	read_gyro_lsb(icm20948);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff ff8b 	bl	8001324 <read_gyro_lsb>

	// divide by 131(lsb/dps)
	icm20948->gyro_dps_x = icm20948->gyro_lsb_x / 16.4;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff f831 	bl	800047c <__aeabi_i2d>
 800141a:	a317      	add	r3, pc, #92	; (adr r3, 8001478 <read_gyro_dps+0x78>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff f9c0 	bl	80007a4 <__aeabi_ddiv>
 8001424:	4603      	mov	r3, r0
 8001426:	460c      	mov	r4, r1
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	icm20948->gyro_dps_y = icm20948->gyro_lsb_y / 16.4;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff f821 	bl	800047c <__aeabi_i2d>
 800143a:	a30f      	add	r3, pc, #60	; (adr r3, 8001478 <read_gyro_dps+0x78>)
 800143c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001440:	f7ff f9b0 	bl	80007a4 <__aeabi_ddiv>
 8001444:	4603      	mov	r3, r0
 8001446:	460c      	mov	r4, r1
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	icm20948->gyro_dps_z = icm20948->gyro_lsb_z / 16.4;  
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff f811 	bl	800047c <__aeabi_i2d>
 800145a:	a307      	add	r3, pc, #28	; (adr r3, 8001478 <read_gyro_dps+0x78>)
 800145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001460:	f7ff f9a0 	bl	80007a4 <__aeabi_ddiv>
 8001464:	4603      	mov	r3, r0
 8001466:	460c      	mov	r4, r1
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	bd90      	pop	{r4, r7, pc}
 8001476:	bf00      	nop
 8001478:	66666666 	.word	0x66666666
 800147c:	40306666 	.word	0x40306666

08001480 <read_accel_lsb>:


// read aceel
void read_accel_lsb(icm20948_t* icm20948)	// 22us
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	icm20948_read(B0_ACCEL_XOUT_H, 6);
 8001488:	2106      	movs	r1, #6
 800148a:	202d      	movs	r0, #45	; 0x2d
 800148c:	f7ff feb8 	bl	8001200 <icm20948_read>
	
	if(my_offset.offsetting == 1)
 8001490:	4b2f      	ldr	r3, [pc, #188]	; (8001550 <read_accel_lsb+0xd0>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d036      	beq.n	8001506 <read_accel_lsb+0x86>
	{
		icm20948->accel_lsb_x = (int16_t)(rx_buffer[0] << 8 | rx_buffer[1]) - my_offset.accel_x;
 8001498:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <read_accel_lsb+0xd4>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	021b      	lsls	r3, r3, #8
 800149e:	b21a      	sxth	r2, r3
 80014a0:	4b2c      	ldr	r3, [pc, #176]	; (8001554 <read_accel_lsb+0xd4>)
 80014a2:	785b      	ldrb	r3, [r3, #1]
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	4313      	orrs	r3, r2
 80014a8:	b21b      	sxth	r3, r3
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	4b28      	ldr	r3, [pc, #160]	; (8001550 <read_accel_lsb+0xd0>)
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	841a      	strh	r2, [r3, #32]
		icm20948->accel_lsb_y = (int16_t)(rx_buffer[2] << 8 | rx_buffer[3]) - my_offset.accel_y;
 80014bc:	4b25      	ldr	r3, [pc, #148]	; (8001554 <read_accel_lsb+0xd4>)
 80014be:	789b      	ldrb	r3, [r3, #2]
 80014c0:	021b      	lsls	r3, r3, #8
 80014c2:	b21a      	sxth	r2, r3
 80014c4:	4b23      	ldr	r3, [pc, #140]	; (8001554 <read_accel_lsb+0xd4>)
 80014c6:	78db      	ldrb	r3, [r3, #3]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b21b      	sxth	r3, r3
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <read_accel_lsb+0xd0>)
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	b29b      	uxth	r3, r3
 80014da:	b21a      	sxth	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	845a      	strh	r2, [r3, #34]	; 0x22
		icm20948->accel_lsb_z = (int16_t)(rx_buffer[4] << 8 | rx_buffer[5]) - my_offset.accel_z;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <read_accel_lsb+0xd4>)
 80014e2:	791b      	ldrb	r3, [r3, #4]
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b21a      	sxth	r2, r3
 80014e8:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <read_accel_lsb+0xd4>)
 80014ea:	795b      	ldrb	r3, [r3, #5]
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	4b16      	ldr	r3, [pc, #88]	; (8001550 <read_accel_lsb+0xd0>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	b21a      	sxth	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	849a      	strh	r2, [r3, #36]	; 0x24
	{
		icm20948->accel_lsb_x = (int16_t)(rx_buffer[0] << 8 | rx_buffer[1]);
		icm20948->accel_lsb_y = (int16_t)(rx_buffer[2] << 8 | rx_buffer[3]);
		icm20948->accel_lsb_z = (int16_t)(rx_buffer[4] << 8 | rx_buffer[5]);
	}
}
 8001504:	e020      	b.n	8001548 <read_accel_lsb+0xc8>
		icm20948->accel_lsb_x = (int16_t)(rx_buffer[0] << 8 | rx_buffer[1]);
 8001506:	4b13      	ldr	r3, [pc, #76]	; (8001554 <read_accel_lsb+0xd4>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b21a      	sxth	r2, r3
 800150e:	4b11      	ldr	r3, [pc, #68]	; (8001554 <read_accel_lsb+0xd4>)
 8001510:	785b      	ldrb	r3, [r3, #1]
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b21a      	sxth	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	841a      	strh	r2, [r3, #32]
		icm20948->accel_lsb_y = (int16_t)(rx_buffer[2] << 8 | rx_buffer[3]);
 800151c:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <read_accel_lsb+0xd4>)
 800151e:	789b      	ldrb	r3, [r3, #2]
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b21a      	sxth	r2, r3
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <read_accel_lsb+0xd4>)
 8001526:	78db      	ldrb	r3, [r3, #3]
 8001528:	b21b      	sxth	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b21a      	sxth	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	845a      	strh	r2, [r3, #34]	; 0x22
		icm20948->accel_lsb_z = (int16_t)(rx_buffer[4] << 8 | rx_buffer[5]);
 8001532:	4b08      	ldr	r3, [pc, #32]	; (8001554 <read_accel_lsb+0xd4>)
 8001534:	791b      	ldrb	r3, [r3, #4]
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21a      	sxth	r2, r3
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <read_accel_lsb+0xd4>)
 800153c:	795b      	ldrb	r3, [r3, #5]
 800153e:	b21b      	sxth	r3, r3
 8001540:	4313      	orrs	r3, r2
 8001542:	b21a      	sxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	200000d0 	.word	0x200000d0
 8001554:	200000c8 	.word	0x200000c8

08001558 <read_accel_g>:

void read_accel_g(icm20948_t* icm20948)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	read_accel_lsb(icm20948);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff8d 	bl	8001480 <read_accel_lsb>

	icm20948->accel_g_x = icm20948->accel_lsb_x / 16384.0;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe ff85 	bl	800047c <__aeabi_i2d>
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <read_accel_g+0x88>)
 8001578:	f7ff f914 	bl	80007a4 <__aeabi_ddiv>
 800157c:	4603      	mov	r3, r0
 800157e:	460c      	mov	r4, r1
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	icm20948->accel_g_y = icm20948->accel_lsb_y / 16384.0;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800158c:	4618      	mov	r0, r3
 800158e:	f7fe ff75 	bl	800047c <__aeabi_i2d>
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	4b12      	ldr	r3, [pc, #72]	; (80015e0 <read_accel_g+0x88>)
 8001598:	f7ff f904 	bl	80007a4 <__aeabi_ddiv>
 800159c:	4603      	mov	r3, r0
 800159e:	460c      	mov	r4, r1
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	icm20948->accel_g_z = (icm20948->accel_lsb_z / 16384.0) + 1;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7fe ff65 	bl	800047c <__aeabi_i2d>
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <read_accel_g+0x88>)
 80015b8:	f7ff f8f4 	bl	80007a4 <__aeabi_ddiv>
 80015bc:	4603      	mov	r3, r0
 80015be:	460c      	mov	r4, r1
 80015c0:	4618      	mov	r0, r3
 80015c2:	4621      	mov	r1, r4
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <read_accel_g+0x8c>)
 80015ca:	f7fe fe0b 	bl	80001e4 <__adddf3>
 80015ce:	4603      	mov	r3, r0
 80015d0:	460c      	mov	r4, r1
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd90      	pop	{r4, r7, pc}
 80015e0:	40d00000 	.word	0x40d00000
 80015e4:	3ff00000 	.word	0x3ff00000

080015e8 <calibrate_icm20948>:
}


// calibrate gyro and accel
void calibrate_icm20948(icm20948_t* icm20948, uint16_t samples)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	460b      	mov	r3, r1
 80015f2:	807b      	strh	r3, [r7, #2]
	// for read function
	select_user_bank(userbank_0);
 80015f4:	2000      	movs	r0, #0
 80015f6:	f7ff fdf5 	bl	80011e4 <select_user_bank>

	// average
	for(int i = 0; i < samples; i++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	e038      	b.n	8001672 <calibrate_icm20948+0x8a>
	{
		read_gyro_lsb(icm20948);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fe8f 	bl	8001324 <read_gyro_lsb>
		read_accel_lsb(icm20948);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff ff3a 	bl	8001480 <read_accel_lsb>

		my_offset.gyro_x += icm20948->gyro_lsb_x;
 800160c:	4b38      	ldr	r3, [pc, #224]	; (80016f0 <calibrate_icm20948+0x108>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001616:	4413      	add	r3, r2
 8001618:	4a35      	ldr	r2, [pc, #212]	; (80016f0 <calibrate_icm20948+0x108>)
 800161a:	6053      	str	r3, [r2, #4]
		my_offset.gyro_y += icm20948->gyro_lsb_y;
 800161c:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <calibrate_icm20948+0x108>)
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001626:	4413      	add	r3, r2
 8001628:	4a31      	ldr	r2, [pc, #196]	; (80016f0 <calibrate_icm20948+0x108>)
 800162a:	6093      	str	r3, [r2, #8]
		my_offset.gyro_z += icm20948->gyro_lsb_z;
 800162c:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <calibrate_icm20948+0x108>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001636:	4413      	add	r3, r2
 8001638:	4a2d      	ldr	r2, [pc, #180]	; (80016f0 <calibrate_icm20948+0x108>)
 800163a:	60d3      	str	r3, [r2, #12]

		my_offset.accel_x += icm20948->accel_lsb_x;
 800163c:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <calibrate_icm20948+0x108>)
 800163e:	691b      	ldr	r3, [r3, #16]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	f9b2 2020 	ldrsh.w	r2, [r2, #32]
 8001646:	4413      	add	r3, r2
 8001648:	4a29      	ldr	r2, [pc, #164]	; (80016f0 <calibrate_icm20948+0x108>)
 800164a:	6113      	str	r3, [r2, #16]
		my_offset.accel_y += icm20948->accel_lsb_y;
 800164c:	4b28      	ldr	r3, [pc, #160]	; (80016f0 <calibrate_icm20948+0x108>)
 800164e:	695b      	ldr	r3, [r3, #20]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	f9b2 2022 	ldrsh.w	r2, [r2, #34]	; 0x22
 8001656:	4413      	add	r3, r2
 8001658:	4a25      	ldr	r2, [pc, #148]	; (80016f0 <calibrate_icm20948+0x108>)
 800165a:	6153      	str	r3, [r2, #20]
		my_offset.accel_z += icm20948->accel_lsb_z;
 800165c:	4b24      	ldr	r3, [pc, #144]	; (80016f0 <calibrate_icm20948+0x108>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	f9b2 2024 	ldrsh.w	r2, [r2, #36]	; 0x24
 8001666:	4413      	add	r3, r2
 8001668:	4a21      	ldr	r2, [pc, #132]	; (80016f0 <calibrate_icm20948+0x108>)
 800166a:	6193      	str	r3, [r2, #24]
	for(int i = 0; i < samples; i++)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	3301      	adds	r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	887b      	ldrh	r3, [r7, #2]
 8001674:	68fa      	ldr	r2, [r7, #12]
 8001676:	429a      	cmp	r2, r3
 8001678:	dbc2      	blt.n	8001600 <calibrate_icm20948+0x18>
	}

	my_offset.gyro_x /= samples;
 800167a:	4b1d      	ldr	r3, [pc, #116]	; (80016f0 <calibrate_icm20948+0x108>)
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	fb92 f3f3 	sdiv	r3, r2, r3
 8001684:	4a1a      	ldr	r2, [pc, #104]	; (80016f0 <calibrate_icm20948+0x108>)
 8001686:	6053      	str	r3, [r2, #4]
	my_offset.gyro_y /= samples;	
 8001688:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <calibrate_icm20948+0x108>)
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001692:	4a17      	ldr	r2, [pc, #92]	; (80016f0 <calibrate_icm20948+0x108>)
 8001694:	6093      	str	r3, [r2, #8]
	my_offset.gyro_z /= samples;
 8001696:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <calibrate_icm20948+0x108>)
 8001698:	68da      	ldr	r2, [r3, #12]
 800169a:	887b      	ldrh	r3, [r7, #2]
 800169c:	fb92 f3f3 	sdiv	r3, r2, r3
 80016a0:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <calibrate_icm20948+0x108>)
 80016a2:	60d3      	str	r3, [r2, #12]

	my_offset.accel_x /= samples;
 80016a4:	4b12      	ldr	r3, [pc, #72]	; (80016f0 <calibrate_icm20948+0x108>)
 80016a6:	691a      	ldr	r2, [r3, #16]
 80016a8:	887b      	ldrh	r3, [r7, #2]
 80016aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ae:	4a10      	ldr	r2, [pc, #64]	; (80016f0 <calibrate_icm20948+0x108>)
 80016b0:	6113      	str	r3, [r2, #16]
	my_offset.accel_y /= samples;	
 80016b2:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <calibrate_icm20948+0x108>)
 80016b4:	695a      	ldr	r2, [r3, #20]
 80016b6:	887b      	ldrh	r3, [r7, #2]
 80016b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80016bc:	4a0c      	ldr	r2, [pc, #48]	; (80016f0 <calibrate_icm20948+0x108>)
 80016be:	6153      	str	r3, [r2, #20]
	my_offset.accel_z /= samples;
 80016c0:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <calibrate_icm20948+0x108>)
 80016c2:	699a      	ldr	r2, [r3, #24]
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ca:	4a09      	ldr	r2, [pc, #36]	; (80016f0 <calibrate_icm20948+0x108>)
 80016cc:	6193      	str	r3, [r2, #24]
	
	// 
	my_offset.gyro_x = 25;
 80016ce:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <calibrate_icm20948+0x108>)
 80016d0:	2219      	movs	r2, #25
 80016d2:	605a      	str	r2, [r3, #4]
	my_offset.gyro_y = 15;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <calibrate_icm20948+0x108>)
 80016d6:	220f      	movs	r2, #15
 80016d8:	609a      	str	r2, [r3, #8]

	// offset flag
	my_offset.offsetting = 1;
 80016da:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <calibrate_icm20948+0x108>)
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]

	// for read function
	select_user_bank(userbank_0);
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff fd7f 	bl	80011e4 <select_user_bank>
}
 80016e6:	bf00      	nop
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200000d0 	.word	0x200000d0
 80016f4:	00000000 	.word	0x00000000

080016f8 <complementary_filter>:


void complementary_filter(icm20948_t *icm20948, angle_t *angle)
{
 80016f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
	read_gyro_dps(icm20948);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff fe7b 	bl	8001400 <read_gyro_dps>
	read_accel_g(icm20948);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ff24 	bl	8001558 <read_accel_g>

	// angle from gyro
	// dt : 0.89ms
	angle->gyro_angle_x += icm20948->gyro_dps_x * dt;
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800171c:	a38e      	add	r3, pc, #568	; (adr r3, 8001958 <complementary_filter+0x260>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7fe ff15 	bl	8000550 <__aeabi_dmul>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4620      	mov	r0, r4
 800172c:	4629      	mov	r1, r5
 800172e:	f7fe fd59 	bl	80001e4 <__adddf3>
 8001732:	4603      	mov	r3, r0
 8001734:	460c      	mov	r4, r1
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	e9c2 3400 	strd	r3, r4, [r2]
	angle->gyro_angle_y += icm20948->gyro_dps_y * dt;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001748:	a383      	add	r3, pc, #524	; (adr r3, 8001958 <complementary_filter+0x260>)
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	f7fe feff 	bl	8000550 <__aeabi_dmul>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4620      	mov	r0, r4
 8001758:	4629      	mov	r1, r5
 800175a:	f7fe fd43 	bl	80001e4 <__adddf3>
 800175e:	4603      	mov	r3, r0
 8001760:	460c      	mov	r4, r1
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	e9c2 3402 	strd	r3, r4, [r2, #8]
	angle->gyro_angle_z += icm20948->gyro_dps_z * dt;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001774:	a378      	add	r3, pc, #480	; (adr r3, 8001958 <complementary_filter+0x260>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7fe fee9 	bl	8000550 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4620      	mov	r0, r4
 8001784:	4629      	mov	r1, r5
 8001786:	f7fe fd2d 	bl	80001e4 <__adddf3>
 800178a:	4603      	mov	r3, r0
 800178c:	460c      	mov	r4, r1
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	e9c2 3404 	strd	r3, r4, [r2, #16]

	// angle from accel
	angle->accel_angle_x = atan(icm20948->accel_g_y / sqrt( pow(icm20948->accel_g_x, 2) + pow(icm20948->accel_g_z, 2) ) ) * 57.3;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 80017a0:	ed9f 1b6b 	vldr	d1, [pc, #428]	; 8001950 <complementary_filter+0x258>
 80017a4:	eeb0 0a47 	vmov.f32	s0, s14
 80017a8:	eef0 0a67 	vmov.f32	s1, s15
 80017ac:	f004 ff0e 	bl	80065cc <pow>
 80017b0:	ec59 8b10 	vmov	r8, r9, d0
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 80017ba:	ed9f 1b65 	vldr	d1, [pc, #404]	; 8001950 <complementary_filter+0x258>
 80017be:	eeb0 0a47 	vmov.f32	s0, s14
 80017c2:	eef0 0a67 	vmov.f32	s1, s15
 80017c6:	f004 ff01 	bl	80065cc <pow>
 80017ca:	ec53 2b10 	vmov	r2, r3, d0
 80017ce:	4640      	mov	r0, r8
 80017d0:	4649      	mov	r1, r9
 80017d2:	f7fe fd07 	bl	80001e4 <__adddf3>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	ec43 2b17 	vmov	d7, r2, r3
 80017de:	eeb0 0a47 	vmov.f32	s0, s14
 80017e2:	eef0 0a67 	vmov.f32	s1, s15
 80017e6:	f005 f861 	bl	80068ac <sqrt>
 80017ea:	ec53 2b10 	vmov	r2, r3, d0
 80017ee:	4620      	mov	r0, r4
 80017f0:	4629      	mov	r1, r5
 80017f2:	f7fe ffd7 	bl	80007a4 <__aeabi_ddiv>
 80017f6:	4603      	mov	r3, r0
 80017f8:	460c      	mov	r4, r1
 80017fa:	ec44 3b17 	vmov	d7, r3, r4
 80017fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001802:	eef0 0a67 	vmov.f32	s1, s15
 8001806:	f004 fd37 	bl	8006278 <atan>
 800180a:	ec51 0b10 	vmov	r0, r1, d0
 800180e:	a354      	add	r3, pc, #336	; (adr r3, 8001960 <complementary_filter+0x268>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe fe9c 	bl	8000550 <__aeabi_dmul>
 8001818:	4603      	mov	r3, r0
 800181a:	460c      	mov	r4, r1
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	angle->accel_angle_y = atan(icm20948->accel_g_x / sqrt( pow(icm20948->accel_g_y, 2) + pow(icm20948->accel_g_z, 2) ) ) * 57.3;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 800182e:	ed9f 1b48 	vldr	d1, [pc, #288]	; 8001950 <complementary_filter+0x258>
 8001832:	eeb0 0a47 	vmov.f32	s0, s14
 8001836:	eef0 0a67 	vmov.f32	s1, s15
 800183a:	f004 fec7 	bl	80065cc <pow>
 800183e:	ec59 8b10 	vmov	r8, r9, d0
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 8001848:	ed9f 1b41 	vldr	d1, [pc, #260]	; 8001950 <complementary_filter+0x258>
 800184c:	eeb0 0a47 	vmov.f32	s0, s14
 8001850:	eef0 0a67 	vmov.f32	s1, s15
 8001854:	f004 feba 	bl	80065cc <pow>
 8001858:	ec53 2b10 	vmov	r2, r3, d0
 800185c:	4640      	mov	r0, r8
 800185e:	4649      	mov	r1, r9
 8001860:	f7fe fcc0 	bl	80001e4 <__adddf3>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	ec43 2b17 	vmov	d7, r2, r3
 800186c:	eeb0 0a47 	vmov.f32	s0, s14
 8001870:	eef0 0a67 	vmov.f32	s1, s15
 8001874:	f005 f81a 	bl	80068ac <sqrt>
 8001878:	ec53 2b10 	vmov	r2, r3, d0
 800187c:	4620      	mov	r0, r4
 800187e:	4629      	mov	r1, r5
 8001880:	f7fe ff90 	bl	80007a4 <__aeabi_ddiv>
 8001884:	4603      	mov	r3, r0
 8001886:	460c      	mov	r4, r1
 8001888:	ec44 3b17 	vmov	d7, r3, r4
 800188c:	eeb0 0a47 	vmov.f32	s0, s14
 8001890:	eef0 0a67 	vmov.f32	s1, s15
 8001894:	f004 fcf0 	bl	8006278 <atan>
 8001898:	ec51 0b10 	vmov	r0, r1, d0
 800189c:	a330      	add	r3, pc, #192	; (adr r3, 8001960 <complementary_filter+0x268>)
 800189e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a2:	f7fe fe55 	bl	8000550 <__aeabi_dmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	460c      	mov	r4, r1
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	e9c2 3408 	strd	r3, r4, [r2, #32]
	angle->accel_angle_z = 0;
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	f04f 0300 	mov.w	r3, #0
 80018b6:	f04f 0400 	mov.w	r4, #0
 80018ba:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	// angle from complementary filter
	angle->angle_x = ALPHA * angle->gyro_angle_x + (1 - ALPHA) * angle->accel_angle_x;
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018c4:	a328      	add	r3, pc, #160	; (adr r3, 8001968 <complementary_filter+0x270>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe fe41 	bl	8000550 <__aeabi_dmul>
 80018ce:	4603      	mov	r3, r0
 80018d0:	460c      	mov	r4, r1
 80018d2:	4625      	mov	r5, r4
 80018d4:	461c      	mov	r4, r3
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80018dc:	a324      	add	r3, pc, #144	; (adr r3, 8001970 <complementary_filter+0x278>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7fe fe35 	bl	8000550 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4620      	mov	r0, r4
 80018ec:	4629      	mov	r1, r5
 80018ee:	f7fe fc79 	bl	80001e4 <__adddf3>
 80018f2:	4603      	mov	r3, r0
 80018f4:	460c      	mov	r4, r1
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	angle->angle_y = ALPHA * angle->gyro_angle_y + (1 - ALPHA) * angle->accel_angle_y;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001902:	a319      	add	r3, pc, #100	; (adr r3, 8001968 <complementary_filter+0x270>)
 8001904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001908:	f7fe fe22 	bl	8000550 <__aeabi_dmul>
 800190c:	4603      	mov	r3, r0
 800190e:	460c      	mov	r4, r1
 8001910:	4625      	mov	r5, r4
 8001912:	461c      	mov	r4, r3
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800191a:	a315      	add	r3, pc, #84	; (adr r3, 8001970 <complementary_filter+0x278>)
 800191c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001920:	f7fe fe16 	bl	8000550 <__aeabi_dmul>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	4620      	mov	r0, r4
 800192a:	4629      	mov	r1, r5
 800192c:	f7fe fc5a 	bl	80001e4 <__adddf3>
 8001930:	4603      	mov	r3, r0
 8001932:	460c      	mov	r4, r1
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	angle->angle_z = angle->gyro_angle_z;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001950:	00000000 	.word	0x00000000
 8001954:	40000000 	.word	0x40000000
 8001958:	f68be2f8 	.word	0xf68be2f8
 800195c:	3f4d2178 	.word	0x3f4d2178
 8001960:	66666666 	.word	0x66666666
 8001964:	404ca666 	.word	0x404ca666
 8001968:	70a3d70a 	.word	0x70a3d70a
 800196c:	3fef0a3d 	.word	0x3fef0a3d
 8001970:	eb851ec0 	.word	0xeb851ec0
 8001974:	3f9eb851 	.word	0x3f9eb851

08001978 <reset_my_variable>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

// reset variable if drone is disarming
void reset_my_variable()
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
	// receiver
	//memset(&my_channel, 0, sizeof(rc_channel_a) * IBUS_USER_CHANNELS);

	// sensor
	memset(&my_icm20948, 0, sizeof(icm20948_t));
 800197c:	2240      	movs	r2, #64	; 0x40
 800197e:	2100      	movs	r1, #0
 8001980:	4807      	ldr	r0, [pc, #28]	; (80019a0 <reset_my_variable+0x28>)
 8001982:	f004 fc6f 	bl	8006264 <memset>
	memset(&my_angle, 0, sizeof(angle_t));
 8001986:	2248      	movs	r2, #72	; 0x48
 8001988:	2100      	movs	r1, #0
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <reset_my_variable+0x2c>)
 800198c:	f004 fc6a 	bl	8006264 <memset>

	// motor
	memset(&my_value, 0, sizeof(throttle_a) * 4);
 8001990:	2208      	movs	r2, #8
 8001992:	2100      	movs	r1, #0
 8001994:	4804      	ldr	r0, [pc, #16]	; (80019a8 <reset_my_variable+0x30>)
 8001996:	f004 fc65 	bl	8006264 <memset>
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200000f0 	.word	0x200000f0
 80019a4:	20000130 	.word	0x20000130
 80019a8:	20000178 	.word	0x20000178

080019ac <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */


// preemption priority : 1
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]

  // 1.125khz loop
  if (htim == &htim11)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a27      	ldr	r2, [pc, #156]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d147      	bne.n	8001a4c <HAL_TIM_PeriodElapsedCallback+0xa0>
  {

	  // RC receiver
	  if(my_ibus_state == IBUS_DATA_READY && ibus_read_channel(my_channel) == IBUS_DATA_GOOD)
 80019bc:	4b26      	ldr	r3, [pc, #152]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d10c      	bne.n	80019de <HAL_TIM_PeriodElapsedCallback+0x32>
 80019c4:	4825      	ldr	r0, [pc, #148]	; (8001a5c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80019c6:	f7ff fb0b 	bl	8000fe0 <ibus_read_channel>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b05      	cmp	r3, #5
 80019ce:	d106      	bne.n	80019de <HAL_TIM_PeriodElapsedCallback+0x32>
	  {
		  my_ibus_state = IBUS_READY;
 80019d0:	4b21      	ldr	r3, [pc, #132]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80019d2:	2202      	movs	r2, #2
 80019d4:	701a      	strb	r2, [r3, #0]
		  my_ibus_check = 0;
 80019d6:	4b22      	ldr	r3, [pc, #136]	; (8001a60 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	e005      	b.n	80019ea <HAL_TIM_PeriodElapsedCallback+0x3e>
	  }
	  else
	  {
		  my_ibus_check++;
 80019de:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	3301      	adds	r3, #1
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4b1e      	ldr	r3, [pc, #120]	; (8001a60 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80019e8:	701a      	strb	r2, [r3, #0]
	  }

	  // fail-safe
	  if(my_ibus_check > 10)
 80019ea:	4b1d      	ldr	r3, [pc, #116]	; (8001a60 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b0a      	cmp	r3, #10
 80019f0:	d902      	bls.n	80019f8 <HAL_TIM_PeriodElapsedCallback+0x4c>
	  {
		  my_ibus_state = IBUS_MISSING;
 80019f2:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80019f4:	2203      	movs	r2, #3
 80019f6:	701a      	strb	r2, [r3, #0]
	  }


	  // arming & fail-safe
	  if(my_channel[4] == 2000 && my_ibus_state != IBUS_MISSING)
 80019f8:	4b18      	ldr	r3, [pc, #96]	; (8001a5c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80019fa:	891b      	ldrh	r3, [r3, #8]
 80019fc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001a00:	d113      	bne.n	8001a2a <HAL_TIM_PeriodElapsedCallback+0x7e>
 8001a02:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b03      	cmp	r3, #3
 8001a08:	d00f      	beq.n	8001a2a <HAL_TIM_PeriodElapsedCallback+0x7e>
	  {
		  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, RESET);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a10:	4814      	ldr	r0, [pc, #80]	; (8001a64 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001a12:	f001 fd25 	bl	8003460 <HAL_GPIO_WritePin>

		  // angle
		  complementary_filter(&my_icm20948, &my_angle);
 8001a16:	4914      	ldr	r1, [pc, #80]	; (8001a68 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001a18:	4814      	ldr	r0, [pc, #80]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001a1a:	f7ff fe6d 	bl	80016f8 <complementary_filter>

		  // pid
		  //p_control(&my_balancing_force, &my_target_angle, &my_angle);

		  // distribute
		  distribute(my_value, my_channel, &my_balancing_force);
 8001a1e:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001a20:	490e      	ldr	r1, [pc, #56]	; (8001a5c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001a22:	4814      	ldr	r0, [pc, #80]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001a24:	f000 f908 	bl	8001c38 <distribute>
 8001a28:	e007      	b.n	8001a3a <HAL_TIM_PeriodElapsedCallback+0x8e>
	  }

	  // disarming
	  else
	  {
		  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, SET);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a30:	480c      	ldr	r0, [pc, #48]	; (8001a64 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001a32:	f001 fd15 	bl	8003460 <HAL_GPIO_WritePin>

		  // reset variable
		  reset_my_variable();
 8001a36:	f7ff ff9f 	bl	8001978 <reset_my_variable>
	  }

	  // send throttle
	  run_dshot600(&my_motors, my_value);
 8001a3a:	490e      	ldr	r1, [pc, #56]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001a3c:	480e      	ldr	r0, [pc, #56]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001a3e:	f7ff fa67 	bl	8000f10 <run_dshot600>

	  // running time
	  period_us = __HAL_TIM_GET_COUNTER(&htim11);
 8001a42:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a48:	4a0c      	ldr	r2, [pc, #48]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001a4a:	6013      	str	r3, [r2, #0]

  }

}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000420 	.word	0x20000420
 8001a58:	20000180 	.word	0x20000180
 8001a5c:	20000184 	.word	0x20000184
 8001a60:	20000181 	.word	0x20000181
 8001a64:	40020800 	.word	0x40020800
 8001a68:	20000130 	.word	0x20000130
 8001a6c:	200000f0 	.word	0x200000f0
 8001a70:	20000190 	.word	0x20000190
 8001a74:	20000178 	.word	0x20000178
 8001a78:	200001a8 	.word	0x200001a8
 8001a7c:	200000ec 	.word	0x200000ec

08001a80 <HAL_UART_RxCpltCallback>:


// ibus protocol receive interrupt
// preemption priority : 0
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	// receive send data every 7ms

	if(huart->Instance == IBUS_UART_INSTANCE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a07      	ldr	r2, [pc, #28]	; (8001aac <HAL_UART_RxCpltCallback+0x2c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d107      	bne.n	8001aa2 <HAL_UART_RxCpltCallback+0x22>
	{
		my_ibus_state = IBUS_DATA_READY;
 8001a92:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <HAL_UART_RxCpltCallback+0x30>)
 8001a94:	2204      	movs	r2, #4
 8001a96:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(IBUS_UART, ibus_buffer, 32);
 8001a98:	2220      	movs	r2, #32
 8001a9a:	4906      	ldr	r1, [pc, #24]	; (8001ab4 <HAL_UART_RxCpltCallback+0x34>)
 8001a9c:	4806      	ldr	r0, [pc, #24]	; (8001ab8 <HAL_UART_RxCpltCallback+0x38>)
 8001a9e:	f003 fdb0 	bl	8005602 <HAL_UART_Receive_IT>

	}

}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40011000 	.word	0x40011000
 8001ab0:	20000180 	.word	0x20000180
 8001ab4:	20000094 	.word	0x20000094
 8001ab8:	20000560 	.word	0x20000560

08001abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac2:	f000 fe15 	bl	80026f0 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ac6:	f000 f84b 	bl	8001b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aca:	f7ff fb0b 	bl	80010e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ace:	f7ff f98f 	bl	8000df0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001ad2:	f000 f9a1 	bl	8001e18 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001ad6:	f000 fac1 	bl	800205c <MX_TIM2_Init>
  MX_TIM5_Init();
 8001ada:	f000 fb21 	bl	8002120 <MX_TIM5_Init>
  MX_TIM11_Init();
 8001ade:	f000 fb83 	bl	80021e8 <MX_TIM11_Init>
  MX_USART1_UART_Init();
 8001ae2:	f000 fd61 	bl	80025a8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // check rc receiver8, 200);
  HAL_Delay(100);
 8001ae6:	2064      	movs	r0, #100	; 0x64
 8001ae8:	f000 fe74 	bl	80027d4 <HAL_Delay>
  HAL_UART_Receive_IT(IBUS_UART, ibus_buffer, 32);
 8001aec:	2220      	movs	r2, #32
 8001aee:	4917      	ldr	r1, [pc, #92]	; (8001b4c <main+0x90>)
 8001af0:	4817      	ldr	r0, [pc, #92]	; (8001b50 <main+0x94>)
 8001af2:	f003 fd86 	bl	8005602 <HAL_UART_Receive_IT>
  while(ibus_init() != IBUS_OK);
 8001af6:	bf00      	nop
 8001af8:	f7ff fa62 	bl	8000fc0 <ibus_init>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1fa      	bne.n	8001af8 <main+0x3c>

  // check sensor id
  while(whoami_icm20948() != DEVICE_ID_ICM20948);
 8001b02:	bf00      	nop
 8001b04:	f7ff fbca 	bl	800129c <whoami_icm20948>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2bea      	cmp	r3, #234	; 0xea
 8001b0c:	d1fa      	bne.n	8001b04 <main+0x48>
  //while(whoami_ak09916() != DEVICE_ID_AK09916);

  // init sensor
  icm20948_init();
 8001b0e:	f7ff fbd5 	bl	80012bc <icm20948_init>
  //ak09916_init();

  // calibrate sensor
  // i think there is a optimized and fixed offset value
  HAL_Delay(100);
 8001b12:	2064      	movs	r0, #100	; 0x64
 8001b14:	f000 fe5e 	bl	80027d4 <HAL_Delay>
  calibrate_icm20948(&my_icm20948, 200);
 8001b18:	21c8      	movs	r1, #200	; 0xc8
 8001b1a:	480e      	ldr	r0, [pc, #56]	; (8001b54 <main+0x98>)
 8001b1c:	f7ff fd64 	bl	80015e8 <calibrate_icm20948>



  // after init, debug led blink 3 times
  for(int i = 0; i < 6; i++)
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	e00b      	b.n	8001b3e <main+0x82>
  {
	  HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001b26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b2a:	480b      	ldr	r0, [pc, #44]	; (8001b58 <main+0x9c>)
 8001b2c:	f001 fcb1 	bl	8003492 <HAL_GPIO_TogglePin>
	  HAL_Delay(300);
 8001b30:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b34:	f000 fe4e 	bl	80027d4 <HAL_Delay>
  for(int i = 0; i < 6; i++)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2b05      	cmp	r3, #5
 8001b42:	ddf0      	ble.n	8001b26 <main+0x6a>
  }

  // start 1.125khz loop
  HAL_TIM_Base_Start_IT(&htim11);
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <main+0xa0>)
 8001b46:	f002 fe7a 	bl	800483e <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b4a:	e7fe      	b.n	8001b4a <main+0x8e>
 8001b4c:	20000094 	.word	0x20000094
 8001b50:	20000560 	.word	0x20000560
 8001b54:	200000f0 	.word	0x200000f0
 8001b58:	40020800 	.word	0x40020800
 8001b5c:	20000420 	.word	0x20000420

08001b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b094      	sub	sp, #80	; 0x50
 8001b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b66:	f107 0320 	add.w	r3, r7, #32
 8001b6a:	2230      	movs	r2, #48	; 0x30
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f004 fb78 	bl	8006264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	4b27      	ldr	r3, [pc, #156]	; (8001c28 <SystemClock_Config+0xc8>)
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	4a26      	ldr	r2, [pc, #152]	; (8001c28 <SystemClock_Config+0xc8>)
 8001b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b92:	6413      	str	r3, [r2, #64]	; 0x40
 8001b94:	4b24      	ldr	r3, [pc, #144]	; (8001c28 <SystemClock_Config+0xc8>)
 8001b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	4b21      	ldr	r3, [pc, #132]	; (8001c2c <SystemClock_Config+0xcc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a20      	ldr	r2, [pc, #128]	; (8001c2c <SystemClock_Config+0xcc>)
 8001baa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <SystemClock_Config+0xcc>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bc4:	2310      	movs	r3, #16
 8001bc6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bd0:	2308      	movs	r3, #8
 8001bd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001bd4:	2364      	movs	r3, #100	; 0x64
 8001bd6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001be0:	f107 0320 	add.w	r3, r7, #32
 8001be4:	4618      	mov	r0, r3
 8001be6:	f001 fc6f 	bl	80034c8 <HAL_RCC_OscConfig>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001bf0:	f000 f81e 	bl	8001c30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bf4:	230f      	movs	r3, #15
 8001bf6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	2103      	movs	r1, #3
 8001c10:	4618      	mov	r0, r3
 8001c12:	f001 fec9 	bl	80039a8 <HAL_RCC_ClockConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c1c:	f000 f808 	bl	8001c30 <Error_Handler>
  }
}
 8001c20:	bf00      	nop
 8001c22:	3750      	adds	r7, #80	; 0x50
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40007000 	.word	0x40007000

08001c30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c34:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c36:	e7fe      	b.n	8001c36 <Error_Handler+0x6>

08001c38 <distribute>:
}


// final value
void distribute(throttle_a *cal_value, rc_channel_a *channel, balancing_force_t *balancing_force)
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
    uint16_t defalut_throttle = (channel[2] - 1000) * 2 + 47;
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	3304      	adds	r3, #4
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
 8001c4e:	3318      	adds	r3, #24
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	332f      	adds	r3, #47	; 0x2f
 8001c58:	827b      	strh	r3, [r7, #18]

    // motor mixing algorithm
    // add control value to defaut value
    cal_value[0] = defalut_throttle + balancing_force->yaw - balancing_force->pitch + balancing_force->roll;
 8001c5a:	8a7b      	ldrh	r3, [r7, #18]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7fe fc0d 	bl	800047c <__aeabi_i2d>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	f7fe faba 	bl	80001e4 <__adddf3>
 8001c70:	4603      	mov	r3, r0
 8001c72:	460c      	mov	r4, r1
 8001c74:	4618      	mov	r0, r3
 8001c76:	4621      	mov	r1, r4
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4623      	mov	r3, r4
 8001c82:	f7fe faad 	bl	80001e0 <__aeabi_dsub>
 8001c86:	4603      	mov	r3, r0
 8001c88:	460c      	mov	r4, r1
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4623      	mov	r3, r4
 8001c98:	f7fe faa4 	bl	80001e4 <__adddf3>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	460c      	mov	r4, r1
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	f7fe ff04 	bl	8000ab0 <__aeabi_d2uiz>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	801a      	strh	r2, [r3, #0]
    cal_value[1] = defalut_throttle - balancing_force->yaw - balancing_force->pitch - balancing_force->roll;
 8001cb0:	8a7b      	ldrh	r3, [r7, #18]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fbe2 	bl	800047c <__aeabi_i2d>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	4623      	mov	r3, r4
 8001cc2:	f7fe fa8d 	bl	80001e0 <__aeabi_dsub>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	460c      	mov	r4, r1
 8001cca:	4618      	mov	r0, r3
 8001ccc:	4621      	mov	r1, r4
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	f7fe fa82 	bl	80001e0 <__aeabi_dsub>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	460c      	mov	r4, r1
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	4621      	mov	r1, r4
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001cea:	461a      	mov	r2, r3
 8001cec:	4623      	mov	r3, r4
 8001cee:	f7fe fa77 	bl	80001e0 <__aeabi_dsub>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	460c      	mov	r4, r1
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4622      	mov	r2, r4
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	1c9c      	adds	r4, r3, #2
 8001cfe:	4608      	mov	r0, r1
 8001d00:	4611      	mov	r1, r2
 8001d02:	f7fe fed5 	bl	8000ab0 <__aeabi_d2uiz>
 8001d06:	4603      	mov	r3, r0
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	8023      	strh	r3, [r4, #0]
    cal_value[2] = defalut_throttle - balancing_force->yaw + balancing_force->pitch + balancing_force->roll;
 8001d0c:	8a7b      	ldrh	r3, [r7, #18]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fbb4 	bl	800047c <__aeabi_i2d>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	4623      	mov	r3, r4
 8001d1e:	f7fe fa5f 	bl	80001e0 <__aeabi_dsub>
 8001d22:	4603      	mov	r3, r0
 8001d24:	460c      	mov	r4, r1
 8001d26:	4618      	mov	r0, r3
 8001d28:	4621      	mov	r1, r4
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4623      	mov	r3, r4
 8001d34:	f7fe fa56 	bl	80001e4 <__adddf3>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	460c      	mov	r4, r1
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	4621      	mov	r1, r4
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d46:	461a      	mov	r2, r3
 8001d48:	4623      	mov	r3, r4
 8001d4a:	f7fe fa4b 	bl	80001e4 <__adddf3>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	460c      	mov	r4, r1
 8001d52:	4619      	mov	r1, r3
 8001d54:	4622      	mov	r2, r4
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	1d1c      	adds	r4, r3, #4
 8001d5a:	4608      	mov	r0, r1
 8001d5c:	4611      	mov	r1, r2
 8001d5e:	f7fe fea7 	bl	8000ab0 <__aeabi_d2uiz>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	8023      	strh	r3, [r4, #0]
    cal_value[3] = defalut_throttle + balancing_force->yaw + balancing_force->pitch - balancing_force->roll;
 8001d68:	8a7b      	ldrh	r3, [r7, #18]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fb86 	bl	800047c <__aeabi_i2d>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001d76:	461a      	mov	r2, r3
 8001d78:	4623      	mov	r3, r4
 8001d7a:	f7fe fa33 	bl	80001e4 <__adddf3>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	460c      	mov	r4, r1
 8001d82:	4618      	mov	r0, r3
 8001d84:	4621      	mov	r1, r4
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4623      	mov	r3, r4
 8001d90:	f7fe fa28 	bl	80001e4 <__adddf3>
 8001d94:	4603      	mov	r3, r0
 8001d96:	460c      	mov	r4, r1
 8001d98:	4618      	mov	r0, r3
 8001d9a:	4621      	mov	r1, r4
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001da2:	461a      	mov	r2, r3
 8001da4:	4623      	mov	r3, r4
 8001da6:	f7fe fa1b 	bl	80001e0 <__aeabi_dsub>
 8001daa:	4603      	mov	r3, r0
 8001dac:	460c      	mov	r4, r1
 8001dae:	4619      	mov	r1, r3
 8001db0:	4622      	mov	r2, r4
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	1d9c      	adds	r4, r3, #6
 8001db6:	4608      	mov	r0, r1
 8001db8:	4611      	mov	r1, r2
 8001dba:	f7fe fe79 	bl	8000ab0 <__aeabi_d2uiz>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	8023      	strh	r3, [r4, #0]

    // limit
    for(int i = 0; i < 4; i++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	e01e      	b.n	8001e08 <distribute+0x1d0>
    {
        if(cal_value[i] < DSHOT_THROTTLE_MIN) cal_value[i] = DSHOT_THROTTLE_MIN;
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	2b2f      	cmp	r3, #47	; 0x2f
 8001dd6:	d805      	bhi.n	8001de4 <distribute+0x1ac>
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	4413      	add	r3, r2
 8001de0:	2230      	movs	r2, #48	; 0x30
 8001de2:	801a      	strh	r2, [r3, #0]
        if(cal_value[i] > DSHOT_THROTTLE_MAX) cal_value[i] = DSHOT_THROTTLE_MAX;
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	4413      	add	r3, r2
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001df2:	d306      	bcc.n	8001e02 <distribute+0x1ca>
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001e00:	801a      	strh	r2, [r3, #0]
    for(int i = 0; i < 4; i++)
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	3301      	adds	r3, #1
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2b03      	cmp	r3, #3
 8001e0c:	dddd      	ble.n	8001dca <distribute+0x192>
    }
}
 8001e0e:	bf00      	nop
 8001e10:	371c      	adds	r7, #28
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd90      	pop	{r4, r7, pc}
	...

08001e18 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001e1c:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e1e:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <MX_SPI1_Init+0x68>)
 8001e20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e22:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e2a:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001e36:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e38:	2202      	movs	r2, #2
 8001e3a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e48:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e4c:	2218      	movs	r2, #24
 8001e4e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e56:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e5c:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e62:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e64:	220a      	movs	r2, #10
 8001e66:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e68:	4804      	ldr	r0, [pc, #16]	; (8001e7c <MX_SPI1_Init+0x64>)
 8001e6a:	f001 ff69 	bl	8003d40 <HAL_SPI_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e74:	f7ff fedc 	bl	8001c30 <Error_Handler>
  }

}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	200002c8 	.word	0x200002c8
 8001e80:	40013000 	.word	0x40013000

08001e84 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	; 0x28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a19      	ldr	r2, [pc, #100]	; (8001f08 <HAL_SPI_MspInit+0x84>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d12b      	bne.n	8001efe <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_SPI_MspInit+0x88>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eae:	4a17      	ldr	r2, [pc, #92]	; (8001f0c <HAL_SPI_MspInit+0x88>)
 8001eb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001eb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_SPI_MspInit+0x88>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <HAL_SPI_MspInit+0x88>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a10      	ldr	r2, [pc, #64]	; (8001f0c <HAL_SPI_MspInit+0x88>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_SPI_MspInit+0x88>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_ICM20948_SCK_Pin|SPI_ICM20948_MISO_Pin|SPI_ICM20948_MOSI_Pin;
 8001ede:	23e0      	movs	r3, #224	; 0xe0
 8001ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eea:	2303      	movs	r3, #3
 8001eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001eee:	2305      	movs	r3, #5
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4805      	ldr	r0, [pc, #20]	; (8001f10 <HAL_SPI_MspInit+0x8c>)
 8001efa:	f001 f92f 	bl	800315c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001efe:	bf00      	nop
 8001f00:	3728      	adds	r7, #40	; 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40013000 	.word	0x40013000
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020000 	.word	0x40020000

08001f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	4b10      	ldr	r3, [pc, #64]	; (8001f60 <HAL_MspInit+0x4c>)
 8001f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f22:	4a0f      	ldr	r2, [pc, #60]	; (8001f60 <HAL_MspInit+0x4c>)
 8001f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f28:	6453      	str	r3, [r2, #68]	; 0x44
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <HAL_MspInit+0x4c>)
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	603b      	str	r3, [r7, #0]
 8001f3a:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <HAL_MspInit+0x4c>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <HAL_MspInit+0x4c>)
 8001f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f44:	6413      	str	r3, [r2, #64]	; 0x40
 8001f46:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_MspInit+0x4c>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800

08001f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f68:	e7fe      	b.n	8001f68 <NMI_Handler+0x4>

08001f6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f6e:	e7fe      	b.n	8001f6e <HardFault_Handler+0x4>

08001f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f74:	e7fe      	b.n	8001f74 <MemManage_Handler+0x4>

08001f76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f7a:	e7fe      	b.n	8001f7a <BusFault_Handler+0x4>

08001f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f80:	e7fe      	b.n	8001f80 <UsageFault_Handler+0x4>

08001f82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb0:	f000 fbf0 	bl	8002794 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3_up);
 8001fbc:	4802      	ldr	r0, [pc, #8]	; (8001fc8 <DMA1_Stream1_IRQHandler+0x10>)
 8001fbe:	f000 fe65 	bl	8002c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200004c0 	.word	0x200004c0

08001fcc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 8001fd0:	4802      	ldr	r0, [pc, #8]	; (8001fdc <DMA1_Stream3_IRQHandler+0x10>)
 8001fd2:	f000 fe5b 	bl	8002c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000380 	.word	0x20000380

08001fe0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8001fe4:	4802      	ldr	r0, [pc, #8]	; (8001ff0 <DMA1_Stream4_IRQHandler+0x10>)
 8001fe6:	f000 fe51 	bl	8002c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000460 	.word	0x20000460

08001ff4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001ff8:	4802      	ldr	r0, [pc, #8]	; (8002004 <DMA1_Stream5_IRQHandler+0x10>)
 8001ffa:	f000 fe47 	bl	8002c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000320 	.word	0x20000320

08002008 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800200c:	4802      	ldr	r0, [pc, #8]	; (8002018 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800200e:	f002 fd6b 	bl	8004ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000420 	.word	0x20000420

0800201c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002020:	4802      	ldr	r0, [pc, #8]	; (800202c <USART1_IRQHandler+0x10>)
 8002022:	f003 fb43 	bl	80056ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000560 	.word	0x20000560

08002030 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002034:	4b08      	ldr	r3, [pc, #32]	; (8002058 <SystemInit+0x28>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203a:	4a07      	ldr	r2, [pc, #28]	; (8002058 <SystemInit+0x28>)
 800203c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002040:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002044:	4b04      	ldr	r3, [pc, #16]	; (8002058 <SystemInit+0x28>)
 8002046:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800204a:	609a      	str	r2, [r3, #8]
#endif
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch2;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08a      	sub	sp, #40	; 0x28
 8002060:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002062:	f107 0320 	add.w	r3, r7, #32
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]
 8002078:	611a      	str	r2, [r3, #16]
 800207a:	615a      	str	r2, [r3, #20]
 800207c:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800207e:	4b27      	ldr	r3, [pc, #156]	; (800211c <MX_TIM2_Init+0xc0>)
 8002080:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002084:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8002086:	4b25      	ldr	r3, [pc, #148]	; (800211c <MX_TIM2_Init+0xc0>)
 8002088:	2207      	movs	r2, #7
 800208a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208c:	4b23      	ldr	r3, [pc, #140]	; (800211c <MX_TIM2_Init+0xc0>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20;
 8002092:	4b22      	ldr	r3, [pc, #136]	; (800211c <MX_TIM2_Init+0xc0>)
 8002094:	2214      	movs	r2, #20
 8002096:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002098:	4b20      	ldr	r3, [pc, #128]	; (800211c <MX_TIM2_Init+0xc0>)
 800209a:	2200      	movs	r2, #0
 800209c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800209e:	4b1f      	ldr	r3, [pc, #124]	; (800211c <MX_TIM2_Init+0xc0>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020a4:	481d      	ldr	r0, [pc, #116]	; (800211c <MX_TIM2_Init+0xc0>)
 80020a6:	f002 fbee 	bl	8004886 <HAL_TIM_PWM_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80020b0:	f7ff fdbe 	bl	8001c30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b4:	2300      	movs	r3, #0
 80020b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020bc:	f107 0320 	add.w	r3, r7, #32
 80020c0:	4619      	mov	r1, r3
 80020c2:	4816      	ldr	r0, [pc, #88]	; (800211c <MX_TIM2_Init+0xc0>)
 80020c4:	f003 f9ce 	bl	8005464 <HAL_TIMEx_MasterConfigSynchronization>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80020ce:	f7ff fdaf 	bl	8001c30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020d2:	2360      	movs	r3, #96	; 0x60
 80020d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020de:	2300      	movs	r3, #0
 80020e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	2200      	movs	r2, #0
 80020e6:	4619      	mov	r1, r3
 80020e8:	480c      	ldr	r0, [pc, #48]	; (800211c <MX_TIM2_Init+0xc0>)
 80020ea:	f002 fe05 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80020f4:	f7ff fd9c 	bl	8001c30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	2208      	movs	r2, #8
 80020fc:	4619      	mov	r1, r3
 80020fe:	4807      	ldr	r0, [pc, #28]	; (800211c <MX_TIM2_Init+0xc0>)
 8002100:	f002 fdfa 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800210a:	f7ff fd91 	bl	8001c30 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800210e:	4803      	ldr	r0, [pc, #12]	; (800211c <MX_TIM2_Init+0xc0>)
 8002110:	f000 f9ec 	bl	80024ec <HAL_TIM_MspPostInit>

}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	; 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000520 	.word	0x20000520

08002120 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002126:	f107 0320 	add.w	r3, r7, #32
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
 800213c:	611a      	str	r2, [r3, #16]
 800213e:	615a      	str	r2, [r3, #20]
 8002140:	619a      	str	r2, [r3, #24]

  htim5.Instance = TIM5;
 8002142:	4b27      	ldr	r3, [pc, #156]	; (80021e0 <MX_TIM5_Init+0xc0>)
 8002144:	4a27      	ldr	r2, [pc, #156]	; (80021e4 <MX_TIM5_Init+0xc4>)
 8002146:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8-1;
 8002148:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <MX_TIM5_Init+0xc0>)
 800214a:	2207      	movs	r2, #7
 800214c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214e:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <MX_TIM5_Init+0xc0>)
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20;
 8002154:	4b22      	ldr	r3, [pc, #136]	; (80021e0 <MX_TIM5_Init+0xc0>)
 8002156:	2214      	movs	r2, #20
 8002158:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215a:	4b21      	ldr	r3, [pc, #132]	; (80021e0 <MX_TIM5_Init+0xc0>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002160:	4b1f      	ldr	r3, [pc, #124]	; (80021e0 <MX_TIM5_Init+0xc0>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002166:	481e      	ldr	r0, [pc, #120]	; (80021e0 <MX_TIM5_Init+0xc0>)
 8002168:	f002 fb8d 	bl	8004886 <HAL_TIM_PWM_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8002172:	f7ff fd5d 	bl	8001c30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002176:	2300      	movs	r3, #0
 8002178:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800217e:	f107 0320 	add.w	r3, r7, #32
 8002182:	4619      	mov	r1, r3
 8002184:	4816      	ldr	r0, [pc, #88]	; (80021e0 <MX_TIM5_Init+0xc0>)
 8002186:	f003 f96d 	bl	8005464 <HAL_TIMEx_MasterConfigSynchronization>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8002190:	f7ff fd4e 	bl	8001c30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002194:	2360      	movs	r3, #96	; 0x60
 8002196:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800219c:	2300      	movs	r3, #0
 800219e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021a4:	1d3b      	adds	r3, r7, #4
 80021a6:	2204      	movs	r2, #4
 80021a8:	4619      	mov	r1, r3
 80021aa:	480d      	ldr	r0, [pc, #52]	; (80021e0 <MX_TIM5_Init+0xc0>)
 80021ac:	f002 fda4 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80021b6:	f7ff fd3b 	bl	8001c30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	220c      	movs	r2, #12
 80021be:	4619      	mov	r1, r3
 80021c0:	4807      	ldr	r0, [pc, #28]	; (80021e0 <MX_TIM5_Init+0xc0>)
 80021c2:	f002 fd99 	bl	8004cf8 <HAL_TIM_PWM_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80021cc:	f7ff fd30 	bl	8001c30 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim5);
 80021d0:	4803      	ldr	r0, [pc, #12]	; (80021e0 <MX_TIM5_Init+0xc0>)
 80021d2:	f000 f98b 	bl	80024ec <HAL_TIM_MspPostInit>

}
 80021d6:	bf00      	nop
 80021d8:	3728      	adds	r7, #40	; 0x28
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200003e0 	.word	0x200003e0
 80021e4:	40000c00 	.word	0x40000c00

080021e8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0

  htim11.Instance = TIM11;
 80021ec:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <MX_TIM11_Init+0x40>)
 80021ee:	4a0f      	ldr	r2, [pc, #60]	; (800222c <MX_TIM11_Init+0x44>)
 80021f0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80021f2:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <MX_TIM11_Init+0x40>)
 80021f4:	2263      	movs	r2, #99	; 0x63
 80021f6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <MX_TIM11_Init+0x40>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 889-1;
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <MX_TIM11_Init+0x40>)
 8002200:	f44f 725e 	mov.w	r2, #888	; 0x378
 8002204:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <MX_TIM11_Init+0x40>)
 8002208:	2200      	movs	r2, #0
 800220a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <MX_TIM11_Init+0x40>)
 800220e:	2200      	movs	r2, #0
 8002210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002212:	4805      	ldr	r0, [pc, #20]	; (8002228 <MX_TIM11_Init+0x40>)
 8002214:	f002 fae8 	bl	80047e8 <HAL_TIM_Base_Init>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800221e:	f7ff fd07 	bl	8001c30 <Error_Handler>
  }

}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000420 	.word	0x20000420
 800222c:	40014800 	.word	0x40014800

08002230 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002240:	f040 8087 	bne.w	8002352 <HAL_TIM_PWM_MspInit+0x122>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	4b8a      	ldr	r3, [pc, #552]	; (8002474 <HAL_TIM_PWM_MspInit+0x244>)
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	4a89      	ldr	r2, [pc, #548]	; (8002474 <HAL_TIM_PWM_MspInit+0x244>)
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	6413      	str	r3, [r2, #64]	; 0x40
 8002254:	4b87      	ldr	r3, [pc, #540]	; (8002474 <HAL_TIM_PWM_MspInit+0x244>)
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	f003 0301 	and.w	r3, r3, #1
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002260:	4b85      	ldr	r3, [pc, #532]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 8002262:	4a86      	ldr	r2, [pc, #536]	; (800247c <HAL_TIM_PWM_MspInit+0x24c>)
 8002264:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8002266:	4b84      	ldr	r3, [pc, #528]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 8002268:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800226c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800226e:	4b82      	ldr	r3, [pc, #520]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 8002270:	2240      	movs	r2, #64	; 0x40
 8002272:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002274:	4b80      	ldr	r3, [pc, #512]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 8002276:	2200      	movs	r2, #0
 8002278:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800227a:	4b7f      	ldr	r3, [pc, #508]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 800227c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002280:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002282:	4b7d      	ldr	r3, [pc, #500]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 8002284:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002288:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800228a:	4b7b      	ldr	r3, [pc, #492]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 800228c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002290:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002292:	4b79      	ldr	r3, [pc, #484]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 8002294:	2200      	movs	r2, #0
 8002296:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002298:	4b77      	ldr	r3, [pc, #476]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 800229a:	2200      	movs	r2, #0
 800229c:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800229e:	4b76      	ldr	r3, [pc, #472]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022a0:	2204      	movs	r2, #4
 80022a2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim2_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80022a4:	4b74      	ldr	r3, [pc, #464]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim2_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 80022aa:	4b73      	ldr	r3, [pc, #460]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim2_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80022b0:	4b71      	ldr	r3, [pc, #452]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80022b6:	4870      	ldr	r0, [pc, #448]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022b8:	f000 fbc0 	bl	8002a3c <HAL_DMA_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_TIM_PWM_MspInit+0x96>
    {
      Error_Handler();
 80022c2:	f7ff fcb5 	bl	8001c30 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a6b      	ldr	r2, [pc, #428]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022ca:	625a      	str	r2, [r3, #36]	; 0x24
 80022cc:	4a6a      	ldr	r2, [pc, #424]	; (8002478 <HAL_TIM_PWM_MspInit+0x248>)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2_CH3_UP Init */
    hdma_tim2_ch3_up.Instance = DMA1_Stream1;
 80022d2:	4b6b      	ldr	r3, [pc, #428]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022d4:	4a6b      	ldr	r2, [pc, #428]	; (8002484 <HAL_TIM_PWM_MspInit+0x254>)
 80022d6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3_up.Init.Channel = DMA_CHANNEL_3;
 80022d8:	4b69      	ldr	r3, [pc, #420]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022da:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80022de:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022e0:	4b67      	ldr	r3, [pc, #412]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022e2:	2240      	movs	r2, #64	; 0x40
 80022e4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e6:	4b66      	ldr	r3, [pc, #408]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 80022ec:	4b64      	ldr	r3, [pc, #400]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022f2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022f4:	4b62      	ldr	r3, [pc, #392]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80022fa:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022fc:	4b60      	ldr	r3, [pc, #384]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 80022fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002302:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3_up.Init.Mode = DMA_NORMAL;
 8002304:	4b5e      	ldr	r3, [pc, #376]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 800230a:	4b5d      	ldr	r3, [pc, #372]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 800230c:	2200      	movs	r2, #0
 800230e:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002310:	4b5b      	ldr	r3, [pc, #364]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 8002312:	2204      	movs	r2, #4
 8002314:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim2_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002316:	4b5a      	ldr	r3, [pc, #360]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 8002318:	2200      	movs	r2, #0
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim2_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 800231c:	4b58      	ldr	r3, [pc, #352]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 800231e:	2200      	movs	r2, #0
 8002320:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim2_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002322:	4b57      	ldr	r3, [pc, #348]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 8002324:	2200      	movs	r2, #0
 8002326:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch3_up) != HAL_OK)
 8002328:	4855      	ldr	r0, [pc, #340]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 800232a:	f000 fb87 	bl	8002a3c <HAL_DMA_Init>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <HAL_TIM_PWM_MspInit+0x108>
    {
      Error_Handler();
 8002334:	f7ff fc7c 	bl	8001c30 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3_up);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a51      	ldr	r2, [pc, #324]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 800233c:	62da      	str	r2, [r3, #44]	; 0x2c
 800233e:	4a50      	ldr	r2, [pc, #320]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_ch3_up);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a4e      	ldr	r2, [pc, #312]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 8002348:	621a      	str	r2, [r3, #32]
 800234a:	4a4d      	ldr	r2, [pc, #308]	; (8002480 <HAL_TIM_PWM_MspInit+0x250>)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002350:	e08b      	b.n	800246a <HAL_TIM_PWM_MspInit+0x23a>
  else if(tim_pwmHandle->Instance==TIM5)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a4c      	ldr	r2, [pc, #304]	; (8002488 <HAL_TIM_PWM_MspInit+0x258>)
 8002358:	4293      	cmp	r3, r2
 800235a:	f040 8086 	bne.w	800246a <HAL_TIM_PWM_MspInit+0x23a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	4b44      	ldr	r3, [pc, #272]	; (8002474 <HAL_TIM_PWM_MspInit+0x244>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	4a43      	ldr	r2, [pc, #268]	; (8002474 <HAL_TIM_PWM_MspInit+0x244>)
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	6413      	str	r3, [r2, #64]	; 0x40
 800236e:	4b41      	ldr	r3, [pc, #260]	; (8002474 <HAL_TIM_PWM_MspInit+0x244>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 800237a:	4b44      	ldr	r3, [pc, #272]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 800237c:	4a44      	ldr	r2, [pc, #272]	; (8002490 <HAL_TIM_PWM_MspInit+0x260>)
 800237e:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8002380:	4b42      	ldr	r3, [pc, #264]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 8002382:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002386:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002388:	4b40      	ldr	r3, [pc, #256]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 800238a:	2240      	movs	r2, #64	; 0x40
 800238c:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800238e:	4b3f      	ldr	r3, [pc, #252]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 8002390:	2200      	movs	r2, #0
 8002392:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002394:	4b3d      	ldr	r3, [pc, #244]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 8002396:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800239a:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800239c:	4b3b      	ldr	r3, [pc, #236]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 800239e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023a2:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80023a4:	4b39      	ldr	r3, [pc, #228]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023aa:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 80023ac:	4b37      	ldr	r3, [pc, #220]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80023b2:	4b36      	ldr	r3, [pc, #216]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80023b8:	4b34      	ldr	r3, [pc, #208]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023ba:	2204      	movs	r2, #4
 80023bc:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim5_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80023be:	4b33      	ldr	r3, [pc, #204]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim5_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 80023c4:	4b31      	ldr	r3, [pc, #196]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim5_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80023ca:	4b30      	ldr	r3, [pc, #192]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 80023d0:	482e      	ldr	r0, [pc, #184]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023d2:	f000 fb33 	bl	8002a3c <HAL_DMA_Init>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <HAL_TIM_PWM_MspInit+0x1b0>
      Error_Handler();
 80023dc:	f7ff fc28 	bl	8001c30 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a2a      	ldr	r2, [pc, #168]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023e4:	629a      	str	r2, [r3, #40]	; 0x28
 80023e6:	4a29      	ldr	r2, [pc, #164]	; (800248c <HAL_TIM_PWM_MspInit+0x25c>)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream3;
 80023ec:	4b29      	ldr	r3, [pc, #164]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 80023ee:	4a2a      	ldr	r2, [pc, #168]	; (8002498 <HAL_TIM_PWM_MspInit+0x268>)
 80023f0:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 80023f2:	4b28      	ldr	r3, [pc, #160]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 80023f4:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80023f8:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023fa:	4b26      	ldr	r3, [pc, #152]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 80023fc:	2240      	movs	r2, #64	; 0x40
 80023fe:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8002400:	4b24      	ldr	r3, [pc, #144]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002402:	2200      	movs	r2, #0
 8002404:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002406:	4b23      	ldr	r3, [pc, #140]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002408:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800240c:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800240e:	4b21      	ldr	r3, [pc, #132]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002410:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002414:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002416:	4b1f      	ldr	r3, [pc, #124]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002418:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800241c:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 800241e:	4b1d      	ldr	r3, [pc, #116]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002420:	2200      	movs	r2, #0
 8002422:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_LOW;
 8002424:	4b1b      	ldr	r3, [pc, #108]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002426:	2200      	movs	r2, #0
 8002428:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800242a:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 800242c:	2204      	movs	r2, #4
 800242e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002430:	4b18      	ldr	r3, [pc, #96]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002432:	2200      	movs	r2, #0
 8002434:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 8002436:	4b17      	ldr	r3, [pc, #92]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002438:	2200      	movs	r2, #0
 800243a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800243c:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 800243e:	2200      	movs	r2, #0
 8002440:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8002442:	4814      	ldr	r0, [pc, #80]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002444:	f000 fafa 	bl	8002a3c <HAL_DMA_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_TIM_PWM_MspInit+0x222>
      Error_Handler();
 800244e:	f7ff fbef 	bl	8001c30 <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a0f      	ldr	r2, [pc, #60]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002456:	631a      	str	r2, [r3, #48]	; 0x30
 8002458:	4a0e      	ldr	r2, [pc, #56]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a0c      	ldr	r2, [pc, #48]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002462:	639a      	str	r2, [r3, #56]	; 0x38
 8002464:	4a0b      	ldr	r2, [pc, #44]	; (8002494 <HAL_TIM_PWM_MspInit+0x264>)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6393      	str	r3, [r2, #56]	; 0x38
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800
 8002478:	20000320 	.word	0x20000320
 800247c:	40026088 	.word	0x40026088
 8002480:	200004c0 	.word	0x200004c0
 8002484:	40026028 	.word	0x40026028
 8002488:	40000c00 	.word	0x40000c00
 800248c:	20000460 	.word	0x20000460
 8002490:	40026070 	.word	0x40026070
 8002494:	20000380 	.word	0x20000380
 8002498:	40026058 	.word	0x40026058

0800249c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a0e      	ldr	r2, [pc, #56]	; (80024e4 <HAL_TIM_Base_MspInit+0x48>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d115      	bne.n	80024da <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	4b0d      	ldr	r3, [pc, #52]	; (80024e8 <HAL_TIM_Base_MspInit+0x4c>)
 80024b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b6:	4a0c      	ldr	r2, [pc, #48]	; (80024e8 <HAL_TIM_Base_MspInit+0x4c>)
 80024b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024bc:	6453      	str	r3, [r2, #68]	; 0x44
 80024be:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <HAL_TIM_Base_MspInit+0x4c>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 80024ca:	2200      	movs	r2, #0
 80024cc:	2101      	movs	r1, #1
 80024ce:	201a      	movs	r0, #26
 80024d0:	f000 fa7d 	bl	80029ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80024d4:	201a      	movs	r0, #26
 80024d6:	f000 fa96 	bl	8002a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40014800 	.word	0x40014800
 80024e8:	40023800 	.word	0x40023800

080024ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08a      	sub	sp, #40	; 0x28
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f4:	f107 0314 	add.w	r3, r7, #20
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	60da      	str	r2, [r3, #12]
 8002502:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800250c:	d11e      	bne.n	800254c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	613b      	str	r3, [r7, #16]
 8002512:	4b22      	ldr	r3, [pc, #136]	; (800259c <HAL_TIM_MspPostInit+0xb0>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002516:	4a21      	ldr	r2, [pc, #132]	; (800259c <HAL_TIM_MspPostInit+0xb0>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	6313      	str	r3, [r2, #48]	; 0x30
 800251e:	4b1f      	ldr	r3, [pc, #124]	; (800259c <HAL_TIM_MspPostInit+0xb0>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	613b      	str	r3, [r7, #16]
 8002528:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = MOTOR_4_Pin|MOTOR_1_Pin;
 800252a:	2305      	movs	r3, #5
 800252c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252e:	2302      	movs	r3, #2
 8002530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	2300      	movs	r3, #0
 8002538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800253a:	2301      	movs	r3, #1
 800253c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253e:	f107 0314 	add.w	r3, r7, #20
 8002542:	4619      	mov	r1, r3
 8002544:	4816      	ldr	r0, [pc, #88]	; (80025a0 <HAL_TIM_MspPostInit+0xb4>)
 8002546:	f000 fe09 	bl	800315c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800254a:	e022      	b.n	8002592 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <HAL_TIM_MspPostInit+0xb8>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d11d      	bne.n	8002592 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	4b10      	ldr	r3, [pc, #64]	; (800259c <HAL_TIM_MspPostInit+0xb0>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a0f      	ldr	r2, [pc, #60]	; (800259c <HAL_TIM_MspPostInit+0xb0>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b0d      	ldr	r3, [pc, #52]	; (800259c <HAL_TIM_MspPostInit+0xb0>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_3_Pin|MOTOR_2_Pin;
 8002572:	230a      	movs	r3, #10
 8002574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257e:	2300      	movs	r3, #0
 8002580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002582:	2302      	movs	r3, #2
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	4804      	ldr	r0, [pc, #16]	; (80025a0 <HAL_TIM_MspPostInit+0xb4>)
 800258e:	f000 fde5 	bl	800315c <HAL_GPIO_Init>
}
 8002592:	bf00      	nop
 8002594:	3728      	adds	r7, #40	; 0x28
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40023800 	.word	0x40023800
 80025a0:	40020000 	.word	0x40020000
 80025a4:	40000c00 	.word	0x40000c00

080025a8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025ae:	4a12      	ldr	r2, [pc, #72]	; (80025f8 <MX_USART1_UART_Init+0x50>)
 80025b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025ba:	4b0e      	ldr	r3, [pc, #56]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025c0:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025c6:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80025cc:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025ce:	2204      	movs	r2, #4
 80025d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025d2:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025d8:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025da:	2200      	movs	r2, #0
 80025dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025de:	4805      	ldr	r0, [pc, #20]	; (80025f4 <MX_USART1_UART_Init+0x4c>)
 80025e0:	f002 ffc2 	bl	8005568 <HAL_UART_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80025ea:	f7ff fb21 	bl	8001c30 <Error_Handler>
  }

}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000560 	.word	0x20000560
 80025f8:	40011000 	.word	0x40011000

080025fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	; 0x28
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a1d      	ldr	r2, [pc, #116]	; (8002690 <HAL_UART_MspInit+0x94>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d134      	bne.n	8002688 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	4b1c      	ldr	r3, [pc, #112]	; (8002694 <HAL_UART_MspInit+0x98>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	4a1b      	ldr	r2, [pc, #108]	; (8002694 <HAL_UART_MspInit+0x98>)
 8002628:	f043 0310 	orr.w	r3, r3, #16
 800262c:	6453      	str	r3, [r2, #68]	; 0x44
 800262e:	4b19      	ldr	r3, [pc, #100]	; (8002694 <HAL_UART_MspInit+0x98>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	613b      	str	r3, [r7, #16]
 8002638:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	4b15      	ldr	r3, [pc, #84]	; (8002694 <HAL_UART_MspInit+0x98>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	4a14      	ldr	r2, [pc, #80]	; (8002694 <HAL_UART_MspInit+0x98>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	6313      	str	r3, [r2, #48]	; 0x30
 800264a:	4b12      	ldr	r3, [pc, #72]	; (8002694 <HAL_UART_MspInit+0x98>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = IBUS_TX_Pin|IBUS_RX_Pin;
 8002656:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800265a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265c:	2302      	movs	r3, #2
 800265e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2300      	movs	r3, #0
 8002662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002664:	2303      	movs	r3, #3
 8002666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002668:	2307      	movs	r3, #7
 800266a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266c:	f107 0314 	add.w	r3, r7, #20
 8002670:	4619      	mov	r1, r3
 8002672:	4809      	ldr	r0, [pc, #36]	; (8002698 <HAL_UART_MspInit+0x9c>)
 8002674:	f000 fd72 	bl	800315c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002678:	2200      	movs	r2, #0
 800267a:	2100      	movs	r1, #0
 800267c:	2025      	movs	r0, #37	; 0x25
 800267e:	f000 f9a6 	bl	80029ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002682:	2025      	movs	r0, #37	; 0x25
 8002684:	f000 f9bf 	bl	8002a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002688:	bf00      	nop
 800268a:	3728      	adds	r7, #40	; 0x28
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40011000 	.word	0x40011000
 8002694:	40023800 	.word	0x40023800
 8002698:	40020000 	.word	0x40020000

0800269c <Reset_Handler>:
 800269c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026d4 <LoopFillZerobss+0x14>
 80026a0:	2100      	movs	r1, #0
 80026a2:	e003      	b.n	80026ac <LoopCopyDataInit>

080026a4 <CopyDataInit>:
 80026a4:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <LoopFillZerobss+0x18>)
 80026a6:	585b      	ldr	r3, [r3, r1]
 80026a8:	5043      	str	r3, [r0, r1]
 80026aa:	3104      	adds	r1, #4

080026ac <LoopCopyDataInit>:
 80026ac:	480b      	ldr	r0, [pc, #44]	; (80026dc <LoopFillZerobss+0x1c>)
 80026ae:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <LoopFillZerobss+0x20>)
 80026b0:	1842      	adds	r2, r0, r1
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d3f6      	bcc.n	80026a4 <CopyDataInit>
 80026b6:	4a0b      	ldr	r2, [pc, #44]	; (80026e4 <LoopFillZerobss+0x24>)
 80026b8:	e002      	b.n	80026c0 <LoopFillZerobss>

080026ba <FillZerobss>:
 80026ba:	2300      	movs	r3, #0
 80026bc:	f842 3b04 	str.w	r3, [r2], #4

080026c0 <LoopFillZerobss>:
 80026c0:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <LoopFillZerobss+0x28>)
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d3f9      	bcc.n	80026ba <FillZerobss>
 80026c6:	f7ff fcb3 	bl	8002030 <SystemInit>
 80026ca:	f003 fda7 	bl	800621c <__libc_init_array>
 80026ce:	f7ff f9f5 	bl	8001abc <main>
 80026d2:	4770      	bx	lr
 80026d4:	20020000 	.word	0x20020000
 80026d8:	080077f0 	.word	0x080077f0
 80026dc:	20000000 	.word	0x20000000
 80026e0:	20000074 	.word	0x20000074
 80026e4:	20000078 	.word	0x20000078
 80026e8:	200005a4 	.word	0x200005a4

080026ec <ADC_IRQHandler>:
 80026ec:	e7fe      	b.n	80026ec <ADC_IRQHandler>
	...

080026f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026f4:	4b0e      	ldr	r3, [pc, #56]	; (8002730 <HAL_Init+0x40>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0d      	ldr	r2, [pc, #52]	; (8002730 <HAL_Init+0x40>)
 80026fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002700:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <HAL_Init+0x40>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a0a      	ldr	r2, [pc, #40]	; (8002730 <HAL_Init+0x40>)
 8002706:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800270a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800270c:	4b08      	ldr	r3, [pc, #32]	; (8002730 <HAL_Init+0x40>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a07      	ldr	r2, [pc, #28]	; (8002730 <HAL_Init+0x40>)
 8002712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002716:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002718:	2003      	movs	r0, #3
 800271a:	f000 f94d 	bl	80029b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800271e:	2000      	movs	r0, #0
 8002720:	f000 f808 	bl	8002734 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002724:	f7ff fbf6 	bl	8001f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023c00 	.word	0x40023c00

08002734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800273c:	4b12      	ldr	r3, [pc, #72]	; (8002788 <HAL_InitTick+0x54>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	4b12      	ldr	r3, [pc, #72]	; (800278c <HAL_InitTick+0x58>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	4619      	mov	r1, r3
 8002746:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800274a:	fbb3 f3f1 	udiv	r3, r3, r1
 800274e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002752:	4618      	mov	r0, r3
 8002754:	f000 f965 	bl	8002a22 <HAL_SYSTICK_Config>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e00e      	b.n	8002780 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b0f      	cmp	r3, #15
 8002766:	d80a      	bhi.n	800277e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002768:	2200      	movs	r2, #0
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	f04f 30ff 	mov.w	r0, #4294967295
 8002770:	f000 f92d 	bl	80029ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002774:	4a06      	ldr	r2, [pc, #24]	; (8002790 <HAL_InitTick+0x5c>)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	e000      	b.n	8002780 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
}
 8002780:	4618      	mov	r0, r3
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	20000000 	.word	0x20000000
 800278c:	20000008 	.word	0x20000008
 8002790:	20000004 	.word	0x20000004

08002794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_IncTick+0x20>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <HAL_IncTick+0x24>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4413      	add	r3, r2
 80027a4:	4a04      	ldr	r2, [pc, #16]	; (80027b8 <HAL_IncTick+0x24>)
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000008 	.word	0x20000008
 80027b8:	200005a0 	.word	0x200005a0

080027bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return uwTick;
 80027c0:	4b03      	ldr	r3, [pc, #12]	; (80027d0 <HAL_GetTick+0x14>)
 80027c2:	681b      	ldr	r3, [r3, #0]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	200005a0 	.word	0x200005a0

080027d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff ffee 	bl	80027bc <HAL_GetTick>
 80027e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d005      	beq.n	80027fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <HAL_Delay+0x40>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027fa:	bf00      	nop
 80027fc:	f7ff ffde 	bl	80027bc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	429a      	cmp	r2, r3
 800280a:	d8f7      	bhi.n	80027fc <HAL_Delay+0x28>
  {
  }
}
 800280c:	bf00      	nop
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000008 	.word	0x20000008

08002818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f003 0307 	and.w	r3, r3, #7
 8002826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002828:	4b0c      	ldr	r3, [pc, #48]	; (800285c <__NVIC_SetPriorityGrouping+0x44>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002834:	4013      	ands	r3, r2
 8002836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002840:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800284a:	4a04      	ldr	r2, [pc, #16]	; (800285c <__NVIC_SetPriorityGrouping+0x44>)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	60d3      	str	r3, [r2, #12]
}
 8002850:	bf00      	nop
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002864:	4b04      	ldr	r3, [pc, #16]	; (8002878 <__NVIC_GetPriorityGrouping+0x18>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	0a1b      	lsrs	r3, r3, #8
 800286a:	f003 0307 	and.w	r3, r3, #7
}
 800286e:	4618      	mov	r0, r3
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288a:	2b00      	cmp	r3, #0
 800288c:	db0b      	blt.n	80028a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	f003 021f 	and.w	r2, r3, #31
 8002894:	4907      	ldr	r1, [pc, #28]	; (80028b4 <__NVIC_EnableIRQ+0x38>)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	095b      	lsrs	r3, r3, #5
 800289c:	2001      	movs	r0, #1
 800289e:	fa00 f202 	lsl.w	r2, r0, r2
 80028a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000e100 	.word	0xe000e100

080028b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	6039      	str	r1, [r7, #0]
 80028c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	db0a      	blt.n	80028e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	490c      	ldr	r1, [pc, #48]	; (8002904 <__NVIC_SetPriority+0x4c>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	0112      	lsls	r2, r2, #4
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	440b      	add	r3, r1
 80028dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028e0:	e00a      	b.n	80028f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	4908      	ldr	r1, [pc, #32]	; (8002908 <__NVIC_SetPriority+0x50>)
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	3b04      	subs	r3, #4
 80028f0:	0112      	lsls	r2, r2, #4
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	440b      	add	r3, r1
 80028f6:	761a      	strb	r2, [r3, #24]
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	e000e100 	.word	0xe000e100
 8002908:	e000ed00 	.word	0xe000ed00

0800290c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800290c:	b480      	push	{r7}
 800290e:	b089      	sub	sp, #36	; 0x24
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f1c3 0307 	rsb	r3, r3, #7
 8002926:	2b04      	cmp	r3, #4
 8002928:	bf28      	it	cs
 800292a:	2304      	movcs	r3, #4
 800292c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	3304      	adds	r3, #4
 8002932:	2b06      	cmp	r3, #6
 8002934:	d902      	bls.n	800293c <NVIC_EncodePriority+0x30>
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3b03      	subs	r3, #3
 800293a:	e000      	b.n	800293e <NVIC_EncodePriority+0x32>
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002940:	f04f 32ff 	mov.w	r2, #4294967295
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43da      	mvns	r2, r3
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	401a      	ands	r2, r3
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002954:	f04f 31ff 	mov.w	r1, #4294967295
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	fa01 f303 	lsl.w	r3, r1, r3
 800295e:	43d9      	mvns	r1, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	4313      	orrs	r3, r2
         );
}
 8002966:	4618      	mov	r0, r3
 8002968:	3724      	adds	r7, #36	; 0x24
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3b01      	subs	r3, #1
 8002980:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002984:	d301      	bcc.n	800298a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002986:	2301      	movs	r3, #1
 8002988:	e00f      	b.n	80029aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800298a:	4a0a      	ldr	r2, [pc, #40]	; (80029b4 <SysTick_Config+0x40>)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3b01      	subs	r3, #1
 8002990:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002992:	210f      	movs	r1, #15
 8002994:	f04f 30ff 	mov.w	r0, #4294967295
 8002998:	f7ff ff8e 	bl	80028b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <SysTick_Config+0x40>)
 800299e:	2200      	movs	r2, #0
 80029a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029a2:	4b04      	ldr	r3, [pc, #16]	; (80029b4 <SysTick_Config+0x40>)
 80029a4:	2207      	movs	r2, #7
 80029a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	e000e010 	.word	0xe000e010

080029b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff ff29 	bl	8002818 <__NVIC_SetPriorityGrouping>
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b086      	sub	sp, #24
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	4603      	mov	r3, r0
 80029d6:	60b9      	str	r1, [r7, #8]
 80029d8:	607a      	str	r2, [r7, #4]
 80029da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029dc:	2300      	movs	r3, #0
 80029de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e0:	f7ff ff3e 	bl	8002860 <__NVIC_GetPriorityGrouping>
 80029e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	68b9      	ldr	r1, [r7, #8]
 80029ea:	6978      	ldr	r0, [r7, #20]
 80029ec:	f7ff ff8e 	bl	800290c <NVIC_EncodePriority>
 80029f0:	4602      	mov	r2, r0
 80029f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff5d 	bl	80028b8 <__NVIC_SetPriority>
}
 80029fe:	bf00      	nop
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b082      	sub	sp, #8
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff31 	bl	800287c <__NVIC_EnableIRQ>
}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff ffa2 	bl	8002974 <SysTick_Config>
 8002a30:	4603      	mov	r3, r0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
	...

08002a3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a48:	f7ff feb8 	bl	80027bc <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e099      	b.n	8002b8c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2202      	movs	r2, #2
 8002a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 0201 	bic.w	r2, r2, #1
 8002a76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a78:	e00f      	b.n	8002a9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a7a:	f7ff fe9f 	bl	80027bc <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b05      	cmp	r3, #5
 8002a86:	d908      	bls.n	8002a9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2203      	movs	r2, #3
 8002a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e078      	b.n	8002b8c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1e8      	bne.n	8002a7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	4b38      	ldr	r3, [pc, #224]	; (8002b94 <HAL_DMA_Init+0x158>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ac6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	2b04      	cmp	r3, #4
 8002af2:	d107      	bne.n	8002b04 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afc:	4313      	orrs	r3, r2
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f023 0307 	bic.w	r3, r3, #7
 8002b1a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d117      	bne.n	8002b5e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00e      	beq.n	8002b5e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 fa91 	bl	8003068 <DMA_CheckFifoParam>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d008      	beq.n	8002b5e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2240      	movs	r2, #64	; 0x40
 8002b50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e016      	b.n	8002b8c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 fa48 	bl	8002ffc <DMA_CalcBaseAndBitshift>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b74:	223f      	movs	r2, #63	; 0x3f
 8002b76:	409a      	lsls	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	f010803f 	.word	0xf010803f

08002b98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d101      	bne.n	8002bbe <HAL_DMA_Start_IT+0x26>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e040      	b.n	8002c40 <HAL_DMA_Start_IT+0xa8>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d12f      	bne.n	8002c32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	68b9      	ldr	r1, [r7, #8]
 8002be6:	68f8      	ldr	r0, [r7, #12]
 8002be8:	f000 f9da 	bl	8002fa0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf0:	223f      	movs	r2, #63	; 0x3f
 8002bf2:	409a      	lsls	r2, r3
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0216 	orr.w	r2, r2, #22
 8002c06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d007      	beq.n	8002c20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f042 0208 	orr.w	r2, r2, #8
 8002c1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 0201 	orr.w	r2, r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]
 8002c30:	e005      	b.n	8002c3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3718      	adds	r7, #24
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d004      	beq.n	8002c66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2280      	movs	r2, #128	; 0x80
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e00c      	b.n	8002c80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2205      	movs	r2, #5
 8002c6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c98:	4b92      	ldr	r3, [pc, #584]	; (8002ee4 <HAL_DMA_IRQHandler+0x258>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a92      	ldr	r2, [pc, #584]	; (8002ee8 <HAL_DMA_IRQHandler+0x25c>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	0a9b      	lsrs	r3, r3, #10
 8002ca4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002caa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb6:	2208      	movs	r2, #8
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d01a      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0204 	bic.w	r2, r2, #4
 8002cde:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce4:	2208      	movs	r2, #8
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf0:	f043 0201 	orr.w	r2, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	409a      	lsls	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d012      	beq.n	8002d2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	409a      	lsls	r2, r3
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d26:	f043 0202 	orr.w	r2, r3, #2
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d32:	2204      	movs	r2, #4
 8002d34:	409a      	lsls	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d012      	beq.n	8002d64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00b      	beq.n	8002d64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d50:	2204      	movs	r2, #4
 8002d52:	409a      	lsls	r2, r3
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5c:	f043 0204 	orr.w	r2, r3, #4
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d68:	2210      	movs	r2, #16
 8002d6a:	409a      	lsls	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d043      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d03c      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d86:	2210      	movs	r2, #16
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d018      	beq.n	8002dce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d108      	bne.n	8002dbc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d024      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	4798      	blx	r3
 8002dba:	e01f      	b.n	8002dfc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d01b      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	4798      	blx	r3
 8002dcc:	e016      	b.n	8002dfc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d107      	bne.n	8002dec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0208 	bic.w	r2, r2, #8
 8002dea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e00:	2220      	movs	r2, #32
 8002e02:	409a      	lsls	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 808e 	beq.w	8002f2a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0310 	and.w	r3, r3, #16
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 8086 	beq.w	8002f2a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e22:	2220      	movs	r2, #32
 8002e24:	409a      	lsls	r2, r3
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b05      	cmp	r3, #5
 8002e34:	d136      	bne.n	8002ea4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0216 	bic.w	r2, r2, #22
 8002e44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695a      	ldr	r2, [r3, #20]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d103      	bne.n	8002e66 <HAL_DMA_IRQHandler+0x1da>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d007      	beq.n	8002e76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0208 	bic.w	r2, r2, #8
 8002e74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7a:	223f      	movs	r2, #63	; 0x3f
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d07d      	beq.n	8002f96 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	4798      	blx	r3
        }
        return;
 8002ea2:	e078      	b.n	8002f96 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d01c      	beq.n	8002eec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d108      	bne.n	8002ed2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d030      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	4798      	blx	r3
 8002ed0:	e02b      	b.n	8002f2a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d027      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4798      	blx	r3
 8002ee2:	e022      	b.n	8002f2a <HAL_DMA_IRQHandler+0x29e>
 8002ee4:	20000000 	.word	0x20000000
 8002ee8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10f      	bne.n	8002f1a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0210 	bic.w	r2, r2, #16
 8002f08:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d032      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d022      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2205      	movs	r2, #5
 8002f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0201 	bic.w	r2, r2, #1
 8002f54:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	60bb      	str	r3, [r7, #8]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d307      	bcc.n	8002f72 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1f2      	bne.n	8002f56 <HAL_DMA_IRQHandler+0x2ca>
 8002f70:	e000      	b.n	8002f74 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f72:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	4798      	blx	r3
 8002f94:	e000      	b.n	8002f98 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f96:	bf00      	nop
    }
  }
}
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop

08002fa0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
 8002fac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fbc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b40      	cmp	r3, #64	; 0x40
 8002fcc:	d108      	bne.n	8002fe0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fde:	e007      	b.n	8002ff0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	60da      	str	r2, [r3, #12]
}
 8002ff0:	bf00      	nop
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	3b10      	subs	r3, #16
 800300c:	4a14      	ldr	r2, [pc, #80]	; (8003060 <DMA_CalcBaseAndBitshift+0x64>)
 800300e:	fba2 2303 	umull	r2, r3, r2, r3
 8003012:	091b      	lsrs	r3, r3, #4
 8003014:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003016:	4a13      	ldr	r2, [pc, #76]	; (8003064 <DMA_CalcBaseAndBitshift+0x68>)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2b03      	cmp	r3, #3
 8003028:	d909      	bls.n	800303e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	1d1a      	adds	r2, r3, #4
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	659a      	str	r2, [r3, #88]	; 0x58
 800303c:	e007      	b.n	800304e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003046:	f023 0303 	bic.w	r3, r3, #3
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003052:	4618      	mov	r0, r3
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	aaaaaaab 	.word	0xaaaaaaab
 8003064:	08007748 	.word	0x08007748

08003068 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003078:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d11f      	bne.n	80030c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d855      	bhi.n	8003134 <DMA_CheckFifoParam+0xcc>
 8003088:	a201      	add	r2, pc, #4	; (adr r2, 8003090 <DMA_CheckFifoParam+0x28>)
 800308a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308e:	bf00      	nop
 8003090:	080030a1 	.word	0x080030a1
 8003094:	080030b3 	.word	0x080030b3
 8003098:	080030a1 	.word	0x080030a1
 800309c:	08003135 	.word	0x08003135
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d045      	beq.n	8003138 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b0:	e042      	b.n	8003138 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030ba:	d13f      	bne.n	800313c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030c0:	e03c      	b.n	800313c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030ca:	d121      	bne.n	8003110 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d836      	bhi.n	8003140 <DMA_CheckFifoParam+0xd8>
 80030d2:	a201      	add	r2, pc, #4	; (adr r2, 80030d8 <DMA_CheckFifoParam+0x70>)
 80030d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d8:	080030e9 	.word	0x080030e9
 80030dc:	080030ef 	.word	0x080030ef
 80030e0:	080030e9 	.word	0x080030e9
 80030e4:	08003101 	.word	0x08003101
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	73fb      	strb	r3, [r7, #15]
      break;
 80030ec:	e02f      	b.n	800314e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d024      	beq.n	8003144 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030fe:	e021      	b.n	8003144 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003108:	d11e      	bne.n	8003148 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800310e:	e01b      	b.n	8003148 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d902      	bls.n	800311c <DMA_CheckFifoParam+0xb4>
 8003116:	2b03      	cmp	r3, #3
 8003118:	d003      	beq.n	8003122 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800311a:	e018      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
      break;
 8003120:	e015      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003126:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00e      	beq.n	800314c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
      break;
 8003132:	e00b      	b.n	800314c <DMA_CheckFifoParam+0xe4>
      break;
 8003134:	bf00      	nop
 8003136:	e00a      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 8003138:	bf00      	nop
 800313a:	e008      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 800313c:	bf00      	nop
 800313e:	e006      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 8003140:	bf00      	nop
 8003142:	e004      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 8003144:	bf00      	nop
 8003146:	e002      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;   
 8003148:	bf00      	nop
 800314a:	e000      	b.n	800314e <DMA_CheckFifoParam+0xe6>
      break;
 800314c:	bf00      	nop
    }
  } 
  
  return status; 
 800314e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003150:	4618      	mov	r0, r3
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800315c:	b480      	push	{r7}
 800315e:	b089      	sub	sp, #36	; 0x24
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800316a:	2300      	movs	r3, #0
 800316c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800316e:	2300      	movs	r3, #0
 8003170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003172:	2300      	movs	r3, #0
 8003174:	61fb      	str	r3, [r7, #28]
 8003176:	e159      	b.n	800342c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003178:	2201      	movs	r2, #1
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	4013      	ands	r3, r2
 800318a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	429a      	cmp	r2, r3
 8003192:	f040 8148 	bne.w	8003426 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d00b      	beq.n	80031b6 <HAL_GPIO_Init+0x5a>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d007      	beq.n	80031b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031aa:	2b11      	cmp	r3, #17
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b12      	cmp	r3, #18
 80031b4:	d130      	bne.n	8003218 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	2203      	movs	r2, #3
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	4013      	ands	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031ec:	2201      	movs	r2, #1
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	091b      	lsrs	r3, r3, #4
 8003202:	f003 0201 	and.w	r2, r3, #1
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4313      	orrs	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	2203      	movs	r2, #3
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	43db      	mvns	r3, r3
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	4013      	ands	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	4313      	orrs	r3, r2
 8003240:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d003      	beq.n	8003258 <HAL_GPIO_Init+0xfc>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b12      	cmp	r3, #18
 8003256:	d123      	bne.n	80032a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	08da      	lsrs	r2, r3, #3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3208      	adds	r2, #8
 8003260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003264:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	220f      	movs	r2, #15
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	43db      	mvns	r3, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4013      	ands	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	691a      	ldr	r2, [r3, #16]
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4313      	orrs	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	08da      	lsrs	r2, r3, #3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3208      	adds	r2, #8
 800329a:	69b9      	ldr	r1, [r7, #24]
 800329c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	2203      	movs	r2, #3
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	43db      	mvns	r3, r3
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	4013      	ands	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f003 0203 	and.w	r2, r3, #3
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 80a2 	beq.w	8003426 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	4b56      	ldr	r3, [pc, #344]	; (8003440 <HAL_GPIO_Init+0x2e4>)
 80032e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ea:	4a55      	ldr	r2, [pc, #340]	; (8003440 <HAL_GPIO_Init+0x2e4>)
 80032ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032f0:	6453      	str	r3, [r2, #68]	; 0x44
 80032f2:	4b53      	ldr	r3, [pc, #332]	; (8003440 <HAL_GPIO_Init+0x2e4>)
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032fe:	4a51      	ldr	r2, [pc, #324]	; (8003444 <HAL_GPIO_Init+0x2e8>)
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	089b      	lsrs	r3, r3, #2
 8003304:	3302      	adds	r3, #2
 8003306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800330a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	220f      	movs	r2, #15
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	43db      	mvns	r3, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4013      	ands	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a48      	ldr	r2, [pc, #288]	; (8003448 <HAL_GPIO_Init+0x2ec>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d019      	beq.n	800335e <HAL_GPIO_Init+0x202>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a47      	ldr	r2, [pc, #284]	; (800344c <HAL_GPIO_Init+0x2f0>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0x1fe>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a46      	ldr	r2, [pc, #280]	; (8003450 <HAL_GPIO_Init+0x2f4>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00d      	beq.n	8003356 <HAL_GPIO_Init+0x1fa>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a45      	ldr	r2, [pc, #276]	; (8003454 <HAL_GPIO_Init+0x2f8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d007      	beq.n	8003352 <HAL_GPIO_Init+0x1f6>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a44      	ldr	r2, [pc, #272]	; (8003458 <HAL_GPIO_Init+0x2fc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d101      	bne.n	800334e <HAL_GPIO_Init+0x1f2>
 800334a:	2304      	movs	r3, #4
 800334c:	e008      	b.n	8003360 <HAL_GPIO_Init+0x204>
 800334e:	2307      	movs	r3, #7
 8003350:	e006      	b.n	8003360 <HAL_GPIO_Init+0x204>
 8003352:	2303      	movs	r3, #3
 8003354:	e004      	b.n	8003360 <HAL_GPIO_Init+0x204>
 8003356:	2302      	movs	r3, #2
 8003358:	e002      	b.n	8003360 <HAL_GPIO_Init+0x204>
 800335a:	2301      	movs	r3, #1
 800335c:	e000      	b.n	8003360 <HAL_GPIO_Init+0x204>
 800335e:	2300      	movs	r3, #0
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	f002 0203 	and.w	r2, r2, #3
 8003366:	0092      	lsls	r2, r2, #2
 8003368:	4093      	lsls	r3, r2
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	4313      	orrs	r3, r2
 800336e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003370:	4934      	ldr	r1, [pc, #208]	; (8003444 <HAL_GPIO_Init+0x2e8>)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	3302      	adds	r3, #2
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800337e:	4b37      	ldr	r3, [pc, #220]	; (800345c <HAL_GPIO_Init+0x300>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	43db      	mvns	r3, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4013      	ands	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033a2:	4a2e      	ldr	r2, [pc, #184]	; (800345c <HAL_GPIO_Init+0x300>)
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033a8:	4b2c      	ldr	r3, [pc, #176]	; (800345c <HAL_GPIO_Init+0x300>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4013      	ands	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033cc:	4a23      	ldr	r2, [pc, #140]	; (800345c <HAL_GPIO_Init+0x300>)
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033d2:	4b22      	ldr	r3, [pc, #136]	; (800345c <HAL_GPIO_Init+0x300>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033f6:	4a19      	ldr	r2, [pc, #100]	; (800345c <HAL_GPIO_Init+0x300>)
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033fc:	4b17      	ldr	r3, [pc, #92]	; (800345c <HAL_GPIO_Init+0x300>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	43db      	mvns	r3, r3
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4013      	ands	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003420:	4a0e      	ldr	r2, [pc, #56]	; (800345c <HAL_GPIO_Init+0x300>)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	3301      	adds	r3, #1
 800342a:	61fb      	str	r3, [r7, #28]
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	2b0f      	cmp	r3, #15
 8003430:	f67f aea2 	bls.w	8003178 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003434:	bf00      	nop
 8003436:	3724      	adds	r7, #36	; 0x24
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	40023800 	.word	0x40023800
 8003444:	40013800 	.word	0x40013800
 8003448:	40020000 	.word	0x40020000
 800344c:	40020400 	.word	0x40020400
 8003450:	40020800 	.word	0x40020800
 8003454:	40020c00 	.word	0x40020c00
 8003458:	40021000 	.word	0x40021000
 800345c:	40013c00 	.word	0x40013c00

08003460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	807b      	strh	r3, [r7, #2]
 800346c:	4613      	mov	r3, r2
 800346e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003470:	787b      	ldrb	r3, [r7, #1]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003476:	887a      	ldrh	r2, [r7, #2]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800347c:	e003      	b.n	8003486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800347e:	887b      	ldrh	r3, [r7, #2]
 8003480:	041a      	lsls	r2, r3, #16
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	619a      	str	r2, [r3, #24]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	460b      	mov	r3, r1
 800349c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695a      	ldr	r2, [r3, #20]
 80034a2:	887b      	ldrh	r3, [r7, #2]
 80034a4:	401a      	ands	r2, r3
 80034a6:	887b      	ldrh	r3, [r7, #2]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d104      	bne.n	80034b6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80034ac:	887b      	ldrh	r3, [r7, #2]
 80034ae:	041a      	lsls	r2, r3, #16
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80034b4:	e002      	b.n	80034bc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80034b6:	887a      	ldrh	r2, [r7, #2]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	619a      	str	r2, [r3, #24]
}
 80034bc:	bf00      	nop
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e25b      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d075      	beq.n	80035d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034e6:	4ba3      	ldr	r3, [pc, #652]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 030c 	and.w	r3, r3, #12
 80034ee:	2b04      	cmp	r3, #4
 80034f0:	d00c      	beq.n	800350c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034f2:	4ba0      	ldr	r3, [pc, #640]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	d112      	bne.n	8003524 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034fe:	4b9d      	ldr	r3, [pc, #628]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003506:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800350a:	d10b      	bne.n	8003524 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800350c:	4b99      	ldr	r3, [pc, #612]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d05b      	beq.n	80035d0 <HAL_RCC_OscConfig+0x108>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d157      	bne.n	80035d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e236      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800352c:	d106      	bne.n	800353c <HAL_RCC_OscConfig+0x74>
 800352e:	4b91      	ldr	r3, [pc, #580]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a90      	ldr	r2, [pc, #576]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	e01d      	b.n	8003578 <HAL_RCC_OscConfig+0xb0>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003544:	d10c      	bne.n	8003560 <HAL_RCC_OscConfig+0x98>
 8003546:	4b8b      	ldr	r3, [pc, #556]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a8a      	ldr	r2, [pc, #552]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800354c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	4b88      	ldr	r3, [pc, #544]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a87      	ldr	r2, [pc, #540]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	e00b      	b.n	8003578 <HAL_RCC_OscConfig+0xb0>
 8003560:	4b84      	ldr	r3, [pc, #528]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a83      	ldr	r2, [pc, #524]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800356a:	6013      	str	r3, [r2, #0]
 800356c:	4b81      	ldr	r3, [pc, #516]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a80      	ldr	r2, [pc, #512]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d013      	beq.n	80035a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003580:	f7ff f91c 	bl	80027bc <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003588:	f7ff f918 	bl	80027bc <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b64      	cmp	r3, #100	; 0x64
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e1fb      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800359a:	4b76      	ldr	r3, [pc, #472]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d0f0      	beq.n	8003588 <HAL_RCC_OscConfig+0xc0>
 80035a6:	e014      	b.n	80035d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7ff f908 	bl	80027bc <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035b0:	f7ff f904 	bl	80027bc <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b64      	cmp	r3, #100	; 0x64
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e1e7      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c2:	4b6c      	ldr	r3, [pc, #432]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f0      	bne.n	80035b0 <HAL_RCC_OscConfig+0xe8>
 80035ce:	e000      	b.n	80035d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d063      	beq.n	80036a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035de:	4b65      	ldr	r3, [pc, #404]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00b      	beq.n	8003602 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035ea:	4b62      	ldr	r3, [pc, #392]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d11c      	bne.n	8003630 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035f6:	4b5f      	ldr	r3, [pc, #380]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d116      	bne.n	8003630 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003602:	4b5c      	ldr	r3, [pc, #368]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d005      	beq.n	800361a <HAL_RCC_OscConfig+0x152>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d001      	beq.n	800361a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e1bb      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800361a:	4b56      	ldr	r3, [pc, #344]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	4952      	ldr	r1, [pc, #328]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800362a:	4313      	orrs	r3, r2
 800362c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800362e:	e03a      	b.n	80036a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d020      	beq.n	800367a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003638:	4b4f      	ldr	r3, [pc, #316]	; (8003778 <HAL_RCC_OscConfig+0x2b0>)
 800363a:	2201      	movs	r2, #1
 800363c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363e:	f7ff f8bd 	bl	80027bc <HAL_GetTick>
 8003642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003644:	e008      	b.n	8003658 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003646:	f7ff f8b9 	bl	80027bc <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e19c      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003658:	4b46      	ldr	r3, [pc, #280]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0f0      	beq.n	8003646 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003664:	4b43      	ldr	r3, [pc, #268]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	00db      	lsls	r3, r3, #3
 8003672:	4940      	ldr	r1, [pc, #256]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003674:	4313      	orrs	r3, r2
 8003676:	600b      	str	r3, [r1, #0]
 8003678:	e015      	b.n	80036a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800367a:	4b3f      	ldr	r3, [pc, #252]	; (8003778 <HAL_RCC_OscConfig+0x2b0>)
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003680:	f7ff f89c 	bl	80027bc <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003688:	f7ff f898 	bl	80027bc <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e17b      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800369a:	4b36      	ldr	r3, [pc, #216]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1f0      	bne.n	8003688 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d030      	beq.n	8003714 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d016      	beq.n	80036e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ba:	4b30      	ldr	r3, [pc, #192]	; (800377c <HAL_RCC_OscConfig+0x2b4>)
 80036bc:	2201      	movs	r2, #1
 80036be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c0:	f7ff f87c 	bl	80027bc <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036c8:	f7ff f878 	bl	80027bc <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e15b      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036da:	4b26      	ldr	r3, [pc, #152]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 80036dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0f0      	beq.n	80036c8 <HAL_RCC_OscConfig+0x200>
 80036e6:	e015      	b.n	8003714 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e8:	4b24      	ldr	r3, [pc, #144]	; (800377c <HAL_RCC_OscConfig+0x2b4>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ee:	f7ff f865 	bl	80027bc <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036f6:	f7ff f861 	bl	80027bc <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e144      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800370a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1f0      	bne.n	80036f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80a0 	beq.w	8003862 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003722:	2300      	movs	r3, #0
 8003724:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003726:	4b13      	ldr	r3, [pc, #76]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10f      	bne.n	8003752 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003732:	2300      	movs	r3, #0
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373a:	4a0e      	ldr	r2, [pc, #56]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 800373c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003740:	6413      	str	r3, [r2, #64]	; 0x40
 8003742:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <HAL_RCC_OscConfig+0x2ac>)
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374a:	60bb      	str	r3, [r7, #8]
 800374c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800374e:	2301      	movs	r3, #1
 8003750:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003752:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <HAL_RCC_OscConfig+0x2b8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800375a:	2b00      	cmp	r3, #0
 800375c:	d121      	bne.n	80037a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800375e:	4b08      	ldr	r3, [pc, #32]	; (8003780 <HAL_RCC_OscConfig+0x2b8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a07      	ldr	r2, [pc, #28]	; (8003780 <HAL_RCC_OscConfig+0x2b8>)
 8003764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376a:	f7ff f827 	bl	80027bc <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003770:	e011      	b.n	8003796 <HAL_RCC_OscConfig+0x2ce>
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800
 8003778:	42470000 	.word	0x42470000
 800377c:	42470e80 	.word	0x42470e80
 8003780:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003784:	f7ff f81a 	bl	80027bc <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e0fd      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003796:	4b81      	ldr	r3, [pc, #516]	; (800399c <HAL_RCC_OscConfig+0x4d4>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d106      	bne.n	80037b8 <HAL_RCC_OscConfig+0x2f0>
 80037aa:	4b7d      	ldr	r3, [pc, #500]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ae:	4a7c      	ldr	r2, [pc, #496]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	6713      	str	r3, [r2, #112]	; 0x70
 80037b6:	e01c      	b.n	80037f2 <HAL_RCC_OscConfig+0x32a>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2b05      	cmp	r3, #5
 80037be:	d10c      	bne.n	80037da <HAL_RCC_OscConfig+0x312>
 80037c0:	4b77      	ldr	r3, [pc, #476]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c4:	4a76      	ldr	r2, [pc, #472]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037c6:	f043 0304 	orr.w	r3, r3, #4
 80037ca:	6713      	str	r3, [r2, #112]	; 0x70
 80037cc:	4b74      	ldr	r3, [pc, #464]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037d0:	4a73      	ldr	r2, [pc, #460]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	6713      	str	r3, [r2, #112]	; 0x70
 80037d8:	e00b      	b.n	80037f2 <HAL_RCC_OscConfig+0x32a>
 80037da:	4b71      	ldr	r3, [pc, #452]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037de:	4a70      	ldr	r2, [pc, #448]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037e0:	f023 0301 	bic.w	r3, r3, #1
 80037e4:	6713      	str	r3, [r2, #112]	; 0x70
 80037e6:	4b6e      	ldr	r3, [pc, #440]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ea:	4a6d      	ldr	r2, [pc, #436]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80037ec:	f023 0304 	bic.w	r3, r3, #4
 80037f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d015      	beq.n	8003826 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fa:	f7fe ffdf 	bl	80027bc <HAL_GetTick>
 80037fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003800:	e00a      	b.n	8003818 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003802:	f7fe ffdb 	bl	80027bc <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003810:	4293      	cmp	r3, r2
 8003812:	d901      	bls.n	8003818 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e0bc      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003818:	4b61      	ldr	r3, [pc, #388]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 800381a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d0ee      	beq.n	8003802 <HAL_RCC_OscConfig+0x33a>
 8003824:	e014      	b.n	8003850 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003826:	f7fe ffc9 	bl	80027bc <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800382c:	e00a      	b.n	8003844 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800382e:	f7fe ffc5 	bl	80027bc <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	f241 3288 	movw	r2, #5000	; 0x1388
 800383c:	4293      	cmp	r3, r2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e0a6      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003844:	4b56      	ldr	r3, [pc, #344]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 8003846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1ee      	bne.n	800382e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003850:	7dfb      	ldrb	r3, [r7, #23]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d105      	bne.n	8003862 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003856:	4b52      	ldr	r3, [pc, #328]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	4a51      	ldr	r2, [pc, #324]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 800385c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003860:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	2b00      	cmp	r3, #0
 8003868:	f000 8092 	beq.w	8003990 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800386c:	4b4c      	ldr	r3, [pc, #304]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 030c 	and.w	r3, r3, #12
 8003874:	2b08      	cmp	r3, #8
 8003876:	d05c      	beq.n	8003932 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b02      	cmp	r3, #2
 800387e:	d141      	bne.n	8003904 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003880:	4b48      	ldr	r3, [pc, #288]	; (80039a4 <HAL_RCC_OscConfig+0x4dc>)
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003886:	f7fe ff99 	bl	80027bc <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800388e:	f7fe ff95 	bl	80027bc <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e078      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a0:	4b3f      	ldr	r3, [pc, #252]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1f0      	bne.n	800388e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	69da      	ldr	r2, [r3, #28]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a1b      	ldr	r3, [r3, #32]
 80038b4:	431a      	orrs	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	019b      	lsls	r3, r3, #6
 80038bc:	431a      	orrs	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c2:	085b      	lsrs	r3, r3, #1
 80038c4:	3b01      	subs	r3, #1
 80038c6:	041b      	lsls	r3, r3, #16
 80038c8:	431a      	orrs	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ce:	061b      	lsls	r3, r3, #24
 80038d0:	4933      	ldr	r1, [pc, #204]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038d6:	4b33      	ldr	r3, [pc, #204]	; (80039a4 <HAL_RCC_OscConfig+0x4dc>)
 80038d8:	2201      	movs	r2, #1
 80038da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038dc:	f7fe ff6e 	bl	80027bc <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e4:	f7fe ff6a 	bl	80027bc <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e04d      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f6:	4b2a      	ldr	r3, [pc, #168]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0f0      	beq.n	80038e4 <HAL_RCC_OscConfig+0x41c>
 8003902:	e045      	b.n	8003990 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003904:	4b27      	ldr	r3, [pc, #156]	; (80039a4 <HAL_RCC_OscConfig+0x4dc>)
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390a:	f7fe ff57 	bl	80027bc <HAL_GetTick>
 800390e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003910:	e008      	b.n	8003924 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003912:	f7fe ff53 	bl	80027bc <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d901      	bls.n	8003924 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e036      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003924:	4b1e      	ldr	r3, [pc, #120]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1f0      	bne.n	8003912 <HAL_RCC_OscConfig+0x44a>
 8003930:	e02e      	b.n	8003990 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d101      	bne.n	800393e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e029      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800393e:	4b18      	ldr	r3, [pc, #96]	; (80039a0 <HAL_RCC_OscConfig+0x4d8>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	429a      	cmp	r2, r3
 8003950:	d11c      	bne.n	800398c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395c:	429a      	cmp	r2, r3
 800395e:	d115      	bne.n	800398c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003966:	4013      	ands	r3, r2
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800396c:	4293      	cmp	r3, r2
 800396e:	d10d      	bne.n	800398c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d106      	bne.n	800398c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40007000 	.word	0x40007000
 80039a0:	40023800 	.word	0x40023800
 80039a4:	42470060 	.word	0x42470060

080039a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e0cc      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039bc:	4b68      	ldr	r3, [pc, #416]	; (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 030f 	and.w	r3, r3, #15
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d90c      	bls.n	80039e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ca:	4b65      	ldr	r3, [pc, #404]	; (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d2:	4b63      	ldr	r3, [pc, #396]	; (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d001      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e0b8      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d020      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d005      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039fc:	4b59      	ldr	r3, [pc, #356]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	4a58      	ldr	r2, [pc, #352]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a14:	4b53      	ldr	r3, [pc, #332]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	4a52      	ldr	r2, [pc, #328]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a20:	4b50      	ldr	r3, [pc, #320]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	494d      	ldr	r1, [pc, #308]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d044      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d107      	bne.n	8003a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	4b47      	ldr	r3, [pc, #284]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d119      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e07f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d003      	beq.n	8003a66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a62:	2b03      	cmp	r3, #3
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a66:	4b3f      	ldr	r3, [pc, #252]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e06f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a76:	4b3b      	ldr	r3, [pc, #236]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e067      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a86:	4b37      	ldr	r3, [pc, #220]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f023 0203 	bic.w	r2, r3, #3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	4934      	ldr	r1, [pc, #208]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a98:	f7fe fe90 	bl	80027bc <HAL_GetTick>
 8003a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a9e:	e00a      	b.n	8003ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa0:	f7fe fe8c 	bl	80027bc <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e04f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	4b2b      	ldr	r3, [pc, #172]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 020c 	and.w	r2, r3, #12
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d1eb      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ac8:	4b25      	ldr	r3, [pc, #148]	; (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 030f 	and.w	r3, r3, #15
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d20c      	bcs.n	8003af0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad6:	4b22      	ldr	r3, [pc, #136]	; (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ade:	4b20      	ldr	r3, [pc, #128]	; (8003b60 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 030f 	and.w	r3, r3, #15
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d001      	beq.n	8003af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e032      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003afc:	4b19      	ldr	r3, [pc, #100]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4916      	ldr	r1, [pc, #88]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b1a:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	490e      	ldr	r1, [pc, #56]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b2e:	f000 f821 	bl	8003b74 <HAL_RCC_GetSysClockFreq>
 8003b32:	4601      	mov	r1, r0
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	4a0a      	ldr	r2, [pc, #40]	; (8003b68 <HAL_RCC_ClockConfig+0x1c0>)
 8003b40:	5cd3      	ldrb	r3, [r2, r3]
 8003b42:	fa21 f303 	lsr.w	r3, r1, r3
 8003b46:	4a09      	ldr	r2, [pc, #36]	; (8003b6c <HAL_RCC_ClockConfig+0x1c4>)
 8003b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b4a:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <HAL_RCC_ClockConfig+0x1c8>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fdf0 	bl	8002734 <HAL_InitTick>

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40023c00 	.word	0x40023c00
 8003b64:	40023800 	.word	0x40023800
 8003b68:	08007730 	.word	0x08007730
 8003b6c:	20000000 	.word	0x20000000
 8003b70:	20000004 	.word	0x20000004

08003b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	607b      	str	r3, [r7, #4]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	2300      	movs	r3, #0
 8003b84:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b8a:	4b50      	ldr	r3, [pc, #320]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x158>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 030c 	and.w	r3, r3, #12
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d007      	beq.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x32>
 8003b96:	2b08      	cmp	r3, #8
 8003b98:	d008      	beq.n	8003bac <HAL_RCC_GetSysClockFreq+0x38>
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f040 808d 	bne.w	8003cba <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ba0:	4b4b      	ldr	r3, [pc, #300]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003ba2:	60bb      	str	r3, [r7, #8]
       break;
 8003ba4:	e08c      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ba6:	4b4b      	ldr	r3, [pc, #300]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003ba8:	60bb      	str	r3, [r7, #8]
      break;
 8003baa:	e089      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bac:	4b47      	ldr	r3, [pc, #284]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x158>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bb4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bb6:	4b45      	ldr	r3, [pc, #276]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x158>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d023      	beq.n	8003c0a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bc2:	4b42      	ldr	r3, [pc, #264]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x158>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	099b      	lsrs	r3, r3, #6
 8003bc8:	f04f 0400 	mov.w	r4, #0
 8003bcc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003bd0:	f04f 0200 	mov.w	r2, #0
 8003bd4:	ea03 0501 	and.w	r5, r3, r1
 8003bd8:	ea04 0602 	and.w	r6, r4, r2
 8003bdc:	4a3d      	ldr	r2, [pc, #244]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bde:	fb02 f106 	mul.w	r1, r2, r6
 8003be2:	2200      	movs	r2, #0
 8003be4:	fb02 f205 	mul.w	r2, r2, r5
 8003be8:	440a      	add	r2, r1
 8003bea:	493a      	ldr	r1, [pc, #232]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bec:	fba5 0101 	umull	r0, r1, r5, r1
 8003bf0:	1853      	adds	r3, r2, r1
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f04f 0400 	mov.w	r4, #0
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	4623      	mov	r3, r4
 8003bfe:	f7fc ff77 	bl	8000af0 <__aeabi_uldivmod>
 8003c02:	4603      	mov	r3, r0
 8003c04:	460c      	mov	r4, r1
 8003c06:	60fb      	str	r3, [r7, #12]
 8003c08:	e049      	b.n	8003c9e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c0a:	4b30      	ldr	r3, [pc, #192]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x158>)
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	099b      	lsrs	r3, r3, #6
 8003c10:	f04f 0400 	mov.w	r4, #0
 8003c14:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c18:	f04f 0200 	mov.w	r2, #0
 8003c1c:	ea03 0501 	and.w	r5, r3, r1
 8003c20:	ea04 0602 	and.w	r6, r4, r2
 8003c24:	4629      	mov	r1, r5
 8003c26:	4632      	mov	r2, r6
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	f04f 0400 	mov.w	r4, #0
 8003c30:	0154      	lsls	r4, r2, #5
 8003c32:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c36:	014b      	lsls	r3, r1, #5
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4622      	mov	r2, r4
 8003c3c:	1b49      	subs	r1, r1, r5
 8003c3e:	eb62 0206 	sbc.w	r2, r2, r6
 8003c42:	f04f 0300 	mov.w	r3, #0
 8003c46:	f04f 0400 	mov.w	r4, #0
 8003c4a:	0194      	lsls	r4, r2, #6
 8003c4c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c50:	018b      	lsls	r3, r1, #6
 8003c52:	1a5b      	subs	r3, r3, r1
 8003c54:	eb64 0402 	sbc.w	r4, r4, r2
 8003c58:	f04f 0100 	mov.w	r1, #0
 8003c5c:	f04f 0200 	mov.w	r2, #0
 8003c60:	00e2      	lsls	r2, r4, #3
 8003c62:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c66:	00d9      	lsls	r1, r3, #3
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4614      	mov	r4, r2
 8003c6c:	195b      	adds	r3, r3, r5
 8003c6e:	eb44 0406 	adc.w	r4, r4, r6
 8003c72:	f04f 0100 	mov.w	r1, #0
 8003c76:	f04f 0200 	mov.w	r2, #0
 8003c7a:	02a2      	lsls	r2, r4, #10
 8003c7c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003c80:	0299      	lsls	r1, r3, #10
 8003c82:	460b      	mov	r3, r1
 8003c84:	4614      	mov	r4, r2
 8003c86:	4618      	mov	r0, r3
 8003c88:	4621      	mov	r1, r4
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f04f 0400 	mov.w	r4, #0
 8003c90:	461a      	mov	r2, r3
 8003c92:	4623      	mov	r3, r4
 8003c94:	f7fc ff2c 	bl	8000af0 <__aeabi_uldivmod>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	460c      	mov	r4, r1
 8003c9c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c9e:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x158>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	0c1b      	lsrs	r3, r3, #16
 8003ca4:	f003 0303 	and.w	r3, r3, #3
 8003ca8:	3301      	adds	r3, #1
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb6:	60bb      	str	r3, [r7, #8]
      break;
 8003cb8:	e002      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cba:	4b05      	ldr	r3, [pc, #20]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003cbc:	60bb      	str	r3, [r7, #8]
      break;
 8003cbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cc0:	68bb      	ldr	r3, [r7, #8]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	00f42400 	.word	0x00f42400
 8003cd4:	017d7840 	.word	0x017d7840

08003cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cdc:	4b03      	ldr	r3, [pc, #12]	; (8003cec <HAL_RCC_GetHCLKFreq+0x14>)
 8003cde:	681b      	ldr	r3, [r3, #0]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	20000000 	.word	0x20000000

08003cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003cf4:	f7ff fff0 	bl	8003cd8 <HAL_RCC_GetHCLKFreq>
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	0a9b      	lsrs	r3, r3, #10
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	4a03      	ldr	r2, [pc, #12]	; (8003d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d06:	5cd3      	ldrb	r3, [r2, r3]
 8003d08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	40023800 	.word	0x40023800
 8003d14:	08007740 	.word	0x08007740

08003d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d1c:	f7ff ffdc 	bl	8003cd8 <HAL_RCC_GetHCLKFreq>
 8003d20:	4601      	mov	r1, r0
 8003d22:	4b05      	ldr	r3, [pc, #20]	; (8003d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	0b5b      	lsrs	r3, r3, #13
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	4a03      	ldr	r2, [pc, #12]	; (8003d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d2e:	5cd3      	ldrb	r3, [r2, r3]
 8003d30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	08007740 	.word	0x08007740

08003d40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e056      	b.n	8003e00 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d106      	bne.n	8003d72 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7fe f889 	bl	8001e84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2202      	movs	r2, #2
 8003d76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d88:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685a      	ldr	r2, [r3, #4]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	431a      	orrs	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	431a      	orrs	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	ea42 0103 	orr.w	r1, r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	0c1b      	lsrs	r3, r3, #16
 8003dd0:	f003 0104 	and.w	r1, r3, #4
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69da      	ldr	r2, [r3, #28]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	4613      	mov	r3, r2
 8003e16:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d101      	bne.n	8003e2a <HAL_SPI_Transmit+0x22>
 8003e26:	2302      	movs	r3, #2
 8003e28:	e11e      	b.n	8004068 <HAL_SPI_Transmit+0x260>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e32:	f7fe fcc3 	bl	80027bc <HAL_GetTick>
 8003e36:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003e38:	88fb      	ldrh	r3, [r7, #6]
 8003e3a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d002      	beq.n	8003e4e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003e48:	2302      	movs	r3, #2
 8003e4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e4c:	e103      	b.n	8004056 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <HAL_SPI_Transmit+0x52>
 8003e54:	88fb      	ldrh	r3, [r7, #6]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d102      	bne.n	8003e60 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e5e:	e0fa      	b.n	8004056 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2203      	movs	r2, #3
 8003e64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	88fa      	ldrh	r2, [r7, #6]
 8003e78:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	88fa      	ldrh	r2, [r7, #6]
 8003e7e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ea6:	d107      	bne.n	8003eb8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003eb6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec2:	2b40      	cmp	r3, #64	; 0x40
 8003ec4:	d007      	beq.n	8003ed6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ed4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ede:	d14b      	bne.n	8003f78 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d002      	beq.n	8003eee <HAL_SPI_Transmit+0xe6>
 8003ee8:	8afb      	ldrh	r3, [r7, #22]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d13e      	bne.n	8003f6c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef2:	881a      	ldrh	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efe:	1c9a      	adds	r2, r3, #2
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f12:	e02b      	b.n	8003f6c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d112      	bne.n	8003f48 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	881a      	ldrh	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	1c9a      	adds	r2, r3, #2
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f46:	e011      	b.n	8003f6c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f48:	f7fe fc38 	bl	80027bc <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d803      	bhi.n	8003f60 <HAL_SPI_Transmit+0x158>
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5e:	d102      	bne.n	8003f66 <HAL_SPI_Transmit+0x15e>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d102      	bne.n	8003f6c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f6a:	e074      	b.n	8004056 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1ce      	bne.n	8003f14 <HAL_SPI_Transmit+0x10c>
 8003f76:	e04c      	b.n	8004012 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_SPI_Transmit+0x17e>
 8003f80:	8afb      	ldrh	r3, [r7, #22]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d140      	bne.n	8004008 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	330c      	adds	r3, #12
 8003f90:	7812      	ldrb	r2, [r2, #0]
 8003f92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003fac:	e02c      	b.n	8004008 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d113      	bne.n	8003fe4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	7812      	ldrb	r2, [r2, #0]
 8003fc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	86da      	strh	r2, [r3, #54]	; 0x36
 8003fe2:	e011      	b.n	8004008 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fe4:	f7fe fbea 	bl	80027bc <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d803      	bhi.n	8003ffc <HAL_SPI_Transmit+0x1f4>
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffa:	d102      	bne.n	8004002 <HAL_SPI_Transmit+0x1fa>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d102      	bne.n	8004008 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004006:	e026      	b.n	8004056 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1cd      	bne.n	8003fae <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004012:	69ba      	ldr	r2, [r7, #24]
 8004014:	6839      	ldr	r1, [r7, #0]
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 fba4 	bl	8004764 <SPI_EndRxTxTransaction>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2220      	movs	r2, #32
 8004026:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10a      	bne.n	8004046 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004030:	2300      	movs	r3, #0
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	613b      	str	r3, [r7, #16]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	613b      	str	r3, [r7, #16]
 8004044:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404a:	2b00      	cmp	r3, #0
 800404c:	d002      	beq.n	8004054 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	77fb      	strb	r3, [r7, #31]
 8004052:	e000      	b.n	8004056 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004054:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004066:	7ffb      	ldrb	r3, [r7, #31]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3720      	adds	r7, #32
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b088      	sub	sp, #32
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	603b      	str	r3, [r7, #0]
 800407c:	4613      	mov	r3, r2
 800407e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800408c:	d112      	bne.n	80040b4 <HAL_SPI_Receive+0x44>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10e      	bne.n	80040b4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2204      	movs	r2, #4
 800409a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800409e:	88fa      	ldrh	r2, [r7, #6]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	4613      	mov	r3, r2
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	68b9      	ldr	r1, [r7, #8]
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 f8e9 	bl	8004282 <HAL_SPI_TransmitReceive>
 80040b0:	4603      	mov	r3, r0
 80040b2:	e0e2      	b.n	800427a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_SPI_Receive+0x52>
 80040be:	2302      	movs	r3, #2
 80040c0:	e0db      	b.n	800427a <HAL_SPI_Receive+0x20a>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040ca:	f7fe fb77 	bl	80027bc <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d002      	beq.n	80040e2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
 80040de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040e0:	e0c2      	b.n	8004268 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d002      	beq.n	80040ee <HAL_SPI_Receive+0x7e>
 80040e8:	88fb      	ldrh	r3, [r7, #6]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d102      	bne.n	80040f4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80040f2:	e0b9      	b.n	8004268 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2204      	movs	r2, #4
 80040f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	88fa      	ldrh	r2, [r7, #6]
 8004112:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800413a:	d107      	bne.n	800414c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800414a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004156:	2b40      	cmp	r3, #64	; 0x40
 8004158:	d007      	beq.n	800416a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004168:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d162      	bne.n	8004238 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004172:	e02e      	b.n	80041d2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b01      	cmp	r3, #1
 8004180:	d115      	bne.n	80041ae <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f103 020c 	add.w	r2, r3, #12
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	7812      	ldrb	r2, [r2, #0]
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041ac:	e011      	b.n	80041d2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041ae:	f7fe fb05 	bl	80027bc <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d803      	bhi.n	80041c6 <HAL_SPI_Receive+0x156>
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c4:	d102      	bne.n	80041cc <HAL_SPI_Receive+0x15c>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d102      	bne.n	80041d2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	75fb      	strb	r3, [r7, #23]
          goto error;
 80041d0:	e04a      	b.n	8004268 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1cb      	bne.n	8004174 <HAL_SPI_Receive+0x104>
 80041dc:	e031      	b.n	8004242 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d113      	bne.n	8004214 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68da      	ldr	r2, [r3, #12]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f6:	b292      	uxth	r2, r2
 80041f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fe:	1c9a      	adds	r2, r3, #2
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004208:	b29b      	uxth	r3, r3
 800420a:	3b01      	subs	r3, #1
 800420c:	b29a      	uxth	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004212:	e011      	b.n	8004238 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004214:	f7fe fad2 	bl	80027bc <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	429a      	cmp	r2, r3
 8004222:	d803      	bhi.n	800422c <HAL_SPI_Receive+0x1bc>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422a:	d102      	bne.n	8004232 <HAL_SPI_Receive+0x1c2>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d102      	bne.n	8004238 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004236:	e017      	b.n	8004268 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1cd      	bne.n	80041de <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	6839      	ldr	r1, [r7, #0]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 fa27 	bl	800469a <SPI_EndRxTransaction>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2220      	movs	r2, #32
 8004256:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	75fb      	strb	r3, [r7, #23]
 8004264:	e000      	b.n	8004268 <HAL_SPI_Receive+0x1f8>
  }

error :
 8004266:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004278:	7dfb      	ldrb	r3, [r7, #23]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}

08004282 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004282:	b580      	push	{r7, lr}
 8004284:	b08c      	sub	sp, #48	; 0x30
 8004286:	af00      	add	r7, sp, #0
 8004288:	60f8      	str	r0, [r7, #12]
 800428a:	60b9      	str	r1, [r7, #8]
 800428c:	607a      	str	r2, [r7, #4]
 800428e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004290:	2301      	movs	r3, #1
 8004292:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_SPI_TransmitReceive+0x26>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e18a      	b.n	80045be <HAL_SPI_TransmitReceive+0x33c>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042b0:	f7fe fa84 	bl	80027bc <HAL_GetTick>
 80042b4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80042c6:	887b      	ldrh	r3, [r7, #2]
 80042c8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d00f      	beq.n	80042f2 <HAL_SPI_TransmitReceive+0x70>
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d8:	d107      	bne.n	80042ea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <HAL_SPI_TransmitReceive+0x68>
 80042e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d003      	beq.n	80042f2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80042ea:	2302      	movs	r3, #2
 80042ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042f0:	e15b      	b.n	80045aa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_SPI_TransmitReceive+0x82>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <HAL_SPI_TransmitReceive+0x82>
 80042fe:	887b      	ldrh	r3, [r7, #2]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d103      	bne.n	800430c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800430a:	e14e      	b.n	80045aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b04      	cmp	r3, #4
 8004316:	d003      	beq.n	8004320 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2205      	movs	r2, #5
 800431c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	887a      	ldrh	r2, [r7, #2]
 8004330:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	887a      	ldrh	r2, [r7, #2]
 8004336:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	887a      	ldrh	r2, [r7, #2]
 8004342:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	887a      	ldrh	r2, [r7, #2]
 8004348:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004360:	2b40      	cmp	r3, #64	; 0x40
 8004362:	d007      	beq.n	8004374 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004372:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800437c:	d178      	bne.n	8004470 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d002      	beq.n	800438c <HAL_SPI_TransmitReceive+0x10a>
 8004386:	8b7b      	ldrh	r3, [r7, #26]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d166      	bne.n	800445a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004390:	881a      	ldrh	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439c:	1c9a      	adds	r2, r3, #2
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043b0:	e053      	b.n	800445a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d11b      	bne.n	80043f8 <HAL_SPI_TransmitReceive+0x176>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d016      	beq.n	80043f8 <HAL_SPI_TransmitReceive+0x176>
 80043ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d113      	bne.n	80043f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	881a      	ldrh	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	1c9a      	adds	r2, r3, #2
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	2b01      	cmp	r3, #1
 8004404:	d119      	bne.n	800443a <HAL_SPI_TransmitReceive+0x1b8>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800440a:	b29b      	uxth	r3, r3
 800440c:	2b00      	cmp	r3, #0
 800440e:	d014      	beq.n	800443a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800441a:	b292      	uxth	r2, r2
 800441c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004422:	1c9a      	adds	r2, r3, #2
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800442c:	b29b      	uxth	r3, r3
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004436:	2301      	movs	r3, #1
 8004438:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800443a:	f7fe f9bf 	bl	80027bc <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004446:	429a      	cmp	r2, r3
 8004448:	d807      	bhi.n	800445a <HAL_SPI_TransmitReceive+0x1d8>
 800444a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800444c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004450:	d003      	beq.n	800445a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004458:	e0a7      	b.n	80045aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1a6      	bne.n	80043b2 <HAL_SPI_TransmitReceive+0x130>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1a1      	bne.n	80043b2 <HAL_SPI_TransmitReceive+0x130>
 800446e:	e07c      	b.n	800456a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <HAL_SPI_TransmitReceive+0x1fc>
 8004478:	8b7b      	ldrh	r3, [r7, #26]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d16b      	bne.n	8004556 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	330c      	adds	r3, #12
 8004488:	7812      	ldrb	r2, [r2, #0]
 800448a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004490:	1c5a      	adds	r2, r3, #1
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800449a:	b29b      	uxth	r3, r3
 800449c:	3b01      	subs	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044a4:	e057      	b.n	8004556 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d11c      	bne.n	80044ee <HAL_SPI_TransmitReceive+0x26c>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d017      	beq.n	80044ee <HAL_SPI_TransmitReceive+0x26c>
 80044be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d114      	bne.n	80044ee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	330c      	adds	r3, #12
 80044ce:	7812      	ldrb	r2, [r2, #0]
 80044d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d119      	bne.n	8004530 <HAL_SPI_TransmitReceive+0x2ae>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d014      	beq.n	8004530 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004510:	b2d2      	uxtb	r2, r2
 8004512:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004522:	b29b      	uxth	r3, r3
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800452c:	2301      	movs	r3, #1
 800452e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004530:	f7fe f944 	bl	80027bc <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800453c:	429a      	cmp	r2, r3
 800453e:	d803      	bhi.n	8004548 <HAL_SPI_TransmitReceive+0x2c6>
 8004540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004546:	d102      	bne.n	800454e <HAL_SPI_TransmitReceive+0x2cc>
 8004548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800454a:	2b00      	cmp	r3, #0
 800454c:	d103      	bne.n	8004556 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004554:	e029      	b.n	80045aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800455a:	b29b      	uxth	r3, r3
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1a2      	bne.n	80044a6 <HAL_SPI_TransmitReceive+0x224>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d19d      	bne.n	80044a6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800456a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800456c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f000 f8f8 	bl	8004764 <SPI_EndRxTxTransaction>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d006      	beq.n	8004588 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004586:	e010      	b.n	80045aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	617b      	str	r3, [r7, #20]
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	e000      	b.n	80045aa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80045a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3730      	adds	r7, #48	; 0x30
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b084      	sub	sp, #16
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	60f8      	str	r0, [r7, #12]
 80045ce:	60b9      	str	r1, [r7, #8]
 80045d0:	603b      	str	r3, [r7, #0]
 80045d2:	4613      	mov	r3, r2
 80045d4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045d6:	e04c      	b.n	8004672 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045de:	d048      	beq.n	8004672 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80045e0:	f7fe f8ec 	bl	80027bc <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	683a      	ldr	r2, [r7, #0]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d902      	bls.n	80045f6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d13d      	bne.n	8004672 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004604:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800460e:	d111      	bne.n	8004634 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004618:	d004      	beq.n	8004624 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004622:	d107      	bne.n	8004634 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004632:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004638:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800463c:	d10f      	bne.n	800465e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800465c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e00f      	b.n	8004692 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	4013      	ands	r3, r2
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	429a      	cmp	r2, r3
 8004680:	bf0c      	ite	eq
 8004682:	2301      	moveq	r3, #1
 8004684:	2300      	movne	r3, #0
 8004686:	b2db      	uxtb	r3, r3
 8004688:	461a      	mov	r2, r3
 800468a:	79fb      	ldrb	r3, [r7, #7]
 800468c:	429a      	cmp	r2, r3
 800468e:	d1a3      	bne.n	80045d8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b086      	sub	sp, #24
 800469e:	af02      	add	r7, sp, #8
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ae:	d111      	bne.n	80046d4 <SPI_EndRxTransaction+0x3a>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046b8:	d004      	beq.n	80046c4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046c2:	d107      	bne.n	80046d4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046d2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046dc:	d12a      	bne.n	8004734 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e6:	d012      	beq.n	800470e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2200      	movs	r2, #0
 80046f0:	2180      	movs	r1, #128	; 0x80
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f7ff ff67 	bl	80045c6 <SPI_WaitFlagStateUntilTimeout>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d02d      	beq.n	800475a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004702:	f043 0220 	orr.w	r2, r3, #32
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e026      	b.n	800475c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2200      	movs	r2, #0
 8004716:	2101      	movs	r1, #1
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f7ff ff54 	bl	80045c6 <SPI_WaitFlagStateUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01a      	beq.n	800475a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004728:	f043 0220 	orr.w	r2, r3, #32
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e013      	b.n	800475c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2200      	movs	r2, #0
 800473c:	2101      	movs	r1, #1
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f7ff ff41 	bl	80045c6 <SPI_WaitFlagStateUntilTimeout>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d007      	beq.n	800475a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800474e:	f043 0220 	orr.w	r2, r3, #32
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e000      	b.n	800475c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b088      	sub	sp, #32
 8004768:	af02      	add	r7, sp, #8
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004770:	4b1b      	ldr	r3, [pc, #108]	; (80047e0 <SPI_EndRxTxTransaction+0x7c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <SPI_EndRxTxTransaction+0x80>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	0d5b      	lsrs	r3, r3, #21
 800477c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004780:	fb02 f303 	mul.w	r3, r2, r3
 8004784:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800478e:	d112      	bne.n	80047b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2200      	movs	r2, #0
 8004798:	2180      	movs	r1, #128	; 0x80
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f7ff ff13 	bl	80045c6 <SPI_WaitFlagStateUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d016      	beq.n	80047d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047aa:	f043 0220 	orr.w	r2, r3, #32
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e00f      	b.n	80047d6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00a      	beq.n	80047d2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	3b01      	subs	r3, #1
 80047c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047cc:	2b80      	cmp	r3, #128	; 0x80
 80047ce:	d0f2      	beq.n	80047b6 <SPI_EndRxTxTransaction+0x52>
 80047d0:	e000      	b.n	80047d4 <SPI_EndRxTxTransaction+0x70>
        break;
 80047d2:	bf00      	nop
  }

  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3718      	adds	r7, #24
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20000000 	.word	0x20000000
 80047e4:	165e9f81 	.word	0x165e9f81

080047e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e01d      	b.n	8004836 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d106      	bne.n	8004814 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fd fe44 	bl	800249c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	3304      	adds	r3, #4
 8004824:	4619      	mov	r1, r3
 8004826:	4610      	mov	r0, r2
 8004828:	f000 fbea 	bl	8005000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3708      	adds	r7, #8
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}

0800483e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0201 	orr.w	r2, r2, #1
 8004854:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b06      	cmp	r3, #6
 8004866:	d007      	beq.n	8004878 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0201 	orr.w	r2, r2, #1
 8004876:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3714      	adds	r7, #20
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e01d      	b.n	80048d4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d106      	bne.n	80048b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7fd fcbf 	bl	8002230 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2202      	movs	r2, #2
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	3304      	adds	r3, #4
 80048c2:	4619      	mov	r1, r3
 80048c4:	4610      	mov	r0, r2
 80048c6:	f000 fb9b 	bl	8005000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3708      	adds	r7, #8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d101      	bne.n	80048fa <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 80048f6:	2302      	movs	r3, #2
 80048f8:	e0e9      	b.n	8004ace <HAL_TIM_PWM_Start_DMA+0x1f2>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b01      	cmp	r3, #1
 8004904:	d10b      	bne.n	800491e <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d104      	bne.n	8004916 <HAL_TIM_PWM_Start_DMA+0x3a>
 800490c:	887b      	ldrh	r3, [r7, #2]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e0db      	b.n	8004ace <HAL_TIM_PWM_Start_DMA+0x1f2>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2202      	movs	r2, #2
 800491a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b0c      	cmp	r3, #12
 8004922:	f200 80ad 	bhi.w	8004a80 <HAL_TIM_PWM_Start_DMA+0x1a4>
 8004926:	a201      	add	r2, pc, #4	; (adr r2, 800492c <HAL_TIM_PWM_Start_DMA+0x50>)
 8004928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492c:	08004961 	.word	0x08004961
 8004930:	08004a81 	.word	0x08004a81
 8004934:	08004a81 	.word	0x08004a81
 8004938:	08004a81 	.word	0x08004a81
 800493c:	080049a9 	.word	0x080049a9
 8004940:	08004a81 	.word	0x08004a81
 8004944:	08004a81 	.word	0x08004a81
 8004948:	08004a81 	.word	0x08004a81
 800494c:	080049f1 	.word	0x080049f1
 8004950:	08004a81 	.word	0x08004a81
 8004954:	08004a81 	.word	0x08004a81
 8004958:	08004a81 	.word	0x08004a81
 800495c:	08004a39 	.word	0x08004a39
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	4a5c      	ldr	r2, [pc, #368]	; (8004ad8 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8004966:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496c:	4a5b      	ldr	r2, [pc, #364]	; (8004adc <HAL_TIM_PWM_Start_DMA+0x200>)
 800496e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004974:	4a5a      	ldr	r2, [pc, #360]	; (8004ae0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8004976:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800497c:	6879      	ldr	r1, [r7, #4]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3334      	adds	r3, #52	; 0x34
 8004984:	461a      	mov	r2, r3
 8004986:	887b      	ldrh	r3, [r7, #2]
 8004988:	f7fe f906 	bl	8002b98 <HAL_DMA_Start_IT>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e09b      	b.n	8004ace <HAL_TIM_PWM_Start_DMA+0x1f2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68da      	ldr	r2, [r3, #12]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a4:	60da      	str	r2, [r3, #12]
      break;
 80049a6:	e06c      	b.n	8004a82 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ac:	4a4a      	ldr	r2, [pc, #296]	; (8004ad8 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 80049ae:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b4:	4a49      	ldr	r2, [pc, #292]	; (8004adc <HAL_TIM_PWM_Start_DMA+0x200>)
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049bc:	4a48      	ldr	r2, [pc, #288]	; (8004ae0 <HAL_TIM_PWM_Start_DMA+0x204>)
 80049be:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	3338      	adds	r3, #56	; 0x38
 80049cc:	461a      	mov	r2, r3
 80049ce:	887b      	ldrh	r3, [r7, #2]
 80049d0:	f7fe f8e2 	bl	8002b98 <HAL_DMA_Start_IT>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d001      	beq.n	80049de <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e077      	b.n	8004ace <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049ec:	60da      	str	r2, [r3, #12]
      break;
 80049ee:	e048      	b.n	8004a82 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	4a38      	ldr	r2, [pc, #224]	; (8004ad8 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 80049f6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	4a37      	ldr	r2, [pc, #220]	; (8004adc <HAL_TIM_PWM_Start_DMA+0x200>)
 80049fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a04:	4a36      	ldr	r2, [pc, #216]	; (8004ae0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8004a06:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004a0c:	6879      	ldr	r1, [r7, #4]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	333c      	adds	r3, #60	; 0x3c
 8004a14:	461a      	mov	r2, r3
 8004a16:	887b      	ldrh	r3, [r7, #2]
 8004a18:	f7fe f8be 	bl	8002b98 <HAL_DMA_Start_IT>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e053      	b.n	8004ace <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a34:	60da      	str	r2, [r3, #12]
      break;
 8004a36:	e024      	b.n	8004a82 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3c:	4a26      	ldr	r2, [pc, #152]	; (8004ad8 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8004a3e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	4a25      	ldr	r2, [pc, #148]	; (8004adc <HAL_TIM_PWM_Start_DMA+0x200>)
 8004a46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4c:	4a24      	ldr	r2, [pc, #144]	; (8004ae0 <HAL_TIM_PWM_Start_DMA+0x204>)
 8004a4e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004a54:	6879      	ldr	r1, [r7, #4]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3340      	adds	r3, #64	; 0x40
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	887b      	ldrh	r3, [r7, #2]
 8004a60:	f7fe f89a 	bl	8002b98 <HAL_DMA_Start_IT>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e02f      	b.n	8004ace <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68da      	ldr	r2, [r3, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a7c:	60da      	str	r2, [r3, #12]
      break;
 8004a7e:	e000      	b.n	8004a82 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8004a80:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2201      	movs	r2, #1
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fcc4 	bl	8005418 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a13      	ldr	r2, [pc, #76]	; (8004ae4 <HAL_TIM_PWM_Start_DMA+0x208>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d107      	bne.n	8004aaa <HAL_TIM_PWM_Start_DMA+0x1ce>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aa8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 0307 	and.w	r3, r3, #7
 8004ab4:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2b06      	cmp	r3, #6
 8004aba:	d007      	beq.n	8004acc <HAL_TIM_PWM_Start_DMA+0x1f0>
  {
    __HAL_TIM_ENABLE(htim);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f042 0201 	orr.w	r2, r2, #1
 8004aca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	08004f21 	.word	0x08004f21
 8004adc:	08004f91 	.word	0x08004f91
 8004ae0:	08004efd 	.word	0x08004efd
 8004ae4:	40010000 	.word	0x40010000

08004ae8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d122      	bne.n	8004b44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d11b      	bne.n	8004b44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f06f 0202 	mvn.w	r2, #2
 8004b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	f003 0303 	and.w	r3, r3, #3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d003      	beq.n	8004b32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f9b4 	bl	8004e98 <HAL_TIM_IC_CaptureCallback>
 8004b30:	e005      	b.n	8004b3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f9a6 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f9b7 	bl	8004eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	f003 0304 	and.w	r3, r3, #4
 8004b4e:	2b04      	cmp	r3, #4
 8004b50:	d122      	bne.n	8004b98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	f003 0304 	and.w	r3, r3, #4
 8004b5c:	2b04      	cmp	r3, #4
 8004b5e:	d11b      	bne.n	8004b98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f06f 0204 	mvn.w	r2, #4
 8004b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f98a 	bl	8004e98 <HAL_TIM_IC_CaptureCallback>
 8004b84:	e005      	b.n	8004b92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f97c 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f98d 	bl	8004eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	f003 0308 	and.w	r3, r3, #8
 8004ba2:	2b08      	cmp	r3, #8
 8004ba4:	d122      	bne.n	8004bec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b08      	cmp	r3, #8
 8004bb2:	d11b      	bne.n	8004bec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f06f 0208 	mvn.w	r2, #8
 8004bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2204      	movs	r2, #4
 8004bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	f003 0303 	and.w	r3, r3, #3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f960 	bl	8004e98 <HAL_TIM_IC_CaptureCallback>
 8004bd8:	e005      	b.n	8004be6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f952 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f963 	bl	8004eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	f003 0310 	and.w	r3, r3, #16
 8004bf6:	2b10      	cmp	r3, #16
 8004bf8:	d122      	bne.n	8004c40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	f003 0310 	and.w	r3, r3, #16
 8004c04:	2b10      	cmp	r3, #16
 8004c06:	d11b      	bne.n	8004c40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f06f 0210 	mvn.w	r2, #16
 8004c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2208      	movs	r2, #8
 8004c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d003      	beq.n	8004c2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f936 	bl	8004e98 <HAL_TIM_IC_CaptureCallback>
 8004c2c:	e005      	b.n	8004c3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f928 	bl	8004e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 f939 	bl	8004eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d10e      	bne.n	8004c6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d107      	bne.n	8004c6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f06f 0201 	mvn.w	r2, #1
 8004c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7fc fea0 	bl	80019ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c76:	2b80      	cmp	r3, #128	; 0x80
 8004c78:	d10e      	bne.n	8004c98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c84:	2b80      	cmp	r3, #128	; 0x80
 8004c86:	d107      	bne.n	8004c98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 fc5e 	bl	8005554 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca2:	2b40      	cmp	r3, #64	; 0x40
 8004ca4:	d10e      	bne.n	8004cc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb0:	2b40      	cmp	r3, #64	; 0x40
 8004cb2:	d107      	bne.n	8004cc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f908 	bl	8004ed4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	f003 0320 	and.w	r3, r3, #32
 8004cce:	2b20      	cmp	r3, #32
 8004cd0:	d10e      	bne.n	8004cf0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f003 0320 	and.w	r3, r3, #32
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	d107      	bne.n	8004cf0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f06f 0220 	mvn.w	r2, #32
 8004ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 fc28 	bl	8005540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cf0:	bf00      	nop
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d101      	bne.n	8004d12 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004d0e:	2302      	movs	r3, #2
 8004d10:	e0b4      	b.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x184>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2202      	movs	r2, #2
 8004d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b0c      	cmp	r3, #12
 8004d26:	f200 809f 	bhi.w	8004e68 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004d2a:	a201      	add	r2, pc, #4	; (adr r2, 8004d30 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d30:	08004d65 	.word	0x08004d65
 8004d34:	08004e69 	.word	0x08004e69
 8004d38:	08004e69 	.word	0x08004e69
 8004d3c:	08004e69 	.word	0x08004e69
 8004d40:	08004da5 	.word	0x08004da5
 8004d44:	08004e69 	.word	0x08004e69
 8004d48:	08004e69 	.word	0x08004e69
 8004d4c:	08004e69 	.word	0x08004e69
 8004d50:	08004de7 	.word	0x08004de7
 8004d54:	08004e69 	.word	0x08004e69
 8004d58:	08004e69 	.word	0x08004e69
 8004d5c:	08004e69 	.word	0x08004e69
 8004d60:	08004e27 	.word	0x08004e27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68b9      	ldr	r1, [r7, #8]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 f9c8 	bl	8005100 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699a      	ldr	r2, [r3, #24]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0208 	orr.w	r2, r2, #8
 8004d7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699a      	ldr	r2, [r3, #24]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f022 0204 	bic.w	r2, r2, #4
 8004d8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6999      	ldr	r1, [r3, #24]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	691a      	ldr	r2, [r3, #16]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	619a      	str	r2, [r3, #24]
      break;
 8004da2:	e062      	b.n	8004e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68b9      	ldr	r1, [r7, #8]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fa0e 	bl	80051cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699a      	ldr	r2, [r3, #24]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6999      	ldr	r1, [r3, #24]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	021a      	lsls	r2, r3, #8
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	619a      	str	r2, [r3, #24]
      break;
 8004de4:	e041      	b.n	8004e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68b9      	ldr	r1, [r7, #8]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 fa59 	bl	80052a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	69da      	ldr	r2, [r3, #28]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0208 	orr.w	r2, r2, #8
 8004e00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	69da      	ldr	r2, [r3, #28]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0204 	bic.w	r2, r2, #4
 8004e10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	69d9      	ldr	r1, [r3, #28]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	61da      	str	r2, [r3, #28]
      break;
 8004e24:	e021      	b.n	8004e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f000 faa3 	bl	8005378 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	69da      	ldr	r2, [r3, #28]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	69da      	ldr	r2, [r3, #28]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	69d9      	ldr	r1, [r3, #28]
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	021a      	lsls	r2, r3, #8
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	61da      	str	r2, [r3, #28]
      break;
 8004e66:	e000      	b.n	8004e6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004e68:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004edc:	bf00      	nop
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f08:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f7ff ffe8 	bl	8004ee8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8004f18:	bf00      	nop
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d103      	bne.n	8004f48 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	771a      	strb	r2, [r3, #28]
 8004f46:	e019      	b.n	8004f7c <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d103      	bne.n	8004f5a <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2202      	movs	r2, #2
 8004f56:	771a      	strb	r2, [r3, #28]
 8004f58:	e010      	b.n	8004f7c <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d103      	bne.n	8004f6c <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2204      	movs	r2, #4
 8004f68:	771a      	strb	r2, [r3, #28]
 8004f6a:	e007      	b.n	8004f7c <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d102      	bne.n	8004f7c <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2208      	movs	r2, #8
 8004f7a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f7ff ff95 	bl	8004eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	771a      	strb	r2, [r3, #28]
}
 8004f88:	bf00      	nop
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d103      	bne.n	8004fb8 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	771a      	strb	r2, [r3, #28]
 8004fb6:	e019      	b.n	8004fec <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d103      	bne.n	8004fca <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	771a      	strb	r2, [r3, #28]
 8004fc8:	e010      	b.n	8004fec <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d103      	bne.n	8004fdc <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2204      	movs	r2, #4
 8004fd8:	771a      	strb	r2, [r3, #28]
 8004fda:	e007      	b.n	8004fec <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d102      	bne.n	8004fec <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2208      	movs	r2, #8
 8004fea:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f7ff ff67 	bl	8004ec0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	771a      	strb	r2, [r3, #28]
}
 8004ff8:	bf00      	nop
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a34      	ldr	r2, [pc, #208]	; (80050e4 <TIM_Base_SetConfig+0xe4>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d00f      	beq.n	8005038 <TIM_Base_SetConfig+0x38>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800501e:	d00b      	beq.n	8005038 <TIM_Base_SetConfig+0x38>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a31      	ldr	r2, [pc, #196]	; (80050e8 <TIM_Base_SetConfig+0xe8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d007      	beq.n	8005038 <TIM_Base_SetConfig+0x38>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a30      	ldr	r2, [pc, #192]	; (80050ec <TIM_Base_SetConfig+0xec>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d003      	beq.n	8005038 <TIM_Base_SetConfig+0x38>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a2f      	ldr	r2, [pc, #188]	; (80050f0 <TIM_Base_SetConfig+0xf0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d108      	bne.n	800504a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800503e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	4313      	orrs	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a25      	ldr	r2, [pc, #148]	; (80050e4 <TIM_Base_SetConfig+0xe4>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d01b      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005058:	d017      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a22      	ldr	r2, [pc, #136]	; (80050e8 <TIM_Base_SetConfig+0xe8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d013      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a21      	ldr	r2, [pc, #132]	; (80050ec <TIM_Base_SetConfig+0xec>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00f      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a20      	ldr	r2, [pc, #128]	; (80050f0 <TIM_Base_SetConfig+0xf0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00b      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a1f      	ldr	r2, [pc, #124]	; (80050f4 <TIM_Base_SetConfig+0xf4>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d007      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a1e      	ldr	r2, [pc, #120]	; (80050f8 <TIM_Base_SetConfig+0xf8>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d003      	beq.n	800508a <TIM_Base_SetConfig+0x8a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a1d      	ldr	r2, [pc, #116]	; (80050fc <TIM_Base_SetConfig+0xfc>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d108      	bne.n	800509c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005090:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4313      	orrs	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	689a      	ldr	r2, [r3, #8]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a08      	ldr	r2, [pc, #32]	; (80050e4 <TIM_Base_SetConfig+0xe4>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d103      	bne.n	80050d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	615a      	str	r2, [r3, #20]
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40010000 	.word	0x40010000
 80050e8:	40000400 	.word	0x40000400
 80050ec:	40000800 	.word	0x40000800
 80050f0:	40000c00 	.word	0x40000c00
 80050f4:	40014000 	.word	0x40014000
 80050f8:	40014400 	.word	0x40014400
 80050fc:	40014800 	.word	0x40014800

08005100 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f023 0201 	bic.w	r2, r3, #1
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800512e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f023 0303 	bic.w	r3, r3, #3
 8005136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	4313      	orrs	r3, r2
 8005140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f023 0302 	bic.w	r3, r3, #2
 8005148:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	4313      	orrs	r3, r2
 8005152:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a1c      	ldr	r2, [pc, #112]	; (80051c8 <TIM_OC1_SetConfig+0xc8>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d10c      	bne.n	8005176 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f023 0308 	bic.w	r3, r3, #8
 8005162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f023 0304 	bic.w	r3, r3, #4
 8005174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a13      	ldr	r2, [pc, #76]	; (80051c8 <TIM_OC1_SetConfig+0xc8>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d111      	bne.n	80051a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800518c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	4313      	orrs	r3, r2
 8005196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	4313      	orrs	r3, r2
 80051a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	693a      	ldr	r2, [r7, #16]
 80051a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	621a      	str	r2, [r3, #32]
}
 80051bc:	bf00      	nop
 80051be:	371c      	adds	r7, #28
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr
 80051c8:	40010000 	.word	0x40010000

080051cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b087      	sub	sp, #28
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a1b      	ldr	r3, [r3, #32]
 80051da:	f023 0210 	bic.w	r2, r3, #16
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	021b      	lsls	r3, r3, #8
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	4313      	orrs	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	f023 0320 	bic.w	r3, r3, #32
 8005216:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	4313      	orrs	r3, r2
 8005222:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a1e      	ldr	r2, [pc, #120]	; (80052a0 <TIM_OC2_SetConfig+0xd4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d10d      	bne.n	8005248 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005232:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005246:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a15      	ldr	r2, [pc, #84]	; (80052a0 <TIM_OC2_SetConfig+0xd4>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d113      	bne.n	8005278 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005256:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800525e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4313      	orrs	r3, r2
 800526a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	621a      	str	r2, [r3, #32]
}
 8005292:	bf00      	nop
 8005294:	371c      	adds	r7, #28
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	40010000 	.word	0x40010000

080052a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b087      	sub	sp, #28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f023 0303 	bic.w	r3, r3, #3
 80052da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a1d      	ldr	r2, [pc, #116]	; (8005374 <TIM_OC3_SetConfig+0xd0>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d10d      	bne.n	800531e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005308:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	021b      	lsls	r3, r3, #8
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	4313      	orrs	r3, r2
 8005314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800531c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a14      	ldr	r2, [pc, #80]	; (8005374 <TIM_OC3_SetConfig+0xd0>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d113      	bne.n	800534e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800532c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	011b      	lsls	r3, r3, #4
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	4313      	orrs	r3, r2
 8005340:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	4313      	orrs	r3, r2
 800534c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	621a      	str	r2, [r3, #32]
}
 8005368:	bf00      	nop
 800536a:	371c      	adds	r7, #28
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr
 8005374:	40010000 	.word	0x40010000

08005378 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005378:	b480      	push	{r7}
 800537a:	b087      	sub	sp, #28
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	021b      	lsls	r3, r3, #8
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	031b      	lsls	r3, r3, #12
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a10      	ldr	r2, [pc, #64]	; (8005414 <TIM_OC4_SetConfig+0x9c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d109      	bne.n	80053ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	019b      	lsls	r3, r3, #6
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	621a      	str	r2, [r3, #32]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40010000 	.word	0x40010000

08005418 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005418:	b480      	push	{r7}
 800541a:	b087      	sub	sp, #28
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f003 031f 	and.w	r3, r3, #31
 800542a:	2201      	movs	r2, #1
 800542c:	fa02 f303 	lsl.w	r3, r2, r3
 8005430:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a1a      	ldr	r2, [r3, #32]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	43db      	mvns	r3, r3
 800543a:	401a      	ands	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6a1a      	ldr	r2, [r3, #32]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f003 031f 	and.w	r3, r3, #31
 800544a:	6879      	ldr	r1, [r7, #4]
 800544c:	fa01 f303 	lsl.w	r3, r1, r3
 8005450:	431a      	orrs	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	621a      	str	r2, [r3, #32]
}
 8005456:	bf00      	nop
 8005458:	371c      	adds	r7, #28
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
	...

08005464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005474:	2b01      	cmp	r3, #1
 8005476:	d101      	bne.n	800547c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005478:	2302      	movs	r3, #2
 800547a:	e050      	b.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a1c      	ldr	r2, [pc, #112]	; (800552c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d018      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054c8:	d013      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a18      	ldr	r2, [pc, #96]	; (8005530 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d00e      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a16      	ldr	r2, [pc, #88]	; (8005534 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d009      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a15      	ldr	r2, [pc, #84]	; (8005538 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d004      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a13      	ldr	r2, [pc, #76]	; (800553c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d10c      	bne.n	800550c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	4313      	orrs	r3, r2
 8005502:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40010000 	.word	0x40010000
 8005530:	40000400 	.word	0x40000400
 8005534:	40000800 	.word	0x40000800
 8005538:	40000c00 	.word	0x40000c00
 800553c:	40014000 	.word	0x40014000

08005540 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d101      	bne.n	800557a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e03f      	b.n	80055fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005580:	b2db      	uxtb	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d106      	bne.n	8005594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f7fd f834 	bl	80025fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2224      	movs	r2, #36	; 0x24
 8005598:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68da      	ldr	r2, [r3, #12]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fab3 	bl	8005b18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	691a      	ldr	r2, [r3, #16]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3708      	adds	r7, #8
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005602:	b480      	push	{r7}
 8005604:	b085      	sub	sp, #20
 8005606:	af00      	add	r7, sp, #0
 8005608:	60f8      	str	r0, [r7, #12]
 800560a:	60b9      	str	r1, [r7, #8]
 800560c:	4613      	mov	r3, r2
 800560e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005616:	b2db      	uxtb	r3, r3
 8005618:	2b20      	cmp	r3, #32
 800561a:	d140      	bne.n	800569e <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d002      	beq.n	8005628 <HAL_UART_Receive_IT+0x26>
 8005622:	88fb      	ldrh	r3, [r7, #6]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d101      	bne.n	800562c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e039      	b.n	80056a0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005632:	2b01      	cmp	r3, #1
 8005634:	d101      	bne.n	800563a <HAL_UART_Receive_IT+0x38>
 8005636:	2302      	movs	r3, #2
 8005638:	e032      	b.n	80056a0 <HAL_UART_Receive_IT+0x9e>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	88fa      	ldrh	r2, [r7, #6]
 800564c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	88fa      	ldrh	r2, [r7, #6]
 8005652:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2222      	movs	r2, #34	; 0x22
 800565e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005678:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695a      	ldr	r2, [r3, #20]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f042 0201 	orr.w	r2, r2, #1
 8005688:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f042 0220 	orr.w	r2, r2, #32
 8005698:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800569a:	2300      	movs	r3, #0
 800569c:	e000      	b.n	80056a0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800569e:	2302      	movs	r3, #2
  }
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3714      	adds	r7, #20
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b088      	sub	sp, #32
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80056cc:	2300      	movs	r3, #0
 80056ce:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	f003 030f 	and.w	r3, r3, #15
 80056da:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10d      	bne.n	80056fe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	f003 0320 	and.w	r3, r3, #32
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d008      	beq.n	80056fe <HAL_UART_IRQHandler+0x52>
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	f003 0320 	and.w	r3, r3, #32
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f98c 	bl	8005a14 <UART_Receive_IT>
      return;
 80056fc:	e0d1      	b.n	80058a2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	2b00      	cmp	r3, #0
 8005702:	f000 80b0 	beq.w	8005866 <HAL_UART_IRQHandler+0x1ba>
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d105      	bne.n	800571c <HAL_UART_IRQHandler+0x70>
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 80a5 	beq.w	8005866 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <HAL_UART_IRQHandler+0x90>
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572c:	2b00      	cmp	r3, #0
 800572e:	d005      	beq.n	800573c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005734:	f043 0201 	orr.w	r2, r3, #1
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <HAL_UART_IRQHandler+0xb0>
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d005      	beq.n	800575c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005754:	f043 0202 	orr.w	r2, r3, #2
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00a      	beq.n	800577c <HAL_UART_IRQHandler+0xd0>
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b00      	cmp	r3, #0
 800576e:	d005      	beq.n	800577c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005774:	f043 0204 	orr.w	r2, r3, #4
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f003 0308 	and.w	r3, r3, #8
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00f      	beq.n	80057a6 <HAL_UART_IRQHandler+0xfa>
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	f003 0320 	and.w	r3, r3, #32
 800578c:	2b00      	cmp	r3, #0
 800578e:	d104      	bne.n	800579a <HAL_UART_IRQHandler+0xee>
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	2b00      	cmp	r3, #0
 8005798:	d005      	beq.n	80057a6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800579e:	f043 0208 	orr.w	r2, r3, #8
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d078      	beq.n	80058a0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	f003 0320 	and.w	r3, r3, #32
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <HAL_UART_IRQHandler+0x11c>
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f926 	bl	8005a14 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d2:	2b40      	cmp	r3, #64	; 0x40
 80057d4:	bf0c      	ite	eq
 80057d6:	2301      	moveq	r3, #1
 80057d8:	2300      	movne	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d102      	bne.n	80057f0 <HAL_UART_IRQHandler+0x144>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d031      	beq.n	8005854 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f86f 	bl	80058d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005800:	2b40      	cmp	r3, #64	; 0x40
 8005802:	d123      	bne.n	800584c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695a      	ldr	r2, [r3, #20]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005812:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005818:	2b00      	cmp	r3, #0
 800581a:	d013      	beq.n	8005844 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005820:	4a21      	ldr	r2, [pc, #132]	; (80058a8 <HAL_UART_IRQHandler+0x1fc>)
 8005822:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005828:	4618      	mov	r0, r3
 800582a:	f7fd fa0d 	bl	8002c48 <HAL_DMA_Abort_IT>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d016      	beq.n	8005862 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800583e:	4610      	mov	r0, r2
 8005840:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005842:	e00e      	b.n	8005862 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 f83b 	bl	80058c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800584a:	e00a      	b.n	8005862 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f837 	bl	80058c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005852:	e006      	b.n	8005862 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f833 	bl	80058c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005860:	e01e      	b.n	80058a0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005862:	bf00      	nop
    return;
 8005864:	e01c      	b.n	80058a0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800586c:	2b00      	cmp	r3, #0
 800586e:	d008      	beq.n	8005882 <HAL_UART_IRQHandler+0x1d6>
 8005870:	69bb      	ldr	r3, [r7, #24]
 8005872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f85c 	bl	8005938 <UART_Transmit_IT>
    return;
 8005880:	e00f      	b.n	80058a2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00a      	beq.n	80058a2 <HAL_UART_IRQHandler+0x1f6>
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d005      	beq.n	80058a2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f8a4 	bl	80059e4 <UART_EndTransmit_IT>
    return;
 800589c:	bf00      	nop
 800589e:	e000      	b.n	80058a2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80058a0:	bf00      	nop
  }
}
 80058a2:	3720      	adds	r7, #32
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	08005911 	.word	0x08005911

080058ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	695a      	ldr	r2, [r3, #20]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 0201 	bic.w	r2, r2, #1
 80058fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f7ff ffc8 	bl	80058c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005930:	bf00      	nop
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005946:	b2db      	uxtb	r3, r3
 8005948:	2b21      	cmp	r3, #33	; 0x21
 800594a:	d144      	bne.n	80059d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005954:	d11a      	bne.n	800598c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	881b      	ldrh	r3, [r3, #0]
 8005960:	461a      	mov	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800596a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d105      	bne.n	8005980 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a1b      	ldr	r3, [r3, #32]
 8005978:	1c9a      	adds	r2, r3, #2
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	621a      	str	r2, [r3, #32]
 800597e:	e00e      	b.n	800599e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a1b      	ldr	r3, [r3, #32]
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	621a      	str	r2, [r3, #32]
 800598a:	e008      	b.n	800599e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	1c59      	adds	r1, r3, #1
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	6211      	str	r1, [r2, #32]
 8005996:	781a      	ldrb	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	3b01      	subs	r3, #1
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	4619      	mov	r1, r3
 80059ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10f      	bne.n	80059d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68da      	ldr	r2, [r3, #12]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059d2:	2300      	movs	r3, #0
 80059d4:	e000      	b.n	80059d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80059d6:	2302      	movs	r3, #2
  }
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3714      	adds	r7, #20
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f7ff ff51 	bl	80058ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b22      	cmp	r3, #34	; 0x22
 8005a26:	d171      	bne.n	8005b0c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a30:	d123      	bne.n	8005a7a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a36:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10e      	bne.n	8005a5e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a56:	1c9a      	adds	r2, r3, #2
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8005a5c:	e029      	b.n	8005ab2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a72:	1c5a      	adds	r2, r3, #1
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	629a      	str	r2, [r3, #40]	; 0x28
 8005a78:	e01b      	b.n	8005ab2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10a      	bne.n	8005a98 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6858      	ldr	r0, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8c:	1c59      	adds	r1, r3, #1
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6291      	str	r1, [r2, #40]	; 0x28
 8005a92:	b2c2      	uxtb	r2, r0
 8005a94:	701a      	strb	r2, [r3, #0]
 8005a96:	e00c      	b.n	8005ab2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa4:	1c58      	adds	r0, r3, #1
 8005aa6:	6879      	ldr	r1, [r7, #4]
 8005aa8:	6288      	str	r0, [r1, #40]	; 0x28
 8005aaa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005aae:	b2d2      	uxtb	r2, r2
 8005ab0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	4619      	mov	r1, r3
 8005ac0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d120      	bne.n	8005b08 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 0220 	bic.w	r2, r2, #32
 8005ad4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68da      	ldr	r2, [r3, #12]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ae4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695a      	ldr	r2, [r3, #20]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f022 0201 	bic.w	r2, r2, #1
 8005af4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fb ffbe 	bl	8001a80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005b04:	2300      	movs	r3, #0
 8005b06:	e002      	b.n	8005b0e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	e000      	b.n	8005b0e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005b0c:	2302      	movs	r3, #2
  }
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
	...

08005b18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b1c:	b085      	sub	sp, #20
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68da      	ldr	r2, [r3, #12]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	430a      	orrs	r2, r1
 8005b36:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689a      	ldr	r2, [r3, #8]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	431a      	orrs	r2, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	69db      	ldr	r3, [r3, #28]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005b5a:	f023 030c 	bic.w	r3, r3, #12
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	6812      	ldr	r2, [r2, #0]
 8005b62:	68f9      	ldr	r1, [r7, #12]
 8005b64:	430b      	orrs	r3, r1
 8005b66:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699a      	ldr	r2, [r3, #24]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	430a      	orrs	r2, r1
 8005b7c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b86:	f040 818b 	bne.w	8005ea0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4ac1      	ldr	r2, [pc, #772]	; (8005e94 <UART_SetConfig+0x37c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d005      	beq.n	8005ba0 <UART_SetConfig+0x88>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4abf      	ldr	r2, [pc, #764]	; (8005e98 <UART_SetConfig+0x380>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	f040 80bd 	bne.w	8005d1a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ba0:	f7fe f8ba 	bl	8003d18 <HAL_RCC_GetPCLK2Freq>
 8005ba4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	461d      	mov	r5, r3
 8005baa:	f04f 0600 	mov.w	r6, #0
 8005bae:	46a8      	mov	r8, r5
 8005bb0:	46b1      	mov	r9, r6
 8005bb2:	eb18 0308 	adds.w	r3, r8, r8
 8005bb6:	eb49 0409 	adc.w	r4, r9, r9
 8005bba:	4698      	mov	r8, r3
 8005bbc:	46a1      	mov	r9, r4
 8005bbe:	eb18 0805 	adds.w	r8, r8, r5
 8005bc2:	eb49 0906 	adc.w	r9, r9, r6
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	f04f 0200 	mov.w	r2, #0
 8005bce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005bd2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005bd6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005bda:	4688      	mov	r8, r1
 8005bdc:	4691      	mov	r9, r2
 8005bde:	eb18 0005 	adds.w	r0, r8, r5
 8005be2:	eb49 0106 	adc.w	r1, r9, r6
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	461d      	mov	r5, r3
 8005bec:	f04f 0600 	mov.w	r6, #0
 8005bf0:	196b      	adds	r3, r5, r5
 8005bf2:	eb46 0406 	adc.w	r4, r6, r6
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	4623      	mov	r3, r4
 8005bfa:	f7fa ff79 	bl	8000af0 <__aeabi_uldivmod>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	460c      	mov	r4, r1
 8005c02:	461a      	mov	r2, r3
 8005c04:	4ba5      	ldr	r3, [pc, #660]	; (8005e9c <UART_SetConfig+0x384>)
 8005c06:	fba3 2302 	umull	r2, r3, r3, r2
 8005c0a:	095b      	lsrs	r3, r3, #5
 8005c0c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	461d      	mov	r5, r3
 8005c14:	f04f 0600 	mov.w	r6, #0
 8005c18:	46a9      	mov	r9, r5
 8005c1a:	46b2      	mov	sl, r6
 8005c1c:	eb19 0309 	adds.w	r3, r9, r9
 8005c20:	eb4a 040a 	adc.w	r4, sl, sl
 8005c24:	4699      	mov	r9, r3
 8005c26:	46a2      	mov	sl, r4
 8005c28:	eb19 0905 	adds.w	r9, r9, r5
 8005c2c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005c30:	f04f 0100 	mov.w	r1, #0
 8005c34:	f04f 0200 	mov.w	r2, #0
 8005c38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c44:	4689      	mov	r9, r1
 8005c46:	4692      	mov	sl, r2
 8005c48:	eb19 0005 	adds.w	r0, r9, r5
 8005c4c:	eb4a 0106 	adc.w	r1, sl, r6
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	461d      	mov	r5, r3
 8005c56:	f04f 0600 	mov.w	r6, #0
 8005c5a:	196b      	adds	r3, r5, r5
 8005c5c:	eb46 0406 	adc.w	r4, r6, r6
 8005c60:	461a      	mov	r2, r3
 8005c62:	4623      	mov	r3, r4
 8005c64:	f7fa ff44 	bl	8000af0 <__aeabi_uldivmod>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4b8b      	ldr	r3, [pc, #556]	; (8005e9c <UART_SetConfig+0x384>)
 8005c70:	fba3 1302 	umull	r1, r3, r3, r2
 8005c74:	095b      	lsrs	r3, r3, #5
 8005c76:	2164      	movs	r1, #100	; 0x64
 8005c78:	fb01 f303 	mul.w	r3, r1, r3
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	00db      	lsls	r3, r3, #3
 8005c80:	3332      	adds	r3, #50	; 0x32
 8005c82:	4a86      	ldr	r2, [pc, #536]	; (8005e9c <UART_SetConfig+0x384>)
 8005c84:	fba2 2303 	umull	r2, r3, r2, r3
 8005c88:	095b      	lsrs	r3, r3, #5
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c90:	4498      	add	r8, r3
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	461d      	mov	r5, r3
 8005c96:	f04f 0600 	mov.w	r6, #0
 8005c9a:	46a9      	mov	r9, r5
 8005c9c:	46b2      	mov	sl, r6
 8005c9e:	eb19 0309 	adds.w	r3, r9, r9
 8005ca2:	eb4a 040a 	adc.w	r4, sl, sl
 8005ca6:	4699      	mov	r9, r3
 8005ca8:	46a2      	mov	sl, r4
 8005caa:	eb19 0905 	adds.w	r9, r9, r5
 8005cae:	eb4a 0a06 	adc.w	sl, sl, r6
 8005cb2:	f04f 0100 	mov.w	r1, #0
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cbe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cc2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cc6:	4689      	mov	r9, r1
 8005cc8:	4692      	mov	sl, r2
 8005cca:	eb19 0005 	adds.w	r0, r9, r5
 8005cce:	eb4a 0106 	adc.w	r1, sl, r6
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	461d      	mov	r5, r3
 8005cd8:	f04f 0600 	mov.w	r6, #0
 8005cdc:	196b      	adds	r3, r5, r5
 8005cde:	eb46 0406 	adc.w	r4, r6, r6
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	4623      	mov	r3, r4
 8005ce6:	f7fa ff03 	bl	8000af0 <__aeabi_uldivmod>
 8005cea:	4603      	mov	r3, r0
 8005cec:	460c      	mov	r4, r1
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4b6a      	ldr	r3, [pc, #424]	; (8005e9c <UART_SetConfig+0x384>)
 8005cf2:	fba3 1302 	umull	r1, r3, r3, r2
 8005cf6:	095b      	lsrs	r3, r3, #5
 8005cf8:	2164      	movs	r1, #100	; 0x64
 8005cfa:	fb01 f303 	mul.w	r3, r1, r3
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	00db      	lsls	r3, r3, #3
 8005d02:	3332      	adds	r3, #50	; 0x32
 8005d04:	4a65      	ldr	r2, [pc, #404]	; (8005e9c <UART_SetConfig+0x384>)
 8005d06:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0a:	095b      	lsrs	r3, r3, #5
 8005d0c:	f003 0207 	and.w	r2, r3, #7
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4442      	add	r2, r8
 8005d16:	609a      	str	r2, [r3, #8]
 8005d18:	e26f      	b.n	80061fa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d1a:	f7fd ffe9 	bl	8003cf0 <HAL_RCC_GetPCLK1Freq>
 8005d1e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	461d      	mov	r5, r3
 8005d24:	f04f 0600 	mov.w	r6, #0
 8005d28:	46a8      	mov	r8, r5
 8005d2a:	46b1      	mov	r9, r6
 8005d2c:	eb18 0308 	adds.w	r3, r8, r8
 8005d30:	eb49 0409 	adc.w	r4, r9, r9
 8005d34:	4698      	mov	r8, r3
 8005d36:	46a1      	mov	r9, r4
 8005d38:	eb18 0805 	adds.w	r8, r8, r5
 8005d3c:	eb49 0906 	adc.w	r9, r9, r6
 8005d40:	f04f 0100 	mov.w	r1, #0
 8005d44:	f04f 0200 	mov.w	r2, #0
 8005d48:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d4c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d50:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d54:	4688      	mov	r8, r1
 8005d56:	4691      	mov	r9, r2
 8005d58:	eb18 0005 	adds.w	r0, r8, r5
 8005d5c:	eb49 0106 	adc.w	r1, r9, r6
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	461d      	mov	r5, r3
 8005d66:	f04f 0600 	mov.w	r6, #0
 8005d6a:	196b      	adds	r3, r5, r5
 8005d6c:	eb46 0406 	adc.w	r4, r6, r6
 8005d70:	461a      	mov	r2, r3
 8005d72:	4623      	mov	r3, r4
 8005d74:	f7fa febc 	bl	8000af0 <__aeabi_uldivmod>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	460c      	mov	r4, r1
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	4b47      	ldr	r3, [pc, #284]	; (8005e9c <UART_SetConfig+0x384>)
 8005d80:	fba3 2302 	umull	r2, r3, r3, r2
 8005d84:	095b      	lsrs	r3, r3, #5
 8005d86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	461d      	mov	r5, r3
 8005d8e:	f04f 0600 	mov.w	r6, #0
 8005d92:	46a9      	mov	r9, r5
 8005d94:	46b2      	mov	sl, r6
 8005d96:	eb19 0309 	adds.w	r3, r9, r9
 8005d9a:	eb4a 040a 	adc.w	r4, sl, sl
 8005d9e:	4699      	mov	r9, r3
 8005da0:	46a2      	mov	sl, r4
 8005da2:	eb19 0905 	adds.w	r9, r9, r5
 8005da6:	eb4a 0a06 	adc.w	sl, sl, r6
 8005daa:	f04f 0100 	mov.w	r1, #0
 8005dae:	f04f 0200 	mov.w	r2, #0
 8005db2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005db6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005dba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005dbe:	4689      	mov	r9, r1
 8005dc0:	4692      	mov	sl, r2
 8005dc2:	eb19 0005 	adds.w	r0, r9, r5
 8005dc6:	eb4a 0106 	adc.w	r1, sl, r6
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	461d      	mov	r5, r3
 8005dd0:	f04f 0600 	mov.w	r6, #0
 8005dd4:	196b      	adds	r3, r5, r5
 8005dd6:	eb46 0406 	adc.w	r4, r6, r6
 8005dda:	461a      	mov	r2, r3
 8005ddc:	4623      	mov	r3, r4
 8005dde:	f7fa fe87 	bl	8000af0 <__aeabi_uldivmod>
 8005de2:	4603      	mov	r3, r0
 8005de4:	460c      	mov	r4, r1
 8005de6:	461a      	mov	r2, r3
 8005de8:	4b2c      	ldr	r3, [pc, #176]	; (8005e9c <UART_SetConfig+0x384>)
 8005dea:	fba3 1302 	umull	r1, r3, r3, r2
 8005dee:	095b      	lsrs	r3, r3, #5
 8005df0:	2164      	movs	r1, #100	; 0x64
 8005df2:	fb01 f303 	mul.w	r3, r1, r3
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	3332      	adds	r3, #50	; 0x32
 8005dfc:	4a27      	ldr	r2, [pc, #156]	; (8005e9c <UART_SetConfig+0x384>)
 8005dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005e02:	095b      	lsrs	r3, r3, #5
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e0a:	4498      	add	r8, r3
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	461d      	mov	r5, r3
 8005e10:	f04f 0600 	mov.w	r6, #0
 8005e14:	46a9      	mov	r9, r5
 8005e16:	46b2      	mov	sl, r6
 8005e18:	eb19 0309 	adds.w	r3, r9, r9
 8005e1c:	eb4a 040a 	adc.w	r4, sl, sl
 8005e20:	4699      	mov	r9, r3
 8005e22:	46a2      	mov	sl, r4
 8005e24:	eb19 0905 	adds.w	r9, r9, r5
 8005e28:	eb4a 0a06 	adc.w	sl, sl, r6
 8005e2c:	f04f 0100 	mov.w	r1, #0
 8005e30:	f04f 0200 	mov.w	r2, #0
 8005e34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e40:	4689      	mov	r9, r1
 8005e42:	4692      	mov	sl, r2
 8005e44:	eb19 0005 	adds.w	r0, r9, r5
 8005e48:	eb4a 0106 	adc.w	r1, sl, r6
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	461d      	mov	r5, r3
 8005e52:	f04f 0600 	mov.w	r6, #0
 8005e56:	196b      	adds	r3, r5, r5
 8005e58:	eb46 0406 	adc.w	r4, r6, r6
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	4623      	mov	r3, r4
 8005e60:	f7fa fe46 	bl	8000af0 <__aeabi_uldivmod>
 8005e64:	4603      	mov	r3, r0
 8005e66:	460c      	mov	r4, r1
 8005e68:	461a      	mov	r2, r3
 8005e6a:	4b0c      	ldr	r3, [pc, #48]	; (8005e9c <UART_SetConfig+0x384>)
 8005e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e70:	095b      	lsrs	r3, r3, #5
 8005e72:	2164      	movs	r1, #100	; 0x64
 8005e74:	fb01 f303 	mul.w	r3, r1, r3
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	3332      	adds	r3, #50	; 0x32
 8005e7e:	4a07      	ldr	r2, [pc, #28]	; (8005e9c <UART_SetConfig+0x384>)
 8005e80:	fba2 2303 	umull	r2, r3, r2, r3
 8005e84:	095b      	lsrs	r3, r3, #5
 8005e86:	f003 0207 	and.w	r2, r3, #7
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4442      	add	r2, r8
 8005e90:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005e92:	e1b2      	b.n	80061fa <UART_SetConfig+0x6e2>
 8005e94:	40011000 	.word	0x40011000
 8005e98:	40011400 	.word	0x40011400
 8005e9c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4ad7      	ldr	r2, [pc, #860]	; (8006204 <UART_SetConfig+0x6ec>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d005      	beq.n	8005eb6 <UART_SetConfig+0x39e>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4ad6      	ldr	r2, [pc, #856]	; (8006208 <UART_SetConfig+0x6f0>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	f040 80d1 	bne.w	8006058 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005eb6:	f7fd ff2f 	bl	8003d18 <HAL_RCC_GetPCLK2Freq>
 8005eba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	469a      	mov	sl, r3
 8005ec0:	f04f 0b00 	mov.w	fp, #0
 8005ec4:	46d0      	mov	r8, sl
 8005ec6:	46d9      	mov	r9, fp
 8005ec8:	eb18 0308 	adds.w	r3, r8, r8
 8005ecc:	eb49 0409 	adc.w	r4, r9, r9
 8005ed0:	4698      	mov	r8, r3
 8005ed2:	46a1      	mov	r9, r4
 8005ed4:	eb18 080a 	adds.w	r8, r8, sl
 8005ed8:	eb49 090b 	adc.w	r9, r9, fp
 8005edc:	f04f 0100 	mov.w	r1, #0
 8005ee0:	f04f 0200 	mov.w	r2, #0
 8005ee4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005ee8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005eec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ef0:	4688      	mov	r8, r1
 8005ef2:	4691      	mov	r9, r2
 8005ef4:	eb1a 0508 	adds.w	r5, sl, r8
 8005ef8:	eb4b 0609 	adc.w	r6, fp, r9
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	4619      	mov	r1, r3
 8005f02:	f04f 0200 	mov.w	r2, #0
 8005f06:	f04f 0300 	mov.w	r3, #0
 8005f0a:	f04f 0400 	mov.w	r4, #0
 8005f0e:	0094      	lsls	r4, r2, #2
 8005f10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f14:	008b      	lsls	r3, r1, #2
 8005f16:	461a      	mov	r2, r3
 8005f18:	4623      	mov	r3, r4
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	4631      	mov	r1, r6
 8005f1e:	f7fa fde7 	bl	8000af0 <__aeabi_uldivmod>
 8005f22:	4603      	mov	r3, r0
 8005f24:	460c      	mov	r4, r1
 8005f26:	461a      	mov	r2, r3
 8005f28:	4bb8      	ldr	r3, [pc, #736]	; (800620c <UART_SetConfig+0x6f4>)
 8005f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f2e:	095b      	lsrs	r3, r3, #5
 8005f30:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	469b      	mov	fp, r3
 8005f38:	f04f 0c00 	mov.w	ip, #0
 8005f3c:	46d9      	mov	r9, fp
 8005f3e:	46e2      	mov	sl, ip
 8005f40:	eb19 0309 	adds.w	r3, r9, r9
 8005f44:	eb4a 040a 	adc.w	r4, sl, sl
 8005f48:	4699      	mov	r9, r3
 8005f4a:	46a2      	mov	sl, r4
 8005f4c:	eb19 090b 	adds.w	r9, r9, fp
 8005f50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f54:	f04f 0100 	mov.w	r1, #0
 8005f58:	f04f 0200 	mov.w	r2, #0
 8005f5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f68:	4689      	mov	r9, r1
 8005f6a:	4692      	mov	sl, r2
 8005f6c:	eb1b 0509 	adds.w	r5, fp, r9
 8005f70:	eb4c 060a 	adc.w	r6, ip, sl
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	4619      	mov	r1, r3
 8005f7a:	f04f 0200 	mov.w	r2, #0
 8005f7e:	f04f 0300 	mov.w	r3, #0
 8005f82:	f04f 0400 	mov.w	r4, #0
 8005f86:	0094      	lsls	r4, r2, #2
 8005f88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f8c:	008b      	lsls	r3, r1, #2
 8005f8e:	461a      	mov	r2, r3
 8005f90:	4623      	mov	r3, r4
 8005f92:	4628      	mov	r0, r5
 8005f94:	4631      	mov	r1, r6
 8005f96:	f7fa fdab 	bl	8000af0 <__aeabi_uldivmod>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	4b9a      	ldr	r3, [pc, #616]	; (800620c <UART_SetConfig+0x6f4>)
 8005fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8005fa6:	095b      	lsrs	r3, r3, #5
 8005fa8:	2164      	movs	r1, #100	; 0x64
 8005faa:	fb01 f303 	mul.w	r3, r1, r3
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	3332      	adds	r3, #50	; 0x32
 8005fb4:	4a95      	ldr	r2, [pc, #596]	; (800620c <UART_SetConfig+0x6f4>)
 8005fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fba:	095b      	lsrs	r3, r3, #5
 8005fbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fc0:	4498      	add	r8, r3
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	469b      	mov	fp, r3
 8005fc6:	f04f 0c00 	mov.w	ip, #0
 8005fca:	46d9      	mov	r9, fp
 8005fcc:	46e2      	mov	sl, ip
 8005fce:	eb19 0309 	adds.w	r3, r9, r9
 8005fd2:	eb4a 040a 	adc.w	r4, sl, sl
 8005fd6:	4699      	mov	r9, r3
 8005fd8:	46a2      	mov	sl, r4
 8005fda:	eb19 090b 	adds.w	r9, r9, fp
 8005fde:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005fe2:	f04f 0100 	mov.w	r1, #0
 8005fe6:	f04f 0200 	mov.w	r2, #0
 8005fea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ff2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ff6:	4689      	mov	r9, r1
 8005ff8:	4692      	mov	sl, r2
 8005ffa:	eb1b 0509 	adds.w	r5, fp, r9
 8005ffe:	eb4c 060a 	adc.w	r6, ip, sl
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	4619      	mov	r1, r3
 8006008:	f04f 0200 	mov.w	r2, #0
 800600c:	f04f 0300 	mov.w	r3, #0
 8006010:	f04f 0400 	mov.w	r4, #0
 8006014:	0094      	lsls	r4, r2, #2
 8006016:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800601a:	008b      	lsls	r3, r1, #2
 800601c:	461a      	mov	r2, r3
 800601e:	4623      	mov	r3, r4
 8006020:	4628      	mov	r0, r5
 8006022:	4631      	mov	r1, r6
 8006024:	f7fa fd64 	bl	8000af0 <__aeabi_uldivmod>
 8006028:	4603      	mov	r3, r0
 800602a:	460c      	mov	r4, r1
 800602c:	461a      	mov	r2, r3
 800602e:	4b77      	ldr	r3, [pc, #476]	; (800620c <UART_SetConfig+0x6f4>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	; 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	3332      	adds	r3, #50	; 0x32
 8006042:	4a72      	ldr	r2, [pc, #456]	; (800620c <UART_SetConfig+0x6f4>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	f003 020f 	and.w	r2, r3, #15
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4442      	add	r2, r8
 8006054:	609a      	str	r2, [r3, #8]
 8006056:	e0d0      	b.n	80061fa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006058:	f7fd fe4a 	bl	8003cf0 <HAL_RCC_GetPCLK1Freq>
 800605c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	469a      	mov	sl, r3
 8006062:	f04f 0b00 	mov.w	fp, #0
 8006066:	46d0      	mov	r8, sl
 8006068:	46d9      	mov	r9, fp
 800606a:	eb18 0308 	adds.w	r3, r8, r8
 800606e:	eb49 0409 	adc.w	r4, r9, r9
 8006072:	4698      	mov	r8, r3
 8006074:	46a1      	mov	r9, r4
 8006076:	eb18 080a 	adds.w	r8, r8, sl
 800607a:	eb49 090b 	adc.w	r9, r9, fp
 800607e:	f04f 0100 	mov.w	r1, #0
 8006082:	f04f 0200 	mov.w	r2, #0
 8006086:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800608a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800608e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006092:	4688      	mov	r8, r1
 8006094:	4691      	mov	r9, r2
 8006096:	eb1a 0508 	adds.w	r5, sl, r8
 800609a:	eb4b 0609 	adc.w	r6, fp, r9
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	4619      	mov	r1, r3
 80060a4:	f04f 0200 	mov.w	r2, #0
 80060a8:	f04f 0300 	mov.w	r3, #0
 80060ac:	f04f 0400 	mov.w	r4, #0
 80060b0:	0094      	lsls	r4, r2, #2
 80060b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80060b6:	008b      	lsls	r3, r1, #2
 80060b8:	461a      	mov	r2, r3
 80060ba:	4623      	mov	r3, r4
 80060bc:	4628      	mov	r0, r5
 80060be:	4631      	mov	r1, r6
 80060c0:	f7fa fd16 	bl	8000af0 <__aeabi_uldivmod>
 80060c4:	4603      	mov	r3, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	461a      	mov	r2, r3
 80060ca:	4b50      	ldr	r3, [pc, #320]	; (800620c <UART_SetConfig+0x6f4>)
 80060cc:	fba3 2302 	umull	r2, r3, r3, r2
 80060d0:	095b      	lsrs	r3, r3, #5
 80060d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	469b      	mov	fp, r3
 80060da:	f04f 0c00 	mov.w	ip, #0
 80060de:	46d9      	mov	r9, fp
 80060e0:	46e2      	mov	sl, ip
 80060e2:	eb19 0309 	adds.w	r3, r9, r9
 80060e6:	eb4a 040a 	adc.w	r4, sl, sl
 80060ea:	4699      	mov	r9, r3
 80060ec:	46a2      	mov	sl, r4
 80060ee:	eb19 090b 	adds.w	r9, r9, fp
 80060f2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80060f6:	f04f 0100 	mov.w	r1, #0
 80060fa:	f04f 0200 	mov.w	r2, #0
 80060fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006102:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006106:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800610a:	4689      	mov	r9, r1
 800610c:	4692      	mov	sl, r2
 800610e:	eb1b 0509 	adds.w	r5, fp, r9
 8006112:	eb4c 060a 	adc.w	r6, ip, sl
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	4619      	mov	r1, r3
 800611c:	f04f 0200 	mov.w	r2, #0
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	f04f 0400 	mov.w	r4, #0
 8006128:	0094      	lsls	r4, r2, #2
 800612a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800612e:	008b      	lsls	r3, r1, #2
 8006130:	461a      	mov	r2, r3
 8006132:	4623      	mov	r3, r4
 8006134:	4628      	mov	r0, r5
 8006136:	4631      	mov	r1, r6
 8006138:	f7fa fcda 	bl	8000af0 <__aeabi_uldivmod>
 800613c:	4603      	mov	r3, r0
 800613e:	460c      	mov	r4, r1
 8006140:	461a      	mov	r2, r3
 8006142:	4b32      	ldr	r3, [pc, #200]	; (800620c <UART_SetConfig+0x6f4>)
 8006144:	fba3 1302 	umull	r1, r3, r3, r2
 8006148:	095b      	lsrs	r3, r3, #5
 800614a:	2164      	movs	r1, #100	; 0x64
 800614c:	fb01 f303 	mul.w	r3, r1, r3
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	011b      	lsls	r3, r3, #4
 8006154:	3332      	adds	r3, #50	; 0x32
 8006156:	4a2d      	ldr	r2, [pc, #180]	; (800620c <UART_SetConfig+0x6f4>)
 8006158:	fba2 2303 	umull	r2, r3, r2, r3
 800615c:	095b      	lsrs	r3, r3, #5
 800615e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006162:	4498      	add	r8, r3
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	469b      	mov	fp, r3
 8006168:	f04f 0c00 	mov.w	ip, #0
 800616c:	46d9      	mov	r9, fp
 800616e:	46e2      	mov	sl, ip
 8006170:	eb19 0309 	adds.w	r3, r9, r9
 8006174:	eb4a 040a 	adc.w	r4, sl, sl
 8006178:	4699      	mov	r9, r3
 800617a:	46a2      	mov	sl, r4
 800617c:	eb19 090b 	adds.w	r9, r9, fp
 8006180:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006184:	f04f 0100 	mov.w	r1, #0
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006190:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006194:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006198:	4689      	mov	r9, r1
 800619a:	4692      	mov	sl, r2
 800619c:	eb1b 0509 	adds.w	r5, fp, r9
 80061a0:	eb4c 060a 	adc.w	r6, ip, sl
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	4619      	mov	r1, r3
 80061aa:	f04f 0200 	mov.w	r2, #0
 80061ae:	f04f 0300 	mov.w	r3, #0
 80061b2:	f04f 0400 	mov.w	r4, #0
 80061b6:	0094      	lsls	r4, r2, #2
 80061b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80061bc:	008b      	lsls	r3, r1, #2
 80061be:	461a      	mov	r2, r3
 80061c0:	4623      	mov	r3, r4
 80061c2:	4628      	mov	r0, r5
 80061c4:	4631      	mov	r1, r6
 80061c6:	f7fa fc93 	bl	8000af0 <__aeabi_uldivmod>
 80061ca:	4603      	mov	r3, r0
 80061cc:	460c      	mov	r4, r1
 80061ce:	461a      	mov	r2, r3
 80061d0:	4b0e      	ldr	r3, [pc, #56]	; (800620c <UART_SetConfig+0x6f4>)
 80061d2:	fba3 1302 	umull	r1, r3, r3, r2
 80061d6:	095b      	lsrs	r3, r3, #5
 80061d8:	2164      	movs	r1, #100	; 0x64
 80061da:	fb01 f303 	mul.w	r3, r1, r3
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	3332      	adds	r3, #50	; 0x32
 80061e4:	4a09      	ldr	r2, [pc, #36]	; (800620c <UART_SetConfig+0x6f4>)
 80061e6:	fba2 2303 	umull	r2, r3, r2, r3
 80061ea:	095b      	lsrs	r3, r3, #5
 80061ec:	f003 020f 	and.w	r2, r3, #15
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4442      	add	r2, r8
 80061f6:	609a      	str	r2, [r3, #8]
}
 80061f8:	e7ff      	b.n	80061fa <UART_SetConfig+0x6e2>
 80061fa:	bf00      	nop
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006204:	40011000 	.word	0x40011000
 8006208:	40011400 	.word	0x40011400
 800620c:	51eb851f 	.word	0x51eb851f

08006210 <__errno>:
 8006210:	4b01      	ldr	r3, [pc, #4]	; (8006218 <__errno+0x8>)
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	2000000c 	.word	0x2000000c

0800621c <__libc_init_array>:
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	4e0d      	ldr	r6, [pc, #52]	; (8006254 <__libc_init_array+0x38>)
 8006220:	4c0d      	ldr	r4, [pc, #52]	; (8006258 <__libc_init_array+0x3c>)
 8006222:	1ba4      	subs	r4, r4, r6
 8006224:	10a4      	asrs	r4, r4, #2
 8006226:	2500      	movs	r5, #0
 8006228:	42a5      	cmp	r5, r4
 800622a:	d109      	bne.n	8006240 <__libc_init_array+0x24>
 800622c:	4e0b      	ldr	r6, [pc, #44]	; (800625c <__libc_init_array+0x40>)
 800622e:	4c0c      	ldr	r4, [pc, #48]	; (8006260 <__libc_init_array+0x44>)
 8006230:	f001 fa70 	bl	8007714 <_init>
 8006234:	1ba4      	subs	r4, r4, r6
 8006236:	10a4      	asrs	r4, r4, #2
 8006238:	2500      	movs	r5, #0
 800623a:	42a5      	cmp	r5, r4
 800623c:	d105      	bne.n	800624a <__libc_init_array+0x2e>
 800623e:	bd70      	pop	{r4, r5, r6, pc}
 8006240:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006244:	4798      	blx	r3
 8006246:	3501      	adds	r5, #1
 8006248:	e7ee      	b.n	8006228 <__libc_init_array+0xc>
 800624a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800624e:	4798      	blx	r3
 8006250:	3501      	adds	r5, #1
 8006252:	e7f2      	b.n	800623a <__libc_init_array+0x1e>
 8006254:	080077e8 	.word	0x080077e8
 8006258:	080077e8 	.word	0x080077e8
 800625c:	080077e8 	.word	0x080077e8
 8006260:	080077ec 	.word	0x080077ec

08006264 <memset>:
 8006264:	4402      	add	r2, r0
 8006266:	4603      	mov	r3, r0
 8006268:	4293      	cmp	r3, r2
 800626a:	d100      	bne.n	800626e <memset+0xa>
 800626c:	4770      	bx	lr
 800626e:	f803 1b01 	strb.w	r1, [r3], #1
 8006272:	e7f9      	b.n	8006268 <memset+0x4>
 8006274:	0000      	movs	r0, r0
	...

08006278 <atan>:
 8006278:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800627c:	ec55 4b10 	vmov	r4, r5, d0
 8006280:	4bc3      	ldr	r3, [pc, #780]	; (8006590 <atan+0x318>)
 8006282:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006286:	429e      	cmp	r6, r3
 8006288:	46ab      	mov	fp, r5
 800628a:	dd18      	ble.n	80062be <atan+0x46>
 800628c:	4bc1      	ldr	r3, [pc, #772]	; (8006594 <atan+0x31c>)
 800628e:	429e      	cmp	r6, r3
 8006290:	dc01      	bgt.n	8006296 <atan+0x1e>
 8006292:	d109      	bne.n	80062a8 <atan+0x30>
 8006294:	b144      	cbz	r4, 80062a8 <atan+0x30>
 8006296:	4622      	mov	r2, r4
 8006298:	462b      	mov	r3, r5
 800629a:	4620      	mov	r0, r4
 800629c:	4629      	mov	r1, r5
 800629e:	f7f9 ffa1 	bl	80001e4 <__adddf3>
 80062a2:	4604      	mov	r4, r0
 80062a4:	460d      	mov	r5, r1
 80062a6:	e006      	b.n	80062b6 <atan+0x3e>
 80062a8:	f1bb 0f00 	cmp.w	fp, #0
 80062ac:	f340 8131 	ble.w	8006512 <atan+0x29a>
 80062b0:	a59b      	add	r5, pc, #620	; (adr r5, 8006520 <atan+0x2a8>)
 80062b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80062b6:	ec45 4b10 	vmov	d0, r4, r5
 80062ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062be:	4bb6      	ldr	r3, [pc, #728]	; (8006598 <atan+0x320>)
 80062c0:	429e      	cmp	r6, r3
 80062c2:	dc14      	bgt.n	80062ee <atan+0x76>
 80062c4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80062c8:	429e      	cmp	r6, r3
 80062ca:	dc0d      	bgt.n	80062e8 <atan+0x70>
 80062cc:	a396      	add	r3, pc, #600	; (adr r3, 8006528 <atan+0x2b0>)
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	ee10 0a10 	vmov	r0, s0
 80062d6:	4629      	mov	r1, r5
 80062d8:	f7f9 ff84 	bl	80001e4 <__adddf3>
 80062dc:	2200      	movs	r2, #0
 80062de:	4baf      	ldr	r3, [pc, #700]	; (800659c <atan+0x324>)
 80062e0:	f7fa fbc6 	bl	8000a70 <__aeabi_dcmpgt>
 80062e4:	2800      	cmp	r0, #0
 80062e6:	d1e6      	bne.n	80062b6 <atan+0x3e>
 80062e8:	f04f 3aff 	mov.w	sl, #4294967295
 80062ec:	e02b      	b.n	8006346 <atan+0xce>
 80062ee:	f000 f963 	bl	80065b8 <fabs>
 80062f2:	4bab      	ldr	r3, [pc, #684]	; (80065a0 <atan+0x328>)
 80062f4:	429e      	cmp	r6, r3
 80062f6:	ec55 4b10 	vmov	r4, r5, d0
 80062fa:	f300 80bf 	bgt.w	800647c <atan+0x204>
 80062fe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8006302:	429e      	cmp	r6, r3
 8006304:	f300 80a0 	bgt.w	8006448 <atan+0x1d0>
 8006308:	ee10 2a10 	vmov	r2, s0
 800630c:	ee10 0a10 	vmov	r0, s0
 8006310:	462b      	mov	r3, r5
 8006312:	4629      	mov	r1, r5
 8006314:	f7f9 ff66 	bl	80001e4 <__adddf3>
 8006318:	2200      	movs	r2, #0
 800631a:	4ba0      	ldr	r3, [pc, #640]	; (800659c <atan+0x324>)
 800631c:	f7f9 ff60 	bl	80001e0 <__aeabi_dsub>
 8006320:	2200      	movs	r2, #0
 8006322:	4606      	mov	r6, r0
 8006324:	460f      	mov	r7, r1
 8006326:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800632a:	4620      	mov	r0, r4
 800632c:	4629      	mov	r1, r5
 800632e:	f7f9 ff59 	bl	80001e4 <__adddf3>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	4630      	mov	r0, r6
 8006338:	4639      	mov	r1, r7
 800633a:	f7fa fa33 	bl	80007a4 <__aeabi_ddiv>
 800633e:	f04f 0a00 	mov.w	sl, #0
 8006342:	4604      	mov	r4, r0
 8006344:	460d      	mov	r5, r1
 8006346:	4622      	mov	r2, r4
 8006348:	462b      	mov	r3, r5
 800634a:	4620      	mov	r0, r4
 800634c:	4629      	mov	r1, r5
 800634e:	f7fa f8ff 	bl	8000550 <__aeabi_dmul>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	4680      	mov	r8, r0
 8006358:	4689      	mov	r9, r1
 800635a:	f7fa f8f9 	bl	8000550 <__aeabi_dmul>
 800635e:	a374      	add	r3, pc, #464	; (adr r3, 8006530 <atan+0x2b8>)
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	4606      	mov	r6, r0
 8006366:	460f      	mov	r7, r1
 8006368:	f7fa f8f2 	bl	8000550 <__aeabi_dmul>
 800636c:	a372      	add	r3, pc, #456	; (adr r3, 8006538 <atan+0x2c0>)
 800636e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006372:	f7f9 ff37 	bl	80001e4 <__adddf3>
 8006376:	4632      	mov	r2, r6
 8006378:	463b      	mov	r3, r7
 800637a:	f7fa f8e9 	bl	8000550 <__aeabi_dmul>
 800637e:	a370      	add	r3, pc, #448	; (adr r3, 8006540 <atan+0x2c8>)
 8006380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006384:	f7f9 ff2e 	bl	80001e4 <__adddf3>
 8006388:	4632      	mov	r2, r6
 800638a:	463b      	mov	r3, r7
 800638c:	f7fa f8e0 	bl	8000550 <__aeabi_dmul>
 8006390:	a36d      	add	r3, pc, #436	; (adr r3, 8006548 <atan+0x2d0>)
 8006392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006396:	f7f9 ff25 	bl	80001e4 <__adddf3>
 800639a:	4632      	mov	r2, r6
 800639c:	463b      	mov	r3, r7
 800639e:	f7fa f8d7 	bl	8000550 <__aeabi_dmul>
 80063a2:	a36b      	add	r3, pc, #428	; (adr r3, 8006550 <atan+0x2d8>)
 80063a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a8:	f7f9 ff1c 	bl	80001e4 <__adddf3>
 80063ac:	4632      	mov	r2, r6
 80063ae:	463b      	mov	r3, r7
 80063b0:	f7fa f8ce 	bl	8000550 <__aeabi_dmul>
 80063b4:	a368      	add	r3, pc, #416	; (adr r3, 8006558 <atan+0x2e0>)
 80063b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ba:	f7f9 ff13 	bl	80001e4 <__adddf3>
 80063be:	4642      	mov	r2, r8
 80063c0:	464b      	mov	r3, r9
 80063c2:	f7fa f8c5 	bl	8000550 <__aeabi_dmul>
 80063c6:	a366      	add	r3, pc, #408	; (adr r3, 8006560 <atan+0x2e8>)
 80063c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063cc:	4680      	mov	r8, r0
 80063ce:	4689      	mov	r9, r1
 80063d0:	4630      	mov	r0, r6
 80063d2:	4639      	mov	r1, r7
 80063d4:	f7fa f8bc 	bl	8000550 <__aeabi_dmul>
 80063d8:	a363      	add	r3, pc, #396	; (adr r3, 8006568 <atan+0x2f0>)
 80063da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063de:	f7f9 feff 	bl	80001e0 <__aeabi_dsub>
 80063e2:	4632      	mov	r2, r6
 80063e4:	463b      	mov	r3, r7
 80063e6:	f7fa f8b3 	bl	8000550 <__aeabi_dmul>
 80063ea:	a361      	add	r3, pc, #388	; (adr r3, 8006570 <atan+0x2f8>)
 80063ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f0:	f7f9 fef6 	bl	80001e0 <__aeabi_dsub>
 80063f4:	4632      	mov	r2, r6
 80063f6:	463b      	mov	r3, r7
 80063f8:	f7fa f8aa 	bl	8000550 <__aeabi_dmul>
 80063fc:	a35e      	add	r3, pc, #376	; (adr r3, 8006578 <atan+0x300>)
 80063fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006402:	f7f9 feed 	bl	80001e0 <__aeabi_dsub>
 8006406:	4632      	mov	r2, r6
 8006408:	463b      	mov	r3, r7
 800640a:	f7fa f8a1 	bl	8000550 <__aeabi_dmul>
 800640e:	a35c      	add	r3, pc, #368	; (adr r3, 8006580 <atan+0x308>)
 8006410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006414:	f7f9 fee4 	bl	80001e0 <__aeabi_dsub>
 8006418:	4632      	mov	r2, r6
 800641a:	463b      	mov	r3, r7
 800641c:	f7fa f898 	bl	8000550 <__aeabi_dmul>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4640      	mov	r0, r8
 8006426:	4649      	mov	r1, r9
 8006428:	f7f9 fedc 	bl	80001e4 <__adddf3>
 800642c:	4622      	mov	r2, r4
 800642e:	462b      	mov	r3, r5
 8006430:	f7fa f88e 	bl	8000550 <__aeabi_dmul>
 8006434:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006438:	4602      	mov	r2, r0
 800643a:	460b      	mov	r3, r1
 800643c:	d14b      	bne.n	80064d6 <atan+0x25e>
 800643e:	4620      	mov	r0, r4
 8006440:	4629      	mov	r1, r5
 8006442:	f7f9 fecd 	bl	80001e0 <__aeabi_dsub>
 8006446:	e72c      	b.n	80062a2 <atan+0x2a>
 8006448:	ee10 0a10 	vmov	r0, s0
 800644c:	2200      	movs	r2, #0
 800644e:	4b53      	ldr	r3, [pc, #332]	; (800659c <atan+0x324>)
 8006450:	4629      	mov	r1, r5
 8006452:	f7f9 fec5 	bl	80001e0 <__aeabi_dsub>
 8006456:	2200      	movs	r2, #0
 8006458:	4606      	mov	r6, r0
 800645a:	460f      	mov	r7, r1
 800645c:	4b4f      	ldr	r3, [pc, #316]	; (800659c <atan+0x324>)
 800645e:	4620      	mov	r0, r4
 8006460:	4629      	mov	r1, r5
 8006462:	f7f9 febf 	bl	80001e4 <__adddf3>
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	4630      	mov	r0, r6
 800646c:	4639      	mov	r1, r7
 800646e:	f7fa f999 	bl	80007a4 <__aeabi_ddiv>
 8006472:	f04f 0a01 	mov.w	sl, #1
 8006476:	4604      	mov	r4, r0
 8006478:	460d      	mov	r5, r1
 800647a:	e764      	b.n	8006346 <atan+0xce>
 800647c:	4b49      	ldr	r3, [pc, #292]	; (80065a4 <atan+0x32c>)
 800647e:	429e      	cmp	r6, r3
 8006480:	dc1d      	bgt.n	80064be <atan+0x246>
 8006482:	ee10 0a10 	vmov	r0, s0
 8006486:	2200      	movs	r2, #0
 8006488:	4b47      	ldr	r3, [pc, #284]	; (80065a8 <atan+0x330>)
 800648a:	4629      	mov	r1, r5
 800648c:	f7f9 fea8 	bl	80001e0 <__aeabi_dsub>
 8006490:	2200      	movs	r2, #0
 8006492:	4606      	mov	r6, r0
 8006494:	460f      	mov	r7, r1
 8006496:	4b44      	ldr	r3, [pc, #272]	; (80065a8 <atan+0x330>)
 8006498:	4620      	mov	r0, r4
 800649a:	4629      	mov	r1, r5
 800649c:	f7fa f858 	bl	8000550 <__aeabi_dmul>
 80064a0:	2200      	movs	r2, #0
 80064a2:	4b3e      	ldr	r3, [pc, #248]	; (800659c <atan+0x324>)
 80064a4:	f7f9 fe9e 	bl	80001e4 <__adddf3>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4630      	mov	r0, r6
 80064ae:	4639      	mov	r1, r7
 80064b0:	f7fa f978 	bl	80007a4 <__aeabi_ddiv>
 80064b4:	f04f 0a02 	mov.w	sl, #2
 80064b8:	4604      	mov	r4, r0
 80064ba:	460d      	mov	r5, r1
 80064bc:	e743      	b.n	8006346 <atan+0xce>
 80064be:	462b      	mov	r3, r5
 80064c0:	ee10 2a10 	vmov	r2, s0
 80064c4:	2000      	movs	r0, #0
 80064c6:	4939      	ldr	r1, [pc, #228]	; (80065ac <atan+0x334>)
 80064c8:	f7fa f96c 	bl	80007a4 <__aeabi_ddiv>
 80064cc:	f04f 0a03 	mov.w	sl, #3
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	e737      	b.n	8006346 <atan+0xce>
 80064d6:	4b36      	ldr	r3, [pc, #216]	; (80065b0 <atan+0x338>)
 80064d8:	4e36      	ldr	r6, [pc, #216]	; (80065b4 <atan+0x33c>)
 80064da:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 80064de:	4456      	add	r6, sl
 80064e0:	449a      	add	sl, r3
 80064e2:	e9da 2300 	ldrd	r2, r3, [sl]
 80064e6:	f7f9 fe7b 	bl	80001e0 <__aeabi_dsub>
 80064ea:	4622      	mov	r2, r4
 80064ec:	462b      	mov	r3, r5
 80064ee:	f7f9 fe77 	bl	80001e0 <__aeabi_dsub>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80064fa:	f7f9 fe71 	bl	80001e0 <__aeabi_dsub>
 80064fe:	f1bb 0f00 	cmp.w	fp, #0
 8006502:	4604      	mov	r4, r0
 8006504:	460d      	mov	r5, r1
 8006506:	f6bf aed6 	bge.w	80062b6 <atan+0x3e>
 800650a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800650e:	461d      	mov	r5, r3
 8006510:	e6d1      	b.n	80062b6 <atan+0x3e>
 8006512:	a51d      	add	r5, pc, #116	; (adr r5, 8006588 <atan+0x310>)
 8006514:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006518:	e6cd      	b.n	80062b6 <atan+0x3e>
 800651a:	bf00      	nop
 800651c:	f3af 8000 	nop.w
 8006520:	54442d18 	.word	0x54442d18
 8006524:	3ff921fb 	.word	0x3ff921fb
 8006528:	8800759c 	.word	0x8800759c
 800652c:	7e37e43c 	.word	0x7e37e43c
 8006530:	e322da11 	.word	0xe322da11
 8006534:	3f90ad3a 	.word	0x3f90ad3a
 8006538:	24760deb 	.word	0x24760deb
 800653c:	3fa97b4b 	.word	0x3fa97b4b
 8006540:	a0d03d51 	.word	0xa0d03d51
 8006544:	3fb10d66 	.word	0x3fb10d66
 8006548:	c54c206e 	.word	0xc54c206e
 800654c:	3fb745cd 	.word	0x3fb745cd
 8006550:	920083ff 	.word	0x920083ff
 8006554:	3fc24924 	.word	0x3fc24924
 8006558:	5555550d 	.word	0x5555550d
 800655c:	3fd55555 	.word	0x3fd55555
 8006560:	2c6a6c2f 	.word	0x2c6a6c2f
 8006564:	bfa2b444 	.word	0xbfa2b444
 8006568:	52defd9a 	.word	0x52defd9a
 800656c:	3fadde2d 	.word	0x3fadde2d
 8006570:	af749a6d 	.word	0xaf749a6d
 8006574:	3fb3b0f2 	.word	0x3fb3b0f2
 8006578:	fe231671 	.word	0xfe231671
 800657c:	3fbc71c6 	.word	0x3fbc71c6
 8006580:	9998ebc4 	.word	0x9998ebc4
 8006584:	3fc99999 	.word	0x3fc99999
 8006588:	54442d18 	.word	0x54442d18
 800658c:	bff921fb 	.word	0xbff921fb
 8006590:	440fffff 	.word	0x440fffff
 8006594:	7ff00000 	.word	0x7ff00000
 8006598:	3fdbffff 	.word	0x3fdbffff
 800659c:	3ff00000 	.word	0x3ff00000
 80065a0:	3ff2ffff 	.word	0x3ff2ffff
 80065a4:	40037fff 	.word	0x40037fff
 80065a8:	3ff80000 	.word	0x3ff80000
 80065ac:	bff00000 	.word	0xbff00000
 80065b0:	08007770 	.word	0x08007770
 80065b4:	08007750 	.word	0x08007750

080065b8 <fabs>:
 80065b8:	ec51 0b10 	vmov	r0, r1, d0
 80065bc:	ee10 2a10 	vmov	r2, s0
 80065c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80065c4:	ec43 2b10 	vmov	d0, r2, r3
 80065c8:	4770      	bx	lr
	...

080065cc <pow>:
 80065cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d0:	ed2d 8b04 	vpush	{d8-d9}
 80065d4:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80068a8 <pow+0x2dc>
 80065d8:	b08d      	sub	sp, #52	; 0x34
 80065da:	ec57 6b10 	vmov	r6, r7, d0
 80065de:	ec55 4b11 	vmov	r4, r5, d1
 80065e2:	f000 f9bd 	bl	8006960 <__ieee754_pow>
 80065e6:	f999 3000 	ldrsb.w	r3, [r9]
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	3301      	adds	r3, #1
 80065ee:	eeb0 8a40 	vmov.f32	s16, s0
 80065f2:	eef0 8a60 	vmov.f32	s17, s1
 80065f6:	46c8      	mov	r8, r9
 80065f8:	d05f      	beq.n	80066ba <pow+0xee>
 80065fa:	4622      	mov	r2, r4
 80065fc:	462b      	mov	r3, r5
 80065fe:	4620      	mov	r0, r4
 8006600:	4629      	mov	r1, r5
 8006602:	f7fa fa3f 	bl	8000a84 <__aeabi_dcmpun>
 8006606:	4683      	mov	fp, r0
 8006608:	2800      	cmp	r0, #0
 800660a:	d156      	bne.n	80066ba <pow+0xee>
 800660c:	4632      	mov	r2, r6
 800660e:	463b      	mov	r3, r7
 8006610:	4630      	mov	r0, r6
 8006612:	4639      	mov	r1, r7
 8006614:	f7fa fa36 	bl	8000a84 <__aeabi_dcmpun>
 8006618:	9001      	str	r0, [sp, #4]
 800661a:	b1e8      	cbz	r0, 8006658 <pow+0x8c>
 800661c:	2200      	movs	r2, #0
 800661e:	2300      	movs	r3, #0
 8006620:	4620      	mov	r0, r4
 8006622:	4629      	mov	r1, r5
 8006624:	f7fa f9fc 	bl	8000a20 <__aeabi_dcmpeq>
 8006628:	2800      	cmp	r0, #0
 800662a:	d046      	beq.n	80066ba <pow+0xee>
 800662c:	2301      	movs	r3, #1
 800662e:	9302      	str	r3, [sp, #8]
 8006630:	4b96      	ldr	r3, [pc, #600]	; (800688c <pow+0x2c0>)
 8006632:	9303      	str	r3, [sp, #12]
 8006634:	4b96      	ldr	r3, [pc, #600]	; (8006890 <pow+0x2c4>)
 8006636:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800663a:	2200      	movs	r2, #0
 800663c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006640:	9b00      	ldr	r3, [sp, #0]
 8006642:	2b02      	cmp	r3, #2
 8006644:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006648:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800664c:	d033      	beq.n	80066b6 <pow+0xea>
 800664e:	a802      	add	r0, sp, #8
 8006650:	f000 ff4c 	bl	80074ec <matherr>
 8006654:	bb48      	cbnz	r0, 80066aa <pow+0xde>
 8006656:	e05d      	b.n	8006714 <pow+0x148>
 8006658:	f04f 0a00 	mov.w	sl, #0
 800665c:	f04f 0b00 	mov.w	fp, #0
 8006660:	4652      	mov	r2, sl
 8006662:	465b      	mov	r3, fp
 8006664:	4630      	mov	r0, r6
 8006666:	4639      	mov	r1, r7
 8006668:	f7fa f9da 	bl	8000a20 <__aeabi_dcmpeq>
 800666c:	ec4b ab19 	vmov	d9, sl, fp
 8006670:	2800      	cmp	r0, #0
 8006672:	d054      	beq.n	800671e <pow+0x152>
 8006674:	4652      	mov	r2, sl
 8006676:	465b      	mov	r3, fp
 8006678:	4620      	mov	r0, r4
 800667a:	4629      	mov	r1, r5
 800667c:	f7fa f9d0 	bl	8000a20 <__aeabi_dcmpeq>
 8006680:	4680      	mov	r8, r0
 8006682:	b318      	cbz	r0, 80066cc <pow+0x100>
 8006684:	2301      	movs	r3, #1
 8006686:	9302      	str	r3, [sp, #8]
 8006688:	4b80      	ldr	r3, [pc, #512]	; (800688c <pow+0x2c0>)
 800668a:	9303      	str	r3, [sp, #12]
 800668c:	9b01      	ldr	r3, [sp, #4]
 800668e:	930a      	str	r3, [sp, #40]	; 0x28
 8006690:	9b00      	ldr	r3, [sp, #0]
 8006692:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006696:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800669a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d0d5      	beq.n	800664e <pow+0x82>
 80066a2:	4b7b      	ldr	r3, [pc, #492]	; (8006890 <pow+0x2c4>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80066aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ac:	b11b      	cbz	r3, 80066b6 <pow+0xea>
 80066ae:	f7ff fdaf 	bl	8006210 <__errno>
 80066b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b4:	6003      	str	r3, [r0, #0]
 80066b6:	ed9d 8b08 	vldr	d8, [sp, #32]
 80066ba:	eeb0 0a48 	vmov.f32	s0, s16
 80066be:	eef0 0a68 	vmov.f32	s1, s17
 80066c2:	b00d      	add	sp, #52	; 0x34
 80066c4:	ecbd 8b04 	vpop	{d8-d9}
 80066c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066cc:	ec45 4b10 	vmov	d0, r4, r5
 80066d0:	f000 ff04 	bl	80074dc <finite>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d0f0      	beq.n	80066ba <pow+0xee>
 80066d8:	4652      	mov	r2, sl
 80066da:	465b      	mov	r3, fp
 80066dc:	4620      	mov	r0, r4
 80066de:	4629      	mov	r1, r5
 80066e0:	f7fa f9a8 	bl	8000a34 <__aeabi_dcmplt>
 80066e4:	2800      	cmp	r0, #0
 80066e6:	d0e8      	beq.n	80066ba <pow+0xee>
 80066e8:	2301      	movs	r3, #1
 80066ea:	9302      	str	r3, [sp, #8]
 80066ec:	4b67      	ldr	r3, [pc, #412]	; (800688c <pow+0x2c0>)
 80066ee:	9303      	str	r3, [sp, #12]
 80066f0:	f999 3000 	ldrsb.w	r3, [r9]
 80066f4:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80066f8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80066fc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006700:	b913      	cbnz	r3, 8006708 <pow+0x13c>
 8006702:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006706:	e7a2      	b.n	800664e <pow+0x82>
 8006708:	4962      	ldr	r1, [pc, #392]	; (8006894 <pow+0x2c8>)
 800670a:	2000      	movs	r0, #0
 800670c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006710:	2b02      	cmp	r3, #2
 8006712:	d19c      	bne.n	800664e <pow+0x82>
 8006714:	f7ff fd7c 	bl	8006210 <__errno>
 8006718:	2321      	movs	r3, #33	; 0x21
 800671a:	6003      	str	r3, [r0, #0]
 800671c:	e7c5      	b.n	80066aa <pow+0xde>
 800671e:	eeb0 0a48 	vmov.f32	s0, s16
 8006722:	eef0 0a68 	vmov.f32	s1, s17
 8006726:	f000 fed9 	bl	80074dc <finite>
 800672a:	9000      	str	r0, [sp, #0]
 800672c:	2800      	cmp	r0, #0
 800672e:	f040 8081 	bne.w	8006834 <pow+0x268>
 8006732:	ec47 6b10 	vmov	d0, r6, r7
 8006736:	f000 fed1 	bl	80074dc <finite>
 800673a:	2800      	cmp	r0, #0
 800673c:	d07a      	beq.n	8006834 <pow+0x268>
 800673e:	ec45 4b10 	vmov	d0, r4, r5
 8006742:	f000 fecb 	bl	80074dc <finite>
 8006746:	2800      	cmp	r0, #0
 8006748:	d074      	beq.n	8006834 <pow+0x268>
 800674a:	ec53 2b18 	vmov	r2, r3, d8
 800674e:	ee18 0a10 	vmov	r0, s16
 8006752:	4619      	mov	r1, r3
 8006754:	f7fa f996 	bl	8000a84 <__aeabi_dcmpun>
 8006758:	f999 9000 	ldrsb.w	r9, [r9]
 800675c:	4b4b      	ldr	r3, [pc, #300]	; (800688c <pow+0x2c0>)
 800675e:	b1b0      	cbz	r0, 800678e <pow+0x1c2>
 8006760:	2201      	movs	r2, #1
 8006762:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006766:	9b00      	ldr	r3, [sp, #0]
 8006768:	930a      	str	r3, [sp, #40]	; 0x28
 800676a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800676e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006772:	f1b9 0f00 	cmp.w	r9, #0
 8006776:	d0c4      	beq.n	8006702 <pow+0x136>
 8006778:	4652      	mov	r2, sl
 800677a:	465b      	mov	r3, fp
 800677c:	4650      	mov	r0, sl
 800677e:	4659      	mov	r1, fp
 8006780:	f7fa f810 	bl	80007a4 <__aeabi_ddiv>
 8006784:	f1b9 0f02 	cmp.w	r9, #2
 8006788:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800678c:	e7c1      	b.n	8006712 <pow+0x146>
 800678e:	2203      	movs	r2, #3
 8006790:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006794:	900a      	str	r0, [sp, #40]	; 0x28
 8006796:	4629      	mov	r1, r5
 8006798:	4620      	mov	r0, r4
 800679a:	2200      	movs	r2, #0
 800679c:	4b3e      	ldr	r3, [pc, #248]	; (8006898 <pow+0x2cc>)
 800679e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80067a2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80067a6:	f7f9 fed3 	bl	8000550 <__aeabi_dmul>
 80067aa:	4604      	mov	r4, r0
 80067ac:	460d      	mov	r5, r1
 80067ae:	f1b9 0f00 	cmp.w	r9, #0
 80067b2:	d124      	bne.n	80067fe <pow+0x232>
 80067b4:	4b39      	ldr	r3, [pc, #228]	; (800689c <pow+0x2d0>)
 80067b6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80067ba:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80067be:	4630      	mov	r0, r6
 80067c0:	4652      	mov	r2, sl
 80067c2:	465b      	mov	r3, fp
 80067c4:	4639      	mov	r1, r7
 80067c6:	f7fa f935 	bl	8000a34 <__aeabi_dcmplt>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d056      	beq.n	800687c <pow+0x2b0>
 80067ce:	ec45 4b10 	vmov	d0, r4, r5
 80067d2:	f000 fe95 	bl	8007500 <rint>
 80067d6:	4622      	mov	r2, r4
 80067d8:	462b      	mov	r3, r5
 80067da:	ec51 0b10 	vmov	r0, r1, d0
 80067de:	f7fa f91f 	bl	8000a20 <__aeabi_dcmpeq>
 80067e2:	b920      	cbnz	r0, 80067ee <pow+0x222>
 80067e4:	4b2e      	ldr	r3, [pc, #184]	; (80068a0 <pow+0x2d4>)
 80067e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80067ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80067ee:	f998 3000 	ldrsb.w	r3, [r8]
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	d142      	bne.n	800687c <pow+0x2b0>
 80067f6:	f7ff fd0b 	bl	8006210 <__errno>
 80067fa:	2322      	movs	r3, #34	; 0x22
 80067fc:	e78d      	b.n	800671a <pow+0x14e>
 80067fe:	4b29      	ldr	r3, [pc, #164]	; (80068a4 <pow+0x2d8>)
 8006800:	2200      	movs	r2, #0
 8006802:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006806:	4630      	mov	r0, r6
 8006808:	4652      	mov	r2, sl
 800680a:	465b      	mov	r3, fp
 800680c:	4639      	mov	r1, r7
 800680e:	f7fa f911 	bl	8000a34 <__aeabi_dcmplt>
 8006812:	2800      	cmp	r0, #0
 8006814:	d0eb      	beq.n	80067ee <pow+0x222>
 8006816:	ec45 4b10 	vmov	d0, r4, r5
 800681a:	f000 fe71 	bl	8007500 <rint>
 800681e:	4622      	mov	r2, r4
 8006820:	462b      	mov	r3, r5
 8006822:	ec51 0b10 	vmov	r0, r1, d0
 8006826:	f7fa f8fb 	bl	8000a20 <__aeabi_dcmpeq>
 800682a:	2800      	cmp	r0, #0
 800682c:	d1df      	bne.n	80067ee <pow+0x222>
 800682e:	2200      	movs	r2, #0
 8006830:	4b18      	ldr	r3, [pc, #96]	; (8006894 <pow+0x2c8>)
 8006832:	e7da      	b.n	80067ea <pow+0x21e>
 8006834:	2200      	movs	r2, #0
 8006836:	2300      	movs	r3, #0
 8006838:	ec51 0b18 	vmov	r0, r1, d8
 800683c:	f7fa f8f0 	bl	8000a20 <__aeabi_dcmpeq>
 8006840:	2800      	cmp	r0, #0
 8006842:	f43f af3a 	beq.w	80066ba <pow+0xee>
 8006846:	ec47 6b10 	vmov	d0, r6, r7
 800684a:	f000 fe47 	bl	80074dc <finite>
 800684e:	2800      	cmp	r0, #0
 8006850:	f43f af33 	beq.w	80066ba <pow+0xee>
 8006854:	ec45 4b10 	vmov	d0, r4, r5
 8006858:	f000 fe40 	bl	80074dc <finite>
 800685c:	2800      	cmp	r0, #0
 800685e:	f43f af2c 	beq.w	80066ba <pow+0xee>
 8006862:	2304      	movs	r3, #4
 8006864:	9302      	str	r3, [sp, #8]
 8006866:	4b09      	ldr	r3, [pc, #36]	; (800688c <pow+0x2c0>)
 8006868:	9303      	str	r3, [sp, #12]
 800686a:	2300      	movs	r3, #0
 800686c:	930a      	str	r3, [sp, #40]	; 0x28
 800686e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006872:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006876:	ed8d 9b08 	vstr	d9, [sp, #32]
 800687a:	e7b8      	b.n	80067ee <pow+0x222>
 800687c:	a802      	add	r0, sp, #8
 800687e:	f000 fe35 	bl	80074ec <matherr>
 8006882:	2800      	cmp	r0, #0
 8006884:	f47f af11 	bne.w	80066aa <pow+0xde>
 8006888:	e7b5      	b.n	80067f6 <pow+0x22a>
 800688a:	bf00      	nop
 800688c:	08007790 	.word	0x08007790
 8006890:	3ff00000 	.word	0x3ff00000
 8006894:	fff00000 	.word	0xfff00000
 8006898:	3fe00000 	.word	0x3fe00000
 800689c:	47efffff 	.word	0x47efffff
 80068a0:	c7efffff 	.word	0xc7efffff
 80068a4:	7ff00000 	.word	0x7ff00000
 80068a8:	20000070 	.word	0x20000070

080068ac <sqrt>:
 80068ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80068b0:	ed2d 8b02 	vpush	{d8}
 80068b4:	b08b      	sub	sp, #44	; 0x2c
 80068b6:	ec55 4b10 	vmov	r4, r5, d0
 80068ba:	f000 fd5f 	bl	800737c <__ieee754_sqrt>
 80068be:	4b26      	ldr	r3, [pc, #152]	; (8006958 <sqrt+0xac>)
 80068c0:	eeb0 8a40 	vmov.f32	s16, s0
 80068c4:	eef0 8a60 	vmov.f32	s17, s1
 80068c8:	f993 6000 	ldrsb.w	r6, [r3]
 80068cc:	1c73      	adds	r3, r6, #1
 80068ce:	d02a      	beq.n	8006926 <sqrt+0x7a>
 80068d0:	4622      	mov	r2, r4
 80068d2:	462b      	mov	r3, r5
 80068d4:	4620      	mov	r0, r4
 80068d6:	4629      	mov	r1, r5
 80068d8:	f7fa f8d4 	bl	8000a84 <__aeabi_dcmpun>
 80068dc:	4607      	mov	r7, r0
 80068de:	bb10      	cbnz	r0, 8006926 <sqrt+0x7a>
 80068e0:	f04f 0800 	mov.w	r8, #0
 80068e4:	f04f 0900 	mov.w	r9, #0
 80068e8:	4642      	mov	r2, r8
 80068ea:	464b      	mov	r3, r9
 80068ec:	4620      	mov	r0, r4
 80068ee:	4629      	mov	r1, r5
 80068f0:	f7fa f8a0 	bl	8000a34 <__aeabi_dcmplt>
 80068f4:	b1b8      	cbz	r0, 8006926 <sqrt+0x7a>
 80068f6:	2301      	movs	r3, #1
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	4b18      	ldr	r3, [pc, #96]	; (800695c <sqrt+0xb0>)
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	9708      	str	r7, [sp, #32]
 8006900:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006904:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006908:	b9b6      	cbnz	r6, 8006938 <sqrt+0x8c>
 800690a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800690e:	4668      	mov	r0, sp
 8006910:	f000 fdec 	bl	80074ec <matherr>
 8006914:	b1d0      	cbz	r0, 800694c <sqrt+0xa0>
 8006916:	9b08      	ldr	r3, [sp, #32]
 8006918:	b11b      	cbz	r3, 8006922 <sqrt+0x76>
 800691a:	f7ff fc79 	bl	8006210 <__errno>
 800691e:	9b08      	ldr	r3, [sp, #32]
 8006920:	6003      	str	r3, [r0, #0]
 8006922:	ed9d 8b06 	vldr	d8, [sp, #24]
 8006926:	eeb0 0a48 	vmov.f32	s0, s16
 800692a:	eef0 0a68 	vmov.f32	s1, s17
 800692e:	b00b      	add	sp, #44	; 0x2c
 8006930:	ecbd 8b02 	vpop	{d8}
 8006934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006938:	4642      	mov	r2, r8
 800693a:	464b      	mov	r3, r9
 800693c:	4640      	mov	r0, r8
 800693e:	4649      	mov	r1, r9
 8006940:	f7f9 ff30 	bl	80007a4 <__aeabi_ddiv>
 8006944:	2e02      	cmp	r6, #2
 8006946:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800694a:	d1e0      	bne.n	800690e <sqrt+0x62>
 800694c:	f7ff fc60 	bl	8006210 <__errno>
 8006950:	2321      	movs	r3, #33	; 0x21
 8006952:	6003      	str	r3, [r0, #0]
 8006954:	e7df      	b.n	8006916 <sqrt+0x6a>
 8006956:	bf00      	nop
 8006958:	20000070 	.word	0x20000070
 800695c:	08007794 	.word	0x08007794

08006960 <__ieee754_pow>:
 8006960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006964:	b091      	sub	sp, #68	; 0x44
 8006966:	ed8d 1b00 	vstr	d1, [sp]
 800696a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800696e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006972:	ea58 0302 	orrs.w	r3, r8, r2
 8006976:	ec57 6b10 	vmov	r6, r7, d0
 800697a:	f000 84be 	beq.w	80072fa <__ieee754_pow+0x99a>
 800697e:	4b7a      	ldr	r3, [pc, #488]	; (8006b68 <__ieee754_pow+0x208>)
 8006980:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006984:	429c      	cmp	r4, r3
 8006986:	463d      	mov	r5, r7
 8006988:	ee10 aa10 	vmov	sl, s0
 800698c:	dc09      	bgt.n	80069a2 <__ieee754_pow+0x42>
 800698e:	d103      	bne.n	8006998 <__ieee754_pow+0x38>
 8006990:	b93e      	cbnz	r6, 80069a2 <__ieee754_pow+0x42>
 8006992:	45a0      	cmp	r8, r4
 8006994:	dc0d      	bgt.n	80069b2 <__ieee754_pow+0x52>
 8006996:	e001      	b.n	800699c <__ieee754_pow+0x3c>
 8006998:	4598      	cmp	r8, r3
 800699a:	dc02      	bgt.n	80069a2 <__ieee754_pow+0x42>
 800699c:	4598      	cmp	r8, r3
 800699e:	d10e      	bne.n	80069be <__ieee754_pow+0x5e>
 80069a0:	b16a      	cbz	r2, 80069be <__ieee754_pow+0x5e>
 80069a2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80069a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80069aa:	ea54 030a 	orrs.w	r3, r4, sl
 80069ae:	f000 84a4 	beq.w	80072fa <__ieee754_pow+0x99a>
 80069b2:	486e      	ldr	r0, [pc, #440]	; (8006b6c <__ieee754_pow+0x20c>)
 80069b4:	b011      	add	sp, #68	; 0x44
 80069b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ba:	f000 bd99 	b.w	80074f0 <nan>
 80069be:	2d00      	cmp	r5, #0
 80069c0:	da53      	bge.n	8006a6a <__ieee754_pow+0x10a>
 80069c2:	4b6b      	ldr	r3, [pc, #428]	; (8006b70 <__ieee754_pow+0x210>)
 80069c4:	4598      	cmp	r8, r3
 80069c6:	dc4d      	bgt.n	8006a64 <__ieee754_pow+0x104>
 80069c8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80069cc:	4598      	cmp	r8, r3
 80069ce:	dd4c      	ble.n	8006a6a <__ieee754_pow+0x10a>
 80069d0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80069d4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80069d8:	2b14      	cmp	r3, #20
 80069da:	dd26      	ble.n	8006a2a <__ieee754_pow+0xca>
 80069dc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80069e0:	fa22 f103 	lsr.w	r1, r2, r3
 80069e4:	fa01 f303 	lsl.w	r3, r1, r3
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d13e      	bne.n	8006a6a <__ieee754_pow+0x10a>
 80069ec:	f001 0101 	and.w	r1, r1, #1
 80069f0:	f1c1 0b02 	rsb	fp, r1, #2
 80069f4:	2a00      	cmp	r2, #0
 80069f6:	d15b      	bne.n	8006ab0 <__ieee754_pow+0x150>
 80069f8:	4b5b      	ldr	r3, [pc, #364]	; (8006b68 <__ieee754_pow+0x208>)
 80069fa:	4598      	cmp	r8, r3
 80069fc:	d124      	bne.n	8006a48 <__ieee754_pow+0xe8>
 80069fe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006a02:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006a06:	ea53 030a 	orrs.w	r3, r3, sl
 8006a0a:	f000 8476 	beq.w	80072fa <__ieee754_pow+0x99a>
 8006a0e:	4b59      	ldr	r3, [pc, #356]	; (8006b74 <__ieee754_pow+0x214>)
 8006a10:	429c      	cmp	r4, r3
 8006a12:	dd2d      	ble.n	8006a70 <__ieee754_pow+0x110>
 8006a14:	f1b9 0f00 	cmp.w	r9, #0
 8006a18:	f280 8473 	bge.w	8007302 <__ieee754_pow+0x9a2>
 8006a1c:	2000      	movs	r0, #0
 8006a1e:	2100      	movs	r1, #0
 8006a20:	ec41 0b10 	vmov	d0, r0, r1
 8006a24:	b011      	add	sp, #68	; 0x44
 8006a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2a:	2a00      	cmp	r2, #0
 8006a2c:	d13e      	bne.n	8006aac <__ieee754_pow+0x14c>
 8006a2e:	f1c3 0314 	rsb	r3, r3, #20
 8006a32:	fa48 f103 	asr.w	r1, r8, r3
 8006a36:	fa01 f303 	lsl.w	r3, r1, r3
 8006a3a:	4543      	cmp	r3, r8
 8006a3c:	f040 8469 	bne.w	8007312 <__ieee754_pow+0x9b2>
 8006a40:	f001 0101 	and.w	r1, r1, #1
 8006a44:	f1c1 0b02 	rsb	fp, r1, #2
 8006a48:	4b4b      	ldr	r3, [pc, #300]	; (8006b78 <__ieee754_pow+0x218>)
 8006a4a:	4598      	cmp	r8, r3
 8006a4c:	d118      	bne.n	8006a80 <__ieee754_pow+0x120>
 8006a4e:	f1b9 0f00 	cmp.w	r9, #0
 8006a52:	f280 845a 	bge.w	800730a <__ieee754_pow+0x9aa>
 8006a56:	4948      	ldr	r1, [pc, #288]	; (8006b78 <__ieee754_pow+0x218>)
 8006a58:	4632      	mov	r2, r6
 8006a5a:	463b      	mov	r3, r7
 8006a5c:	2000      	movs	r0, #0
 8006a5e:	f7f9 fea1 	bl	80007a4 <__aeabi_ddiv>
 8006a62:	e7dd      	b.n	8006a20 <__ieee754_pow+0xc0>
 8006a64:	f04f 0b02 	mov.w	fp, #2
 8006a68:	e7c4      	b.n	80069f4 <__ieee754_pow+0x94>
 8006a6a:	f04f 0b00 	mov.w	fp, #0
 8006a6e:	e7c1      	b.n	80069f4 <__ieee754_pow+0x94>
 8006a70:	f1b9 0f00 	cmp.w	r9, #0
 8006a74:	dad2      	bge.n	8006a1c <__ieee754_pow+0xbc>
 8006a76:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006a7a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006a7e:	e7cf      	b.n	8006a20 <__ieee754_pow+0xc0>
 8006a80:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006a84:	d106      	bne.n	8006a94 <__ieee754_pow+0x134>
 8006a86:	4632      	mov	r2, r6
 8006a88:	463b      	mov	r3, r7
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	f7f9 fd5f 	bl	8000550 <__aeabi_dmul>
 8006a92:	e7c5      	b.n	8006a20 <__ieee754_pow+0xc0>
 8006a94:	4b39      	ldr	r3, [pc, #228]	; (8006b7c <__ieee754_pow+0x21c>)
 8006a96:	4599      	cmp	r9, r3
 8006a98:	d10a      	bne.n	8006ab0 <__ieee754_pow+0x150>
 8006a9a:	2d00      	cmp	r5, #0
 8006a9c:	db08      	blt.n	8006ab0 <__ieee754_pow+0x150>
 8006a9e:	ec47 6b10 	vmov	d0, r6, r7
 8006aa2:	b011      	add	sp, #68	; 0x44
 8006aa4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa8:	f000 bc68 	b.w	800737c <__ieee754_sqrt>
 8006aac:	f04f 0b00 	mov.w	fp, #0
 8006ab0:	ec47 6b10 	vmov	d0, r6, r7
 8006ab4:	f7ff fd80 	bl	80065b8 <fabs>
 8006ab8:	ec51 0b10 	vmov	r0, r1, d0
 8006abc:	f1ba 0f00 	cmp.w	sl, #0
 8006ac0:	d127      	bne.n	8006b12 <__ieee754_pow+0x1b2>
 8006ac2:	b124      	cbz	r4, 8006ace <__ieee754_pow+0x16e>
 8006ac4:	4b2c      	ldr	r3, [pc, #176]	; (8006b78 <__ieee754_pow+0x218>)
 8006ac6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d121      	bne.n	8006b12 <__ieee754_pow+0x1b2>
 8006ace:	f1b9 0f00 	cmp.w	r9, #0
 8006ad2:	da05      	bge.n	8006ae0 <__ieee754_pow+0x180>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	2000      	movs	r0, #0
 8006ada:	4927      	ldr	r1, [pc, #156]	; (8006b78 <__ieee754_pow+0x218>)
 8006adc:	f7f9 fe62 	bl	80007a4 <__aeabi_ddiv>
 8006ae0:	2d00      	cmp	r5, #0
 8006ae2:	da9d      	bge.n	8006a20 <__ieee754_pow+0xc0>
 8006ae4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006ae8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006aec:	ea54 030b 	orrs.w	r3, r4, fp
 8006af0:	d108      	bne.n	8006b04 <__ieee754_pow+0x1a4>
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	4610      	mov	r0, r2
 8006af8:	4619      	mov	r1, r3
 8006afa:	f7f9 fb71 	bl	80001e0 <__aeabi_dsub>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	e7ac      	b.n	8006a5e <__ieee754_pow+0xfe>
 8006b04:	f1bb 0f01 	cmp.w	fp, #1
 8006b08:	d18a      	bne.n	8006a20 <__ieee754_pow+0xc0>
 8006b0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b0e:	4619      	mov	r1, r3
 8006b10:	e786      	b.n	8006a20 <__ieee754_pow+0xc0>
 8006b12:	0fed      	lsrs	r5, r5, #31
 8006b14:	1e6b      	subs	r3, r5, #1
 8006b16:	930d      	str	r3, [sp, #52]	; 0x34
 8006b18:	ea5b 0303 	orrs.w	r3, fp, r3
 8006b1c:	d102      	bne.n	8006b24 <__ieee754_pow+0x1c4>
 8006b1e:	4632      	mov	r2, r6
 8006b20:	463b      	mov	r3, r7
 8006b22:	e7e8      	b.n	8006af6 <__ieee754_pow+0x196>
 8006b24:	4b16      	ldr	r3, [pc, #88]	; (8006b80 <__ieee754_pow+0x220>)
 8006b26:	4598      	cmp	r8, r3
 8006b28:	f340 80fe 	ble.w	8006d28 <__ieee754_pow+0x3c8>
 8006b2c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006b30:	4598      	cmp	r8, r3
 8006b32:	dd0a      	ble.n	8006b4a <__ieee754_pow+0x1ea>
 8006b34:	4b0f      	ldr	r3, [pc, #60]	; (8006b74 <__ieee754_pow+0x214>)
 8006b36:	429c      	cmp	r4, r3
 8006b38:	dc0d      	bgt.n	8006b56 <__ieee754_pow+0x1f6>
 8006b3a:	f1b9 0f00 	cmp.w	r9, #0
 8006b3e:	f6bf af6d 	bge.w	8006a1c <__ieee754_pow+0xbc>
 8006b42:	a307      	add	r3, pc, #28	; (adr r3, 8006b60 <__ieee754_pow+0x200>)
 8006b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b48:	e79f      	b.n	8006a8a <__ieee754_pow+0x12a>
 8006b4a:	4b0e      	ldr	r3, [pc, #56]	; (8006b84 <__ieee754_pow+0x224>)
 8006b4c:	429c      	cmp	r4, r3
 8006b4e:	ddf4      	ble.n	8006b3a <__ieee754_pow+0x1da>
 8006b50:	4b09      	ldr	r3, [pc, #36]	; (8006b78 <__ieee754_pow+0x218>)
 8006b52:	429c      	cmp	r4, r3
 8006b54:	dd18      	ble.n	8006b88 <__ieee754_pow+0x228>
 8006b56:	f1b9 0f00 	cmp.w	r9, #0
 8006b5a:	dcf2      	bgt.n	8006b42 <__ieee754_pow+0x1e2>
 8006b5c:	e75e      	b.n	8006a1c <__ieee754_pow+0xbc>
 8006b5e:	bf00      	nop
 8006b60:	8800759c 	.word	0x8800759c
 8006b64:	7e37e43c 	.word	0x7e37e43c
 8006b68:	7ff00000 	.word	0x7ff00000
 8006b6c:	08007798 	.word	0x08007798
 8006b70:	433fffff 	.word	0x433fffff
 8006b74:	3fefffff 	.word	0x3fefffff
 8006b78:	3ff00000 	.word	0x3ff00000
 8006b7c:	3fe00000 	.word	0x3fe00000
 8006b80:	41e00000 	.word	0x41e00000
 8006b84:	3feffffe 	.word	0x3feffffe
 8006b88:	2200      	movs	r2, #0
 8006b8a:	4b63      	ldr	r3, [pc, #396]	; (8006d18 <__ieee754_pow+0x3b8>)
 8006b8c:	f7f9 fb28 	bl	80001e0 <__aeabi_dsub>
 8006b90:	a355      	add	r3, pc, #340	; (adr r3, 8006ce8 <__ieee754_pow+0x388>)
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	4604      	mov	r4, r0
 8006b98:	460d      	mov	r5, r1
 8006b9a:	f7f9 fcd9 	bl	8000550 <__aeabi_dmul>
 8006b9e:	a354      	add	r3, pc, #336	; (adr r3, 8006cf0 <__ieee754_pow+0x390>)
 8006ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba4:	4606      	mov	r6, r0
 8006ba6:	460f      	mov	r7, r1
 8006ba8:	4620      	mov	r0, r4
 8006baa:	4629      	mov	r1, r5
 8006bac:	f7f9 fcd0 	bl	8000550 <__aeabi_dmul>
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bb6:	4b59      	ldr	r3, [pc, #356]	; (8006d1c <__ieee754_pow+0x3bc>)
 8006bb8:	4620      	mov	r0, r4
 8006bba:	4629      	mov	r1, r5
 8006bbc:	f7f9 fcc8 	bl	8000550 <__aeabi_dmul>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	a14c      	add	r1, pc, #304	; (adr r1, 8006cf8 <__ieee754_pow+0x398>)
 8006bc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bca:	f7f9 fb09 	bl	80001e0 <__aeabi_dsub>
 8006bce:	4622      	mov	r2, r4
 8006bd0:	462b      	mov	r3, r5
 8006bd2:	f7f9 fcbd 	bl	8000550 <__aeabi_dmul>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	2000      	movs	r0, #0
 8006bdc:	4950      	ldr	r1, [pc, #320]	; (8006d20 <__ieee754_pow+0x3c0>)
 8006bde:	f7f9 faff 	bl	80001e0 <__aeabi_dsub>
 8006be2:	4622      	mov	r2, r4
 8006be4:	462b      	mov	r3, r5
 8006be6:	4680      	mov	r8, r0
 8006be8:	4689      	mov	r9, r1
 8006bea:	4620      	mov	r0, r4
 8006bec:	4629      	mov	r1, r5
 8006bee:	f7f9 fcaf 	bl	8000550 <__aeabi_dmul>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	4640      	mov	r0, r8
 8006bf8:	4649      	mov	r1, r9
 8006bfa:	f7f9 fca9 	bl	8000550 <__aeabi_dmul>
 8006bfe:	a340      	add	r3, pc, #256	; (adr r3, 8006d00 <__ieee754_pow+0x3a0>)
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	f7f9 fca4 	bl	8000550 <__aeabi_dmul>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c10:	f7f9 fae6 	bl	80001e0 <__aeabi_dsub>
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	4604      	mov	r4, r0
 8006c1a:	460d      	mov	r5, r1
 8006c1c:	4630      	mov	r0, r6
 8006c1e:	4639      	mov	r1, r7
 8006c20:	f7f9 fae0 	bl	80001e4 <__adddf3>
 8006c24:	2000      	movs	r0, #0
 8006c26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c2a:	4632      	mov	r2, r6
 8006c2c:	463b      	mov	r3, r7
 8006c2e:	f7f9 fad7 	bl	80001e0 <__aeabi_dsub>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4620      	mov	r0, r4
 8006c38:	4629      	mov	r1, r5
 8006c3a:	f7f9 fad1 	bl	80001e0 <__aeabi_dsub>
 8006c3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c40:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006c44:	4313      	orrs	r3, r2
 8006c46:	4606      	mov	r6, r0
 8006c48:	460f      	mov	r7, r1
 8006c4a:	f040 81eb 	bne.w	8007024 <__ieee754_pow+0x6c4>
 8006c4e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8006d08 <__ieee754_pow+0x3a8>
 8006c52:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006c56:	2400      	movs	r4, #0
 8006c58:	4622      	mov	r2, r4
 8006c5a:	462b      	mov	r3, r5
 8006c5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006c64:	f7f9 fabc 	bl	80001e0 <__aeabi_dsub>
 8006c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c6c:	f7f9 fc70 	bl	8000550 <__aeabi_dmul>
 8006c70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c74:	4680      	mov	r8, r0
 8006c76:	4689      	mov	r9, r1
 8006c78:	4630      	mov	r0, r6
 8006c7a:	4639      	mov	r1, r7
 8006c7c:	f7f9 fc68 	bl	8000550 <__aeabi_dmul>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	4640      	mov	r0, r8
 8006c86:	4649      	mov	r1, r9
 8006c88:	f7f9 faac 	bl	80001e4 <__adddf3>
 8006c8c:	4622      	mov	r2, r4
 8006c8e:	462b      	mov	r3, r5
 8006c90:	4680      	mov	r8, r0
 8006c92:	4689      	mov	r9, r1
 8006c94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c98:	f7f9 fc5a 	bl	8000550 <__aeabi_dmul>
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	460d      	mov	r5, r1
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	4649      	mov	r1, r9
 8006ca6:	4640      	mov	r0, r8
 8006ca8:	e9cd 4500 	strd	r4, r5, [sp]
 8006cac:	f7f9 fa9a 	bl	80001e4 <__adddf3>
 8006cb0:	4b1c      	ldr	r3, [pc, #112]	; (8006d24 <__ieee754_pow+0x3c4>)
 8006cb2:	4299      	cmp	r1, r3
 8006cb4:	4606      	mov	r6, r0
 8006cb6:	460f      	mov	r7, r1
 8006cb8:	468b      	mov	fp, r1
 8006cba:	f340 82f7 	ble.w	80072ac <__ieee754_pow+0x94c>
 8006cbe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006cc2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006cc6:	4303      	orrs	r3, r0
 8006cc8:	f000 81ea 	beq.w	80070a0 <__ieee754_pow+0x740>
 8006ccc:	a310      	add	r3, pc, #64	; (adr r3, 8006d10 <__ieee754_pow+0x3b0>)
 8006cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cd6:	f7f9 fc3b 	bl	8000550 <__aeabi_dmul>
 8006cda:	a30d      	add	r3, pc, #52	; (adr r3, 8006d10 <__ieee754_pow+0x3b0>)
 8006cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce0:	e6d5      	b.n	8006a8e <__ieee754_pow+0x12e>
 8006ce2:	bf00      	nop
 8006ce4:	f3af 8000 	nop.w
 8006ce8:	60000000 	.word	0x60000000
 8006cec:	3ff71547 	.word	0x3ff71547
 8006cf0:	f85ddf44 	.word	0xf85ddf44
 8006cf4:	3e54ae0b 	.word	0x3e54ae0b
 8006cf8:	55555555 	.word	0x55555555
 8006cfc:	3fd55555 	.word	0x3fd55555
 8006d00:	652b82fe 	.word	0x652b82fe
 8006d04:	3ff71547 	.word	0x3ff71547
 8006d08:	00000000 	.word	0x00000000
 8006d0c:	bff00000 	.word	0xbff00000
 8006d10:	8800759c 	.word	0x8800759c
 8006d14:	7e37e43c 	.word	0x7e37e43c
 8006d18:	3ff00000 	.word	0x3ff00000
 8006d1c:	3fd00000 	.word	0x3fd00000
 8006d20:	3fe00000 	.word	0x3fe00000
 8006d24:	408fffff 	.word	0x408fffff
 8006d28:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006d2c:	f04f 0200 	mov.w	r2, #0
 8006d30:	da05      	bge.n	8006d3e <__ieee754_pow+0x3de>
 8006d32:	4bd3      	ldr	r3, [pc, #844]	; (8007080 <__ieee754_pow+0x720>)
 8006d34:	f7f9 fc0c 	bl	8000550 <__aeabi_dmul>
 8006d38:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006d3c:	460c      	mov	r4, r1
 8006d3e:	1523      	asrs	r3, r4, #20
 8006d40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006d44:	4413      	add	r3, r2
 8006d46:	9309      	str	r3, [sp, #36]	; 0x24
 8006d48:	4bce      	ldr	r3, [pc, #824]	; (8007084 <__ieee754_pow+0x724>)
 8006d4a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006d4e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006d52:	429c      	cmp	r4, r3
 8006d54:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006d58:	dd08      	ble.n	8006d6c <__ieee754_pow+0x40c>
 8006d5a:	4bcb      	ldr	r3, [pc, #812]	; (8007088 <__ieee754_pow+0x728>)
 8006d5c:	429c      	cmp	r4, r3
 8006d5e:	f340 815e 	ble.w	800701e <__ieee754_pow+0x6be>
 8006d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d64:	3301      	adds	r3, #1
 8006d66:	9309      	str	r3, [sp, #36]	; 0x24
 8006d68:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006d6c:	f04f 0a00 	mov.w	sl, #0
 8006d70:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8006d74:	930c      	str	r3, [sp, #48]	; 0x30
 8006d76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d78:	4bc4      	ldr	r3, [pc, #784]	; (800708c <__ieee754_pow+0x72c>)
 8006d7a:	4413      	add	r3, r2
 8006d7c:	ed93 7b00 	vldr	d7, [r3]
 8006d80:	4629      	mov	r1, r5
 8006d82:	ec53 2b17 	vmov	r2, r3, d7
 8006d86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006d8a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006d8e:	f7f9 fa27 	bl	80001e0 <__aeabi_dsub>
 8006d92:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006d96:	4606      	mov	r6, r0
 8006d98:	460f      	mov	r7, r1
 8006d9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d9e:	f7f9 fa21 	bl	80001e4 <__adddf3>
 8006da2:	4602      	mov	r2, r0
 8006da4:	460b      	mov	r3, r1
 8006da6:	2000      	movs	r0, #0
 8006da8:	49b9      	ldr	r1, [pc, #740]	; (8007090 <__ieee754_pow+0x730>)
 8006daa:	f7f9 fcfb 	bl	80007a4 <__aeabi_ddiv>
 8006dae:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	4630      	mov	r0, r6
 8006db8:	4639      	mov	r1, r7
 8006dba:	f7f9 fbc9 	bl	8000550 <__aeabi_dmul>
 8006dbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006dc2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006dc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006dca:	2300      	movs	r3, #0
 8006dcc:	9302      	str	r3, [sp, #8]
 8006dce:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006dd2:	106d      	asrs	r5, r5, #1
 8006dd4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006dd8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006ddc:	2200      	movs	r2, #0
 8006dde:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8006de2:	4640      	mov	r0, r8
 8006de4:	4649      	mov	r1, r9
 8006de6:	4614      	mov	r4, r2
 8006de8:	461d      	mov	r5, r3
 8006dea:	f7f9 fbb1 	bl	8000550 <__aeabi_dmul>
 8006dee:	4602      	mov	r2, r0
 8006df0:	460b      	mov	r3, r1
 8006df2:	4630      	mov	r0, r6
 8006df4:	4639      	mov	r1, r7
 8006df6:	f7f9 f9f3 	bl	80001e0 <__aeabi_dsub>
 8006dfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dfe:	4606      	mov	r6, r0
 8006e00:	460f      	mov	r7, r1
 8006e02:	4620      	mov	r0, r4
 8006e04:	4629      	mov	r1, r5
 8006e06:	f7f9 f9eb 	bl	80001e0 <__aeabi_dsub>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e12:	f7f9 f9e5 	bl	80001e0 <__aeabi_dsub>
 8006e16:	4642      	mov	r2, r8
 8006e18:	464b      	mov	r3, r9
 8006e1a:	f7f9 fb99 	bl	8000550 <__aeabi_dmul>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	f7f9 f9db 	bl	80001e0 <__aeabi_dsub>
 8006e2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006e2e:	f7f9 fb8f 	bl	8000550 <__aeabi_dmul>
 8006e32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006e3a:	4610      	mov	r0, r2
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	f7f9 fb87 	bl	8000550 <__aeabi_dmul>
 8006e42:	a37b      	add	r3, pc, #492	; (adr r3, 8007030 <__ieee754_pow+0x6d0>)
 8006e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e48:	4604      	mov	r4, r0
 8006e4a:	460d      	mov	r5, r1
 8006e4c:	f7f9 fb80 	bl	8000550 <__aeabi_dmul>
 8006e50:	a379      	add	r3, pc, #484	; (adr r3, 8007038 <__ieee754_pow+0x6d8>)
 8006e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e56:	f7f9 f9c5 	bl	80001e4 <__adddf3>
 8006e5a:	4622      	mov	r2, r4
 8006e5c:	462b      	mov	r3, r5
 8006e5e:	f7f9 fb77 	bl	8000550 <__aeabi_dmul>
 8006e62:	a377      	add	r3, pc, #476	; (adr r3, 8007040 <__ieee754_pow+0x6e0>)
 8006e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e68:	f7f9 f9bc 	bl	80001e4 <__adddf3>
 8006e6c:	4622      	mov	r2, r4
 8006e6e:	462b      	mov	r3, r5
 8006e70:	f7f9 fb6e 	bl	8000550 <__aeabi_dmul>
 8006e74:	a374      	add	r3, pc, #464	; (adr r3, 8007048 <__ieee754_pow+0x6e8>)
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	f7f9 f9b3 	bl	80001e4 <__adddf3>
 8006e7e:	4622      	mov	r2, r4
 8006e80:	462b      	mov	r3, r5
 8006e82:	f7f9 fb65 	bl	8000550 <__aeabi_dmul>
 8006e86:	a372      	add	r3, pc, #456	; (adr r3, 8007050 <__ieee754_pow+0x6f0>)
 8006e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8c:	f7f9 f9aa 	bl	80001e4 <__adddf3>
 8006e90:	4622      	mov	r2, r4
 8006e92:	462b      	mov	r3, r5
 8006e94:	f7f9 fb5c 	bl	8000550 <__aeabi_dmul>
 8006e98:	a36f      	add	r3, pc, #444	; (adr r3, 8007058 <__ieee754_pow+0x6f8>)
 8006e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9e:	f7f9 f9a1 	bl	80001e4 <__adddf3>
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	4606      	mov	r6, r0
 8006ea6:	460f      	mov	r7, r1
 8006ea8:	462b      	mov	r3, r5
 8006eaa:	4620      	mov	r0, r4
 8006eac:	4629      	mov	r1, r5
 8006eae:	f7f9 fb4f 	bl	8000550 <__aeabi_dmul>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	4639      	mov	r1, r7
 8006eba:	f7f9 fb49 	bl	8000550 <__aeabi_dmul>
 8006ebe:	4642      	mov	r2, r8
 8006ec0:	4604      	mov	r4, r0
 8006ec2:	460d      	mov	r5, r1
 8006ec4:	464b      	mov	r3, r9
 8006ec6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eca:	f7f9 f98b 	bl	80001e4 <__adddf3>
 8006ece:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ed2:	f7f9 fb3d 	bl	8000550 <__aeabi_dmul>
 8006ed6:	4622      	mov	r2, r4
 8006ed8:	462b      	mov	r3, r5
 8006eda:	f7f9 f983 	bl	80001e4 <__adddf3>
 8006ede:	4642      	mov	r2, r8
 8006ee0:	4606      	mov	r6, r0
 8006ee2:	460f      	mov	r7, r1
 8006ee4:	464b      	mov	r3, r9
 8006ee6:	4640      	mov	r0, r8
 8006ee8:	4649      	mov	r1, r9
 8006eea:	f7f9 fb31 	bl	8000550 <__aeabi_dmul>
 8006eee:	2200      	movs	r2, #0
 8006ef0:	4b68      	ldr	r3, [pc, #416]	; (8007094 <__ieee754_pow+0x734>)
 8006ef2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006ef6:	f7f9 f975 	bl	80001e4 <__adddf3>
 8006efa:	4632      	mov	r2, r6
 8006efc:	463b      	mov	r3, r7
 8006efe:	f7f9 f971 	bl	80001e4 <__adddf3>
 8006f02:	9802      	ldr	r0, [sp, #8]
 8006f04:	460d      	mov	r5, r1
 8006f06:	4604      	mov	r4, r0
 8006f08:	4602      	mov	r2, r0
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4640      	mov	r0, r8
 8006f0e:	4649      	mov	r1, r9
 8006f10:	f7f9 fb1e 	bl	8000550 <__aeabi_dmul>
 8006f14:	2200      	movs	r2, #0
 8006f16:	4680      	mov	r8, r0
 8006f18:	4689      	mov	r9, r1
 8006f1a:	4b5e      	ldr	r3, [pc, #376]	; (8007094 <__ieee754_pow+0x734>)
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	4629      	mov	r1, r5
 8006f20:	f7f9 f95e 	bl	80001e0 <__aeabi_dsub>
 8006f24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006f28:	f7f9 f95a 	bl	80001e0 <__aeabi_dsub>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 f954 	bl	80001e0 <__aeabi_dsub>
 8006f38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f3c:	f7f9 fb08 	bl	8000550 <__aeabi_dmul>
 8006f40:	4622      	mov	r2, r4
 8006f42:	4606      	mov	r6, r0
 8006f44:	460f      	mov	r7, r1
 8006f46:	462b      	mov	r3, r5
 8006f48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f4c:	f7f9 fb00 	bl	8000550 <__aeabi_dmul>
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	4630      	mov	r0, r6
 8006f56:	4639      	mov	r1, r7
 8006f58:	f7f9 f944 	bl	80001e4 <__adddf3>
 8006f5c:	4606      	mov	r6, r0
 8006f5e:	460f      	mov	r7, r1
 8006f60:	4602      	mov	r2, r0
 8006f62:	460b      	mov	r3, r1
 8006f64:	4640      	mov	r0, r8
 8006f66:	4649      	mov	r1, r9
 8006f68:	f7f9 f93c 	bl	80001e4 <__adddf3>
 8006f6c:	9802      	ldr	r0, [sp, #8]
 8006f6e:	a33c      	add	r3, pc, #240	; (adr r3, 8007060 <__ieee754_pow+0x700>)
 8006f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f74:	4604      	mov	r4, r0
 8006f76:	460d      	mov	r5, r1
 8006f78:	f7f9 faea 	bl	8000550 <__aeabi_dmul>
 8006f7c:	4642      	mov	r2, r8
 8006f7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f82:	464b      	mov	r3, r9
 8006f84:	4620      	mov	r0, r4
 8006f86:	4629      	mov	r1, r5
 8006f88:	f7f9 f92a 	bl	80001e0 <__aeabi_dsub>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	4630      	mov	r0, r6
 8006f92:	4639      	mov	r1, r7
 8006f94:	f7f9 f924 	bl	80001e0 <__aeabi_dsub>
 8006f98:	a333      	add	r3, pc, #204	; (adr r3, 8007068 <__ieee754_pow+0x708>)
 8006f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9e:	f7f9 fad7 	bl	8000550 <__aeabi_dmul>
 8006fa2:	a333      	add	r3, pc, #204	; (adr r3, 8007070 <__ieee754_pow+0x710>)
 8006fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa8:	4606      	mov	r6, r0
 8006faa:	460f      	mov	r7, r1
 8006fac:	4620      	mov	r0, r4
 8006fae:	4629      	mov	r1, r5
 8006fb0:	f7f9 face 	bl	8000550 <__aeabi_dmul>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	4630      	mov	r0, r6
 8006fba:	4639      	mov	r1, r7
 8006fbc:	f7f9 f912 	bl	80001e4 <__adddf3>
 8006fc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fc2:	4b35      	ldr	r3, [pc, #212]	; (8007098 <__ieee754_pow+0x738>)
 8006fc4:	4413      	add	r3, r2
 8006fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fca:	f7f9 f90b 	bl	80001e4 <__adddf3>
 8006fce:	4604      	mov	r4, r0
 8006fd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fd2:	460d      	mov	r5, r1
 8006fd4:	f7f9 fa52 	bl	800047c <__aeabi_i2d>
 8006fd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fda:	4b30      	ldr	r3, [pc, #192]	; (800709c <__ieee754_pow+0x73c>)
 8006fdc:	4413      	add	r3, r2
 8006fde:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	460f      	mov	r7, r1
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	462b      	mov	r3, r5
 8006fea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fee:	f7f9 f8f9 	bl	80001e4 <__adddf3>
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	464b      	mov	r3, r9
 8006ff6:	f7f9 f8f5 	bl	80001e4 <__adddf3>
 8006ffa:	4632      	mov	r2, r6
 8006ffc:	463b      	mov	r3, r7
 8006ffe:	f7f9 f8f1 	bl	80001e4 <__adddf3>
 8007002:	9802      	ldr	r0, [sp, #8]
 8007004:	4632      	mov	r2, r6
 8007006:	463b      	mov	r3, r7
 8007008:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800700c:	f7f9 f8e8 	bl	80001e0 <__aeabi_dsub>
 8007010:	4642      	mov	r2, r8
 8007012:	464b      	mov	r3, r9
 8007014:	f7f9 f8e4 	bl	80001e0 <__aeabi_dsub>
 8007018:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800701c:	e607      	b.n	8006c2e <__ieee754_pow+0x2ce>
 800701e:	f04f 0a01 	mov.w	sl, #1
 8007022:	e6a5      	b.n	8006d70 <__ieee754_pow+0x410>
 8007024:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007078 <__ieee754_pow+0x718>
 8007028:	e613      	b.n	8006c52 <__ieee754_pow+0x2f2>
 800702a:	bf00      	nop
 800702c:	f3af 8000 	nop.w
 8007030:	4a454eef 	.word	0x4a454eef
 8007034:	3fca7e28 	.word	0x3fca7e28
 8007038:	93c9db65 	.word	0x93c9db65
 800703c:	3fcd864a 	.word	0x3fcd864a
 8007040:	a91d4101 	.word	0xa91d4101
 8007044:	3fd17460 	.word	0x3fd17460
 8007048:	518f264d 	.word	0x518f264d
 800704c:	3fd55555 	.word	0x3fd55555
 8007050:	db6fabff 	.word	0xdb6fabff
 8007054:	3fdb6db6 	.word	0x3fdb6db6
 8007058:	33333303 	.word	0x33333303
 800705c:	3fe33333 	.word	0x3fe33333
 8007060:	e0000000 	.word	0xe0000000
 8007064:	3feec709 	.word	0x3feec709
 8007068:	dc3a03fd 	.word	0xdc3a03fd
 800706c:	3feec709 	.word	0x3feec709
 8007070:	145b01f5 	.word	0x145b01f5
 8007074:	be3e2fe0 	.word	0xbe3e2fe0
 8007078:	00000000 	.word	0x00000000
 800707c:	3ff00000 	.word	0x3ff00000
 8007080:	43400000 	.word	0x43400000
 8007084:	0003988e 	.word	0x0003988e
 8007088:	000bb679 	.word	0x000bb679
 800708c:	080077a0 	.word	0x080077a0
 8007090:	3ff00000 	.word	0x3ff00000
 8007094:	40080000 	.word	0x40080000
 8007098:	080077c0 	.word	0x080077c0
 800709c:	080077b0 	.word	0x080077b0
 80070a0:	a3b4      	add	r3, pc, #720	; (adr r3, 8007374 <__ieee754_pow+0xa14>)
 80070a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a6:	4640      	mov	r0, r8
 80070a8:	4649      	mov	r1, r9
 80070aa:	f7f9 f89b 	bl	80001e4 <__adddf3>
 80070ae:	4622      	mov	r2, r4
 80070b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070b4:	462b      	mov	r3, r5
 80070b6:	4630      	mov	r0, r6
 80070b8:	4639      	mov	r1, r7
 80070ba:	f7f9 f891 	bl	80001e0 <__aeabi_dsub>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070c6:	f7f9 fcd3 	bl	8000a70 <__aeabi_dcmpgt>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	f47f adfe 	bne.w	8006ccc <__ieee754_pow+0x36c>
 80070d0:	4aa3      	ldr	r2, [pc, #652]	; (8007360 <__ieee754_pow+0xa00>)
 80070d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80070d6:	4293      	cmp	r3, r2
 80070d8:	f340 810a 	ble.w	80072f0 <__ieee754_pow+0x990>
 80070dc:	151b      	asrs	r3, r3, #20
 80070de:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80070e2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80070e6:	fa4a f303 	asr.w	r3, sl, r3
 80070ea:	445b      	add	r3, fp
 80070ec:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80070f0:	4e9c      	ldr	r6, [pc, #624]	; (8007364 <__ieee754_pow+0xa04>)
 80070f2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80070f6:	4116      	asrs	r6, r2
 80070f8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80070fc:	2000      	movs	r0, #0
 80070fe:	ea23 0106 	bic.w	r1, r3, r6
 8007102:	f1c2 0214 	rsb	r2, r2, #20
 8007106:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800710a:	fa4a fa02 	asr.w	sl, sl, r2
 800710e:	f1bb 0f00 	cmp.w	fp, #0
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	4620      	mov	r0, r4
 8007118:	4629      	mov	r1, r5
 800711a:	bfb8      	it	lt
 800711c:	f1ca 0a00 	rsblt	sl, sl, #0
 8007120:	f7f9 f85e 	bl	80001e0 <__aeabi_dsub>
 8007124:	e9cd 0100 	strd	r0, r1, [sp]
 8007128:	4642      	mov	r2, r8
 800712a:	464b      	mov	r3, r9
 800712c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007130:	f7f9 f858 	bl	80001e4 <__adddf3>
 8007134:	2000      	movs	r0, #0
 8007136:	a378      	add	r3, pc, #480	; (adr r3, 8007318 <__ieee754_pow+0x9b8>)
 8007138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713c:	4604      	mov	r4, r0
 800713e:	460d      	mov	r5, r1
 8007140:	f7f9 fa06 	bl	8000550 <__aeabi_dmul>
 8007144:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007148:	4606      	mov	r6, r0
 800714a:	460f      	mov	r7, r1
 800714c:	4620      	mov	r0, r4
 800714e:	4629      	mov	r1, r5
 8007150:	f7f9 f846 	bl	80001e0 <__aeabi_dsub>
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	4640      	mov	r0, r8
 800715a:	4649      	mov	r1, r9
 800715c:	f7f9 f840 	bl	80001e0 <__aeabi_dsub>
 8007160:	a36f      	add	r3, pc, #444	; (adr r3, 8007320 <__ieee754_pow+0x9c0>)
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f7f9 f9f3 	bl	8000550 <__aeabi_dmul>
 800716a:	a36f      	add	r3, pc, #444	; (adr r3, 8007328 <__ieee754_pow+0x9c8>)
 800716c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007170:	4680      	mov	r8, r0
 8007172:	4689      	mov	r9, r1
 8007174:	4620      	mov	r0, r4
 8007176:	4629      	mov	r1, r5
 8007178:	f7f9 f9ea 	bl	8000550 <__aeabi_dmul>
 800717c:	4602      	mov	r2, r0
 800717e:	460b      	mov	r3, r1
 8007180:	4640      	mov	r0, r8
 8007182:	4649      	mov	r1, r9
 8007184:	f7f9 f82e 	bl	80001e4 <__adddf3>
 8007188:	4604      	mov	r4, r0
 800718a:	460d      	mov	r5, r1
 800718c:	4602      	mov	r2, r0
 800718e:	460b      	mov	r3, r1
 8007190:	4630      	mov	r0, r6
 8007192:	4639      	mov	r1, r7
 8007194:	f7f9 f826 	bl	80001e4 <__adddf3>
 8007198:	4632      	mov	r2, r6
 800719a:	463b      	mov	r3, r7
 800719c:	4680      	mov	r8, r0
 800719e:	4689      	mov	r9, r1
 80071a0:	f7f9 f81e 	bl	80001e0 <__aeabi_dsub>
 80071a4:	4602      	mov	r2, r0
 80071a6:	460b      	mov	r3, r1
 80071a8:	4620      	mov	r0, r4
 80071aa:	4629      	mov	r1, r5
 80071ac:	f7f9 f818 	bl	80001e0 <__aeabi_dsub>
 80071b0:	4642      	mov	r2, r8
 80071b2:	4606      	mov	r6, r0
 80071b4:	460f      	mov	r7, r1
 80071b6:	464b      	mov	r3, r9
 80071b8:	4640      	mov	r0, r8
 80071ba:	4649      	mov	r1, r9
 80071bc:	f7f9 f9c8 	bl	8000550 <__aeabi_dmul>
 80071c0:	a35b      	add	r3, pc, #364	; (adr r3, 8007330 <__ieee754_pow+0x9d0>)
 80071c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c6:	4604      	mov	r4, r0
 80071c8:	460d      	mov	r5, r1
 80071ca:	f7f9 f9c1 	bl	8000550 <__aeabi_dmul>
 80071ce:	a35a      	add	r3, pc, #360	; (adr r3, 8007338 <__ieee754_pow+0x9d8>)
 80071d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d4:	f7f9 f804 	bl	80001e0 <__aeabi_dsub>
 80071d8:	4622      	mov	r2, r4
 80071da:	462b      	mov	r3, r5
 80071dc:	f7f9 f9b8 	bl	8000550 <__aeabi_dmul>
 80071e0:	a357      	add	r3, pc, #348	; (adr r3, 8007340 <__ieee754_pow+0x9e0>)
 80071e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e6:	f7f8 fffd 	bl	80001e4 <__adddf3>
 80071ea:	4622      	mov	r2, r4
 80071ec:	462b      	mov	r3, r5
 80071ee:	f7f9 f9af 	bl	8000550 <__aeabi_dmul>
 80071f2:	a355      	add	r3, pc, #340	; (adr r3, 8007348 <__ieee754_pow+0x9e8>)
 80071f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f8:	f7f8 fff2 	bl	80001e0 <__aeabi_dsub>
 80071fc:	4622      	mov	r2, r4
 80071fe:	462b      	mov	r3, r5
 8007200:	f7f9 f9a6 	bl	8000550 <__aeabi_dmul>
 8007204:	a352      	add	r3, pc, #328	; (adr r3, 8007350 <__ieee754_pow+0x9f0>)
 8007206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720a:	f7f8 ffeb 	bl	80001e4 <__adddf3>
 800720e:	4622      	mov	r2, r4
 8007210:	462b      	mov	r3, r5
 8007212:	f7f9 f99d 	bl	8000550 <__aeabi_dmul>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	4640      	mov	r0, r8
 800721c:	4649      	mov	r1, r9
 800721e:	f7f8 ffdf 	bl	80001e0 <__aeabi_dsub>
 8007222:	4604      	mov	r4, r0
 8007224:	460d      	mov	r5, r1
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	4640      	mov	r0, r8
 800722c:	4649      	mov	r1, r9
 800722e:	f7f9 f98f 	bl	8000550 <__aeabi_dmul>
 8007232:	2200      	movs	r2, #0
 8007234:	e9cd 0100 	strd	r0, r1, [sp]
 8007238:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800723c:	4620      	mov	r0, r4
 800723e:	4629      	mov	r1, r5
 8007240:	f7f8 ffce 	bl	80001e0 <__aeabi_dsub>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	e9dd 0100 	ldrd	r0, r1, [sp]
 800724c:	f7f9 faaa 	bl	80007a4 <__aeabi_ddiv>
 8007250:	4632      	mov	r2, r6
 8007252:	4604      	mov	r4, r0
 8007254:	460d      	mov	r5, r1
 8007256:	463b      	mov	r3, r7
 8007258:	4640      	mov	r0, r8
 800725a:	4649      	mov	r1, r9
 800725c:	f7f9 f978 	bl	8000550 <__aeabi_dmul>
 8007260:	4632      	mov	r2, r6
 8007262:	463b      	mov	r3, r7
 8007264:	f7f8 ffbe 	bl	80001e4 <__adddf3>
 8007268:	4602      	mov	r2, r0
 800726a:	460b      	mov	r3, r1
 800726c:	4620      	mov	r0, r4
 800726e:	4629      	mov	r1, r5
 8007270:	f7f8 ffb6 	bl	80001e0 <__aeabi_dsub>
 8007274:	4642      	mov	r2, r8
 8007276:	464b      	mov	r3, r9
 8007278:	f7f8 ffb2 	bl	80001e0 <__aeabi_dsub>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	2000      	movs	r0, #0
 8007282:	4939      	ldr	r1, [pc, #228]	; (8007368 <__ieee754_pow+0xa08>)
 8007284:	f7f8 ffac 	bl	80001e0 <__aeabi_dsub>
 8007288:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800728c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	da2f      	bge.n	80072f6 <__ieee754_pow+0x996>
 8007296:	4650      	mov	r0, sl
 8007298:	ec43 2b10 	vmov	d0, r2, r3
 800729c:	f000 f9b4 	bl	8007608 <scalbn>
 80072a0:	ec51 0b10 	vmov	r0, r1, d0
 80072a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072a8:	f7ff bbf1 	b.w	8006a8e <__ieee754_pow+0x12e>
 80072ac:	4b2f      	ldr	r3, [pc, #188]	; (800736c <__ieee754_pow+0xa0c>)
 80072ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80072b2:	429e      	cmp	r6, r3
 80072b4:	f77f af0c 	ble.w	80070d0 <__ieee754_pow+0x770>
 80072b8:	4b2d      	ldr	r3, [pc, #180]	; (8007370 <__ieee754_pow+0xa10>)
 80072ba:	440b      	add	r3, r1
 80072bc:	4303      	orrs	r3, r0
 80072be:	d00b      	beq.n	80072d8 <__ieee754_pow+0x978>
 80072c0:	a325      	add	r3, pc, #148	; (adr r3, 8007358 <__ieee754_pow+0x9f8>)
 80072c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072ca:	f7f9 f941 	bl	8000550 <__aeabi_dmul>
 80072ce:	a322      	add	r3, pc, #136	; (adr r3, 8007358 <__ieee754_pow+0x9f8>)
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	f7ff bbdb 	b.w	8006a8e <__ieee754_pow+0x12e>
 80072d8:	4622      	mov	r2, r4
 80072da:	462b      	mov	r3, r5
 80072dc:	f7f8 ff80 	bl	80001e0 <__aeabi_dsub>
 80072e0:	4642      	mov	r2, r8
 80072e2:	464b      	mov	r3, r9
 80072e4:	f7f9 fbba 	bl	8000a5c <__aeabi_dcmpge>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	f43f aef1 	beq.w	80070d0 <__ieee754_pow+0x770>
 80072ee:	e7e7      	b.n	80072c0 <__ieee754_pow+0x960>
 80072f0:	f04f 0a00 	mov.w	sl, #0
 80072f4:	e718      	b.n	8007128 <__ieee754_pow+0x7c8>
 80072f6:	4621      	mov	r1, r4
 80072f8:	e7d4      	b.n	80072a4 <__ieee754_pow+0x944>
 80072fa:	2000      	movs	r0, #0
 80072fc:	491a      	ldr	r1, [pc, #104]	; (8007368 <__ieee754_pow+0xa08>)
 80072fe:	f7ff bb8f 	b.w	8006a20 <__ieee754_pow+0xc0>
 8007302:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007306:	f7ff bb8b 	b.w	8006a20 <__ieee754_pow+0xc0>
 800730a:	4630      	mov	r0, r6
 800730c:	4639      	mov	r1, r7
 800730e:	f7ff bb87 	b.w	8006a20 <__ieee754_pow+0xc0>
 8007312:	4693      	mov	fp, r2
 8007314:	f7ff bb98 	b.w	8006a48 <__ieee754_pow+0xe8>
 8007318:	00000000 	.word	0x00000000
 800731c:	3fe62e43 	.word	0x3fe62e43
 8007320:	fefa39ef 	.word	0xfefa39ef
 8007324:	3fe62e42 	.word	0x3fe62e42
 8007328:	0ca86c39 	.word	0x0ca86c39
 800732c:	be205c61 	.word	0xbe205c61
 8007330:	72bea4d0 	.word	0x72bea4d0
 8007334:	3e663769 	.word	0x3e663769
 8007338:	c5d26bf1 	.word	0xc5d26bf1
 800733c:	3ebbbd41 	.word	0x3ebbbd41
 8007340:	af25de2c 	.word	0xaf25de2c
 8007344:	3f11566a 	.word	0x3f11566a
 8007348:	16bebd93 	.word	0x16bebd93
 800734c:	3f66c16c 	.word	0x3f66c16c
 8007350:	5555553e 	.word	0x5555553e
 8007354:	3fc55555 	.word	0x3fc55555
 8007358:	c2f8f359 	.word	0xc2f8f359
 800735c:	01a56e1f 	.word	0x01a56e1f
 8007360:	3fe00000 	.word	0x3fe00000
 8007364:	000fffff 	.word	0x000fffff
 8007368:	3ff00000 	.word	0x3ff00000
 800736c:	4090cbff 	.word	0x4090cbff
 8007370:	3f6f3400 	.word	0x3f6f3400
 8007374:	652b82fe 	.word	0x652b82fe
 8007378:	3c971547 	.word	0x3c971547

0800737c <__ieee754_sqrt>:
 800737c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007380:	4955      	ldr	r1, [pc, #340]	; (80074d8 <__ieee754_sqrt+0x15c>)
 8007382:	ec55 4b10 	vmov	r4, r5, d0
 8007386:	43a9      	bics	r1, r5
 8007388:	462b      	mov	r3, r5
 800738a:	462a      	mov	r2, r5
 800738c:	d112      	bne.n	80073b4 <__ieee754_sqrt+0x38>
 800738e:	ee10 2a10 	vmov	r2, s0
 8007392:	ee10 0a10 	vmov	r0, s0
 8007396:	4629      	mov	r1, r5
 8007398:	f7f9 f8da 	bl	8000550 <__aeabi_dmul>
 800739c:	4602      	mov	r2, r0
 800739e:	460b      	mov	r3, r1
 80073a0:	4620      	mov	r0, r4
 80073a2:	4629      	mov	r1, r5
 80073a4:	f7f8 ff1e 	bl	80001e4 <__adddf3>
 80073a8:	4604      	mov	r4, r0
 80073aa:	460d      	mov	r5, r1
 80073ac:	ec45 4b10 	vmov	d0, r4, r5
 80073b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b4:	2d00      	cmp	r5, #0
 80073b6:	ee10 0a10 	vmov	r0, s0
 80073ba:	4621      	mov	r1, r4
 80073bc:	dc0f      	bgt.n	80073de <__ieee754_sqrt+0x62>
 80073be:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80073c2:	4330      	orrs	r0, r6
 80073c4:	d0f2      	beq.n	80073ac <__ieee754_sqrt+0x30>
 80073c6:	b155      	cbz	r5, 80073de <__ieee754_sqrt+0x62>
 80073c8:	ee10 2a10 	vmov	r2, s0
 80073cc:	4620      	mov	r0, r4
 80073ce:	4629      	mov	r1, r5
 80073d0:	f7f8 ff06 	bl	80001e0 <__aeabi_dsub>
 80073d4:	4602      	mov	r2, r0
 80073d6:	460b      	mov	r3, r1
 80073d8:	f7f9 f9e4 	bl	80007a4 <__aeabi_ddiv>
 80073dc:	e7e4      	b.n	80073a8 <__ieee754_sqrt+0x2c>
 80073de:	151b      	asrs	r3, r3, #20
 80073e0:	d073      	beq.n	80074ca <__ieee754_sqrt+0x14e>
 80073e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80073e6:	07dd      	lsls	r5, r3, #31
 80073e8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80073ec:	bf48      	it	mi
 80073ee:	0fc8      	lsrmi	r0, r1, #31
 80073f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80073f4:	bf44      	itt	mi
 80073f6:	0049      	lslmi	r1, r1, #1
 80073f8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80073fc:	2500      	movs	r5, #0
 80073fe:	1058      	asrs	r0, r3, #1
 8007400:	0fcb      	lsrs	r3, r1, #31
 8007402:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8007406:	0049      	lsls	r1, r1, #1
 8007408:	2316      	movs	r3, #22
 800740a:	462c      	mov	r4, r5
 800740c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007410:	19a7      	adds	r7, r4, r6
 8007412:	4297      	cmp	r7, r2
 8007414:	bfde      	ittt	le
 8007416:	19bc      	addle	r4, r7, r6
 8007418:	1bd2      	suble	r2, r2, r7
 800741a:	19ad      	addle	r5, r5, r6
 800741c:	0fcf      	lsrs	r7, r1, #31
 800741e:	3b01      	subs	r3, #1
 8007420:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8007424:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007428:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800742c:	d1f0      	bne.n	8007410 <__ieee754_sqrt+0x94>
 800742e:	f04f 0c20 	mov.w	ip, #32
 8007432:	469e      	mov	lr, r3
 8007434:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007438:	42a2      	cmp	r2, r4
 800743a:	eb06 070e 	add.w	r7, r6, lr
 800743e:	dc02      	bgt.n	8007446 <__ieee754_sqrt+0xca>
 8007440:	d112      	bne.n	8007468 <__ieee754_sqrt+0xec>
 8007442:	428f      	cmp	r7, r1
 8007444:	d810      	bhi.n	8007468 <__ieee754_sqrt+0xec>
 8007446:	2f00      	cmp	r7, #0
 8007448:	eb07 0e06 	add.w	lr, r7, r6
 800744c:	da42      	bge.n	80074d4 <__ieee754_sqrt+0x158>
 800744e:	f1be 0f00 	cmp.w	lr, #0
 8007452:	db3f      	blt.n	80074d4 <__ieee754_sqrt+0x158>
 8007454:	f104 0801 	add.w	r8, r4, #1
 8007458:	1b12      	subs	r2, r2, r4
 800745a:	428f      	cmp	r7, r1
 800745c:	bf88      	it	hi
 800745e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007462:	1bc9      	subs	r1, r1, r7
 8007464:	4433      	add	r3, r6
 8007466:	4644      	mov	r4, r8
 8007468:	0052      	lsls	r2, r2, #1
 800746a:	f1bc 0c01 	subs.w	ip, ip, #1
 800746e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007472:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007476:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800747a:	d1dd      	bne.n	8007438 <__ieee754_sqrt+0xbc>
 800747c:	430a      	orrs	r2, r1
 800747e:	d006      	beq.n	800748e <__ieee754_sqrt+0x112>
 8007480:	1c5c      	adds	r4, r3, #1
 8007482:	bf13      	iteet	ne
 8007484:	3301      	addne	r3, #1
 8007486:	3501      	addeq	r5, #1
 8007488:	4663      	moveq	r3, ip
 800748a:	f023 0301 	bicne.w	r3, r3, #1
 800748e:	106a      	asrs	r2, r5, #1
 8007490:	085b      	lsrs	r3, r3, #1
 8007492:	07e9      	lsls	r1, r5, #31
 8007494:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007498:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800749c:	bf48      	it	mi
 800749e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80074a2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80074a6:	461c      	mov	r4, r3
 80074a8:	e780      	b.n	80073ac <__ieee754_sqrt+0x30>
 80074aa:	0aca      	lsrs	r2, r1, #11
 80074ac:	3815      	subs	r0, #21
 80074ae:	0549      	lsls	r1, r1, #21
 80074b0:	2a00      	cmp	r2, #0
 80074b2:	d0fa      	beq.n	80074aa <__ieee754_sqrt+0x12e>
 80074b4:	02d6      	lsls	r6, r2, #11
 80074b6:	d50a      	bpl.n	80074ce <__ieee754_sqrt+0x152>
 80074b8:	f1c3 0420 	rsb	r4, r3, #32
 80074bc:	fa21 f404 	lsr.w	r4, r1, r4
 80074c0:	1e5d      	subs	r5, r3, #1
 80074c2:	4099      	lsls	r1, r3
 80074c4:	4322      	orrs	r2, r4
 80074c6:	1b43      	subs	r3, r0, r5
 80074c8:	e78b      	b.n	80073e2 <__ieee754_sqrt+0x66>
 80074ca:	4618      	mov	r0, r3
 80074cc:	e7f0      	b.n	80074b0 <__ieee754_sqrt+0x134>
 80074ce:	0052      	lsls	r2, r2, #1
 80074d0:	3301      	adds	r3, #1
 80074d2:	e7ef      	b.n	80074b4 <__ieee754_sqrt+0x138>
 80074d4:	46a0      	mov	r8, r4
 80074d6:	e7bf      	b.n	8007458 <__ieee754_sqrt+0xdc>
 80074d8:	7ff00000 	.word	0x7ff00000

080074dc <finite>:
 80074dc:	ee10 3a90 	vmov	r3, s1
 80074e0:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80074e4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80074e8:	0fc0      	lsrs	r0, r0, #31
 80074ea:	4770      	bx	lr

080074ec <matherr>:
 80074ec:	2000      	movs	r0, #0
 80074ee:	4770      	bx	lr

080074f0 <nan>:
 80074f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80074f8 <nan+0x8>
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	00000000 	.word	0x00000000
 80074fc:	7ff80000 	.word	0x7ff80000

08007500 <rint>:
 8007500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007502:	ec51 0b10 	vmov	r0, r1, d0
 8007506:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800750a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800750e:	2e13      	cmp	r6, #19
 8007510:	460b      	mov	r3, r1
 8007512:	ee10 4a10 	vmov	r4, s0
 8007516:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800751a:	dc56      	bgt.n	80075ca <rint+0xca>
 800751c:	2e00      	cmp	r6, #0
 800751e:	da2b      	bge.n	8007578 <rint+0x78>
 8007520:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007524:	4302      	orrs	r2, r0
 8007526:	d023      	beq.n	8007570 <rint+0x70>
 8007528:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800752c:	4302      	orrs	r2, r0
 800752e:	4254      	negs	r4, r2
 8007530:	4314      	orrs	r4, r2
 8007532:	0c4b      	lsrs	r3, r1, #17
 8007534:	0b24      	lsrs	r4, r4, #12
 8007536:	045b      	lsls	r3, r3, #17
 8007538:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800753c:	ea44 0103 	orr.w	r1, r4, r3
 8007540:	460b      	mov	r3, r1
 8007542:	492f      	ldr	r1, [pc, #188]	; (8007600 <rint+0x100>)
 8007544:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8007548:	e9d1 6700 	ldrd	r6, r7, [r1]
 800754c:	4602      	mov	r2, r0
 800754e:	4639      	mov	r1, r7
 8007550:	4630      	mov	r0, r6
 8007552:	f7f8 fe47 	bl	80001e4 <__adddf3>
 8007556:	e9cd 0100 	strd	r0, r1, [sp]
 800755a:	463b      	mov	r3, r7
 800755c:	4632      	mov	r2, r6
 800755e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007562:	f7f8 fe3d 	bl	80001e0 <__aeabi_dsub>
 8007566:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800756a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800756e:	4639      	mov	r1, r7
 8007570:	ec41 0b10 	vmov	d0, r0, r1
 8007574:	b003      	add	sp, #12
 8007576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007578:	4a22      	ldr	r2, [pc, #136]	; (8007604 <rint+0x104>)
 800757a:	4132      	asrs	r2, r6
 800757c:	ea01 0702 	and.w	r7, r1, r2
 8007580:	4307      	orrs	r7, r0
 8007582:	d0f5      	beq.n	8007570 <rint+0x70>
 8007584:	0852      	lsrs	r2, r2, #1
 8007586:	4011      	ands	r1, r2
 8007588:	430c      	orrs	r4, r1
 800758a:	d00b      	beq.n	80075a4 <rint+0xa4>
 800758c:	ea23 0202 	bic.w	r2, r3, r2
 8007590:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007594:	2e13      	cmp	r6, #19
 8007596:	fa43 f306 	asr.w	r3, r3, r6
 800759a:	bf0c      	ite	eq
 800759c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80075a0:	2400      	movne	r4, #0
 80075a2:	4313      	orrs	r3, r2
 80075a4:	4916      	ldr	r1, [pc, #88]	; (8007600 <rint+0x100>)
 80075a6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80075aa:	4622      	mov	r2, r4
 80075ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 80075b0:	4620      	mov	r0, r4
 80075b2:	4629      	mov	r1, r5
 80075b4:	f7f8 fe16 	bl	80001e4 <__adddf3>
 80075b8:	e9cd 0100 	strd	r0, r1, [sp]
 80075bc:	4622      	mov	r2, r4
 80075be:	462b      	mov	r3, r5
 80075c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075c4:	f7f8 fe0c 	bl	80001e0 <__aeabi_dsub>
 80075c8:	e7d2      	b.n	8007570 <rint+0x70>
 80075ca:	2e33      	cmp	r6, #51	; 0x33
 80075cc:	dd07      	ble.n	80075de <rint+0xde>
 80075ce:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80075d2:	d1cd      	bne.n	8007570 <rint+0x70>
 80075d4:	ee10 2a10 	vmov	r2, s0
 80075d8:	f7f8 fe04 	bl	80001e4 <__adddf3>
 80075dc:	e7c8      	b.n	8007570 <rint+0x70>
 80075de:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80075e2:	f04f 32ff 	mov.w	r2, #4294967295
 80075e6:	40f2      	lsrs	r2, r6
 80075e8:	4210      	tst	r0, r2
 80075ea:	d0c1      	beq.n	8007570 <rint+0x70>
 80075ec:	0852      	lsrs	r2, r2, #1
 80075ee:	4210      	tst	r0, r2
 80075f0:	bf1f      	itttt	ne
 80075f2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80075f6:	ea20 0202 	bicne.w	r2, r0, r2
 80075fa:	4134      	asrne	r4, r6
 80075fc:	4314      	orrne	r4, r2
 80075fe:	e7d1      	b.n	80075a4 <rint+0xa4>
 8007600:	080077d0 	.word	0x080077d0
 8007604:	000fffff 	.word	0x000fffff

08007608 <scalbn>:
 8007608:	b570      	push	{r4, r5, r6, lr}
 800760a:	ec55 4b10 	vmov	r4, r5, d0
 800760e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007612:	4606      	mov	r6, r0
 8007614:	462b      	mov	r3, r5
 8007616:	b9aa      	cbnz	r2, 8007644 <scalbn+0x3c>
 8007618:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800761c:	4323      	orrs	r3, r4
 800761e:	d03b      	beq.n	8007698 <scalbn+0x90>
 8007620:	4b31      	ldr	r3, [pc, #196]	; (80076e8 <scalbn+0xe0>)
 8007622:	4629      	mov	r1, r5
 8007624:	2200      	movs	r2, #0
 8007626:	ee10 0a10 	vmov	r0, s0
 800762a:	f7f8 ff91 	bl	8000550 <__aeabi_dmul>
 800762e:	4b2f      	ldr	r3, [pc, #188]	; (80076ec <scalbn+0xe4>)
 8007630:	429e      	cmp	r6, r3
 8007632:	4604      	mov	r4, r0
 8007634:	460d      	mov	r5, r1
 8007636:	da12      	bge.n	800765e <scalbn+0x56>
 8007638:	a327      	add	r3, pc, #156	; (adr r3, 80076d8 <scalbn+0xd0>)
 800763a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763e:	f7f8 ff87 	bl	8000550 <__aeabi_dmul>
 8007642:	e009      	b.n	8007658 <scalbn+0x50>
 8007644:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007648:	428a      	cmp	r2, r1
 800764a:	d10c      	bne.n	8007666 <scalbn+0x5e>
 800764c:	ee10 2a10 	vmov	r2, s0
 8007650:	4620      	mov	r0, r4
 8007652:	4629      	mov	r1, r5
 8007654:	f7f8 fdc6 	bl	80001e4 <__adddf3>
 8007658:	4604      	mov	r4, r0
 800765a:	460d      	mov	r5, r1
 800765c:	e01c      	b.n	8007698 <scalbn+0x90>
 800765e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007662:	460b      	mov	r3, r1
 8007664:	3a36      	subs	r2, #54	; 0x36
 8007666:	4432      	add	r2, r6
 8007668:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800766c:	428a      	cmp	r2, r1
 800766e:	dd0b      	ble.n	8007688 <scalbn+0x80>
 8007670:	ec45 4b11 	vmov	d1, r4, r5
 8007674:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80076e0 <scalbn+0xd8>
 8007678:	f000 f83c 	bl	80076f4 <copysign>
 800767c:	a318      	add	r3, pc, #96	; (adr r3, 80076e0 <scalbn+0xd8>)
 800767e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007682:	ec51 0b10 	vmov	r0, r1, d0
 8007686:	e7da      	b.n	800763e <scalbn+0x36>
 8007688:	2a00      	cmp	r2, #0
 800768a:	dd08      	ble.n	800769e <scalbn+0x96>
 800768c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007690:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007694:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007698:	ec45 4b10 	vmov	d0, r4, r5
 800769c:	bd70      	pop	{r4, r5, r6, pc}
 800769e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80076a2:	da0d      	bge.n	80076c0 <scalbn+0xb8>
 80076a4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80076a8:	429e      	cmp	r6, r3
 80076aa:	ec45 4b11 	vmov	d1, r4, r5
 80076ae:	dce1      	bgt.n	8007674 <scalbn+0x6c>
 80076b0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80076d8 <scalbn+0xd0>
 80076b4:	f000 f81e 	bl	80076f4 <copysign>
 80076b8:	a307      	add	r3, pc, #28	; (adr r3, 80076d8 <scalbn+0xd0>)
 80076ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076be:	e7e0      	b.n	8007682 <scalbn+0x7a>
 80076c0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80076c4:	3236      	adds	r2, #54	; 0x36
 80076c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80076ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80076ce:	4620      	mov	r0, r4
 80076d0:	4629      	mov	r1, r5
 80076d2:	2200      	movs	r2, #0
 80076d4:	4b06      	ldr	r3, [pc, #24]	; (80076f0 <scalbn+0xe8>)
 80076d6:	e7b2      	b.n	800763e <scalbn+0x36>
 80076d8:	c2f8f359 	.word	0xc2f8f359
 80076dc:	01a56e1f 	.word	0x01a56e1f
 80076e0:	8800759c 	.word	0x8800759c
 80076e4:	7e37e43c 	.word	0x7e37e43c
 80076e8:	43500000 	.word	0x43500000
 80076ec:	ffff3cb0 	.word	0xffff3cb0
 80076f0:	3c900000 	.word	0x3c900000

080076f4 <copysign>:
 80076f4:	ec51 0b10 	vmov	r0, r1, d0
 80076f8:	ee11 0a90 	vmov	r0, s3
 80076fc:	ee10 2a10 	vmov	r2, s0
 8007700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007704:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007708:	ea41 0300 	orr.w	r3, r1, r0
 800770c:	ec43 2b10 	vmov	d0, r2, r3
 8007710:	4770      	bx	lr
	...

08007714 <_init>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	bf00      	nop
 8007718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771a:	bc08      	pop	{r3}
 800771c:	469e      	mov	lr, r3
 800771e:	4770      	bx	lr

08007720 <_fini>:
 8007720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007722:	bf00      	nop
 8007724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007726:	bc08      	pop	{r3}
 8007728:	469e      	mov	lr, r3
 800772a:	4770      	bx	lr
