[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/SynthForeach/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SynthForeach/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<268> s<267> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<39> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<39> s<38> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<1:12> el<1:17>
n<> u<5> t<Data_type_or_implicit> p<6> l<1:18> el<1:18>
n<> u<6> t<Net_port_type> p<7> c<5> l<1:18> el<1:18>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<1:12> el<1:17>
n<clk> u<8> t<StringConst> p<9> l<1:18> el<1:21>
n<> u<9> t<Ansi_port_declaration> p<38> c<7> s<37> l<1:12> el<1:21>
n<> u<10> t<PortDir_Out> p<25> s<24> l<1:23> el<1:29>
n<> u<11> t<IntVec_TypeLogic> p<22> s<21> l<1:30> el<1:35>
n<31> u<12> t<IntConst> p<13> l<1:37> el<1:39>
n<> u<13> t<Primary_literal> p<14> c<12> l<1:37> el<1:39>
n<> u<14> t<Constant_primary> p<15> c<13> l<1:37> el<1:39>
n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<1:37> el<1:39>
n<0> u<16> t<IntConst> p<17> l<1:40> el<1:41>
n<> u<17> t<Primary_literal> p<18> c<16> l<1:40> el<1:41>
n<> u<18> t<Constant_primary> p<19> c<17> l<1:40> el<1:41>
n<> u<19> t<Constant_expression> p<20> c<18> l<1:40> el<1:41>
n<> u<20> t<Constant_range> p<21> c<15> l<1:37> el<1:41>
n<> u<21> t<Packed_dimension> p<22> c<20> l<1:36> el<1:42>
n<> u<22> t<Data_type> p<23> c<11> l<1:30> el<1:42>
n<> u<23> t<Data_type_or_implicit> p<24> c<22> l<1:30> el<1:42>
n<> u<24> t<Net_port_type> p<25> c<23> l<1:30> el<1:42>
n<> u<25> t<Net_port_header> p<37> c<10> s<26> l<1:23> el<1:42>
n<data> u<26> t<StringConst> p<37> s<31> l<1:43> el<1:47>
n<4> u<27> t<IntConst> p<28> l<1:48> el<1:49>
n<> u<28> t<Primary_literal> p<29> c<27> l<1:48> el<1:49>
n<> u<29> t<Constant_primary> p<30> c<28> l<1:48> el<1:49>
n<> u<30> t<Constant_expression> p<31> c<29> l<1:48> el<1:49>
n<> u<31> t<Unpacked_dimension> p<37> c<30> s<36> l<1:47> el<1:50>
n<4> u<32> t<IntConst> p<33> l<1:51> el<1:52>
n<> u<33> t<Primary_literal> p<34> c<32> l<1:51> el<1:52>
n<> u<34> t<Constant_primary> p<35> c<33> l<1:51> el<1:52>
n<> u<35> t<Constant_expression> p<36> c<34> l<1:51> el<1:52>
n<> u<36> t<Unpacked_dimension> p<37> c<35> l<1:50> el<1:53>
n<> u<37> t<Ansi_port_declaration> p<38> c<25> l<1:23> el<1:53>
n<> u<38> t<List_of_port_declarations> p<39> c<9> l<1:11> el<1:54>
n<> u<39> t<Module_ansi_header> p<108> c<2> s<106> l<1:1> el<1:55>
n<> u<40> t<AlwaysKeywd_Always> p<103> s<102> l<2:5> el<2:11>
n<> u<41> t<Edge_Posedge> p<46> s<45> l<2:14> el<2:21>
n<clk> u<42> t<StringConst> p<43> l<2:22> el<2:25>
n<> u<43> t<Primary_literal> p<44> c<42> l<2:22> el<2:25>
n<> u<44> t<Primary> p<45> c<43> l<2:22> el<2:25>
n<> u<45> t<Expression> p<46> c<44> l<2:22> el<2:25>
n<> u<46> t<Event_expression> p<47> c<41> l<2:14> el<2:25>
n<> u<47> t<Event_control> p<48> c<46> l<2:12> el<2:26>
n<> u<48> t<Procedural_timing_control> p<100> c<47> s<99> l<2:12> el<2:26>
n<data> u<49> t<StringConst> p<50> l<3:17> el<3:21>
n<> u<50> t<Ps_or_hierarchical_array_identifier> p<91> c<49> s<52> l<3:17> el<3:21>
n<i> u<51> t<StringConst> p<52> l<3:22> el<3:23>
n<> u<52> t<Loop_variables> p<91> c<51> s<89> l<3:22> el<3:23>
n<data> u<53> t<StringConst> p<54> l<4:21> el<4:25>
n<> u<54> t<Ps_or_hierarchical_array_identifier> p<87> c<53> s<56> l<4:21> el<4:25>
n<i> u<55> t<StringConst> p<56> l<4:26> el<4:27>
n<> u<56> t<Loop_variables> p<87> c<55> s<57> l<4:26> el<4:27>
n<j> u<57> t<StringConst> p<87> s<85> l<4:29> el<4:30>
n<data> u<58> t<StringConst> p<59> l<5:17> el<5:21>
n<> u<59> t<Ps_or_hierarchical_identifier> p<70> c<58> s<69> l<5:17> el<5:21>
n<i> u<60> t<StringConst> p<61> l<5:22> el<5:23>
n<> u<61> t<Primary_literal> p<62> c<60> l<5:22> el<5:23>
n<> u<62> t<Primary> p<63> c<61> l<5:22> el<5:23>
n<> u<63> t<Expression> p<68> c<62> s<67> l<5:22> el<5:23>
n<j> u<64> t<StringConst> p<65> l<5:25> el<5:26>
n<> u<65> t<Primary_literal> p<66> c<64> l<5:25> el<5:26>
n<> u<66> t<Primary> p<67> c<65> l<5:25> el<5:26>
n<> u<67> t<Expression> p<68> c<66> l<5:25> el<5:26>
n<> u<68> t<Bit_select> p<69> c<63> l<5:21> el<5:27>
n<> u<69> t<Select> p<70> c<68> l<5:21> el<5:27>
n<> u<70> t<Variable_lvalue> p<82> c<59> s<71> l<5:17> el<5:27>
n<> u<71> t<AssignOp_Assign> p<82> s<81> l<5:28> el<5:29>
n<i> u<72> t<StringConst> p<73> l<5:30> el<5:31>
n<> u<73> t<Primary_literal> p<74> c<72> l<5:30> el<5:31>
n<> u<74> t<Primary> p<75> c<73> l<5:30> el<5:31>
n<> u<75> t<Expression> p<81> c<74> s<80> l<5:30> el<5:31>
n<j> u<76> t<StringConst> p<77> l<5:34> el<5:35>
n<> u<77> t<Primary_literal> p<78> c<76> l<5:34> el<5:35>
n<> u<78> t<Primary> p<79> c<77> l<5:34> el<5:35>
n<> u<79> t<Expression> p<81> c<78> l<5:34> el<5:35>
n<> u<80> t<BinOp_Mult> p<81> s<79> l<5:32> el<5:33>
n<> u<81> t<Expression> p<82> c<75> l<5:30> el<5:35>
n<> u<82> t<Operator_assignment> p<83> c<70> l<5:17> el<5:35>
n<> u<83> t<Blocking_assignment> p<84> c<82> l<5:17> el<5:35>
n<> u<84> t<Statement_item> p<85> c<83> l<5:17> el<5:36>
n<> u<85> t<Statement> p<87> c<84> l<5:17> el<5:36>
n<> u<86> t<Foreach> p<87> s<54> l<4:13> el<4:20>
n<> u<87> t<Loop_statement> p<88> c<86> l<4:13> el<5:36>
n<> u<88> t<Statement_item> p<89> c<87> l<4:13> el<5:36>
n<> u<89> t<Statement> p<91> c<88> l<4:13> el<5:36>
n<> u<90> t<Foreach> p<91> s<50> l<3:9> el<3:16>
n<> u<91> t<Loop_statement> p<92> c<90> l<3:9> el<5:36>
n<> u<92> t<Statement_item> p<93> c<91> l<3:9> el<5:36>
n<> u<93> t<Statement> p<94> c<92> l<3:9> el<5:36>
n<> u<94> t<Statement_or_null> p<96> c<93> s<95> l<3:9> el<5:36>
n<> u<95> t<End> p<96> l<6:5> el<6:8>
n<> u<96> t<Seq_block> p<97> c<94> l<2:27> el<6:8>
n<> u<97> t<Statement_item> p<98> c<96> l<2:27> el<6:8>
n<> u<98> t<Statement> p<99> c<97> l<2:27> el<6:8>
n<> u<99> t<Statement_or_null> p<100> c<98> l<2:27> el<6:8>
n<> u<100> t<Procedural_timing_control_statement> p<101> c<48> l<2:12> el<6:8>
n<> u<101> t<Statement_item> p<102> c<100> l<2:12> el<6:8>
n<> u<102> t<Statement> p<103> c<101> l<2:12> el<6:8>
n<> u<103> t<Always_construct> p<104> c<40> l<2:5> el<6:8>
n<> u<104> t<Module_common_item> p<105> c<103> l<2:5> el<6:8>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<2:5> el<6:8>
n<> u<106> t<Non_port_module_item> p<108> c<105> s<107> l<2:5> el<6:8>
n<> u<107> t<Endmodule> p<108> l<7:1> el<7:10>
n<> u<108> t<Module_declaration> p<109> c<39> l<1:1> el<7:10>
n<> u<109> t<Description> p<267> c<108> s<266> l<1:1> el<7:10>
n<module> u<110> t<Module_keyword> p<162> s<111> l<9:1> el<9:7>
n<top> u<111> t<StringConst> p<162> s<161> l<9:8> el<9:11>
n<> u<112> t<PortDir_Inp> p<115> s<114> l<9:12> el<9:17>
n<> u<113> t<Data_type_or_implicit> p<114> l<9:18> el<9:18>
n<> u<114> t<Net_port_type> p<115> c<113> l<9:18> el<9:18>
n<> u<115> t<Net_port_header> p<117> c<112> s<116> l<9:12> el<9:17>
n<clk> u<116> t<StringConst> p<117> l<9:18> el<9:21>
n<> u<117> t<Ansi_port_declaration> p<161> c<115> s<160> l<9:12> el<9:21>
n<> u<118> t<PortDir_Out> p<143> s<142> l<9:23> el<9:29>
n<> u<119> t<IntVec_TypeBit> p<140> s<129> l<9:30> el<9:33>
n<1> u<120> t<IntConst> p<121> l<9:35> el<9:36>
n<> u<121> t<Primary_literal> p<122> c<120> l<9:35> el<9:36>
n<> u<122> t<Constant_primary> p<123> c<121> l<9:35> el<9:36>
n<> u<123> t<Constant_expression> p<128> c<122> s<127> l<9:35> el<9:36>
n<0> u<124> t<IntConst> p<125> l<9:37> el<9:38>
n<> u<125> t<Primary_literal> p<126> c<124> l<9:37> el<9:38>
n<> u<126> t<Constant_primary> p<127> c<125> l<9:37> el<9:38>
n<> u<127> t<Constant_expression> p<128> c<126> l<9:37> el<9:38>
n<> u<128> t<Constant_range> p<129> c<123> l<9:35> el<9:38>
n<> u<129> t<Packed_dimension> p<140> c<128> s<139> l<9:34> el<9:39>
n<3> u<130> t<IntConst> p<131> l<9:40> el<9:41>
n<> u<131> t<Primary_literal> p<132> c<130> l<9:40> el<9:41>
n<> u<132> t<Constant_primary> p<133> c<131> l<9:40> el<9:41>
n<> u<133> t<Constant_expression> p<138> c<132> s<137> l<9:40> el<9:41>
n<0> u<134> t<IntConst> p<135> l<9:42> el<9:43>
n<> u<135> t<Primary_literal> p<136> c<134> l<9:42> el<9:43>
n<> u<136> t<Constant_primary> p<137> c<135> l<9:42> el<9:43>
n<> u<137> t<Constant_expression> p<138> c<136> l<9:42> el<9:43>
n<> u<138> t<Constant_range> p<139> c<133> l<9:40> el<9:43>
n<> u<139> t<Packed_dimension> p<140> c<138> l<9:39> el<9:44>
n<> u<140> t<Data_type> p<141> c<119> l<9:30> el<9:44>
n<> u<141> t<Data_type_or_implicit> p<142> c<140> l<9:30> el<9:44>
n<> u<142> t<Net_port_type> p<143> c<141> l<9:30> el<9:44>
n<> u<143> t<Net_port_header> p<160> c<118> s<144> l<9:23> el<9:44>
n<B> u<144> t<StringConst> p<160> s<154> l<9:45> el<9:46>
n<3> u<145> t<IntConst> p<146> l<9:48> el<9:49>
n<> u<146> t<Primary_literal> p<147> c<145> l<9:48> el<9:49>
n<> u<147> t<Constant_primary> p<148> c<146> l<9:48> el<9:49>
n<> u<148> t<Constant_expression> p<153> c<147> s<152> l<9:48> el<9:49>
n<0> u<149> t<IntConst> p<150> l<9:50> el<9:51>
n<> u<150> t<Primary_literal> p<151> c<149> l<9:50> el<9:51>
n<> u<151> t<Constant_primary> p<152> c<150> l<9:50> el<9:51>
n<> u<152> t<Constant_expression> p<153> c<151> l<9:50> el<9:51>
n<> u<153> t<Constant_range> p<154> c<148> l<9:48> el<9:51>
n<> u<154> t<Unpacked_dimension> p<160> c<153> s<159> l<9:47> el<9:52>
n<2> u<155> t<IntConst> p<156> l<9:53> el<9:54>
n<> u<156> t<Primary_literal> p<157> c<155> l<9:53> el<9:54>
n<> u<157> t<Constant_primary> p<158> c<156> l<9:53> el<9:54>
n<> u<158> t<Constant_expression> p<159> c<157> l<9:53> el<9:54>
n<> u<159> t<Unpacked_dimension> p<160> c<158> l<9:52> el<9:55>
n<> u<160> t<Ansi_port_declaration> p<161> c<143> l<9:23> el<9:55>
n<> u<161> t<List_of_port_declarations> p<162> c<117> l<9:11> el<9:56>
n<> u<162> t<Module_ansi_header> p<265> c<110> s<263> l<9:1> el<9:57>
n<> u<163> t<AlwaysKeywd_Always> p<260> s<259> l<10:5> el<10:11>
n<> u<164> t<Edge_Posedge> p<169> s<168> l<10:14> el<10:21>
n<clk> u<165> t<StringConst> p<166> l<10:22> el<10:25>
n<> u<166> t<Primary_literal> p<167> c<165> l<10:22> el<10:25>
n<> u<167> t<Primary> p<168> c<166> l<10:22> el<10:25>
n<> u<168> t<Expression> p<169> c<167> l<10:22> el<10:25>
n<> u<169> t<Event_expression> p<170> c<164> l<10:14> el<10:25>
n<> u<170> t<Event_control> p<171> c<169> l<10:12> el<10:26>
n<> u<171> t<Procedural_timing_control> p<257> c<170> s<256> l<10:12> el<10:26>
n<B> u<172> t<StringConst> p<173> l<11:17> el<11:18>
n<> u<173> t<Ps_or_hierarchical_array_identifier> p<248> c<172> s<180> l<11:17> el<11:18>
n<q> u<174> t<StringConst> p<180> s<175> l<11:19> el<11:20>
n<> u<175> t<Comma> p<180> s<176> l<11:20> el<11:21>
n<r> u<176> t<StringConst> p<180> s<177> l<11:22> el<11:23>
n<> u<177> t<Comma> p<180> s<178> l<11:23> el<11:24>
n<> u<178> t<Comma> p<180> s<179> l<11:25> el<11:26>
n<s> u<179> t<StringConst> p<180> l<11:27> el<11:28>
n<> u<180> t<Loop_variables> p<248> c<174> s<246> l<11:19> el<11:28>
n<B> u<181> t<StringConst> p<182> l<12:13> el<12:14>
n<> u<182> t<Ps_or_hierarchical_identifier> p<201> c<181> s<200> l<12:13> el<12:14>
n<q> u<183> t<StringConst> p<184> l<12:15> el<12:16>
n<> u<184> t<Primary_literal> p<185> c<183> l<12:15> el<12:16>
n<> u<185> t<Primary> p<186> c<184> l<12:15> el<12:16>
n<> u<186> t<Expression> p<199> c<185> s<190> l<12:15> el<12:16>
n<r> u<187> t<StringConst> p<188> l<12:18> el<12:19>
n<> u<188> t<Primary_literal> p<189> c<187> l<12:18> el<12:19>
n<> u<189> t<Primary> p<190> c<188> l<12:18> el<12:19>
n<> u<190> t<Expression> p<199> c<189> s<194> l<12:18> el<12:19>
n<0> u<191> t<IntConst> p<192> l<12:21> el<12:22>
n<> u<192> t<Primary_literal> p<193> c<191> l<12:21> el<12:22>
n<> u<193> t<Primary> p<194> c<192> l<12:21> el<12:22>
n<> u<194> t<Expression> p<199> c<193> s<198> l<12:21> el<12:22>
n<s> u<195> t<StringConst> p<196> l<12:24> el<12:25>
n<> u<196> t<Primary_literal> p<197> c<195> l<12:24> el<12:25>
n<> u<197> t<Primary> p<198> c<196> l<12:24> el<12:25>
n<> u<198> t<Expression> p<199> c<197> l<12:24> el<12:25>
n<> u<199> t<Bit_select> p<200> c<186> l<12:14> el<12:26>
n<> u<200> t<Select> p<201> c<199> l<12:14> el<12:26>
n<> u<201> t<Variable_lvalue> p<207> c<182> s<202> l<12:13> el<12:26>
n<> u<202> t<AssignOp_Assign> p<207> s<206> l<12:27> el<12:28>
n<r> u<203> t<StringConst> p<204> l<12:29> el<12:30>
n<> u<204> t<Primary_literal> p<205> c<203> l<12:29> el<12:30>
n<> u<205> t<Primary> p<206> c<204> l<12:29> el<12:30>
n<> u<206> t<Expression> p<207> c<205> l<12:29> el<12:30>
n<> u<207> t<Operator_assignment> p<208> c<201> l<12:13> el<12:30>
n<> u<208> t<Blocking_assignment> p<209> c<207> l<12:13> el<12:30>
n<> u<209> t<Statement_item> p<210> c<208> l<12:13> el<12:31>
n<> u<210> t<Statement> p<211> c<209> l<12:13> el<12:31>
n<> u<211> t<Statement_or_null> p<244> c<210> s<242> l<12:13> el<12:31>
n<B> u<212> t<StringConst> p<213> l<13:13> el<13:14>
n<> u<213> t<Ps_or_hierarchical_identifier> p<232> c<212> s<231> l<13:13> el<13:14>
n<q> u<214> t<StringConst> p<215> l<13:15> el<13:16>
n<> u<215> t<Primary_literal> p<216> c<214> l<13:15> el<13:16>
n<> u<216> t<Primary> p<217> c<215> l<13:15> el<13:16>
n<> u<217> t<Expression> p<230> c<216> s<221> l<13:15> el<13:16>
n<r> u<218> t<StringConst> p<219> l<13:18> el<13:19>
n<> u<219> t<Primary_literal> p<220> c<218> l<13:18> el<13:19>
n<> u<220> t<Primary> p<221> c<219> l<13:18> el<13:19>
n<> u<221> t<Expression> p<230> c<220> s<225> l<13:18> el<13:19>
n<1> u<222> t<IntConst> p<223> l<13:21> el<13:22>
n<> u<223> t<Primary_literal> p<224> c<222> l<13:21> el<13:22>
n<> u<224> t<Primary> p<225> c<223> l<13:21> el<13:22>
n<> u<225> t<Expression> p<230> c<224> s<229> l<13:21> el<13:22>
n<s> u<226> t<StringConst> p<227> l<13:24> el<13:25>
n<> u<227> t<Primary_literal> p<228> c<226> l<13:24> el<13:25>
n<> u<228> t<Primary> p<229> c<227> l<13:24> el<13:25>
n<> u<229> t<Expression> p<230> c<228> l<13:24> el<13:25>
n<> u<230> t<Bit_select> p<231> c<217> l<13:14> el<13:26>
n<> u<231> t<Select> p<232> c<230> l<13:14> el<13:26>
n<> u<232> t<Variable_lvalue> p<238> c<213> s<233> l<13:13> el<13:26>
n<> u<233> t<AssignOp_Assign> p<238> s<237> l<13:27> el<13:28>
n<0> u<234> t<IntConst> p<235> l<13:29> el<13:30>
n<> u<235> t<Primary_literal> p<236> c<234> l<13:29> el<13:30>
n<> u<236> t<Primary> p<237> c<235> l<13:29> el<13:30>
n<> u<237> t<Expression> p<238> c<236> l<13:29> el<13:30>
n<> u<238> t<Operator_assignment> p<239> c<232> l<13:13> el<13:30>
n<> u<239> t<Blocking_assignment> p<240> c<238> l<13:13> el<13:30>
n<> u<240> t<Statement_item> p<241> c<239> l<13:13> el<13:31>
n<> u<241> t<Statement> p<242> c<240> l<13:13> el<13:31>
n<> u<242> t<Statement_or_null> p<244> c<241> s<243> l<13:13> el<13:31>
n<> u<243> t<End> p<244> l<14:9> el<14:12>
n<> u<244> t<Seq_block> p<245> c<211> l<11:31> el<14:12>
n<> u<245> t<Statement_item> p<246> c<244> l<11:31> el<14:12>
n<> u<246> t<Statement> p<248> c<245> l<11:31> el<14:12>
n<> u<247> t<Foreach> p<248> s<173> l<11:9> el<11:16>
n<> u<248> t<Loop_statement> p<249> c<247> l<11:9> el<14:12>
n<> u<249> t<Statement_item> p<250> c<248> l<11:9> el<14:12>
n<> u<250> t<Statement> p<251> c<249> l<11:9> el<14:12>
n<> u<251> t<Statement_or_null> p<253> c<250> s<252> l<11:9> el<14:12>
n<> u<252> t<End> p<253> l<15:5> el<15:8>
n<> u<253> t<Seq_block> p<254> c<251> l<10:27> el<15:8>
n<> u<254> t<Statement_item> p<255> c<253> l<10:27> el<15:8>
n<> u<255> t<Statement> p<256> c<254> l<10:27> el<15:8>
n<> u<256> t<Statement_or_null> p<257> c<255> l<10:27> el<15:8>
n<> u<257> t<Procedural_timing_control_statement> p<258> c<171> l<10:12> el<15:8>
n<> u<258> t<Statement_item> p<259> c<257> l<10:12> el<15:8>
n<> u<259> t<Statement> p<260> c<258> l<10:12> el<15:8>
n<> u<260> t<Always_construct> p<261> c<163> l<10:5> el<15:8>
n<> u<261> t<Module_common_item> p<262> c<260> l<10:5> el<15:8>
n<> u<262> t<Module_or_generate_item> p<263> c<261> l<10:5> el<15:8>
n<> u<263> t<Non_port_module_item> p<265> c<262> s<264> l<10:5> el<15:8>
n<> u<264> t<Endmodule> p<265> l<16:1> el<16:10>
n<> u<265> t<Module_declaration> p<266> c<162> l<9:1> el<16:10>
n<> u<266> t<Description> p<267> c<265> l<9:1> el<16:10>
n<> u<267> t<Source_text> p<268> c<109> l<1:1> el<16:10>
n<> u<268> t<Top_level_rule> c<1> l<1:1> el<17:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:9:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:9:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:1:1: Top level module "work@dut".

[NTE:EL0503] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:9:1: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
array_net                                              1
array_typespec                                         3
array_var                                              1
assignment                                             3
begin                                                  3
bit_typespec                                           3
bit_var                                                1
constant                                              60
design                                                 1
event_control                                          2
foreach_stmt                                           3
logic_net                                             12
logic_typespec                                         9
module_inst                                            6
operation                                             13
port                                                   8
range                                                 24
ref_obj                                               21
ref_typespec                                          27
ref_var                                                9
unsupported_typespec                                   9
var_select                                             3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 4
array_net                                              1
array_typespec                                         3
array_var                                              1
assignment                                             6
begin                                                  6
bit_typespec                                           3
bit_var                                                1
constant                                              60
design                                                 1
event_control                                          4
foreach_stmt                                           6
logic_net                                             12
logic_typespec                                         9
module_inst                                            6
operation                                             17
port                                                  12
range                                                 24
ref_obj                                               38
ref_typespec                                          34
ref_var                                               18
unsupported_typespec                                   9
var_select                                             6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SynthForeach/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SynthForeach/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SynthForeach/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.clk), line:1:18, endln:1:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiNet:
  \_logic_net: (work@dut.data), line:1:43, endln:1:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.i), line:5:22, endln:5:23
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.j), line:5:25, endln:5:26
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:j
    |vpiFullName:work@dut.j
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:1:18, endln:1:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk.clk), line:1:18, endln:1:21
      |vpiParent:
      \_port: (clk), line:1:18, endln:1:21
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:1:18, endln:1:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_port: (clk), line:1:18, endln:1:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:1:18, endln:1:18
  |vpiPort:
  \_port: (data), line:1:43, endln:1:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.data.data), line:1:43, endln:1:47
      |vpiParent:
      \_port: (data), line:1:43, endln:1:47
      |vpiName:data
      |vpiFullName:work@dut.data.data
      |vpiActual:
      \_logic_net: (work@dut.data), line:1:43, endln:1:47
    |vpiTypedef:
    \_ref_typespec: (work@dut.data)
      |vpiParent:
      \_port: (data), line:1:43, endln:1:47
      |vpiFullName:work@dut.data
      |vpiActual:
      \_array_typespec: , line:1:30, endln:1:52
  |vpiProcess:
  \_always: , line:2:5, endln:6:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiStmt:
    \_event_control: , line:2:12, endln:2:26
      |vpiParent:
      \_always: , line:2:5, endln:6:8
      |vpiCondition:
      \_operation: , line:2:14, endln:2:25
        |vpiParent:
        \_event_control: , line:2:12, endln:2:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:2:22, endln:2:25
          |vpiParent:
          \_operation: , line:2:14, endln:2:25
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:1:18, endln:1:21
      |vpiStmt:
      \_begin: (work@dut), line:2:27, endln:6:8
        |vpiParent:
        \_event_control: , line:2:12, endln:2:26
        |vpiFullName:work@dut
        |vpiStmt:
        \_foreach_stmt: (work@dut), line:3:9, endln:3:16
          |vpiParent:
          \_begin: (work@dut), line:2:27, endln:6:8
          |vpiFullName:work@dut
          |vpiVariables:
          \_ref_var: (work@dut.data), line:3:17, endln:3:21
            |vpiParent:
            \_foreach_stmt: (work@dut), line:3:9, endln:3:16
            |vpiTypespec:
            \_ref_typespec: (work@dut.data)
              |vpiParent:
              \_ref_var: (work@dut.data), line:3:17, endln:3:21
              |vpiFullName:work@dut.data
              |vpiActual:
              \_array_typespec: , line:1:30, endln:1:52
            |vpiName:data
            |vpiFullName:work@dut.data
          |vpiLoopVars:
          \_ref_var: (work@dut.i), line:3:22, endln:3:23
            |vpiParent:
            \_foreach_stmt: (work@dut), line:3:9, endln:3:16
            |vpiName:i
            |vpiFullName:work@dut.i
          |vpiStmt:
          \_foreach_stmt: (work@dut), line:4:13, endln:4:20
            |vpiParent:
            \_foreach_stmt: (work@dut), line:3:9, endln:3:16
            |vpiFullName:work@dut
            |vpiVariables:
            \_ref_var: (work@dut.data), line:4:21, endln:4:25
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiTypespec:
              \_ref_typespec: (work@dut.data)
                |vpiParent:
                \_ref_var: (work@dut.data), line:4:21, endln:4:25
                |vpiFullName:work@dut.data
                |vpiActual:
                \_array_typespec: , line:1:30, endln:1:52
              |vpiName:data
              |vpiFullName:work@dut.data
            |vpiLoopVars:
            \_ref_var: (work@dut.i), line:4:26, endln:4:27
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiName:i
              |vpiFullName:work@dut.i
            |vpiLoopVars:
            \_ref_var: (work@dut.j), line:4:29, endln:4:30
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiName:j
              |vpiFullName:work@dut.j
            |vpiStmt:
            \_assignment: , line:5:17, endln:5:35
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:5:30, endln:5:35
                |vpiParent:
                \_assignment: , line:5:17, endln:5:35
                |vpiOpType:25
                |vpiOperand:
                \_ref_obj: (work@dut.i), line:5:30, endln:5:31
                  |vpiParent:
                  \_operation: , line:5:30, endln:5:35
                  |vpiName:i
                  |vpiFullName:work@dut.i
                  |vpiActual:
                  \_ref_var: (work@dut.i), line:4:26, endln:4:27
                |vpiOperand:
                \_ref_obj: (work@dut.j), line:5:34, endln:5:35
                  |vpiParent:
                  \_operation: , line:5:30, endln:5:35
                  |vpiName:j
                  |vpiFullName:work@dut.j
                  |vpiActual:
                  \_ref_var: (work@dut.j), line:4:29, endln:4:30
              |vpiLhs:
              \_var_select: (work@dut.data), line:5:17, endln:5:27
                |vpiParent:
                \_assignment: , line:5:17, endln:5:35
                |vpiName:data
                |vpiFullName:work@dut.data
                |vpiIndex:
                \_ref_obj: (work@dut.data.i), line:5:22, endln:5:23
                  |vpiParent:
                  \_var_select: (work@dut.data), line:5:17, endln:5:27
                  |vpiName:i
                  |vpiFullName:work@dut.data.i
                  |vpiActual:
                  \_ref_var: (work@dut.i), line:4:26, endln:4:27
                |vpiIndex:
                \_ref_obj: (work@dut.data.j), line:5:25, endln:5:26
                  |vpiParent:
                  \_var_select: (work@dut.data), line:5:17, endln:5:27
                  |vpiName:j
                  |vpiFullName:work@dut.data.j
                  |vpiActual:
                  \_ref_var: (work@dut.j), line:4:29, endln:4:30
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:9:18, endln:9:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:clk
    |vpiFullName:work@top.clk
  |vpiNet:
  \_logic_net: (work@top.B), line:9:45, endln:9:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiNet:
  \_logic_net: (work@top.q), line:12:15, endln:12:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:q
    |vpiFullName:work@top.q
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.r), line:12:18, endln:12:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:r
    |vpiFullName:work@top.r
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.s), line:12:24, endln:12:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:s
    |vpiFullName:work@top.s
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:9:18, endln:9:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk.clk), line:9:18, endln:9:21
      |vpiParent:
      \_port: (clk), line:9:18, endln:9:21
      |vpiName:clk
      |vpiFullName:work@top.clk.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:9:18, endln:9:21
    |vpiTypedef:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_port: (clk), line:9:18, endln:9:21
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:9:18, endln:9:18
  |vpiPort:
  \_port: (B), line:9:45, endln:9:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:B
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.B.B), line:9:45, endln:9:46
      |vpiParent:
      \_port: (B), line:9:45, endln:9:46
      |vpiName:B
      |vpiFullName:work@top.B.B
      |vpiActual:
      \_logic_net: (work@top.B), line:9:45, endln:9:46
    |vpiTypedef:
    \_ref_typespec: (work@top.B)
      |vpiParent:
      \_port: (B), line:9:45, endln:9:46
      |vpiFullName:work@top.B
      |vpiActual:
      \_array_typespec: , line:9:30, endln:9:54
  |vpiProcess:
  \_always: , line:10:5, endln:15:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiStmt:
    \_event_control: , line:10:12, endln:10:26
      |vpiParent:
      \_always: , line:10:5, endln:15:8
      |vpiCondition:
      \_operation: , line:10:14, endln:10:25
        |vpiParent:
        \_event_control: , line:10:12, endln:10:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:10:22, endln:10:25
          |vpiParent:
          \_operation: , line:10:14, endln:10:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:9:18, endln:9:21
      |vpiStmt:
      \_begin: (work@top), line:10:27, endln:15:8
        |vpiParent:
        \_event_control: , line:10:12, endln:10:26
        |vpiFullName:work@top
        |vpiStmt:
        \_foreach_stmt: (work@top), line:11:9, endln:11:16
          |vpiParent:
          \_begin: (work@top), line:10:27, endln:15:8
          |vpiFullName:work@top
          |vpiVariables:
          \_ref_var: (work@top.B), line:11:17, endln:11:18
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiTypespec:
            \_ref_typespec: (work@top.B)
              |vpiParent:
              \_ref_var: (work@top.B), line:11:17, endln:11:18
              |vpiFullName:work@top.B
              |vpiActual:
              \_array_typespec: 
            |vpiName:B
            |vpiFullName:work@top.B
          |vpiLoopVars:
          \_ref_var: (work@top.q), line:11:19, endln:11:20
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiName:q
            |vpiFullName:work@top.q
          |vpiLoopVars:
          \_ref_var: (work@top.r), line:11:22, endln:11:23
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiName:r
            |vpiFullName:work@top.r
          |vpiLoopVars:
          \_operation: , line:11:23, endln:11:24
            |vpiOpType:36
          |vpiLoopVars:
          \_ref_var: (work@top.s), line:11:27, endln:11:28
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiName:s
            |vpiFullName:work@top.s
          |vpiStmt:
          \_begin: (work@top), line:11:31, endln:14:12
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiFullName:work@top
            |vpiStmt:
            \_assignment: , line:12:13, endln:12:30
              |vpiParent:
              \_begin: (work@top), line:11:31, endln:14:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@top.r), line:12:29, endln:12:30
                |vpiParent:
                \_assignment: , line:12:13, endln:12:30
                |vpiName:r
                |vpiFullName:work@top.r
                |vpiActual:
                \_ref_var: (work@top.r), line:11:22, endln:11:23
              |vpiLhs:
              \_var_select: (work@top.B), line:12:13, endln:12:26
                |vpiParent:
                \_assignment: , line:12:13, endln:12:30
                |vpiName:B
                |vpiFullName:work@top.B
                |vpiIndex:
                \_ref_obj: (work@top.B.q), line:12:15, endln:12:16
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiName:q
                  |vpiFullName:work@top.B.q
                  |vpiActual:
                  \_ref_var: (work@top.q), line:11:19, endln:11:20
                |vpiIndex:
                \_ref_obj: (work@top.B.r), line:12:18, endln:12:19
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiName:r
                  |vpiFullName:work@top.B.r
                  |vpiActual:
                  \_ref_var: (work@top.r), line:11:22, endln:11:23
                |vpiIndex:
                \_constant: , line:12:21, endln:12:22
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiIndex:
                \_ref_obj: (work@top.B.s), line:12:24, endln:12:25
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiName:s
                  |vpiFullName:work@top.B.s
                  |vpiActual:
                  \_ref_var: (work@top.s), line:11:27, endln:11:28
            |vpiStmt:
            \_assignment: , line:13:13, endln:13:30
              |vpiParent:
              \_begin: (work@top), line:11:31, endln:14:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:13:29, endln:13:30
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_var_select: (work@top.B), line:13:13, endln:13:26
                |vpiParent:
                \_assignment: , line:13:13, endln:13:30
                |vpiName:B
                |vpiFullName:work@top.B
                |vpiIndex:
                \_ref_obj: (work@top.B.q), line:13:15, endln:13:16
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiName:q
                  |vpiFullName:work@top.B.q
                  |vpiActual:
                  \_ref_var: (work@top.q), line:11:19, endln:11:20
                |vpiIndex:
                \_ref_obj: (work@top.B.r), line:13:18, endln:13:19
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiName:r
                  |vpiFullName:work@top.B.r
                  |vpiActual:
                  \_ref_var: (work@top.r), line:11:22, endln:11:23
                |vpiIndex:
                \_constant: , line:13:21, endln:13:22
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiIndex:
                \_ref_obj: (work@top.B.s), line:13:24, endln:13:25
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiName:s
                  |vpiFullName:work@top.B.s
                  |vpiActual:
                  \_ref_var: (work@top.s), line:11:27, endln:11:28
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.clk), line:1:18, endln:1:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_logic_net: (work@dut.clk), line:1:18, endln:1:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:1:18, endln:1:18
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiArrayNet:
  \_array_net: (work@dut.data), line:1:43, endln:1:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiSize:16
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiRange:
    \_range: , line:1:48, endln:1:49
      |vpiParent:
      \_array_net: (work@dut.data), line:1:43, endln:1:47
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:1:48, endln:1:49
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:1:48, endln:1:49
        |vpiParent:
        \_range: , line:1:48, endln:1:49
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:1:48, endln:1:49
          |vpiParent:
          \_operation: , line:1:48, endln:1:49
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiRange:
    \_range: , line:1:51, endln:1:52
      |vpiParent:
      \_array_net: (work@dut.data), line:1:43, endln:1:47
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:1:51, endln:1:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:1:51, endln:1:52
        |vpiParent:
        \_range: , line:1:51, endln:1:52
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:1:51, endln:1:52
          |vpiParent:
          \_operation: , line:1:51, endln:1:52
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiNet:
    \_logic_net: (work@dut.data), line:1:43, endln:1:47
      |vpiParent:
      \_array_net: (work@dut.data), line:1:43, endln:1:47
      |vpiTypespec:
      \_ref_typespec: (work@dut.data)
        |vpiParent:
        \_logic_net: (work@dut.data), line:1:43, endln:1:47
        |vpiFullName:work@dut.data
        |vpiActual:
        \_logic_typespec: , line:1:30, endln:1:42
      |vpiFullName:work@dut.data
      |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:1:18, endln:1:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk), line:1:18, endln:1:21
      |vpiParent:
      \_port: (clk), line:1:18, endln:1:21
      |vpiName:clk
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:1:18, endln:1:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_port: (clk), line:1:18, endln:1:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:1:18, endln:1:18
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (data), line:1:43, endln:1:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.data), line:1:43, endln:1:47
      |vpiParent:
      \_port: (data), line:1:43, endln:1:47
      |vpiName:data
      |vpiFullName:work@dut.data
      |vpiActual:
      \_array_net: (work@dut.data), line:1:43, endln:1:47
    |vpiTypedef:
    \_ref_typespec: (work@dut.data)
      |vpiParent:
      \_port: (data), line:1:43, endln:1:47
      |vpiFullName:work@dut.data
      |vpiActual:
      \_logic_typespec: , line:1:30, endln:1:42
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiProcess:
  \_always: , line:2:5, endln:6:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiStmt:
    \_event_control: , line:2:12, endln:2:26
      |vpiParent:
      \_always: , line:2:5, endln:6:8
      |vpiCondition:
      \_operation: , line:2:14, endln:2:25
        |vpiParent:
        \_event_control: , line:2:12, endln:2:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dut.clk), line:2:22, endln:2:25
          |vpiParent:
          \_operation: , line:2:14, endln:2:25
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_logic_net: (work@dut.clk), line:1:18, endln:1:21
      |vpiStmt:
      \_begin: (work@dut), line:2:27, endln:6:8
        |vpiParent:
        \_event_control: , line:2:12, endln:2:26
        |vpiFullName:work@dut
        |vpiStmt:
        \_foreach_stmt: (work@dut), line:3:9, endln:3:16
          |vpiParent:
          \_begin: (work@dut), line:2:27, endln:6:8
          |vpiFullName:work@dut
          |vpiVariables:
          \_ref_var: (work@dut.data), line:3:17, endln:3:21
            |vpiParent:
            \_foreach_stmt: (work@dut), line:3:9, endln:3:16
            |vpiTypespec:
            \_ref_typespec: (work@dut.data)
              |vpiParent:
              \_ref_var: (work@dut.data), line:3:17, endln:3:21
              |vpiFullName:work@dut.data
              |vpiActual:
              \_array_typespec: , line:1:30, endln:1:52
            |vpiName:data
            |vpiFullName:work@dut.data
            |vpiActual:
            \_array_net: (work@dut.data), line:1:43, endln:1:47
          |vpiLoopVars:
          \_ref_var: (work@dut.i), line:3:22, endln:3:23
            |vpiParent:
            \_foreach_stmt: (work@dut), line:3:9, endln:3:16
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_ref_var: (work@dut.i), line:3:22, endln:3:23
          |vpiStmt:
          \_foreach_stmt: (work@dut), line:4:13, endln:4:20
            |vpiParent:
            \_foreach_stmt: (work@dut), line:3:9, endln:3:16
            |vpiFullName:work@dut
            |vpiVariables:
            \_ref_var: (work@dut.data), line:4:21, endln:4:25
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiTypespec:
              \_ref_typespec: (work@dut.data)
                |vpiParent:
                \_ref_var: (work@dut.data), line:4:21, endln:4:25
                |vpiFullName:work@dut.data
                |vpiActual:
                \_array_typespec: , line:1:30, endln:1:52
              |vpiName:data
              |vpiFullName:work@dut.data
              |vpiActual:
              \_array_net: (work@dut.data), line:1:43, endln:1:47
            |vpiLoopVars:
            \_ref_var: (work@dut.i), line:4:26, endln:4:27
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_ref_var: (work@dut.i), line:4:26, endln:4:27
            |vpiLoopVars:
            \_ref_var: (work@dut.j), line:4:29, endln:4:30
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiName:j
              |vpiFullName:work@dut.j
              |vpiActual:
              \_ref_var: (work@dut.j), line:4:29, endln:4:30
            |vpiStmt:
            \_assignment: , line:5:17, endln:5:35
              |vpiParent:
              \_foreach_stmt: (work@dut), line:4:13, endln:4:20
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:5:30, endln:5:35
                |vpiParent:
                \_assignment: , line:5:17, endln:5:35
                |vpiOpType:25
                |vpiOperand:
                \_ref_obj: (work@dut.i), line:5:30, endln:5:31
                  |vpiParent:
                  \_operation: , line:5:30, endln:5:35
                  |vpiName:i
                  |vpiFullName:work@dut.i
                  |vpiActual:
                  \_ref_var: (work@dut.i), line:4:26, endln:4:27
                |vpiOperand:
                \_ref_obj: (work@dut.j), line:5:34, endln:5:35
                  |vpiParent:
                  \_operation: , line:5:30, endln:5:35
                  |vpiName:j
                  |vpiFullName:work@dut.j
                  |vpiActual:
                  \_ref_var: (work@dut.j), line:4:29, endln:4:30
              |vpiLhs:
              \_var_select: (work@dut.data), line:5:17, endln:5:27
                |vpiParent:
                \_assignment: , line:5:17, endln:5:35
                |vpiName:data
                |vpiFullName:work@dut.data
                |vpiActual:
                \_array_net: (work@dut.data), line:1:43, endln:1:47
                |vpiIndex:
                \_ref_obj: (work@dut.data.i), line:5:22, endln:5:23
                  |vpiParent:
                  \_var_select: (work@dut.data), line:5:17, endln:5:27
                  |vpiName:i
                  |vpiFullName:work@dut.data.i
                  |vpiActual:
                  \_ref_var: (work@dut.i), line:4:26, endln:4:27
                |vpiIndex:
                \_ref_obj: (work@dut.data.j), line:5:25, endln:5:26
                  |vpiParent:
                  \_var_select: (work@dut.data), line:5:17, endln:5:27
                  |vpiName:j
                  |vpiFullName:work@dut.data.j
                  |vpiActual:
                  \_ref_var: (work@dut.j), line:4:29, endln:4:30
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.B), line:9:45, endln:9:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiSize:8
    |vpiTypespec:
    \_ref_typespec: (work@top.B)
      |vpiParent:
      \_array_var: (work@top.B), line:9:45, endln:9:46
      |vpiFullName:work@top.B
      |vpiActual:
      \_array_typespec: 
    |vpiName:B
    |vpiFullName:work@top.B
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:9:47, endln:9:52
      |vpiParent:
      \_array_var: (work@top.B), line:9:45, endln:9:46
      |vpiLeftRange:
      \_constant: , line:9:48, endln:9:49
        |vpiParent:
        \_range: , line:9:47, endln:9:52
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:9:50, endln:9:51
        |vpiParent:
        \_range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:9:53, endln:9:54
      |vpiParent:
      \_array_var: (work@top.B), line:9:45, endln:9:46
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:9:53, endln:9:54
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:9:53, endln:9:54
        |vpiParent:
        \_range: , line:9:53, endln:9:54
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:9:53, endln:9:54
          |vpiParent:
          \_operation: , line:9:53, endln:9:54
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_bit_var: (work@top.B), line:9:45, endln:9:46
      |vpiParent:
      \_array_var: (work@top.B), line:9:45, endln:9:46
      |vpiTypespec:
      \_ref_typespec: (work@top.B)
        |vpiParent:
        \_bit_var: (work@top.B), line:9:45, endln:9:46
        |vpiFullName:work@top.B
        |vpiActual:
        \_bit_typespec: , line:9:30, endln:9:44
      |vpiFullName:work@top.B
      |vpiRange:
      \_range: , line:9:47, endln:9:52
      |vpiRange:
      \_range: , line:9:53, endln:9:54
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.clk), line:9:18, endln:9:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_logic_net: (work@top.clk), line:9:18, endln:9:21
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:9:18, endln:9:18
    |vpiName:clk
    |vpiFullName:work@top.clk
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:9:18, endln:9:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), line:9:18, endln:9:21
      |vpiParent:
      \_port: (clk), line:9:18, endln:9:21
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:9:18, endln:9:21
    |vpiTypedef:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_port: (clk), line:9:18, endln:9:21
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:9:18, endln:9:18
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiPort:
  \_port: (B), line:9:45, endln:9:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:B
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.B), line:9:45, endln:9:46
      |vpiParent:
      \_port: (B), line:9:45, endln:9:46
      |vpiName:B
      |vpiFullName:work@top.B
      |vpiActual:
      \_array_var: (work@top.B), line:9:45, endln:9:46
    |vpiTypedef:
    \_ref_typespec: (work@top.B)
      |vpiParent:
      \_port: (B), line:9:45, endln:9:46
      |vpiFullName:work@top.B
      |vpiActual:
      \_bit_typespec: , line:9:30, endln:9:44
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiProcess:
  \_always: , line:10:5, endln:15:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiStmt:
    \_event_control: , line:10:12, endln:10:26
      |vpiParent:
      \_always: , line:10:5, endln:15:8
      |vpiCondition:
      \_operation: , line:10:14, endln:10:25
        |vpiParent:
        \_event_control: , line:10:12, endln:10:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:10:22, endln:10:25
          |vpiParent:
          \_operation: , line:10:14, endln:10:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:9:18, endln:9:21
      |vpiStmt:
      \_begin: (work@top), line:10:27, endln:15:8
        |vpiParent:
        \_event_control: , line:10:12, endln:10:26
        |vpiFullName:work@top
        |vpiStmt:
        \_foreach_stmt: (work@top), line:11:9, endln:11:16
          |vpiParent:
          \_begin: (work@top), line:10:27, endln:15:8
          |vpiFullName:work@top
          |vpiVariables:
          \_ref_var: (work@top.B), line:11:17, endln:11:18
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiTypespec:
            \_ref_typespec: (work@top.B)
              |vpiParent:
              \_ref_var: (work@top.B), line:11:17, endln:11:18
              |vpiFullName:work@top.B
              |vpiActual:
              \_array_typespec: 
            |vpiName:B
            |vpiFullName:work@top.B
            |vpiActual:
            \_array_var: (work@top.B), line:9:45, endln:9:46
          |vpiLoopVars:
          \_ref_var: (work@top.q), line:11:19, endln:11:20
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiName:q
            |vpiFullName:work@top.q
            |vpiActual:
            \_ref_var: (work@top.q), line:11:19, endln:11:20
          |vpiLoopVars:
          \_ref_var: (work@top.r), line:11:22, endln:11:23
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiName:r
            |vpiFullName:work@top.r
            |vpiActual:
            \_ref_var: (work@top.r), line:11:22, endln:11:23
          |vpiLoopVars:
          \_operation: , line:11:23, endln:11:24
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiOpType:36
          |vpiLoopVars:
          \_ref_var: (work@top.s), line:11:27, endln:11:28
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiName:s
            |vpiFullName:work@top.s
            |vpiActual:
            \_ref_var: (work@top.s), line:11:27, endln:11:28
          |vpiStmt:
          \_begin: (work@top), line:11:31, endln:14:12
            |vpiParent:
            \_foreach_stmt: (work@top), line:11:9, endln:11:16
            |vpiFullName:work@top
            |vpiStmt:
            \_assignment: , line:12:13, endln:12:30
              |vpiParent:
              \_begin: (work@top), line:11:31, endln:14:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@top.r), line:12:29, endln:12:30
                |vpiParent:
                \_assignment: , line:12:13, endln:12:30
                |vpiName:r
                |vpiFullName:work@top.r
                |vpiActual:
                \_ref_var: (work@top.r), line:11:22, endln:11:23
              |vpiLhs:
              \_var_select: (work@top.B), line:12:13, endln:12:26
                |vpiParent:
                \_assignment: , line:12:13, endln:12:30
                |vpiName:B
                |vpiFullName:work@top.B
                |vpiActual:
                \_array_var: (work@top.B), line:9:45, endln:9:46
                |vpiIndex:
                \_ref_obj: (work@top.B.q), line:12:15, endln:12:16
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiName:q
                  |vpiFullName:work@top.B.q
                  |vpiActual:
                  \_ref_var: (work@top.q), line:11:19, endln:11:20
                |vpiIndex:
                \_ref_obj: (work@top.B.r), line:12:18, endln:12:19
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiName:r
                  |vpiFullName:work@top.B.r
                  |vpiActual:
                  \_ref_var: (work@top.r), line:11:22, endln:11:23
                |vpiIndex:
                \_constant: , line:12:21, endln:12:22
                |vpiIndex:
                \_ref_obj: (work@top.B.s), line:12:24, endln:12:25
                  |vpiParent:
                  \_var_select: (work@top.B), line:12:13, endln:12:26
                  |vpiName:s
                  |vpiFullName:work@top.B.s
                  |vpiActual:
                  \_ref_var: (work@top.s), line:11:27, endln:11:28
            |vpiStmt:
            \_assignment: , line:13:13, endln:13:30
              |vpiParent:
              \_begin: (work@top), line:11:31, endln:14:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:13:29, endln:13:30
              |vpiLhs:
              \_var_select: (work@top.B), line:13:13, endln:13:26
                |vpiParent:
                \_assignment: , line:13:13, endln:13:30
                |vpiName:B
                |vpiFullName:work@top.B
                |vpiActual:
                \_array_var: (work@top.B), line:9:45, endln:9:46
                |vpiIndex:
                \_ref_obj: (work@top.B.q), line:13:15, endln:13:16
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiName:q
                  |vpiFullName:work@top.B.q
                  |vpiActual:
                  \_ref_var: (work@top.q), line:11:19, endln:11:20
                |vpiIndex:
                \_ref_obj: (work@top.B.r), line:13:18, endln:13:19
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiName:r
                  |vpiFullName:work@top.B.r
                  |vpiActual:
                  \_ref_var: (work@top.r), line:11:22, endln:11:23
                |vpiIndex:
                \_constant: , line:13:21, endln:13:22
                |vpiIndex:
                \_ref_obj: (work@top.B.s), line:13:24, endln:13:25
                  |vpiParent:
                  \_var_select: (work@top.B), line:13:13, endln:13:26
                  |vpiName:s
                  |vpiFullName:work@top.B.s
                  |vpiActual:
                  \_ref_var: (work@top.s), line:11:27, endln:11:28
    |vpiAlwaysType:1
\_weaklyReferenced:
\_logic_typespec: , line:1:18, endln:1:18
\_logic_typespec: , line:1:30, endln:1:42
  |vpiRange:
  \_range: , line:1:36, endln:1:42
    |vpiParent:
    \_logic_typespec: , line:1:30, endln:1:42
    |vpiLeftRange:
    \_constant: , line:1:37, endln:1:39
      |vpiParent:
      \_range: , line:1:36, endln:1:42
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:40, endln:1:41
      |vpiParent:
      \_range: , line:1:36, endln:1:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1:18, endln:1:18
  |vpiParent:
  \_logic_net: (work@dut.clk), line:1:18, endln:1:21
\_logic_typespec: , line:1:30, endln:1:42
  |vpiParent:
  \_logic_net: (work@dut.data), line:1:43, endln:1:47
  |vpiRange:
  \_range: , line:1:36, endln:1:42
    |vpiParent:
    \_logic_typespec: , line:1:30, endln:1:42
    |vpiLeftRange:
    \_constant: , line:1:37, endln:1:39
      |vpiParent:
      \_range: , line:1:36, endln:1:42
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:40, endln:1:41
      |vpiParent:
      \_range: , line:1:36, endln:1:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:18, endln:9:18
\_bit_typespec: , line:9:30, endln:9:44
  |vpiRange:
  \_range: , line:9:34, endln:9:39
    |vpiParent:
    \_bit_typespec: , line:9:30, endln:9:44
    |vpiLeftRange:
    \_constant: , line:9:35, endln:9:36
      |vpiParent:
      \_range: , line:9:34, endln:9:39
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:37, endln:9:38
      |vpiParent:
      \_range: , line:9:34, endln:9:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:9:39, endln:9:44
    |vpiParent:
    \_bit_typespec: , line:9:30, endln:9:44
    |vpiLeftRange:
    \_constant: , line:9:40, endln:9:41
      |vpiParent:
      \_range: , line:9:39, endln:9:44
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:42, endln:9:43
      |vpiParent:
      \_range: , line:9:39, endln:9:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:18, endln:9:18
  |vpiParent:
  \_logic_net: (work@top.clk), line:9:18, endln:9:21
\_bit_typespec: , line:9:30, endln:9:44
  |vpiParent:
  \_bit_var: (work@top.B), line:9:45, endln:9:46
  |vpiRange:
  \_range: , line:9:34, endln:9:39
    |vpiParent:
    \_bit_typespec: , line:9:30, endln:9:44
    |vpiLeftRange:
    \_constant: , line:9:35, endln:9:36
      |vpiParent:
      \_range: , line:9:34, endln:9:39
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:37, endln:9:38
      |vpiParent:
      \_range: , line:9:34, endln:9:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:9:39, endln:9:44
    |vpiParent:
    \_bit_typespec: , line:9:30, endln:9:44
    |vpiLeftRange:
    \_constant: , line:9:40, endln:9:41
      |vpiParent:
      \_range: , line:9:39, endln:9:44
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:42, endln:9:43
      |vpiParent:
      \_range: , line:9:39, endln:9:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:1:18, endln:1:18
\_array_typespec: , line:1:30, endln:1:52
  |vpiParent:
  \_port: (data), line:1:43, endln:1:47
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:1:48, endln:1:49
    |vpiParent:
    \_array_typespec: , line:1:30, endln:1:52
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:1:48, endln:1:49
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:1:48, endln:1:49
      |vpiParent:
      \_range: , line:1:48, endln:1:49
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:1:48, endln:1:49
        |vpiParent:
        \_operation: , line:1:48, endln:1:49
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiRange:
  \_range: , line:1:51, endln:1:52
    |vpiParent:
    \_array_typespec: , line:1:30, endln:1:52
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:1:51, endln:1:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:1:51, endln:1:52
      |vpiParent:
      \_range: , line:1:51, endln:1:52
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:1:51, endln:1:52
        |vpiParent:
        \_operation: , line:1:51, endln:1:52
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (work@dut.data)
    |vpiParent:
    \_array_typespec: , line:1:30, endln:1:52
    |vpiFullName:work@dut.data
    |vpiActual:
    \_logic_typespec: , line:1:30, endln:1:42
\_logic_typespec: , line:1:30, endln:1:42
  |vpiRange:
  \_range: , line:1:36, endln:1:42
    |vpiParent:
    \_logic_typespec: , line:1:30, endln:1:42
    |vpiLeftRange:
    \_constant: , line:1:37, endln:1:39
      |vpiParent:
      \_range: , line:1:36, endln:1:42
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:40, endln:1:41
      |vpiParent:
      \_range: , line:1:36, endln:1:42
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:18, endln:9:18
\_array_typespec: , line:9:30, endln:9:54
  |vpiParent:
  \_port: (B), line:9:45, endln:9:46
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:9:47, endln:9:52
    |vpiParent:
    \_array_typespec: , line:9:30, endln:9:54
    |vpiLeftRange:
    \_constant: , line:9:48, endln:9:49
      |vpiParent:
      \_range: , line:9:47, endln:9:52
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:50, endln:9:51
      |vpiParent:
      \_range: , line:9:47, endln:9:52
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:9:53, endln:9:54
    |vpiParent:
    \_array_typespec: , line:9:30, endln:9:54
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:9:53, endln:9:54
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:9:53, endln:9:54
      |vpiParent:
      \_range: , line:9:53, endln:9:54
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:9:53, endln:9:54
        |vpiParent:
        \_operation: , line:9:53, endln:9:54
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (work@top.B)
    |vpiParent:
    \_array_typespec: , line:9:30, endln:9:54
    |vpiFullName:work@top.B
    |vpiActual:
    \_bit_typespec: , line:9:30, endln:9:44
\_bit_typespec: , line:9:30, endln:9:44
  |vpiRange:
  \_range: , line:9:34, endln:9:39
    |vpiParent:
    \_bit_typespec: , line:9:30, endln:9:44
    |vpiLeftRange:
    \_constant: , line:9:35, endln:9:36
      |vpiParent:
      \_range: , line:9:34, endln:9:39
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:37, endln:9:38
      |vpiParent:
      \_range: , line:9:34, endln:9:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:9:39, endln:9:44
    |vpiParent:
    \_bit_typespec: , line:9:30, endln:9:44
    |vpiLeftRange:
    \_constant: , line:9:40, endln:9:41
      |vpiParent:
      \_range: , line:9:39, endln:9:44
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:42, endln:9:43
      |vpiParent:
      \_range: , line:9:39, endln:9:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/SynthForeach/dut.sv | ${SURELOG_DIR}/build/regression/SynthForeach/roundtrip/dut_000.sv | 8 | 16 |