Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar  8 10:38:19 2019
| Host         : ALE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: load[0] (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: load[1] (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: load[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: alu/my_data/opcode_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.116        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.116        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.890ns (23.146%)  route 2.955ns (76.854%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/Q
                         net (fo=2, routed)           0.849     6.451    bcd/bcdto7segmentclocked/ClkDivider/count[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.002    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.126 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          1.680     8.805    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.929 r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     8.929    bcd/bcdto7segmentclocked/ClkDivider/clk_div_i_1_n_0
    SLICE_X53Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X53Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDCE (Setup_fdce_C_D)        0.029    15.046    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.943%)  route 2.989ns (77.057%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/Q
                         net (fo=2, routed)           0.849     6.451    bcd/bcdto7segmentclocked/ClkDivider/count[4]
    SLICE_X50Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.575 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.002    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_8_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.126 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          1.714     8.839    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  bcd/bcdto7segmentclocked/ClkDivider/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.963    bcd/bcdto7segmentclocked/ClkDivider/count_0[25]
    SLICE_X50Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y22         FDCE (Setup_fdce_C_D)        0.077    15.095    bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.890%)  route 2.998ns (77.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.462    bcd/bcdto7segmentclocked/ClkDivider/count[29]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.013    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.701     8.838    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.962 r  bcd/bcdto7segmentclocked/ClkDivider/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.962    bcd/bcdto7segmentclocked/ClkDivider/count_0[8]
    SLICE_X52Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDCE (Setup_fdce_C_D)        0.077    15.101    bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.890ns (22.915%)  route 2.994ns (77.085%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.462    bcd/bcdto7segmentclocked/ClkDivider/count[29]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.013    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.697     8.834    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     8.958 r  bcd/bcdto7segmentclocked/ClkDivider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.958    bcd/bcdto7segmentclocked/ClkDivider/count_0[1]
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.077    15.102    bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.890ns (22.962%)  route 2.986ns (77.038%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.462    bcd/bcdto7segmentclocked/ClkDivider/count[29]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.013    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.689     8.826    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     8.950 r  bcd/bcdto7segmentclocked/ClkDivider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.950    bcd/bcdto7segmentclocked/ClkDivider/count_0[2]
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDCE (Setup_fdce_C_D)        0.081    15.106    bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 2.513ns (66.064%)  route 1.291ns (33.936%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.492     6.094    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.768    bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.882    bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.996    bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.110    bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.786 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.799     8.585    bcd/bcdto7segmentclocked/ClkDivider/data0[30]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.303     8.888 r  bcd/bcdto7segmentclocked/ClkDivider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.888    bcd/bcdto7segmentclocked/ClkDivider/count_0[30]
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y23         FDCE (Setup_fdce_C_D)        0.081    15.098    bcd/bcdto7segmentclocked/ClkDivider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.890ns (23.783%)  route 2.852ns (76.217%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.462    bcd/bcdto7segmentclocked/ClkDivider/count[29]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.013    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.555     8.692    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.816 r  bcd/bcdto7segmentclocked/ClkDivider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.816    bcd/bcdto7segmentclocked/ClkDivider/count_0[12]
    SLICE_X53Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X53Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)        0.031    15.053    bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 2.397ns (63.723%)  route 1.365ns (36.277%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.492     6.094    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.768    bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]_i_2_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.882    bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]_i_2_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.996    bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]_i_2_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.110    bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]_i_2_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    bcd/bcdto7segmentclocked/ClkDivider/count_reg[24]_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    bcd/bcdto7segmentclocked/ClkDivider/count_reg[28]_i_2_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.674 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.873     8.547    bcd/bcdto7segmentclocked/ClkDivider/data0[29]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.299     8.846 r  bcd/bcdto7segmentclocked/ClkDivider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     8.846    bcd/bcdto7segmentclocked/ClkDivider/count_0[29]
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.437    14.778    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y23         FDCE (Setup_fdce_C_D)        0.077    15.094    bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.890ns (23.745%)  route 2.858ns (76.255%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.462    bcd/bcdto7segmentclocked/ClkDivider/count[29]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.013    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.561     8.698    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.822 r  bcd/bcdto7segmentclocked/ClkDivider/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.822    bcd/bcdto7segmentclocked/ClkDivider/count_0[11]
    SLICE_X52Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDCE (Setup_fdce_C_D)        0.077    15.099    bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.890ns (23.796%)  route 2.850ns (76.204%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.553     5.074    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.462    bcd/bcdto7segmentclocked/ClkDivider/count[29]
    SLICE_X50Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.013    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_9_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.137 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          1.553     8.690    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.814 r  bcd/bcdto7segmentclocked/ClkDivider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.814    bcd/bcdto7segmentclocked/ClkDivider/count_0[9]
    SLICE_X52Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.442    14.783    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDCE (Setup_fdce_C_D)        0.081    15.103    bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X53Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/Q
                         net (fo=3, routed)           0.168     1.746    bcd/bcdto7segmentclocked/ClkDivider/CLK
    SLICE_X53Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.791 r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.791    bcd/bcdto7segmentclocked/ClkDivider/clk_div_i_1_n_0
    SLICE_X53Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X53Y23         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.091     1.528    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.841    bcd/bcdto7segmentclocked/ClkDivider/count[0]
    SLICE_X52Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  bcd/bcdto7segmentclocked/ClkDivider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    bcd/bcdto7segmentclocked/ClkDivider/count_0[0]
    SLICE_X52Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y16         FDCE (Hold_fdce_C_D)         0.121     1.565    bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.254ns (48.933%)  route 0.265ns (51.067%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[8]/Q
                         net (fo=2, routed)           0.211     1.818    bcd/bcdto7segmentclocked/ClkDivider/count[8]
    SLICE_X52Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2/O
                         net (fo=32, routed)          0.054     1.917    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_2_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.962 r  bcd/bcdto7segmentclocked/ClkDivider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.962    bcd/bcdto7segmentclocked/ClkDivider/count_0[9]
    SLICE_X52Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X52Y18         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X52Y18         FDCE (Hold_fdce_C_D)         0.121     1.577    bcd/bcdto7segmentclocked/ClkDivider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.254ns (46.598%)  route 0.291ns (53.402%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.178     1.786    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          0.113     1.944    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.989 r  bcd/bcdto7segmentclocked/ClkDivider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.989    bcd/bcdto7segmentclocked/ClkDivider/count_0[3]
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X50Y16         FDCE (Hold_fdce_C_D)         0.121     1.565    bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.254ns (45.482%)  route 0.304ns (54.518%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[25]/Q
                         net (fo=2, routed)           0.124     1.727    bcd/bcdto7segmentclocked/ClkDivider/count[25]
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.772 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4/O
                         net (fo=32, routed)          0.181     1.953    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_4_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.998 r  bcd/bcdto7segmentclocked/ClkDivider/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.998    bcd/bcdto7segmentclocked/ClkDivider/count_0[27]
    SLICE_X50Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y22         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[27]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X50Y22         FDCE (Hold_fdce_C_D)         0.121     1.560    bcd/bcdto7segmentclocked/ClkDivider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.254ns (45.477%)  route 0.305ns (54.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/Q
                         net (fo=2, routed)           0.124     1.728    bcd/bcdto7segmentclocked/ClkDivider/count[17]
    SLICE_X50Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_5/O
                         net (fo=32, routed)          0.181     1.954    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_5_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.999 r  bcd/bcdto7segmentclocked/ClkDivider/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.999    bcd/bcdto7segmentclocked/ClkDivider/count_0[19]
    SLICE_X50Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDCE (Hold_fdce_C_D)         0.121     1.561    bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.254ns (43.636%)  route 0.328ns (56.364%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.178     1.786    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          0.150     1.981    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.045     2.026 r  bcd/bcdto7segmentclocked/ClkDivider/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.026    bcd/bcdto7segmentclocked/ClkDivider/count_0[6]
    SLICE_X50Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[6]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.121     1.578    bcd/bcdto7segmentclocked/ClkDivider/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.254ns (43.487%)  route 0.330ns (56.513%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y16         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/Q
                         net (fo=2, routed)           0.178     1.786    bcd/bcdto7segmentclocked/ClkDivider/count[2]
    SLICE_X50Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3/O
                         net (fo=32, routed)          0.152     1.983    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_3_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I1_O)        0.045     2.028 r  bcd/bcdto7segmentclocked/ClkDivider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.028    bcd/bcdto7segmentclocked/ClkDivider/count_0[5]
    SLICE_X50Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y17         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X50Y17         FDCE (Hold_fdce_C_D)         0.120     1.577    bcd/bcdto7segmentclocked/ClkDivider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.161%)  route 0.334ns (56.839%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y20         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/Q
                         net (fo=2, routed)           0.124     1.728    bcd/bcdto7segmentclocked/ClkDivider/count[17]
    SLICE_X50Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_5/O
                         net (fo=32, routed)          0.211     1.984    bcd/bcdto7segmentclocked/ClkDivider/count[31]_i_5_n_0
    SLICE_X50Y19         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  bcd/bcdto7segmentclocked/ClkDivider/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.029    bcd/bcdto7segmentclocked/ClkDivider/count_0[14]
    SLICE_X50Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.120     1.575    bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/Q
                         net (fo=2, routed)           0.061     1.666    bcd/bcdto7segmentclocked/ClkDivider/count[15]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.777 r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.944    bcd/bcdto7segmentclocked/ClkDivider/data0[15]
    SLICE_X50Y19         LUT5 (Prop_lut5_I4_O)        0.108     2.052 r  bcd/bcdto7segmentclocked/ClkDivider/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.052    bcd/bcdto7segmentclocked/ClkDivider/count_0[15]
    SLICE_X50Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg_0
    SLICE_X50Y19         FDCE                                         r  bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.121     1.562    bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   bcd/bcdto7segmentclocked/ClkDivider/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y18   bcd/bcdto7segmentclocked/ClkDivider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y18   bcd/bcdto7segmentclocked/ClkDivider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y18   bcd/bcdto7segmentclocked/ClkDivider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y16   bcd/bcdto7segmentclocked/ClkDivider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   bcd/bcdto7segmentclocked/ClkDivider/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   bcd/bcdto7segmentclocked/ClkDivider/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   bcd/bcdto7segmentclocked/ClkDivider/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   bcd/bcdto7segmentclocked/ClkDivider/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   bcd/bcdto7segmentclocked/ClkDivider/count_reg[22]/C



