{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA53C0928857",
      "device": "xc7z020clg484-1",
      "name": "design_processor_t01",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "ila_0": "",
      "t01_Hlfword_GATE_pre_0": "",
      "processing_system7_0": "",
      "t01_Hlfword_PC_0": "",
      "t01_Hlfword_MUX_bran_0": "",
      "t01_Hlfword_MUX_jump_0": "",
      "t01_Hlfword_MUX_memAM_0": "",
      "t01_Hlfword_MUX_regSD_0": "",
      "t01_Hlfword_GATE_3_4_0": "",
      "t01_Hlfword_MUX_aluRI_0": "",
      "t01_Hlfword_ALU_PCpl_0": "",
      "t01_Hlfword_ALU_PCpls_0": "",
      "t01_Hlfword_cntrl_IM_0": "",
      "t01_Hlfword_cntl_alu_0": "",
      "t01_Hlfword_IM_0": "",
      "t01_Hlfword_DM_0": "",
      "t01_Hlfword_Reg_0": "",
      "t01_Hlfword_ALU_0": "",
      "util_vector_logic_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_processor_t01_ila_0_0"
      },
      "t01_Hlfword_GATE_pre_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_GATE_preBranch:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_GATE_pre_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_GATE_preBranch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cntrlalu_gate_brnch": {
            "direction": "I"
          },
          "Flag_zero_out0": {
            "direction": "I"
          },
          "Flag_overflv_out0": {
            "direction": "I"
          },
          "branch_flagtriger_in": {
            "direction": "O"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_processor_t01_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            }
          }
        }
      },
      "t01_Hlfword_PC_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_PC:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_PC_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_ah": {
            "direction": "I"
          },
          "next_adress": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "current_adress": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_MUX_bran_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_MUX_branch:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_MUX_bran_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_MUX_branch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pls4byte_adress": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "current_pls_imm_adress": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "branch_flagtriger_in": {
            "direction": "I"
          },
          "branch_out0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_MUX_jump_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_MUX_jump:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_MUX_jump_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_MUX_jump",
          "boundary_crc": "0x0"
        },
        "ports": {
          "branch_out0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "immidiate_in0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "cntrl_JumpContrl_out": {
            "direction": "I"
          },
          "nextadress_jump_out0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_MUX_memAM_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_MUX_memAM:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_MUX_memAM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_MUX_memAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cntrl_RegWriteContrl_out": {
            "direction": "I"
          },
          "DM_read_in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ALU_data_out0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "REG_writedata_out0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_MUX_regSD_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_MUX_regSD:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_MUX_regSD_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_MUX_regSD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cntrl_RegAdressContrl_out": {
            "direction": "I"
          },
          "reg_s1_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "reg_dest_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "reg_dest_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_GATE_3_4_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_GATE_3_4to1_12_wire:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_GATE_3_4_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_GATE_3_4to1_12_wire",
          "boundary_crc": "0x0"
        },
        "ports": {
          "WIREin_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WIREin_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WIREin_0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WIREout_0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_MUX_aluRI_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_MUX_aluRI:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_MUX_aluRI_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_MUX_aluRI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cntrl_AluSourceContrl_out": {
            "direction": "I"
          },
          "reg_o1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "imm": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Data_aluMain_in1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_ALU_PCpl_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_ALU_PCplsIMM:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_ALU_PCpl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_ALU_PCplsIMM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pls4byte_adress": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "immediate_byte": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "nextPLSimmediate_adress_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_ALU_PCpls_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_ALU_PCpls:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_ALU_PCpls_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_ALU_PCpls",
          "boundary_crc": "0x0"
        },
        "ports": {
          "byteadd": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "current_adress": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pls4byte_adress": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_cntrl_IM_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_cntrl_IM:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_cntrl_IM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_cntrl_IM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cntrl_op_code": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "cntrl_RegAdressContrl_out": {
            "direction": "O"
          },
          "cntrl_RegWriteContrl_out": {
            "direction": "O"
          },
          "cntrl_JumpContrl_out": {
            "direction": "O"
          },
          "Enable_Writedata_reg_in0": {
            "direction": "O"
          },
          "Enable_Writedata_dm_in0": {
            "direction": "O"
          },
          "Enable_Readdata_dm_in0": {
            "direction": "O"
          }
        }
      },
      "t01_Hlfword_cntl_alu_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_cntl_alu:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_cntl_alu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_cntl_alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cntrl_op_code": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "cntrlalu_gate_brnch": {
            "direction": "O"
          },
          "cntrl_ALUoperation_in": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "cntrl_AluSourceContrl_out": {
            "direction": "O"
          }
        }
      },
      "t01_Hlfword_IM_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_IM:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_IM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_IM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_ah": {
            "direction": "I"
          },
          "current_adress_IM_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "op_code_IM_out3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "reg_s0_addr2_IM_out2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "reg_s1_dest_addr1_IM_out1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "reg_dest_imm_addr0_IM_out0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_DM_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_DM:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_DM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_DM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_ah": {
            "direction": "I"
          },
          "Enable_Writedata_dm_in0": {
            "direction": "I"
          },
          "Enable_Readdata_dm_in0": {
            "direction": "I"
          },
          "Adress_dm_in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Writedata_dm_in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Readdata_dm_out0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_Reg_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_Reg:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_Reg_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_Reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_ah": {
            "direction": "I"
          },
          "Enable_Writedata_reg_in0": {
            "direction": "I"
          },
          "Source_in0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Source_in1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Destination_in0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Writedata_in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Reg_out0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Reg_out1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "t01_Hlfword_ALU_0": {
        "vlnv": "xilinx.com:module_ref:t01_Hlfword_ALU:1.0",
        "xci_name": "design_processor_t01_t01_Hlfword_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "t01_Hlfword_ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_ah": {
            "direction": "I"
          },
          "Alu_cntl_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Data_aluMain_in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Data_aluMain_in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Flag_zero_out0": {
            "direction": "O"
          },
          "Flag_overflv_out0": {
            "direction": "O"
          },
          "Data_aluMain_out0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_processor_t01_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "t01_Hlfword_PC_0_current_adress": {
        "ports": [
          "t01_Hlfword_PC_0/current_adress",
          "t01_Hlfword_ALU_PCpls_0/current_adress",
          "t01_Hlfword_IM_0/current_adress_IM_in"
        ]
      },
      "t01_Hlfword_IM_0_reg_s0_addr2_IM_out2": {
        "ports": [
          "t01_Hlfword_IM_0/reg_s0_addr2_IM_out2",
          "t01_Hlfword_GATE_3_4_0/WIREin_2",
          "t01_Hlfword_Reg_0/Source_in0"
        ]
      },
      "t01_Hlfword_IM_0_reg_s1_dest_addr1_IM_out1": {
        "ports": [
          "t01_Hlfword_IM_0/reg_s1_dest_addr1_IM_out1",
          "t01_Hlfword_MUX_regSD_0/reg_s1_in",
          "t01_Hlfword_GATE_3_4_0/WIREin_1",
          "t01_Hlfword_Reg_0/Source_in1"
        ]
      },
      "t01_Hlfword_IM_0_reg_dest_imm_addr0_IM_out0": {
        "ports": [
          "t01_Hlfword_IM_0/reg_dest_imm_addr0_IM_out0",
          "t01_Hlfword_MUX_regSD_0/reg_dest_in",
          "t01_Hlfword_GATE_3_4_0/WIREin_0",
          "t01_Hlfword_MUX_aluRI_0/imm",
          "t01_Hlfword_ALU_PCpl_0/immediate_byte"
        ]
      },
      "t01_Hlfword_MUX_regSD_0_reg_dest_out": {
        "ports": [
          "t01_Hlfword_MUX_regSD_0/reg_dest_out",
          "t01_Hlfword_Reg_0/Destination_in0"
        ]
      },
      "t01_Hlfword_Reg_0_Reg_out0": {
        "ports": [
          "t01_Hlfword_Reg_0/Reg_out0",
          "t01_Hlfword_ALU_0/Data_aluMain_in0"
        ]
      },
      "t01_Hlfword_MUX_aluRI_0_Data_aluMain_in1": {
        "ports": [
          "t01_Hlfword_MUX_aluRI_0/Data_aluMain_in1",
          "t01_Hlfword_ALU_0/Data_aluMain_in1"
        ]
      },
      "t01_Hlfword_Reg_0_Reg_out1": {
        "ports": [
          "t01_Hlfword_Reg_0/Reg_out1",
          "t01_Hlfword_MUX_aluRI_0/reg_o1",
          "t01_Hlfword_DM_0/Writedata_dm_in0"
        ]
      },
      "t01_Hlfword_ALU_0_Data_aluMain_out0": {
        "ports": [
          "t01_Hlfword_ALU_0/Data_aluMain_out0",
          "t01_Hlfword_MUX_memAM_0/ALU_data_out0",
          "t01_Hlfword_DM_0/Adress_dm_in0"
        ]
      },
      "t01_Hlfword_DM_0_Readdata_dm_out0": {
        "ports": [
          "t01_Hlfword_DM_0/Readdata_dm_out0",
          "t01_Hlfword_MUX_memAM_0/DM_read_in0"
        ]
      },
      "t01_Hlfword_MUX_memAM_0_REG_writedata_out0": {
        "ports": [
          "t01_Hlfword_MUX_memAM_0/REG_writedata_out0",
          "t01_Hlfword_Reg_0/Writedata_in0"
        ]
      },
      "t01_Hlfword_ALU_PCpls_0_pls4byte_adress": {
        "ports": [
          "t01_Hlfword_ALU_PCpls_0/pls4byte_adress",
          "t01_Hlfword_MUX_bran_0/pls4byte_adress",
          "t01_Hlfword_ALU_PCpl_0/pls4byte_adress"
        ]
      },
      "t01_Hlfword_ALU_0_Flag_zero_out0": {
        "ports": [
          "t01_Hlfword_ALU_0/Flag_zero_out0",
          "t01_Hlfword_GATE_pre_0/Flag_zero_out0"
        ]
      },
      "t01_Hlfword_ALU_0_Flag_overflv_out0": {
        "ports": [
          "t01_Hlfword_ALU_0/Flag_overflv_out0",
          "t01_Hlfword_GATE_pre_0/Flag_overflv_out0"
        ]
      },
      "t01_Hlfword_GATE_pre_0_branch_flagtriger_in": {
        "ports": [
          "t01_Hlfword_GATE_pre_0/branch_flagtriger_in",
          "t01_Hlfword_MUX_bran_0/branch_flagtriger_in"
        ]
      },
      "t01_Hlfword_ALU_PCpl_0_nextPLSimmediate_adress_out": {
        "ports": [
          "t01_Hlfword_ALU_PCpl_0/nextPLSimmediate_adress_out",
          "t01_Hlfword_MUX_bran_0/current_pls_imm_adress"
        ]
      },
      "t01_Hlfword_MUX_bran_0_branch_out0": {
        "ports": [
          "t01_Hlfword_MUX_bran_0/branch_out0",
          "t01_Hlfword_MUX_jump_0/branch_out0"
        ]
      },
      "t01_Hlfword_MUX_jump_0_nextadress_jump_out0": {
        "ports": [
          "t01_Hlfword_MUX_jump_0/nextadress_jump_out0",
          "t01_Hlfword_PC_0/next_adress"
        ]
      },
      "t01_Hlfword_IM_0_op_code_IM_out3": {
        "ports": [
          "t01_Hlfword_IM_0/op_code_IM_out3",
          "t01_Hlfword_cntrl_IM_0/cntrl_op_code",
          "t01_Hlfword_cntl_alu_0/cntrl_op_code"
        ]
      },
      "t01_Hlfword_cntl_alu_0_cntrlalu_gate_brnch": {
        "ports": [
          "t01_Hlfword_cntl_alu_0/cntrlalu_gate_brnch",
          "t01_Hlfword_GATE_pre_0/cntrlalu_gate_brnch"
        ]
      },
      "t01_Hlfword_cntl_alu_0_cntrl_AluSourceContrl_out": {
        "ports": [
          "t01_Hlfword_cntl_alu_0/cntrl_AluSourceContrl_out",
          "t01_Hlfword_MUX_aluRI_0/cntrl_AluSourceContrl_out"
        ]
      },
      "t01_Hlfword_cntl_alu_0_cntrl_ALUoperation_in": {
        "ports": [
          "t01_Hlfword_cntl_alu_0/cntrl_ALUoperation_in",
          "t01_Hlfword_ALU_0/Alu_cntl_in"
        ]
      },
      "t01_Hlfword_cntrl_IM_0_Enable_Readdata_dm_in0": {
        "ports": [
          "t01_Hlfword_cntrl_IM_0/Enable_Readdata_dm_in0",
          "t01_Hlfword_DM_0/Enable_Readdata_dm_in0"
        ]
      },
      "t01_Hlfword_cntrl_IM_0_Enable_Writedata_dm_in0": {
        "ports": [
          "t01_Hlfword_cntrl_IM_0/Enable_Writedata_dm_in0",
          "t01_Hlfword_DM_0/Enable_Writedata_dm_in0"
        ]
      },
      "t01_Hlfword_cntrl_IM_0_Enable_Writedata_reg_in0": {
        "ports": [
          "t01_Hlfword_cntrl_IM_0/Enable_Writedata_reg_in0",
          "t01_Hlfword_Reg_0/Enable_Writedata_reg_in0"
        ]
      },
      "t01_Hlfword_cntrl_IM_0_cntrl_JumpContrl_out": {
        "ports": [
          "t01_Hlfword_cntrl_IM_0/cntrl_JumpContrl_out",
          "t01_Hlfword_MUX_jump_0/cntrl_JumpContrl_out"
        ]
      },
      "t01_Hlfword_cntrl_IM_0_cntrl_RegWriteContrl_out": {
        "ports": [
          "t01_Hlfword_cntrl_IM_0/cntrl_RegWriteContrl_out",
          "t01_Hlfword_MUX_memAM_0/cntrl_RegWriteContrl_out"
        ]
      },
      "t01_Hlfword_cntrl_IM_0_cntrl_RegAdressContrl_out": {
        "ports": [
          "t01_Hlfword_cntrl_IM_0/cntrl_RegAdressContrl_out",
          "t01_Hlfword_MUX_regSD_0/cntrl_RegAdressContrl_out"
        ]
      },
      "t01_Hlfword_GATE_3_4_0_WIREout_0": {
        "ports": [
          "t01_Hlfword_GATE_3_4_0/WIREout_0",
          "t01_Hlfword_MUX_jump_0/immidiate_in0"
        ]
      },
      "Net": {
        "ports": [
          "util_vector_logic_0/Res",
          "t01_Hlfword_PC_0/rst_ah",
          "t01_Hlfword_IM_0/rst_ah",
          "t01_Hlfword_DM_0/rst_ah",
          "t01_Hlfword_Reg_0/rst_ah",
          "t01_Hlfword_ALU_0/rst_ah"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ila_0/clk",
          "t01_Hlfword_PC_0/clk",
          "t01_Hlfword_IM_0/clk",
          "t01_Hlfword_DM_0/clk",
          "t01_Hlfword_Reg_0/clk",
          "t01_Hlfword_ALU_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "util_vector_logic_0/Op1"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}