Sure, below is the corrected version of the code:

```verilog
`timescale 1ns/1ns

module accu(
    input               clk         ,   
    input               rst_n       ,
    input       [7:0]   data_in     ,
    input               valid_in     ,
 
    output  reg         valid_out     ,
    output  reg [9:0]   data_out
);
    
   reg [1:0] count;
   reg add_cnt;
   reg end_cnt;
   reg [9:0]   data_out_reg;

   //ready_add and end_cnt
   always @(posedge clk or negedge rst_n) begin
       if(!rst_n) begin
          add_cnt <= 0;
          end_cnt <= 0;
       end
       else begin
           add_cnt <= (!valid_out | valid_in);
           end_cnt <= add_cnt && (count == 3'b11);
       end
   end
   
   //count
   always @(posedge clk or negedge rst_n) begin
       if(!rst_n) begin
          count <= 0;
       end
       else if(end_cnt) begin
          count <= 0;
       end
       else if(add_cnt) begin
          count <= count + 1;
       end
   end

    //data_out_reg
   always @(posedge clk or negedge rst_n) begin
      if(!rst_n) begin
        data_out_reg <= 0;
      end
      else if (add_cnt && count == 0) begin
          data_out_reg <= data_in;
      end
      else if (add_cnt) begin
          data_out_reg <= data_out_reg + data_in;
      end
   end

    //data_out
   always @(posedge clk or negedge rst_n) begin
      if(!rst_n) begin
        data_out <= 0;
      end
      else if (add_cnt && count == 0) begin
          data_out <= data_in;
      end
      else if (add_cnt) begin
          data_out <= data_out_reg;
      end
   end

   //valid_out
   always @(posedge clk or negedge rst_n) begin
       if(!rst_n) begin
           valid_out <= 0;
       end
       else if(end_cnt) begin
           valid_out <= 1;
       end
       else begin
           valid_out <= 0;
       end
   end  
     
endmodule
```

The main issue was that the continuous assignments `assign add_cnt = ready_add;` and `assign end_cnt = ready_add && (count == 'd3);` were incorrect because you cannot use continuous assignments to change the state of a reg. Instead, the `add_cnt` and `end_cnt` are recalculated in a new always block which is triggered on the positive edge of the clock or the negative edge of the reset signal.