digraph G {
    "emit_ancillary_info_printf_7" -> "emit_ancillary_info_llvm.dbg.declare_7"
    "emit_ancillary_info_llvm.dbg.declare_7" -> "emit_ancillary_info_setlocale_7"
    "emit_ancillary_info_setlocale_7" -> "emit_ancillary_info_BasicBlock_7_Tail"
    "emit_ancillary_info_BasicBlock_7_Tail" -> "emit_ancillary_info_BasicBlock_8_Head"
    "emit_ancillary_info_BasicBlock_7_Tail" -> "emit_ancillary_info_BasicBlock_10_Head"
    "emit_ancillary_info_BasicBlock_8_Head" -> "emit_ancillary_info_strncmp_8"
    "emit_ancillary_info_BasicBlock_0_Head" -> "emit_ancillary_info_llvm.dbg.declare_0"
    "emit_ancillary_info_BasicBlock_5_Tail" -> "emit_ancillary_info_BasicBlock_6_Head"
    "emit_ancillary_info_BasicBlock_5_Tail" -> "emit_ancillary_info_BasicBlock_7_Head"
    "emit_ancillary_info_BasicBlock_6_Head" -> "emit_ancillary_info_BasicBlock_6_Tail"
    "emit_ancillary_info_BasicBlock_6_Tail" -> "emit_ancillary_info_BasicBlock_7_Head"
    "emit_ancillary_info_BasicBlock_7_Head" -> "emit_ancillary_info_printf_7"
    "emit_ancillary_info_strncmp_8" -> "emit_ancillary_info_BasicBlock_8_Tail"
    "emit_ancillary_info_BasicBlock_8_Tail" -> "emit_ancillary_info_BasicBlock_9_Head"
    "emit_ancillary_info_BasicBlock_8_Tail" -> "emit_ancillary_info_BasicBlock_10_Head"
    "emit_ancillary_info_BasicBlock_9_Head" -> "emit_ancillary_info_fputs_unlocked_9"
    "emit_ancillary_info_fputs_unlocked_9" -> "emit_ancillary_info_BasicBlock_9_Tail"
    "emit_ancillary_info_BasicBlock_9_Tail" -> "emit_ancillary_info_BasicBlock_10_Head"
    "emit_ancillary_info_BasicBlock_10_Head" -> "emit_ancillary_info_printf_10"
    "emit_ancillary_info_printf_10" -> "emit_ancillary_info_printf_10"
    "emit_ancillary_info_printf_10" -> "emit_ancillary_info_BasicBlock_10_Tail"
    "emit_ancillary_info_BasicBlock_1_Tail" -> "emit_ancillary_info_BasicBlock_2_Head"
    "emit_ancillary_info_BasicBlock_1_Tail" -> "emit_ancillary_info_BasicBlock_3_Head"
    "emit_ancillary_info_BasicBlock_2_Head" -> "emit_ancillary_info_strcmp_2"
    "emit_ancillary_info_strcmp_2" -> "emit_ancillary_info_BasicBlock_2_Tail"
    "emit_ancillary_info_BasicBlock_4_Head" -> "emit_ancillary_info_BasicBlock_4_Tail"
    "emit_ancillary_info_BasicBlock_4_Tail" -> "emit_ancillary_info_BasicBlock_1_LoopHeader"
    "emit_ancillary_info_BasicBlock_5_Head" -> "emit_ancillary_info_BasicBlock_5_Tail"
    "emit_ancillary_info_llvm.memcpy.p0i8.p0i8.i64_0" -> "emit_ancillary_info_llvm.dbg.declare_0"
    "emit_ancillary_info_BasicBlock_0_Tail" -> "emit_ancillary_info_BasicBlock_1_LoopHeader"
    "emit_ancillary_info_BasicBlock_1_LoopHeader" -> "emit_ancillary_info_BasicBlock_1_Tail"
    "emit_ancillary_info_BasicBlock_2_Tail" -> "emit_ancillary_info_BasicBlock_3_Head"
    "emit_ancillary_info_BasicBlock_3_Head" -> "emit_ancillary_info_BasicBlock_3_Tail"
    "emit_ancillary_info_BasicBlock_3_Tail" -> "emit_ancillary_info_BasicBlock_4_Head"
    "emit_ancillary_info_BasicBlock_3_Tail" -> "emit_ancillary_info_BasicBlock_5_Head"
    "emit_ancillary_info_llvm.dbg.declare_0" -> "emit_ancillary_info_llvm.memcpy.p0i8.p0i8.i64_0"
    "emit_ancillary_info_llvm.dbg.declare_0" -> "emit_ancillary_info_BasicBlock_0_Tail"
    "emit_ancillary_info_llvm.dbg.declare_0" -> "emit_ancillary_info_llvm.dbg.declare_0"
}
