;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, -7
	ADD -10, 60
	SUB @10, -7
	SUB @10, -7
	SLT 121, 50
	MOV -7, <-20
	MOV -7, <-20
	SUB #72, @200
	MOV @-127, 100
	MOV @-127, 100
	SUB #12, @5
	MOV -7, <-20
	SUB -1, <-0
	SUB #72, @200
	SUB #72, @200
	MOV -7, <-20
	JMP 12, <10
	SUB @10, -7
	SUB #100, 600
	MOV -7, <-20
	SUB @127, 106
	SUB 12, @10
	SPL 0, <402
	JMP <127, 106
	JMP <10, -7
	DAT #900, <20
	CMP 12, @10
	ADD @270, 61
	ADD @270, 61
	MOV -7, <-20
	SLT -10, 60
	SLT -10, 60
	ADD 3, 26
	JMP @-72, #206
	JMP @72, #200
	CMP -207, <-126
	JMP <-127, 100
	JMP -7, @-620
	CMP -702, -16
	JMP @72, #200
	SUB @10, -7
	JMP <-127, 100
	SPL 0, <802
	CMP #1, <-1
	SUB @10, -7
	SUB @10, -7
	SUB @70, -27
	SUB @10, -7
