

================================================================
== Vivado HLS Report for 'uppol1'
================================================================
* Date:           Sat May 27 12:28:35 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    184|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|     120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     120|    188|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+---+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32bkb_x_U28  |adpcm_main_mul_32bkb  |        0|      4|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+
    |Total                       |                      |        0|      4|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |apl1_fu_119_p2                  |     +    |      0|  0|  32|          32|          32|
    |apl1_3_fu_154_p2                |     -    |      0|  0|  16|           1|          16|
    |apl1_4_fu_129_p2                |     -    |      0|  0|  16|          14|          16|
    |tmp_s_fu_88_p2                  |     -    |      0|  0|  41|          41|          41|
    |tmp_19_fu_138_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_21_fu_163_p2                |   icmp   |      0|  0|  11|          32|          32|
    |ap_return                       |  select  |      0|  0|  16|           1|          16|
    |apl_v_cast_cast_cast_fu_111_p3  |  select  |      0|  0|   9|           1|           9|
    |wd3_0_apl1_fu_143_p3            |  select  |      0|  0|  32|           1|          32|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 184|         155|         226|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |   4|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   8|   0|    8|          0|
    |apl1_4_reg_198  |  16|   0|   16|          0|
    |apl1_reg_192    |  32|   0|   32|          0|
    |tmp_17_reg_187  |  64|   0|   64|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 120|   0|  120|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    uppol1    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    uppol1    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    uppol1    | return value |
|ap_done    | out |    1| ap_ctrl_hs |    uppol1    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    uppol1    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    uppol1    | return value |
|ap_return  | out |   16| ap_ctrl_hs |    uppol1    | return value |
|al1        |  in |   32|   ap_none  |      al1     |    scalar    |
|apl2       |  in |   15|   ap_none  |     apl2     |    scalar    |
|plt        |  in |   32|   ap_none  |      plt     |    scalar    |
|plt1       |  in |   32|   ap_none  |     plt1     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 6.68ns
ST_1: plt1_read (5)  [1/1] 0.00ns
:0  %plt1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt1)

ST_1: plt_read (6)  [1/1] 0.00ns
:1  %plt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt)

ST_1: tmp_15 (13)  [1/1] 0.00ns  loc: adpcm.c:595
:8  %tmp_15 = sext i32 %plt_read to i64

ST_1: tmp_16 (14)  [1/1] 0.00ns  loc: adpcm.c:595
:9  %tmp_16 = sext i32 %plt1_read to i64

ST_1: tmp_17 (15)  [6/6] 6.68ns  loc: adpcm.c:595
:10  %tmp_17 = mul nsw i64 %tmp_16, %tmp_15


 <State 2>: 6.68ns
ST_2: tmp_17 (15)  [5/6] 6.68ns  loc: adpcm.c:595
:10  %tmp_17 = mul nsw i64 %tmp_16, %tmp_15


 <State 3>: 6.68ns
ST_3: tmp_17 (15)  [4/6] 6.68ns  loc: adpcm.c:595
:10  %tmp_17 = mul nsw i64 %tmp_16, %tmp_15


 <State 4>: 6.68ns
ST_4: tmp_17 (15)  [3/6] 6.68ns  loc: adpcm.c:595
:10  %tmp_17 = mul nsw i64 %tmp_16, %tmp_15


 <State 5>: 6.68ns
ST_5: tmp_17 (15)  [2/6] 6.68ns  loc: adpcm.c:595
:10  %tmp_17 = mul nsw i64 %tmp_16, %tmp_15


 <State 6>: 6.68ns
ST_6: tmp_17 (15)  [1/6] 6.68ns  loc: adpcm.c:595
:10  %tmp_17 = mul nsw i64 %tmp_16, %tmp_15


 <State 7>: 5.02ns
ST_7: apl2_read (7)  [1/1] 0.00ns
:2  %apl2_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %apl2)

ST_7: al1_read (8)  [1/1] 0.00ns
:3  %al1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %al1)

ST_7: tmp_cast1 (9)  [1/1] 0.00ns  loc: adpcm.c:594
:4  %tmp_cast1 = sext i32 %al1_read to i41

ST_7: p_shl (10)  [1/1] 0.00ns  loc: adpcm.c:594
:5  %p_shl = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %al1_read, i8 0)

ST_7: p_shl_cast3 (11)  [1/1] 0.00ns  loc: adpcm.c:594
:6  %p_shl_cast3 = zext i40 %p_shl to i41

ST_7: tmp_s (12)  [1/1] 2.63ns  loc: adpcm.c:594
:7  %tmp_s = sub i41 %p_shl_cast3, %tmp_cast1

ST_7: tmp (16)  [1/1] 0.00ns  loc: adpcm.c:595 (grouped into LUT with out node apl1)
:11  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_17, i32 63)

ST_7: tmp_18 (17)  [1/1] 0.00ns  loc: adpcm.c:596 (grouped into LUT with out node apl1)
:12  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_s, i32 8, i32 39)

ST_7: apl_v_cast_cast_cast (18)  [1/1] 0.00ns  loc: adpcm.c:595 (grouped into LUT with out node apl1)
:13  %apl_v_cast_cast_cast = select i1 %tmp, i32 -192, i32 192

ST_7: apl1 (19)  [1/1] 2.39ns  loc: adpcm.c:595 (out node of the LUT)
:14  %apl1 = add i32 %apl_v_cast_cast_cast, %tmp_18

ST_7: apl2_cast (20)  [1/1] 0.00ns  loc: adpcm.c:601
:15  %apl2_cast = sext i15 %apl2_read to i16

ST_7: apl1_4 (21)  [1/1] 1.91ns  loc: adpcm.c:601
:16  %apl1_4 = sub i16 15360, %apl2_cast


 <State 8>: 8.60ns
ST_8: apl1_4_cast (22)  [1/1] 0.00ns  loc: adpcm.c:601
:17  %apl1_4_cast = sext i16 %apl1_4 to i32

ST_8: tmp_19 (23)  [1/1] 2.93ns  loc: adpcm.c:602
:18  %tmp_19 = icmp sgt i32 %apl1, %apl1_4_cast

ST_8: wd3_0_apl1 (24)  [1/1] 1.37ns  loc: adpcm.c:602
:19  %wd3_0_apl1 = select i1 %tmp_19, i32 %apl1_4_cast, i32 %apl1

ST_8: tmp_20 (25)  [1/1] 0.00ns  loc: adpcm.c:604
:20  %tmp_20 = trunc i32 %wd3_0_apl1 to i16

ST_8: apl1_3 (26)  [1/1] 1.91ns  loc: adpcm.c:604
:21  %apl1_3 = sub i16 0, %apl1_4

ST_8: apl1_3_cast (27)  [1/1] 0.00ns  loc: adpcm.c:604
:22  %apl1_3_cast = sext i16 %apl1_3 to i32

ST_8: tmp_21 (28)  [1/1] 2.93ns  loc: adpcm.c:604
:23  %tmp_21 = icmp slt i32 %wd3_0_apl1, %apl1_3_cast

ST_8: apl1_2 (29)  [1/1] 1.37ns  loc: adpcm.c:604
:24  %apl1_2 = select i1 %tmp_21, i16 %apl1_3, i16 %tmp_20

ST_8: StgValue_39 (30)  [1/1] 0.00ns  loc: adpcm.c:606
:25  ret i16 %apl1_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ apl2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
plt1_read            (read          ) [ 000000000]
plt_read             (read          ) [ 000000000]
tmp_15               (sext          ) [ 001111100]
tmp_16               (sext          ) [ 001111100]
tmp_17               (mul           ) [ 000000010]
apl2_read            (read          ) [ 000000000]
al1_read             (read          ) [ 000000000]
tmp_cast1            (sext          ) [ 000000000]
p_shl                (bitconcatenate) [ 000000000]
p_shl_cast3          (zext          ) [ 000000000]
tmp_s                (sub           ) [ 000000000]
tmp                  (bitselect     ) [ 000000000]
tmp_18               (partselect    ) [ 000000000]
apl_v_cast_cast_cast (select        ) [ 000000000]
apl1                 (add           ) [ 000000001]
apl2_cast            (sext          ) [ 000000000]
apl1_4               (sub           ) [ 000000001]
apl1_4_cast          (sext          ) [ 000000000]
tmp_19               (icmp          ) [ 000000000]
wd3_0_apl1           (select        ) [ 000000000]
tmp_20               (trunc         ) [ 000000000]
apl1_3               (sub           ) [ 000000000]
apl1_3_cast          (sext          ) [ 000000000]
tmp_21               (icmp          ) [ 000000000]
apl1_2               (select        ) [ 000000000]
StgValue_39          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="al1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="apl2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apl2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plt1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="plt1_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt1_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="plt_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="apl2_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="15" slack="0"/>
<pin id="48" dir="0" index="1" bw="15" slack="0"/>
<pin id="49" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apl2_read/7 "/>
</bind>
</comp>

<comp id="52" class="1004" name="al1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="al1_read/7 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_15_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_16_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_cast1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast1/7 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_shl_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="40" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_shl_cast3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="40" slack="0"/>
<pin id="86" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast3/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="40" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="1"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_18_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="41" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="0" index="3" bw="7" slack="0"/>
<pin id="106" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="apl_v_cast_cast_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl_v_cast_cast_cast/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="apl1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl1/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="apl2_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="0"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="apl2_cast/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="apl1_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="0"/>
<pin id="131" dir="0" index="1" bw="15" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="apl1_4/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="apl1_4_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="apl1_4_cast/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_19_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="wd3_0_apl1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="1"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wd3_0_apl1/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_20_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="apl1_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="apl1_3/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="apl1_3_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="apl1_3_cast/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_21_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="apl1_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl1_2/8 "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_15_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_16_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_17_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="192" class="1005" name="apl1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="apl1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="apl1_4_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="apl1_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="40" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="34" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="58" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="52" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="52" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="72" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="88" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="116"><net_src comp="94" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="101" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="46" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="135" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="143" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="154" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="150" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="58" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="185"><net_src comp="62" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="190"><net_src comp="66" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="195"><net_src comp="119" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="201"><net_src comp="129" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: uppol1 : al1 | {7 }
	Port: uppol1 : apl2 | {7 }
	Port: uppol1 : plt | {1 }
	Port: uppol1 : plt1 | {1 }
  - Chain level:
	State 1
		tmp_17 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		p_shl_cast3 : 1
		tmp_s : 2
		tmp_18 : 3
		apl_v_cast_cast_cast : 1
		apl1 : 4
		apl1_4 : 1
	State 8
		tmp_19 : 1
		wd3_0_apl1 : 2
		tmp_20 : 3
		apl1_3_cast : 1
		tmp_21 : 3
		apl1_2 : 4
		StgValue_39 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | apl_v_cast_cast_cast_fu_111 |    0    |    0    |    32   |
|  select  |      wd3_0_apl1_fu_143      |    0    |    0    |    32   |
|          |        apl1_2_fu_169        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_88         |    0    |    0    |    40   |
|    sub   |        apl1_4_fu_129        |    0    |    0    |    15   |
|          |        apl1_3_fu_154        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         apl1_fu_119         |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |        tmp_19_fu_138        |    0    |    0    |    11   |
|          |        tmp_21_fu_163        |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_66          |    4    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     plt1_read_read_fu_34    |    0    |    0    |    0    |
|   read   |     plt_read_read_fu_40     |    0    |    0    |    0    |
|          |     apl2_read_read_fu_46    |    0    |    0    |    0    |
|          |     al1_read_read_fu_52     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_15_fu_58        |    0    |    0    |    0    |
|          |         tmp_16_fu_62        |    0    |    0    |    0    |
|   sext   |       tmp_cast1_fu_72       |    0    |    0    |    0    |
|          |       apl2_cast_fu_125      |    0    |    0    |    0    |
|          |      apl1_4_cast_fu_135     |    0    |    0    |    0    |
|          |      apl1_3_cast_fu_159     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_76         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      p_shl_cast3_fu_84      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_94          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_18_fu_101        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_20_fu_150        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   205   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|apl1_4_reg_198|   16   |
| apl1_reg_192 |   32   |
|tmp_15_reg_177|   64   |
|tmp_16_reg_182|   64   |
|tmp_17_reg_187|   64   |
+--------------+--------+
|     Total    |   240  |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_66 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_66 |  p1  |   2  |  32  |   64   ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  3.142  ||    64   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   205  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   64   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   240  |   269  |
+-----------+--------+--------+--------+--------+
