<profile>

<section name = "Vivado HLS Report for 'fc_load_weight'" level="0">
<item name = "Date">Sun Jun  6 15:19:08 2021
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">resnet50_3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">136, 136, 136, 136, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 823, -</column>
<column name="Register">-, -, 1175, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln340_fu_301_p2">+, 0, 0, 31, 24, 24</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">617, 138, 1, 138</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ddr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="ddr_V_blk_n_R">9, 2, 1, 2</column>
<column name="och_0_out_blk_n">9, 2, 1, 2</column>
<column name="weight_V_address0">85, 17, 4, 68</column>
<column name="weight_V_d0">85, 17, 1024, 17408</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">137, 0, 137, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="lshr_ln_reg_663">13, 0, 20, 7</column>
<column name="reg_257">128, 0, 128, 0</column>
<column name="reg_261">128, 0, 128, 0</column>
<column name="reg_265">128, 0, 128, 0</column>
<column name="reg_269">128, 0, 128, 0</column>
<column name="reg_273">128, 0, 128, 0</column>
<column name="reg_277">128, 0, 128, 0</column>
<column name="reg_281">128, 0, 128, 0</column>
<column name="reg_285">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fc_load_weight, return value</column>
<column name="weight_V_address0">out, 4, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_we0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_d0">out, 1024, ap_memory, weight_V, array</column>
<column name="m_axi_ddr_V_AWVALID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWREADY">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWADDR">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWLEN">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWSIZE">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWBURST">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWLOCK">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWCACHE">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWPROT">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWQOS">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWREGION">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_AWUSER">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WVALID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WREADY">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WDATA">out, 128, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WSTRB">out, 16, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WLAST">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_WUSER">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARVALID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARREADY">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARADDR">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARID">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARLEN">out, 32, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARSIZE">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARBURST">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARLOCK">out, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARCACHE">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARPROT">out, 3, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARQOS">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARREGION">out, 4, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_ARUSER">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RVALID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RREADY">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RDATA">in, 128, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RLAST">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RUSER">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_RRESP">in, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BVALID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BREADY">out, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BRESP">in, 2, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BID">in, 1, m_axi, ddr_V, pointer</column>
<column name="m_axi_ddr_V_BUSER">in, 1, m_axi, ddr_V, pointer</column>
<column name="och_0">in, 10, ap_none, och_0, scalar</column>
<column name="och_0_out_din">out, 10, ap_fifo, och_0_out, pointer</column>
<column name="och_0_out_full_n">in, 1, ap_fifo, och_0_out, pointer</column>
<column name="och_0_out_write">out, 1, ap_fifo, och_0_out, pointer</column>
</table>
</item>
</section>
</profile>
