Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 17 23:21:43 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manageScene_control_sets_placed.rpt
| Design       : manageScene
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            4 |
|      6 |            1 |
|      9 |            1 |
|     10 |            2 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |              35 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+---------------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  | ats/nolabel_line56/TxD_i_1_n_0              |                1 |              1 |
|  clk_IBUF_BUFG | ats/receiver_unit/direc19_out    | ats/receiver_unit/rxshiftreg_reg[7]_0       |                1 |              4 |
|  clk_IBUF_BUFG | ats/receiver_unit/bitcounter     | ats/receiver_unit/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | ats/nolabel_line56/bitcounter    | ats/nolabel_line56/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | ats/nolabel_line56/rightshiftreg | ats/nolabel_line56/rightshiftreg[8]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | ats/nolabel_line56/rightshiftreg |                                             |                1 |              6 |
|  clk_IBUF_BUFG | ats/receiver_unit/rxshiftreg_0   |                                             |                3 |              9 |
|  clk_IBUF_BUFG | vga_sync_unit/p_tick             |                                             |                3 |             10 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0       |                                             |                3 |             10 |
|  clk_IBUF_BUFG |                                  | ats/receiver_unit/counter[0]_i_1__0_n_0     |                4 |             14 |
|  clk_IBUF_BUFG |                                  | ats/nolabel_line56/counter[0]_i_1__1_n_0    |                4 |             14 |
|  clk_IBUF_BUFG | ats/transmit1                    | ats/receiver_unit/direc19_out               |                4 |             16 |
|  clk_IBUF_BUFG |                                  |                                             |                7 |             20 |
+----------------+----------------------------------+---------------------------------------------+------------------+----------------+


