INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'iathanasi' on host 'localhost' (Linux_x86_64 version 5.14.21-150400.24.97-default) on Fri Jun 07 14:29:45 EEST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.4"
INFO: [HLS 200-10] In directory '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal'
Sourcing Tcl script '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project LSAL_HW 
INFO: [HLS 200-10] Opening project '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW'.
INFO: [HLS 200-1510] Running: set_top compute_matrices 
INFO: [HLS 200-1510] Running: add_files hw_baseline/Vitis_HLS/lsal.cpp 
INFO: [HLS 200-10] Adding design file 'hw_baseline/Vitis_HLS/lsal.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hw_baseline/Vitis_HLS/lsal_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hw_baseline/Vitis_HLS/lsal_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 0 compute_matrices/second_row_scan 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 0 compute_matrices/first_row_scan 
INFO: [HLS 200-1510] Running: csim_design -argv 8 9 -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../hw_baseline/Vitis_HLS/lsal_test.cpp in debug mode
   Generating csim.exe
Starting Local Alignment Code 
 max index is in position (63, 0) 
Results
 val:0, dir:0
Results
 val:2, dir:2
Results
 val:1, dir:2
Results
 val:0, dir:0
Results
 val:0, dir:0
Results
 val:0, dir:0
Results
 val:2, dir:2
Results
 val:4, dir:2
Results
 val:2, dir:2
Results
 val:1, dir:1
Results
 val:4, dir:2
Results
 val:3, dir:2
Results
 val:2, dir:3
Results
 val:1, dir:2
Results
 val:1, dir:1
Results
 val:3, dir:1
Results
 val:2, dir:2
Results
 val:1, dir:2
Results
 val:3, dir:2
Results
 val:6, dir:2
Results
 val:5, dir:6
Results
 val:4, dir:5
Results
 val:3, dir:4
Results
 val:2, dir:1
Results
 val:1, dir:1
Results
 val:4, dir:2
Results
 val:3, dir:4
Results
 val:5, dir:1
Results
 val:5, dir:2
Results
 val:4, dir:2
Results
 val:6, dir:2
Results
 val:5, dir:2
Results
 val:0, dir:0
Results
 val:3, dir:1
Results
 val:3, dir:2
Results
 val:4, dir:1
Results
 val:7, dir:2
Results
 val:6, dir:7
Results
 val:5, dir:1
Results
 val:5, dir:2
Results
 val:0, dir:0
Results
 val:2, dir:1
Results
 val:2, dir:2
Results
 val:3, dir:1
Results
 val:6, dir:1
Results
 val:9, dir:2
Results
 val:8, dir:9
Results
 val:7, dir:8
Results
 val:2, dir:2
Results
 val:1, dir:1
Results
 val:4, dir:2
Results
 val:4, dir:2
Results
 val:5, dir:1
Results
 val:8, dir:1
Results
 val:8, dir:2
Results
 val:7, dir:2
Results
 val:1, dir:1
Results
 val:1, dir:2
Results
 val:3, dir:1
Results
 val:3, dir:2
Results
 val:6, dir:2
Results
 val:7, dir:1
Results
 val:7, dir:2
Results
 val:7, dir:2
both ended

******** Direction Matrix FPGA prin thn allagh********
 C  C  C  C  C  C  C NW 
 C  C  C  C  C  C  W  C 
 C  C  C  C  C  N  C  C 
 C  C  C  C NW  C  C  C 
 C  C  C NW  C  C  C  C 
 C  C  C  C  C  C  C  C 
 C NW  C  C  C  C  C  C 
 N  C  C  C  C  C  C  C 
 C  C  C  C  C  C  C  C 

******** Direction Matrix HW meta thn allagh ********
 C  C  C  C  C  C  C  C 
 C  C  C NW  C  C  C  C 
 C  C  C  C  C  C  C  C 
 C  C  C  C  C  C  C  C 
 C  C  C  C  C  C  C  C 
 C  C  C  C  C  C  C  C 
 C  C  C  C  C  C  C  C 
 N NW  C NW NW  N  W NW 
 C  C  C  N  C  C  C  C 

******** Direction Matrix SW ********
 C NW  W  C  C  C NW NW 
 C NW NW  C  C  C NW NW 
NW  N NW NW  W NW  N  N 
NW NW NW NW  W  W  W  N 
 N NW  W  N NW NW NW NW 
 C  N NW  N NW  W  N NW 
 C  N NW  N  N NW  W  W 
NW  N NW NW  N  N NW NW 
 N NW  N NW NW  N NW NW 
Error, mismatch in the results, i + 1, SW: 2, HW 0 
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.62 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.51 seconds; current allocated memory: 162.156 MB.
4
    while executing
"source /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW/solution1/csim.tcl"
    invoked from within
"hls::main /home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/LSAL_HW/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
