Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 04:59:11 2025
| Host         : DESKTOP-E2RTGAK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           25 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |              14 |            6 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             133 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|       Clock Signal       |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG           | uut/data_out_enable_reg_0     | dbnc_reset/dt1/q_reg_0   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |                               | dbnc_reset/syn/tr2/AR[0] |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG           |                               | dbnc/syn/tr2/AR[0]       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG           | uut/E[0]                      | dbnc_reset/dt1/q_reg_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | dbnc/dt2/flag_reg_2[0]        | dbnc_reset/dt1/q_reg_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | dbnc/dt2/E[0]                 | dbnc_reset/dt1/q_reg_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           |                               | dbnc_reset/dt1/q_reg_0   |                4 |              7 |         1.75 |
|  div/CLK                 | dbnc_reset/dt1/q_reg_2[0]     |                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG           | uut/FSM_onehot_flag1_reg[2]_0 | dbnc_reset/dt1/q_reg_0   |                3 |              8 |         2.67 |
|  div/CLK                 |                               | dbnc_reset/dt1/q_reg_0   |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | dbnc/dt2/flag_reg             | dbnc_reset/dt1/q_reg_0   |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG           |                               |                          |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG           | uut/E[0]                      | dbnc_reset/dt1/SR[0]     |                5 |             28 |         5.60 |
|  clk_IBUF_BUFG           | dbnc/dt2/q_reg_0[0]           | dbnc_reset/dt1/q_reg_0   |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG           | enable_reg_n_0                | dbnc_reset/dt1/q_reg_0   |                9 |             35 |         3.89 |
|  data_out_enable_next__0 |                               |                          |               17 |             35 |         2.06 |
+--------------------------+-------------------------------+--------------------------+------------------+----------------+--------------+


