

================================================================
== Vitis HLS Report for 'compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4'
================================================================
* Date:           Mon Dec 20 19:03:34 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.692 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_183_4  |       20|       20|         6|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 9 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln181_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln181"   --->   Operation 10 'read' 'zext_ln181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln185_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln185"   --->   Operation 11 'read' 'mul_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_110_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_110"   --->   Operation 12 'read' 'tmp_110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln181_cast = zext i5 %zext_ln181_read"   --->   Operation 13 'zext' 'zext_ln181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %nd"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%nd_1 = load i5 %nd" [GAT_compute.cpp:185]   --->   Operation 17 'load' 'nd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.63ns)   --->   "%icmp_ln183 = icmp_eq  i5 %nd_1, i5 16" [GAT_compute.cpp:183]   --->   Operation 18 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln183 = add i5 %nd_1, i5 1" [GAT_compute.cpp:183]   --->   Operation 20 'add' 'add_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %.split, void %.exitStub" [GAT_compute.cpp:183]   --->   Operation 21 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln185 = add i5 %nd_1, i5 %tmp_110_read" [GAT_compute.cpp:185]   --->   Operation 22 'add' 'add_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln183 = store i5 %add_ln183, i5 %nd" [GAT_compute.cpp:183]   --->   Operation 23 'store' 'store_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %add_ln185" [GAT_compute.cpp:185]   --->   Operation 24 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.69ns) (grouped into DSP with root node add_ln185_2)   --->   "%add_ln185_1 = add i10 %mul_ln185_read, i10 %zext_ln185" [GAT_compute.cpp:185]   --->   Operation 25 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into DSP with root node add_ln185_2)   --->   "%zext_ln185_1 = zext i10 %add_ln185_1" [GAT_compute.cpp:185]   --->   Operation 26 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [3/3] (0.99ns) (grouped into DSP with root node add_ln185_2)   --->   "%mul_ln185_1 = mul i16 %zext_ln185_1, i16 100" [GAT_compute.cpp:185]   --->   Operation 27 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node add_ln185_2)   --->   "%mul_ln185_1 = mul i16 %zext_ln185_1, i16 100" [GAT_compute.cpp:185]   --->   Operation 28 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 29 [1/3] (0.00ns) (grouped into DSP with root node add_ln185_2)   --->   "%mul_ln185_1 = mul i16 %zext_ln185_1, i16 100" [GAT_compute.cpp:185]   --->   Operation 29 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 30 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_2 = add i16 %mul_ln185_1, i16 %zext_ln181_cast" [GAT_compute.cpp:185]   --->   Operation 30 'add' 'add_ln185_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 31 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln185_2 = add i16 %mul_ln185_1, i16 %zext_ln181_cast" [GAT_compute.cpp:185]   --->   Operation 31 'add' 'add_ln185_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln185_2 = zext i16 %add_ln185_2" [GAT_compute.cpp:185]   --->   Operation 32 'zext' 'zext_ln185_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln185_2" [GAT_compute.cpp:185]   --->   Operation 33 'getelementptr' 'all_attention_coefficients_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (1.24ns)   --->   "%all_attention_coefficients_V_load = load i16 %all_attention_coefficients_V_addr" [GAT_compute.cpp:185]   --->   Operation 34 'load' 'all_attention_coefficients_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln183)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.94>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i5 %nd_1" [GAT_compute.cpp:183]   --->   Operation 35 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:183]   --->   Operation 36 'specpipeline' 'specpipeline_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [GAT_compute.cpp:183]   --->   Operation 37 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%a_buffer_V_addr = getelementptr i28 %a_buffer_V, i64 0, i64 %zext_ln183" [GAT_compute.cpp:185]   --->   Operation 38 'getelementptr' 'a_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (1.24ns)   --->   "%all_attention_coefficients_V_load = load i16 %all_attention_coefficients_V_addr" [GAT_compute.cpp:185]   --->   Operation 39 'load' 'all_attention_coefficients_V_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_6 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln185 = store i28 %all_attention_coefficients_V_load, i4 %a_buffer_V_addr" [GAT_compute.cpp:185]   --->   Operation 40 'store' 'store_ln185' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('nd') [6]  (0 ns)
	'load' operation ('nd', GAT_compute.cpp:185) on local variable 'nd' [15]  (0 ns)
	'add' operation ('add_ln183', GAT_compute.cpp:183) [18]  (0.707 ns)
	'store' operation ('store_ln183', GAT_compute.cpp:183) of variable 'add_ln183', GAT_compute.cpp:183 on local variable 'nd' [35]  (0.387 ns)

 <State 2>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[29] ('add_ln185_1', GAT_compute.cpp:185) [26]  (1.7 ns)
	'mul' operation of DSP[29] ('mul_ln185_1', GAT_compute.cpp:185) [28]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[29] ('mul_ln185_1', GAT_compute.cpp:185) [28]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[29] ('mul_ln185_1', GAT_compute.cpp:185) [28]  (0 ns)
	'add' operation of DSP[29] ('add_ln185_2', GAT_compute.cpp:185) [29]  (0.645 ns)

 <State 5>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[29] ('add_ln185_2', GAT_compute.cpp:185) [29]  (0.645 ns)
	'getelementptr' operation ('all_attention_coefficients_V_addr', GAT_compute.cpp:185) [31]  (0 ns)
	'load' operation ('all_attention_coefficients_V_load', GAT_compute.cpp:185) on array 'all_attention_coefficients_V' [33]  (1.25 ns)

 <State 6>: 1.95ns
The critical path consists of the following:
	'load' operation ('all_attention_coefficients_V_load', GAT_compute.cpp:185) on array 'all_attention_coefficients_V' [33]  (1.25 ns)
	'store' operation ('store_ln185', GAT_compute.cpp:185) of variable 'all_attention_coefficients_V_load', GAT_compute.cpp:185 on array 'a_buffer_V' [34]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
