Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d676728c9d174deea740f6b1ea29a424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot subtr_sim_behav xil_defaultlib.subtr_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.three_bit_adder
Compiling module xil_defaultlib.seven_bit_subtr
Compiling module xil_defaultlib.subtr_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot subtr_sim_behav
