\hypertarget{struct_q_u_a_d_s_p_i___type_def}{}\section{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_q_u_a_d_s_p_i___type_def}\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}


Q\+U\+AD Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_ad6a1c5cd7b36de02e3969fb9c469beea}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a8901a4df6a4d50b741c4544290cbee04}{D\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_acbabc913eb6a81051e7a73297d1b0756}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_ace4b7e4af14eec39dec9575d43d28d84}{F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a3993f6897eafcd53b3d9246f970da991}{D\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_aa2e69474978a87b7a24b4b0e4da3c673}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_abf9f879cef8fff9883f1654f3cd14125}{AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_af989aa29f188fdda929cd5f350ff27c5}{A\+BR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_ae38590143dc85226183510790dda3475}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a834e5dc7b51e2ab38570f6fcc6343b16}{P\+S\+M\+KR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a380877fcd114e30bba84898c139ca540}{P\+S\+M\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_a75e800640a43256743699e865edcea91}{P\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_q_u_a_d_s_p_i___type_def_aaa464abb172a98c828d889240bde0fc9}{L\+P\+TR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Q\+U\+AD Serial Peripheral Interface. 

\subsection{Member Data Documentation}
\index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!A\+BR@{A\+BR}}
\index{A\+BR@{A\+BR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+BR}{ABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+A\+BR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_af989aa29f188fdda929cd5f350ff27c5}{}\label{struct_q_u_a_d_s_p_i___type_def_af989aa29f188fdda929cd5f350ff27c5}
Q\+U\+A\+D\+S\+PI Alternate Bytes register, Address offset\+: 0x1C \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!AR@{AR}}
\index{AR@{AR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{AR}{AR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+AR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_abf9f879cef8fff9883f1654f3cd14125}{}\label{struct_q_u_a_d_s_p_i___type_def_abf9f879cef8fff9883f1654f3cd14125}
Q\+U\+A\+D\+S\+PI Address register, Address offset\+: 0x18 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+C\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_aa2e69474978a87b7a24b4b0e4da3c673}{}\label{struct_q_u_a_d_s_p_i___type_def_aa2e69474978a87b7a24b4b0e4da3c673}
Q\+U\+A\+D\+S\+PI Communication Configuration register, Address offset\+: 0x14 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_ad6a1c5cd7b36de02e3969fb9c469beea}{}\label{struct_q_u_a_d_s_p_i___type_def_ad6a1c5cd7b36de02e3969fb9c469beea}
Q\+U\+A\+D\+S\+PI Control register, Address offset\+: 0x00 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+CR}{DCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+D\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a8901a4df6a4d50b741c4544290cbee04}{}\label{struct_q_u_a_d_s_p_i___type_def_a8901a4df6a4d50b741c4544290cbee04}
Q\+U\+A\+D\+S\+PI Device Configuration register, Address offset\+: 0x04 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!D\+LR@{D\+LR}}
\index{D\+LR@{D\+LR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+LR}{DLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+D\+LR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a3993f6897eafcd53b3d9246f970da991}{}\label{struct_q_u_a_d_s_p_i___type_def_a3993f6897eafcd53b3d9246f970da991}
Q\+U\+A\+D\+S\+PI Data Length register, Address offset\+: 0x10 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_ae38590143dc85226183510790dda3475}{}\label{struct_q_u_a_d_s_p_i___type_def_ae38590143dc85226183510790dda3475}
Q\+U\+A\+D\+S\+PI Data register, Address offset\+: 0x20 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+CR}{FCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+F\+CR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_ace4b7e4af14eec39dec9575d43d28d84}{}\label{struct_q_u_a_d_s_p_i___type_def_ace4b7e4af14eec39dec9575d43d28d84}
Q\+U\+A\+D\+S\+PI Flag Clear register, Address offset\+: 0x0C \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!L\+P\+TR@{L\+P\+TR}}
\index{L\+P\+TR@{L\+P\+TR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+P\+TR}{LPTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+L\+P\+TR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_aaa464abb172a98c828d889240bde0fc9}{}\label{struct_q_u_a_d_s_p_i___type_def_aaa464abb172a98c828d889240bde0fc9}
Q\+U\+A\+D\+S\+PI Low Power Timeout register, Address offset\+: 0x30 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!P\+IR@{P\+IR}}
\index{P\+IR@{P\+IR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+IR}{PIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+P\+IR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a75e800640a43256743699e865edcea91}{}\label{struct_q_u_a_d_s_p_i___type_def_a75e800640a43256743699e865edcea91}
Q\+U\+A\+D\+S\+PI Polling Interval register, Address offset\+: 0x2C \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!P\+S\+M\+AR@{P\+S\+M\+AR}}
\index{P\+S\+M\+AR@{P\+S\+M\+AR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+S\+M\+AR}{PSMAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+P\+S\+M\+AR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a380877fcd114e30bba84898c139ca540}{}\label{struct_q_u_a_d_s_p_i___type_def_a380877fcd114e30bba84898c139ca540}
Q\+U\+A\+D\+S\+PI Polling Status Match register, Address offset\+: 0x28 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!P\+S\+M\+KR@{P\+S\+M\+KR}}
\index{P\+S\+M\+KR@{P\+S\+M\+KR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+S\+M\+KR}{PSMKR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+P\+S\+M\+KR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_a834e5dc7b51e2ab38570f6fcc6343b16}{}\label{struct_q_u_a_d_s_p_i___type_def_a834e5dc7b51e2ab38570f6fcc6343b16}
Q\+U\+A\+D\+S\+PI Polling Status Mask register, Address offset\+: 0x24 \index{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def@{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_q_u_a_d_s_p_i___type_def_acbabc913eb6a81051e7a73297d1b0756}{}\label{struct_q_u_a_d_s_p_i___type_def_acbabc913eb6a81051e7a73297d1b0756}
Q\+U\+A\+D\+S\+PI Status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
