<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>boards/udoo/include/periph_conf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6c8313236d9db5b969ca7d150fe527de.html">boards</a></li><li class="navelem"><a class="el" href="dir_67089a121965fda34678c5404c2a0dff.html">udoo</a></li><li class="navelem"><a class="el" href="dir_5d957ad2a648521368aef947d3869e09.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="boards_2udoo_2include_2periph__conf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014-2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef PERIPH_CONF_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define PERIPH_CONF_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;periph_cpu.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* targeted system core clock */</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">   33</a></span>&#160;<span class="preprocessor">#define CLOCK_CORECLOCK     (84000000UL)</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* external oscillator clock */</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#aa37072c55ec68adf464962e59f7bf82f">   35</a></span>&#160;<span class="preprocessor">#define CLOCK_EXT_OSC       (12000000UL)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* define PLL configuration</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * The values must fulfill this equation:</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * CORECLOCK = (EXT_OCS / PLL_DIV) * (PLL_MUL + 1)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">   41</a></span>&#160;<span class="preprocessor">#define CLOCK_PLL_MUL       (83)</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">   42</a></span>&#160;<span class="preprocessor">#define CLOCK_PLL_DIV       (12)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* number of wait states before flash read and write operations */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#aa4e6512d6dd7ba94360c4024ad60c269">   45</a></span>&#160;<span class="preprocessor">#define CLOCK_FWS           (4)         </span><span class="comment">/* 4 is save for 84MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structtimer__conf__t.html">timer_conf_t</a> timer_config[] = {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">/* dev, channel 0 ID */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    { <a class="code" href="group___s_a_m_l21_e18_a__base.html#ga52e2ffca944a6935b5ac85cfa8157f34">TC0</a>, <a class="code" href="group___s_a_m_l21_e18_a__id.html#ga17a38517c59418d9ed3b113d2d99eb6b">ID_TC0</a> },</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    { <a class="code" href="group___s_a_m_l21_e18_a__base.html#ga0fa48608c8838f9d8af52a15c8322186">TC1</a>, <a class="code" href="group___s_a_m_d21_e15_a__id.html#gac978ebe37e0ce9dfe2eec2f15ab83015">ID_TC3</a> },</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#a4c490d334538c05373718609ca5fe2d4">   58</a></span>&#160;<span class="preprocessor">#define TIMER_0_ISR         isr_tc0</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#ab1f8037bcb60d4669f508c471f92bc17">   59</a></span>&#160;<span class="preprocessor">#define TIMER_1_ISR         isr_tc3</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">   61</a></span>&#160;<span class="preprocessor">#define TIMER_NUMOF         (sizeof(timer_config) / sizeof(timer_config[0]))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structuart__conf__t.html">uart_conf_t</a> uart_config[] = {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">/* device, rx port, tx port, rx pin, tx pin, mux, PMC bit, IRGn line */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    {(<a class="code" href="struct_uart.html">Uart</a> *)<a class="code" href="group__cpu__cc26x0__definitions.html#gaf7cb12b462b4594bd759d1b4e241ec4c">UART</a>,   <a class="code" href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a>,  8,  9, <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a>, <a class="code" href="group___s_a_m3_x8_e__id.html#ga52afef0a814fbc0796b61ddd48254374">ID_UART</a>,   <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a>},</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    {(<a class="code" href="struct_uart.html">Uart</a> *)<a class="code" href="group___s_a_m3_x8_e__base.html#gaff8eb8989518e5d5bc5410d3fcba9138">USART0</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a>, 10, 11, <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a>, <a class="code" href="group___s_a_m3_x8_e__id.html#ga8ea915e7bb3096b9b5387595e396465b">ID_USART0</a>, <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a">USART0_IRQn</a>},</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    {(<a class="code" href="struct_uart.html">Uart</a> *)<a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a>, 12, 13, <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a>, <a class="code" href="group___s_a_m3_x8_e__id.html#ga0529c3636c76fd1086c486dd154a5d4d">ID_USART1</a>, <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>},</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {(<a class="code" href="struct_uart.html">Uart</a> *)<a class="code" href="group___s_a_m3_x8_e__base.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#gac3785fb466409f7c108c3bf0b109c44b">PIOD</a>, <a class="code" href="group___s_a_m3_x8_e__base.html#gac3785fb466409f7c108c3bf0b109c44b">PIOD</a>,  4,  5, <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413">GPIO_MUX_B</a>, <a class="code" href="group___s_a_m3_x8_e__id.html#gaa64ada526f97fd042ccf79c0f1913051">ID_USART3</a>, <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;};</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* define interrupt vectors */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#a713e03d19734d793baee3d1cc25c2dbb">   77</a></span>&#160;<span class="preprocessor">#define UART_0_ISR          isr_uart</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#af9358264b5cbce69dddad098a8600aae">   78</a></span>&#160;<span class="preprocessor">#define UART_1_ISR          isr_usart0</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#afdfcd079b784102f3ceb94a04d9c9250">   79</a></span>&#160;<span class="preprocessor">#define UART_2_ISR          isr_usart1</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#aae13f589a3f29600569b784d83c85462">   80</a></span>&#160;<span class="preprocessor">#define UART_3_ISR          isr_usart3</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230">   82</a></span>&#160;<span class="preprocessor">#define UART_NUMOF          (sizeof(uart_config) / sizeof(uart_config[0]))</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structspi__conf__t.html">spi_conf_t</a> spi_config[] = {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        .<a class="code" href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">dev</a>   = <a class="code" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        .id    = <a class="code" href="group___s_a_m3_x8_e__id.html#ga174f880d5996e045378e9a77f8ee7121">ID_SPI0</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        .clk   = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 25),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        .mosi  = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 26),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        .miso  = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 27),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        .mux   = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;};</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="boards_2udoo_2include_2periph__conf_8h.html#ab35a2b79568128efef74adf1ba1910a8">  100</a></span>&#160;<span class="preprocessor">#define SPI_NUMOF           (sizeof(spi_config) / sizeof(spi_config[0]))</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CONF_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="ttc" id="group___s_a_m3_x8_e__base_html_gaff8eb8989518e5d5bc5410d3fcba9138"><div class="ttname"><a href="group___s_a_m3_x8_e__base.html#gaff8eb8989518e5d5bc5410d3fcba9138">USART0</a></div><div class="ttdeci">#define USART0</div><div class="ttdoc">(USART0 ) Base Address </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00469">sam3x8e.h:469</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00092">sam3x8e.h:92</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0ad65f474c933e032616f9d164707c7413">GPIO_MUX_B</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00081">periph_cpu_common.h:81</a></div></div>
<div class="ttc" id="atmega328p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega328p_2include_2periph__cpu_8h_source.html#l00033">periph_cpu.h:33</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__id_html_ga174f880d5996e045378e9a77f8ee7121"><div class="ttname"><a href="group___s_a_m3_x8_e__id.html#ga174f880d5996e045378e9a77f8ee7121">ID_SPI0</a></div><div class="ttdeci">#define ID_SPI0</div><div class="ttdoc">Serial Peripheral Interface (SPI0) </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00377">sam3x8e.h:377</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__base_html_gac3785fb466409f7c108c3bf0b109c44b"><div class="ttname"><a href="group___s_a_m3_x8_e__base.html#gac3785fb466409f7c108c3bf0b109c44b">PIOD</a></div><div class="ttdeci">#define PIOD</div><div class="ttdoc">(PIOD ) Base Address </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00498">sam3x8e.h:498</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga92871691058ff7ccffd7635930cb08da"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a></div><div class="ttdeci">#define USART1</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00403">ezr32wg330f256r60.h:403</a></div></div>
<div class="ttc" id="struct_uart_html"><div class="ttname"><a href="struct_uart.html">Uart</a></div><div class="ttdoc">Uart hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00046">component_uart.h:46</a></div></div>
<div class="ttc" id="group__cpu__cc26x0__definitions_html_gaf7cb12b462b4594bd759d1b4e241ec4c"><div class="ttname"><a href="group__cpu__cc26x0__definitions.html#gaf7cb12b462b4594bd759d1b4e241ec4c">UART</a></div><div class="ttdeci">#define UART</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__uart_8h_source.html#l00126">cc26x0_uart.h:126</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__id_html_gaa64ada526f97fd042ccf79c0f1913051"><div class="ttname"><a href="group___s_a_m3_x8_e__id.html#gaa64ada526f97fd042ccf79c0f1913051">ID_USART3</a></div><div class="ttdeci">#define ID_USART3</div><div class="ttdoc">USART 3 (USART3) </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00373">sam3x8e.h:373</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00094">sam3x8e.h:94</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__id_html_ga0529c3636c76fd1086c486dd154a5d4d"><div class="ttname"><a href="group___s_a_m3_x8_e__id.html#ga0529c3636c76fd1086c486dd154a5d4d">ID_USART1</a></div><div class="ttdeci">#define ID_USART1</div><div class="ttdoc">USART 1 (USART1) </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00371">sam3x8e.h:371</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a">USART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00091">sam3x8e.h:91</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a8224781ec4d2580d0a756a0831dfc731">GPIO_MUX_A</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00080">periph_cpu_common.h:80</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__id_html_ga52afef0a814fbc0796b61ddd48254374"><div class="ttname"><a href="group___s_a_m3_x8_e__id.html#ga52afef0a814fbc0796b61ddd48254374">ID_UART</a></div><div class="ttdeci">#define ID_UART</div><div class="ttdoc">Universal Asynchronous Receiver Transceiver (UART) </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00364">sam3x8e.h:364</a></div></div>
<div class="ttc" id="group___s_a_m_l21_e18_a__base_html_ga52e2ffca944a6935b5ac85cfa8157f34"><div class="ttname"><a href="group___s_a_m_l21_e18_a__base.html#ga52e2ffca944a6935b5ac85cfa8157f34">TC0</a></div><div class="ttdeci">#define TC0</div><div class="ttdoc">(TC0) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="saml21e18a_8h_source.html#l00550">saml21e18a.h:550</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c11_uxx_8h_source.html#l00073">LPC11Uxx.h:73</a></div></div>
<div class="ttc" id="group___s_p_i___peripheral___access___layer_html_gaf26e39c91b262cc480085abcc450d3d5"><div class="ttname"><a href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a></div><div class="ttdeci">#define SPI0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12497">MK60D10.h:12497</a></div></div>
<div class="ttc" id="group___s_a_m_l21_e18_a__base_html_ga0fa48608c8838f9d8af52a15c8322186"><div class="ttname"><a href="group___s_a_m_l21_e18_a__base.html#ga0fa48608c8838f9d8af52a15c8322186">TC1</a></div><div class="ttdeci">#define TC1</div><div class="ttdoc">(TC1) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="saml21e18a_8h_source.html#l00551">saml21e18a.h:551</a></div></div>
<div class="ttc" id="group___s_a_m_l21_e18_a__id_html_ga17a38517c59418d9ed3b113d2d99eb6b"><div class="ttname"><a href="group___s_a_m_l21_e18_a__id.html#ga17a38517c59418d9ed3b113d2d99eb6b">ID_TC0</a></div><div class="ttdeci">#define ID_TC0</div><div class="ttdoc">Basic Timer Counter 0 (TC0) </div><div class="ttdef"><b>Definition:</b> <a href="saml21e18a_8h_source.html#l00361">saml21e18a.h:361</a></div></div>
<div class="ttc" id="structuart__conf__t_html"><div class="ttname"><a href="structuart__conf__t.html">uart_conf_t</a></div><div class="ttdoc">UART device configuration. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00123">periph_cpu.h:123</a></div></div>
<div class="ttc" id="structspi__conf__t_html_a77cbab30efba0c712888f7eaa9a8f29a"><div class="ttname"><a href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">spi_conf_t::dev</a></div><div class="ttdeci">cc2538_ssi_t * dev</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00129">periph_cpu.h:129</a></div></div>
<div class="ttc" id="structspi__conf__t_html"><div class="ttname"><a href="structspi__conf__t.html">spi_conf_t</a></div><div class="ttdoc">SPI configuration data structure. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00128">periph_cpu.h:128</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__base_html_ga1692c0510a8ab56be133b9693ec14267"><div class="ttname"><a href="group___s_a_m3_x8_e__base.html#ga1692c0510a8ab56be133b9693ec14267">PIOA</a></div><div class="ttdeci">#define PIOA</div><div class="ttdoc">(PIOA ) Base Address </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00495">sam3x8e.h:495</a></div></div>
<div class="ttc" id="ezr32wg_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00083">periph_cpu.h:83</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__base_html_ga2350115553c1fe0a7bc14e6a7ec6a225"><div class="ttname"><a href="group___s_a_m3_x8_e__base.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a></div><div class="ttdeci">#define USART3</div><div class="ttdoc">(USART3 ) Base Address </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00475">sam3x8e.h:475</a></div></div>
<div class="ttc" id="structtimer__conf__t_html"><div class="ttname"><a href="structtimer__conf__t.html">timer_conf_t</a></div><div class="ttdoc">Timer configuration data. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00140">periph_cpu.h:140</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__id_html_gac978ebe37e0ce9dfe2eec2f15ab83015"><div class="ttname"><a href="group___s_a_m_d21_e15_a__id.html#gac978ebe37e0ce9dfe2eec2f15ab83015">ID_TC3</a></div><div class="ttdeci">#define ID_TC3</div><div class="ttdoc">Basic Timer Counter 3 (TC3) </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00346">samd21e15a.h:346</a></div></div>
<div class="ttc" id="group___s_a_m3_x8_e__id_html_ga8ea915e7bb3096b9b5387595e396465b"><div class="ttname"><a href="group___s_a_m3_x8_e__id.html#ga8ea915e7bb3096b9b5387595e396465b">ID_USART0</a></div><div class="ttdeci">#define ID_USART0</div><div class="ttdoc">USART 0 (USART0) </div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00370">sam3x8e.h:370</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
