// Seed: 4212153074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_17;
  logic id_18 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input tri id_3,
    output supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wor id_10
);
  wire id_12;
  assign #(id_3 * 1) id_2 = -1'b0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
