set ::env(PROJECT_NAME) ftdi_wb_bridge
set ::env(DESIGN_TOP) ftdi_sync
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ftdi_wb_bridge/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ftdi_wb_bridge/rtl/ftdi_sync.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
