{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "add_457_460_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_462_465_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_467_470_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_472_475_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_477_480_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_482_485_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_487_490_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_492_495_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "add_497_500_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"add", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "const0_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "const11_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":11}
          },
          "const12_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":12}
          },
          "const13_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":13}
          },
          "const14_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":14}
          },
          "const15_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":15}
          },
          "const16_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":16}
          },
          "const17_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":17}
          },
          "const18_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":18}
          },
          "const19_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":19}
          },
          "io16_out":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":64, "mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":64, "mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p4_clamped_stencil_update_stream$reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p4_clamped_stencil_update_stream$reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p4_clamped_stencil_update_stream$reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "lb_p4_clamped_stencil_update_stream$reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "mul_45911_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_46414_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_46917_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_47412_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_47915_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_48418_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_48913_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_49416_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "mul_49919_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"mul", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          }
        },
        "connections":[
          ["mul_49919_PE.data.in.1","const19_.out"],
          ["mul_49919_PE.data.in.0","io16in_in_0.out"],
          ["mul_49416_PE.data.in.1","const16_.out"],
          ["mul_49416_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["mul_48913_PE.data.in.1","const13_.out"],
          ["mul_48913_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_0_2.out"],
          ["mul_48418_PE.data.in.1","const18_.out"],
          ["mul_48418_PE.data.in.0","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.rdata"],
          ["mul_47915_PE.data.in.1","const15_.out"],
          ["mul_47915_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_1_1.out"],
          ["mul_47412_PE.data.in.1","const12_.out"],
          ["mul_47412_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_1_2.out"],
          ["mul_46917_PE.data.in.1","const17_.out"],
          ["mul_46917_PE.data.in.0","lb_p4_clamped_stencil_update_stream$mem_2$cgramem.rdata"],
          ["mul_46414_PE.data.in.1","const14_.out"],
          ["mul_46414_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_2_1.out"],
          ["mul_45911_PE.data.in.1","const11_.out"],
          ["mul_45911_PE.data.in.0","lb_p4_clamped_stencil_update_stream$reg_2_2.out"],
          ["add_497_500_PE.data.in.1","mul_49919_PE.data.out"],
          ["add_497_500_PE.data.in.0","add_492_495_PE.data.out"],
          ["add_492_495_PE.data.in.1","mul_49416_PE.data.out"],
          ["add_492_495_PE.data.in.0","add_487_490_PE.data.out"],
          ["add_487_490_PE.data.in.1","mul_48913_PE.data.out"],
          ["add_487_490_PE.data.in.0","add_482_485_PE.data.out"],
          ["add_482_485_PE.data.in.1","mul_48418_PE.data.out"],
          ["add_482_485_PE.data.in.0","add_477_480_PE.data.out"],
          ["add_477_480_PE.data.in.1","mul_47915_PE.data.out"],
          ["add_477_480_PE.data.in.0","add_472_475_PE.data.out"],
          ["add_472_475_PE.data.in.1","mul_47412_PE.data.out"],
          ["add_472_475_PE.data.in.0","add_467_470_PE.data.out"],
          ["add_467_470_PE.data.in.1","mul_46917_PE.data.out"],
          ["add_467_470_PE.data.in.0","add_462_465_PE.data.out"],
          ["add_462_465_PE.data.in.1","mul_46414_PE.data.out"],
          ["add_462_465_PE.data.in.0","add_457_460_PE.data.out"],
          ["add_457_460_PE.data.in.1","mul_45911_PE.data.out"],
          ["add_457_460_PE.data.in.0","const0_.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2_wen_lut_bitPE.bit.out","lb_p4_clamped_stencil_update_stream$mem_2$cgramem.wen"],
          ["lb_p4_clamped_stencil_update_stream$mem_1_wen_lut_bitPE.bit.out","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.wen"],
          ["add_497_500_PE.data.out","io16_out.in"],
          ["lb_p4_clamped_stencil_update_stream$reg_2_2.in","lb_p4_clamped_stencil_update_stream$reg_2_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_2_1.in","lb_p4_clamped_stencil_update_stream$mem_2$cgramem.rdata"],
          ["lb_p4_clamped_stencil_update_stream$reg_1_2.in","lb_p4_clamped_stencil_update_stream$reg_1_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_1_1.in","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_2.in","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_1.in","io16in_in_0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2$cgramem.wdata","lb_p4_clamped_stencil_update_stream$mem_1$cgramem.rdata"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cgramem.wdata","io16in_in_0.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]]
        }],
        "instances":{
          "mem_1$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":64, "mode":"linebuffer"}
          },
          "mem_1_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "mem_2$cgramem":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":1024, "width":16},
            "configargs":{"almost_full_cnt":0, "fifo_depth":64, "mode":"linebuffer"}
          },
          "mem_2_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"nop", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":1, "op_kind":"bit"}
          },
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_0_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_1_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          },
          "reg_2_2":{
            "genref":"coreir.reg",
            "genargs":{"clr":false, "en":false, "rst":false, "width":16},
            "configargs":{"init":0}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1$cgramem.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2$cgramem.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["mem_2_wen_lut_bitPE.bit.out","mem_2$cgramem.wen"],
          ["mem_1_wen_lut_bitPE.bit.out","mem_1$cgramem.wen"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1$cgramem.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2$cgramem.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1$cgramem.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2$cgramem.wdata","mem_1$cgramem.rdata"]
        ]
      }
    }
  }
}
}