{"name":"assembly-maps","vers":"0.1.0","deps":[{"name":"assembly-core","req":"^0.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"num-traits","req":"^0.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"30a93def21ef276c982358862a97f3679b12b4890c07a9546d7053cbffb5b350","features":{},"yanked":false,"links":null}
{"name":"assembly-maps","vers":"0.2.0-beta.0","deps":[{"name":"assembly-core","req":">=0.2.0-beta.0, <0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"displaydoc","req":">=0.1.0, <0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"num-traits","req":">=0.2.0, <0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"serde","req":">=1.0.0, <2.0.0","features":["derive"],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":">=1.0.0, <2.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"anyhow","req":">=1.0.0, <2.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"structopt","req":">=0.2.0, <0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"}],"cksum":"60126ac350e66d2666230e2d9a8d2df2cfb5a267de13b37a0445ad0a67c81c85","features":{"serde-derives":["serde","assembly-core/serde-derives"]},"yanked":false,"links":null}
{"name":"assembly-maps","vers":"0.2.0","deps":[{"name":"assembly-core","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"byteorder","req":"^1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"displaydoc","req":"^0.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"num-traits","req":"^0.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"serde","req":"^1","features":["derive"],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"anyhow","req":"^1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"structopt","req":"^0.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"}],"cksum":"d35ddd5eb7ea463d767dc89efcbc3a9962d1596611c0861f508c9ee0fd6a6a27","features":{"serde-derives":["serde","assembly-core/serde-derives"]},"yanked":false,"links":null}
