#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar  3 00:34:24 2024
# Process ID: 451923
# Current directory: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1
# Command line: vivado -log design_1_adc_spi_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adc_spi_wrapper_0_0.tcl
# Log file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/design_1_adc_spi_wrapper_0_0.vds
# Journal file: /home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/vivado.jou
# Running On: yihongliu-SER, OS: Linux, CPU Frequency: 3272.071 MHz, CPU Physical cores: 16, Host memory: 64168 MB
#-----------------------------------------------------------
source design_1_adc_spi_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/yihongliu/linux_data/Downloads/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_spi_wrapper_0_0
Command: synth_design -top design_1_adc_spi_wrapper_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 451953
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2029.426 ; gain = 403.715 ; free physical = 44175 ; free virtual = 57534
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'tx_delay' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:30]
WARNING: [Synth 8-6901] identifier 'clk_en' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:31]
WARNING: [Synth 8-6901] identifier 'sdo0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:33]
WARNING: [Synth 8-6901] identifier 'sdo1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:34]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:130]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:130]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:131]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:131]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:132]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:132]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:133]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:133]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:134]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:134]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:135]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:135]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:136]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:136]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:137]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:137]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:138]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:138]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:139]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:139]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:140]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:140]
WARNING: [Synth 8-6901] identifier 'pos_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:141]
WARNING: [Synth 8-6901] identifier 'neg_r_0' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:141]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:143]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:143]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:144]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:144]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:145]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:145]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:146]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:146]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:147]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:147]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:148]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:148]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:149]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:149]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:150]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:150]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:151]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:151]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:152]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:152]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:153]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:153]
WARNING: [Synth 8-6901] identifier 'pos_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:154]
WARNING: [Synth 8-6901] identifier 'neg_r_1' is used before its declaration [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:154]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_spi_wrapper_0_0' [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_adc_spi_wrapper_0_0/synth/design_1_adc_spi_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adc_spi_wrapper' [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adc_spi_wrapper' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_spi_wrapper_0_0' (0#1) [/home/yihongliu/workspace/fydp/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_adc_spi_wrapper_0_0/synth/design_1_adc_spi_wrapper_0_0.v:53]
WARNING: [Synth 8-3848] Net ram_rst in module/entity adc_spi_wrapper does not have driver. [/home/yihongliu/workspace/fydp/project_2/project_2.srcs/sources_1/new/adc_spi_wrapper.v:22]
WARNING: [Synth 8-7129] Port ram_rst in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[31] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[30] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[29] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[28] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[27] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[26] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[25] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[24] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[23] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[22] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[21] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[20] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[19] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[18] in module adc_spi_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ila_clk in module adc_spi_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.395 ; gain = 484.684 ; free physical = 44026 ; free virtual = 57386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.238 ; gain = 499.527 ; free physical = 44025 ; free virtual = 57385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.238 ; gain = 499.527 ; free physical = 44025 ; free virtual = 57385
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2125.238 ; gain = 0.000 ; free physical = 44025 ; free virtual = 57385
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.988 ; gain = 0.000 ; free physical = 44014 ; free virtual = 57375
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2269.023 ; gain = 0.000 ; free physical = 44014 ; free virtual = 57375
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43852 ; free virtual = 57212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43851 ; free virtual = 57211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43851 ; free virtual = 57211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_delay_reg' in module 'adc_spi_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                              000
                 iSTATE4 |                          0000010 |                              001
                 iSTATE0 |                          0000100 |                              010
                 iSTATE1 |                          0001000 |                              011
                 iSTATE3 |                          0010000 |                              100
                 iSTATE5 |                          0100000 |                              101
                 iSTATE2 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_delay_reg' using encoding 'one-hot' in module 'adc_spi_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43829 ; free virtual = 57190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   31 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_adc_spi_wrapper_0_0 has port axi_addr[31] driven by constant 0
WARNING: [Synth 8-7129] Port ram_rst in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[31] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[30] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[29] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[28] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[27] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[26] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[25] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[24] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[23] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[22] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[21] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[20] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[19] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_col[18] in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ila_clk in module design_1_adc_spi_wrapper_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43762 ; free virtual = 57123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43679 ; free virtual = 57040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43679 ; free virtual = 57040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43678 ; free virtual = 57039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT2   |    24|
|3     |LUT3   |    46|
|4     |LUT4   |    12|
|5     |LUT5   |    32|
|6     |LUT6   |    21|
|7     |FDRE   |   136|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2269.023 ; gain = 499.527 ; free physical = 43541 ; free virtual = 56902
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.023 ; gain = 643.312 ; free physical = 43541 ; free virtual = 56902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.023 ; gain = 0.000 ; free physical = 43833 ; free virtual = 57194
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.023 ; gain = 0.000 ; free physical = 43833 ; free virtual = 57194
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f38963e6
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2269.023 ; gain = 969.617 ; free physical = 43833 ; free virtual = 57194
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1719.223; main = 1395.331; forked = 339.169
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3227.547; main = 2268.992; forked = 990.570
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.000 ; gain = 0.000 ; free physical = 43832 ; free virtual = 57193
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/design_1_adc_spi_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_adc_spi_wrapper_0_0, cache-ID = a111dfb62f0ad6df
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.000 ; gain = 0.000 ; free physical = 43843 ; free virtual = 57205
INFO: [Common 17-1381] The checkpoint '/home/yihongliu/workspace/fydp/project_2/project_2.runs/design_1_adc_spi_wrapper_0_0_synth_1/design_1_adc_spi_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_adc_spi_wrapper_0_0_utilization_synth.rpt -pb design_1_adc_spi_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 00:34:48 2024...
