-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\OFDM_Tx_HW\ofdm_tx_src_dataIFFTValid.vhd
-- Created: 2022-03-24 21:51:00
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_tx_src_dataIFFTValid
-- Source Path: OFDM_Tx_HW/OFDMTx/IFFT/IFFTValid/dataIFFTValid
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_tx_src_dataIFFTValid IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_12_0                        :   IN    std_logic;
        dataValidIn                       :   IN    std_logic;
        dataIFFTValidOut                  :   OUT   std_logic
        );
END ofdm_tx_src_dataIFFTValid;


ARCHITECTURE rtl OF ofdm_tx_src_dataIFFTValid IS

  -- Signals
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL SAMPLE_COUNTER_out1              : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL Compare_To_Constant_out1         : std_logic;

BEGIN
  Logical_Operator_out1 <=  NOT dataValidIn;

  -- Count limited, Unsigned Counter
  --  initial value   = 1
  --  step value      = 1
  --  count to value  = 80
  SAMPLE_COUNTER_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      SAMPLE_COUNTER_out1 <= to_unsigned(16#01#, 7);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_12_0 = '1' THEN
        IF Logical_Operator_out1 = '1' THEN 
          SAMPLE_COUNTER_out1 <= to_unsigned(16#01#, 7);
        ELSIF dataValidIn = '1' THEN 
          IF SAMPLE_COUNTER_out1 >= to_unsigned(16#50#, 7) THEN 
            SAMPLE_COUNTER_out1 <= to_unsigned(16#01#, 7);
          ELSE 
            SAMPLE_COUNTER_out1 <= SAMPLE_COUNTER_out1 + to_unsigned(16#01#, 7);
          END IF;
        END IF;
      END IF;
    END IF;
  END PROCESS SAMPLE_COUNTER_process;


  
  Compare_To_Constant_out1 <= '1' WHEN SAMPLE_COUNTER_out1 >= to_unsigned(16#11#, 7) ELSE
      '0';

  dataIFFTValidOut <= Compare_To_Constant_out1;

END rtl;

