Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 10 13:47:25 2020
| Host         : DESKTOP-L606HG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file one_sec_pulse_timing_summary_routed.rpt -pb one_sec_pulse_timing_summary_routed.pb -rpx one_sec_pulse_timing_summary_routed.rpx -warn_on_violation
| Design       : one_sec_pulse
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.970        0.000                      0                   65        0.263        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.970        0.000                      0                   65        0.263        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.970ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.455%)  route 3.428ns (80.545%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 198.522 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.397     3.382    clear
    SLICE_X0Y9           FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.522    clkout
    SLICE_X0Y9           FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.578   199.099    
                         clock uncertainty           -0.318   198.782    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429   198.353    counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.353    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                194.970    

Slack (MET) :             194.970ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.455%)  route 3.428ns (80.545%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 198.522 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.397     3.382    clear
    SLICE_X0Y9           FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.522    clkout
    SLICE_X0Y9           FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.578   199.099    
                         clock uncertainty           -0.318   198.782    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429   198.353    counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.353    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                194.970    

Slack (MET) :             194.970ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.455%)  route 3.428ns (80.545%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 198.522 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.397     3.382    clear
    SLICE_X0Y9           FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.522    clkout
    SLICE_X0Y9           FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.578   199.099    
                         clock uncertainty           -0.318   198.782    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429   198.353    counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.353    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                194.970    

Slack (MET) :             194.970ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.455%)  route 3.428ns (80.545%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 198.522 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.397     3.382    clear
    SLICE_X0Y9           FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.522    clkout
    SLICE_X0Y9           FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.578   199.099    
                         clock uncertainty           -0.318   198.782    
    SLICE_X0Y9           FDRE (Setup_fdre_C_R)       -0.429   198.353    counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.353    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                194.970    

Slack (MET) :             195.110ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.258     3.244    clear
    SLICE_X0Y8           FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.523    clkout
    SLICE_X0Y8           FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   198.354    counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                195.110    

Slack (MET) :             195.110ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.258     3.244    clear
    SLICE_X0Y8           FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.523    clkout
    SLICE_X0Y8           FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   198.354    counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                195.110    

Slack (MET) :             195.110ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.258     3.244    clear
    SLICE_X0Y8           FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.523    clkout
    SLICE_X0Y8           FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   198.354    counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                195.110    

Slack (MET) :             195.110ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.828ns (20.109%)  route 3.290ns (79.891%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.258     3.244    clear
    SLICE_X0Y8           FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.523    clkout
    SLICE_X0Y8           FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   198.354    counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                195.110    

Slack (MET) :             195.121ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.828ns (20.154%)  route 3.280ns (79.846%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.249     3.235    clear
    SLICE_X0Y2           FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    clkout
    SLICE_X0Y2           FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.429   198.356    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                195.121    

Slack (MET) :             195.121ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.828ns (20.154%)  route 3.280ns (79.846%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.638    -0.874    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.814     0.396    counter_reg[7]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.520 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.816     1.336    counter[0]_i_7_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I2_O)        0.124     1.460 f  counter[0]_i_3/O
                         net (fo=1, routed)           0.401     1.862    counter[0]_i_3_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.249     3.235    clear
    SLICE_X0Y2           FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.520   198.525    clkout
    SLICE_X0Y2           FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.578   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.429   198.356    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                195.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clkout
    SLICE_X1Y5           FDRE                                         r  Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Q_reg/Q
                         net (fo=2, routed)           0.168    -0.277    Q_OBUF
    SLICE_X1Y5           LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  Q_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Q_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clkout
    SLICE_X1Y5           FDRE                                         r  Q_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.091    -0.495    Q_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clkout
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.323    counter_reg_n_0_[2]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.212    counter_reg[0]_i_2_n_5
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clkout
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105    -0.480    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clkout
    SLICE_X0Y4           FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.313    counter_reg[10]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    counter_reg[8]_i_1_n_5
    SLICE_X0Y4           FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clkout
    SLICE_X0Y4           FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.481    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clkout
    SLICE_X0Y8           FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.313    counter_reg[26]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    counter_reg[24]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clkout
    SLICE_X0Y8           FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105    -0.482    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clkout
    SLICE_X0Y9           FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.313    counter_reg[30]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    counter_reg[28]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clkout
    SLICE_X0Y9           FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.105    -0.482    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.312    counter_reg[6]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.201    counter_reg[4]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clkout
    SLICE_X0Y3           FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.481    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clkout
    SLICE_X0Y5           FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.144    -0.301    counter_reg[14]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg[12]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clkout
    SLICE_X0Y5           FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.586    clkout
    SLICE_X0Y6           FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  counter_reg[18]/Q
                         net (fo=3, routed)           0.144    -0.301    counter_reg[18]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg[16]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.824    clkout
    SLICE_X0Y6           FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105    -0.481    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.587    clkout
    SLICE_X0Y7           FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  counter_reg[22]/Q
                         net (fo=4, routed)           0.145    -0.301    counter_reg[22]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.190 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    counter_reg[20]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.865    -0.825    clkout
    SLICE_X0Y7           FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105    -0.482    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.585    clkout
    SLICE_X0Y2           FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.323    counter_reg_n_0_[2]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.179 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.179    counter_reg[0]_i_2_n_4
    SLICE_X0Y2           FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.823    clkout
    SLICE_X0Y2           FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105    -0.480    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y5       Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y2       counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y4       counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y4       counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y8       counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y8       counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y5       Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y4       counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y4       counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT



