Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o X:/Xilinx/piano/volume_TEST_isim_beh.exe -prj X:/Xilinx/piano/volume_TEST_beh.prj work.volume_TEST work.glbl 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"X:/Xilinx/piano/volume_control.v\" into library work
Analyzing Verilog file \"X:/Xilinx/piano/volume_TEST.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module volume_control
Compiling module volume_TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable X:/Xilinx/piano/volume_TEST_isim_beh.exe
Fuse Memory Usage: 17476 KB
Fuse CPU Usage: 249 ms
