

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Oct 22 11:03:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_u_p
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2098305|  2098305|  2098305|  2098305|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  2098304|  2098304|        97|          -|          -|  21632|    no    |
        | + W_Row_Loop                     |       93|       93|        31|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |        8|        8|         4|          2|          1|      3|    yes   |
        |  ++ Chan_Loop                    |        8|        8|         4|          2|          1|      3|    yes   |
        |  ++ Chan_Loop                    |        8|        8|         4|          2|          1|      3|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 3
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
  Pipeline-1 : II = 2, D = 4, States = { 9 10 11 12 }
  Pipeline-2 : II = 2, D = 4, States = { 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 19 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 13 12 
12 --> 9 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 14 
18 --> 3 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 25 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 26 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:11]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 29 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 30 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 31 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten21, -11136" [conv_1/conv_1.cpp:8]   --->   Operation 32 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten21, 1" [conv_1/conv_1.cpp:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %6, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 35 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [conv_1/conv_1.cpp:11]   --->   Operation 38 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 39 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 40 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 41 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv_1/conv_1.cpp:35]   --->   Operation 42 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_6)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 1, i5 %c" [conv_1/conv_1.cpp:35]   --->   Operation 43 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_2" [conv_1/conv_1.cpp:35]   --->   Operation 44 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 45 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 47 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %select_ln35, 1" [conv_1/conv_1.cpp:26]   --->   Operation 48 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 50 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 51 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35, i5 %add_ln26_3, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 52 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 53 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_5 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 55 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i15 %tmp_1 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 57 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %select_ln35, 2" [conv_1/conv_1.cpp:26]   --->   Operation 58 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_6 = select i1 %and_ln35, i5 %add_ln26_4, i5 %select_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 59 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_6 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %select_ln35, 3" [conv_1/conv_1.cpp:26]   --->   Operation 61 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %and_ln35, i5 %add_ln26_5, i5 %select_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 62 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %select_ln35_7 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 63 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 65 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_4 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 66 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %select_ln35_4 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 67 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i6 %select_ln35_4 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 68 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_1, %zext_ln35_6" [conv_1/conv_1.cpp:35]   --->   Operation 69 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 70 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv_1/conv_1.cpp:35]   --->   Operation 71 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:18]   --->   Operation 72 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 73 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Col_Loop_end ]"   --->   Operation 74 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_2_2, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 75 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 76 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 78 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 80 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 82 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_10 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 83 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 84 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_1, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 85 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 86 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_11 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 87 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 88 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_12 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 89 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 90 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 91 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i12 %zext_ln35_1, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 92 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_6 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 93 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 94 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 95 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.67ns)   --->   "%sub_ln26_2 = sub i13 %p_shl2_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 96 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i12 %zext_ln35_3, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 97 'add' 'add_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_7 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 98 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i12 %add_ln26_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 99 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 100 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.67ns)   --->   "%sub_ln26_3 = sub i13 %p_shl1_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 101 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i12 %zext_ln35_4, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 102 'add' 'add_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %add_ln26_8 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 103 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_8 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 104 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 105 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.67ns)   --->   "%sub_ln26_4 = sub i13 %p_shl_cast, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 106 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 107 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:24]   --->   Operation 108 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 109 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 110 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 111 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_4" [conv_1/conv_1.cpp:14]   --->   Operation 111 'add' 'f' <Predicate = (icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [conv_1/conv_1.cpp:11]   --->   Operation 112 'add' 'add_ln11' <Predicate = (icmp_ln18 & !icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [conv_1/conv_1.cpp:11]   --->   Operation 113 'select' 'select_ln11' <Predicate = (icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %Chan_Loop ]" [conv_1/conv_1.cpp:24]   --->   Operation 114 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 115 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %ch_0_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 116 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %ch_0_0 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln26_6, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 118 'add' 'add_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_18_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 119 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i10 %zext_ln35_5, %tmp_18_cast" [conv_1/conv_1.cpp:26]   --->   Operation 120 'add' 'add_ln26_10' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i10 %add_ln26_10 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 122 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.67ns)   --->   "%add_ln26_11 = add i13 %zext_ln26_5, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 123 'add' 'add_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i13 %add_ln26_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 125 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 128 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 128 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 129 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 130 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 131 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 131 'fmul' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_0, %W_Col_Loop_begin ], [ %w_sum_3, %Chan_Loop ]" [conv_1/conv_1.cpp:26]   --->   Operation 132 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop, label %Chan_Loop" [conv_1/conv_1.cpp:24]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 135 'fmul' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 137 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 138 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:26]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 140 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 140 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_6) nounwind" [conv_1/conv_1.cpp:28]   --->   Operation 141 'specregionend' 'empty_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:24]   --->   Operation 142 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 143 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 144 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:24]   --->   Operation 145 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 6.76>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop ], [ %add_ln24_1, %Chan_Loop1 ]" [conv_1/conv_1.cpp:24]   --->   Operation 146 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.95ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -1" [conv_1/conv_1.cpp:24]   --->   Operation 147 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i2 %ch_0_1 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 148 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %ch_0_1 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 149 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln26_10, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 150 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_20_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 151 'bitconcatenate' 'tmp_20_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.73ns)   --->   "%add_ln26_13 = add i10 %zext_ln35_5, %tmp_20_cast" [conv_1/conv_1.cpp:26]   --->   Operation 152 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %add_ln26_13 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 153 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%conv_1_weights_1_add = getelementptr [288 x float]* @conv_1_weights_1, i64 0, i64 %zext_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 154 'getelementptr' 'conv_1_weights_1_add' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.67ns)   --->   "%add_ln26_14 = add i13 %zext_ln26_9, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 155 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i13 %add_ln26_14 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 156 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 157 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_9 : Operation 158 [2/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 158 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_9 : Operation 159 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 159 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 10 <SV = 8> <Delay = 15.6>
ST_10 : Operation 160 [1/1] (1.56ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv_1/conv_1.cpp:24]   --->   Operation 160 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 161 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_10 : Operation 162 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 162 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 163 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 163 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln24_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 34.9>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_2_0, %W_Col_Loop ], [ %w_sum_3_1, %Chan_Loop1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 164 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 165 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop1, label %Chan_Loop1" [conv_1/conv_1.cpp:24]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 167 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln24_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 168 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln24_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 22.5>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 169 'specloopname' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 170 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:26]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_12 : Operation 172 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 172 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln24_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_8) nounwind" [conv_1/conv_1.cpp:28]   --->   Operation 173 'specregionend' 'empty_9' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:24]   --->   Operation 174 'br' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 175 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 176 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 177 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 6.76>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop1 ], [ %add_ln24_2, %Chan_Loop2 ]" [conv_1/conv_1.cpp:24]   --->   Operation 178 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.95ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -1" [conv_1/conv_1.cpp:24]   --->   Operation 179 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %ch_0_2 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 180 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %ch_0_2 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 181 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln26_14, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 182 'add' 'add_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_22_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 183 'bitconcatenate' 'tmp_22_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (1.73ns)   --->   "%add_ln26_16 = add i10 %zext_ln35_5, %tmp_22_cast" [conv_1/conv_1.cpp:26]   --->   Operation 184 'add' 'add_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i10 %add_ln26_16 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 185 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%conv_1_weights_2_add = getelementptr [288 x float]* @conv_1_weights_2, i64 0, i64 %zext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 186 'getelementptr' 'conv_1_weights_2_add' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (1.67ns)   --->   "%add_ln26_17 = add i13 %zext_ln26_13, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 187 'add' 'add_ln26_17' <Predicate = (!icmp_ln24_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i13 %add_ln26_17 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 188 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 189 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 190 [2/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 190 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 191 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 191 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 15 <SV = 12> <Delay = 15.6>
ST_15 : Operation 192 [1/1] (1.56ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv_1/conv_1.cpp:24]   --->   Operation 192 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 193 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_15 : Operation 194 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 194 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 195 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 195 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln24_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 34.9>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_2_1, %W_Col_Loop1 ], [ %w_sum_3_2, %Chan_Loop2 ]" [conv_1/conv_1.cpp:26]   --->   Operation 196 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 197 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end, label %Chan_Loop2" [conv_1/conv_1.cpp:24]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 199 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln24_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 200 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln24_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 22.5>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 202 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:26]   --->   Operation 203 'specpipeline' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_17 : Operation 204 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 204 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln24_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_9) nounwind" [conv_1/conv_1.cpp:28]   --->   Operation 205 'specregionend' 'empty_12' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 206 'br' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 207 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:18]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 25.8>
ST_19 : Operation 209 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 209 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_19 : Operation 210 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 210 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 4> <Delay = 33.5>
ST_20 : Operation 211 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 211 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 212 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 213 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 214 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 215 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 216 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 217 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (6.78ns)   --->   "%tmp_2 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 218 'fcmp' 'tmp_2' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_2" [conv_1/conv_1.cpp:34]   --->   Operation 219 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 220 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 222 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:14]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000]
br_ln8               (br               ) [ 011111111111111111111]
indvar_flatten21     (phi              ) [ 001000000000000000000]
r_0                  (phi              ) [ 001000000000000000000]
indvar_flatten       (phi              ) [ 001111111111111111100]
c_0                  (phi              ) [ 001000000000000000000]
f_0                  (phi              ) [ 001000000000000000000]
c                    (add              ) [ 000000000000000000000]
add_ln26_2           (add              ) [ 000000000000000000000]
icmp_ln8             (icmp             ) [ 001111111111111111111]
add_ln8              (add              ) [ 011111111111111111111]
br_ln8               (br               ) [ 000000000000000000000]
r                    (add              ) [ 000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000]
empty_14             (speclooptripcount) [ 000000000000000000000]
icmp_ln11            (icmp             ) [ 000111111111111111100]
select_ln35          (select           ) [ 000000000000000000000]
select_ln35_1        (select           ) [ 011111111111111111111]
zext_ln35            (zext             ) [ 000000000000000000000]
mul_ln35             (mul              ) [ 000000000000000000000]
select_ln35_2        (select           ) [ 000000000000000000000]
select_ln35_3        (select           ) [ 000000000000000000000]
xor_ln35             (xor              ) [ 000000000000000000000]
icmp_ln14            (icmp             ) [ 000000000000000000000]
and_ln35             (and              ) [ 000000000000000000000]
add_ln26_3           (add              ) [ 000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000]
or_ln35              (or               ) [ 000000000000000000000]
select_ln35_4        (select           ) [ 000111111111111111100]
select_ln35_5        (select           ) [ 011111111111111111111]
zext_ln35_1          (zext             ) [ 000111111111111111100]
zext_ln35_2          (zext             ) [ 000000000000000000000]
add_ln35             (add              ) [ 000000000000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_1          (zext             ) [ 000000000000000000000]
add_ln26_4           (add              ) [ 000000000000000000000]
select_ln35_6        (select           ) [ 000000000000000000000]
zext_ln35_3          (zext             ) [ 000111111111111111100]
add_ln26_5           (add              ) [ 000000000000000000000]
select_ln35_7        (select           ) [ 000000000000000000000]
zext_ln35_4          (zext             ) [ 000111111111111111100]
specloopname_ln15    (specloopname     ) [ 000000000000000000000]
tmp_3                (specregionbegin  ) [ 000111111111111111111]
zext_ln26            (zext             ) [ 000111111111111111100]
zext_ln35_5          (zext             ) [ 000111111111111111100]
zext_ln35_6          (zext             ) [ 000000000000000000000]
add_ln35_1           (add              ) [ 000000000000000000000]
zext_ln35_7          (zext             ) [ 000000000000000000000]
conv_out_addr        (getelementptr    ) [ 000111111111111111111]
br_ln18              (br               ) [ 001111111111111111111]
ret_ln42             (ret              ) [ 000000000000000000000]
wr_0                 (phi              ) [ 000100000000000000000]
w_sum_0              (phi              ) [ 000111110000000000011]
icmp_ln18            (icmp             ) [ 001111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000]
wr                   (add              ) [ 001111111111111111111]
br_ln18              (br               ) [ 000000000000000000000]
zext_ln18            (zext             ) [ 000000000000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000000000000]
tmp_10               (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_2          (zext             ) [ 000000000000000000000]
sub_ln26             (sub              ) [ 000011111111111111000]
add_ln26             (add              ) [ 000000000000000000000]
tmp_11               (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_3          (zext             ) [ 000000000000000000000]
tmp_12               (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_4          (zext             ) [ 000000000000000000000]
sub_ln26_1           (sub              ) [ 000000000000000000000]
sext_ln26            (sext             ) [ 000000000000000000000]
add_ln26_6           (add              ) [ 000000000000000000000]
sext_ln26_1          (sext             ) [ 000000000000000000000]
trunc_ln26           (trunc            ) [ 000000000000000000000]
p_shl2_cast          (bitconcatenate   ) [ 000000000000000000000]
sub_ln26_2           (sub              ) [ 000011110000000000000]
add_ln26_7           (add              ) [ 000000000000000000000]
sext_ln26_2          (sext             ) [ 000000000000000000000]
trunc_ln26_1         (trunc            ) [ 000000000000000000000]
p_shl1_cast          (bitconcatenate   ) [ 000000000000000000000]
sub_ln26_3           (sub              ) [ 000011111111100000000]
add_ln26_8           (add              ) [ 000000000000000000000]
sext_ln26_3          (sext             ) [ 000000000000000000000]
trunc_ln26_2         (trunc            ) [ 000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000000000000]
sub_ln26_4           (sub              ) [ 000011111111111111000]
tmp_4                (specregionbegin  ) [ 000011111000000000000]
br_ln24              (br               ) [ 001111111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 000000000000000000010]
f                    (add              ) [ 011000000000000000011]
add_ln11             (add              ) [ 000000000000000000000]
select_ln11          (select           ) [ 011000000000000000011]
ch_0_0               (phi              ) [ 000011000000000000000]
icmp_ln24            (icmp             ) [ 001111111111111111111]
zext_ln26_5          (zext             ) [ 000000000000000000000]
zext_ln26_6          (zext             ) [ 000000000000000000000]
add_ln26_9           (add              ) [ 000000000000000000000]
tmp_18_cast          (bitconcatenate   ) [ 000000000000000000000]
add_ln26_10          (add              ) [ 000000000000000000000]
zext_ln26_7          (zext             ) [ 000000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 000001000000000000000]
add_ln26_11          (add              ) [ 000000000000000000000]
zext_ln26_8          (zext             ) [ 000000000000000000000]
conv_input_addr      (getelementptr    ) [ 000001000000000000000]
add_ln24             (add              ) [ 001111111111111111111]
conv_1_weights_0_loa (load             ) [ 000010100000000000000]
conv_input_load      (load             ) [ 000010100000000000000]
w_sum_2_0            (phi              ) [ 000011111111100000000]
empty_5              (speclooptripcount) [ 000000000000000000000]
br_ln24              (br               ) [ 000000000000000000000]
tmp_s                (fmul             ) [ 000001010000000000000]
specloopname_ln25    (specloopname     ) [ 000000000000000000000]
tmp_6                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26    (specpipeline     ) [ 000000000000000000000]
w_sum_3              (fadd             ) [ 001111111111111111111]
empty_6              (specregionend    ) [ 000000000000000000000]
br_ln24              (br               ) [ 001111111111111111111]
empty_4              (specregionend    ) [ 000000000000000000000]
tmp_5                (specregionbegin  ) [ 000000000111110000000]
br_ln24              (br               ) [ 001111111111111111111]
ch_0_1               (phi              ) [ 000000000110000000000]
icmp_ln24_1          (icmp             ) [ 001111111111111111111]
zext_ln26_9          (zext             ) [ 000000000000000000000]
zext_ln26_10         (zext             ) [ 000000000000000000000]
add_ln26_12          (add              ) [ 000000000000000000000]
tmp_20_cast          (bitconcatenate   ) [ 000000000000000000000]
add_ln26_13          (add              ) [ 000000000000000000000]
zext_ln26_11         (zext             ) [ 000000000000000000000]
conv_1_weights_1_add (getelementptr    ) [ 000000000010000000000]
add_ln26_14          (add              ) [ 000000000000000000000]
zext_ln26_12         (zext             ) [ 000000000000000000000]
conv_input_addr_1    (getelementptr    ) [ 000000000010000000000]
add_ln24_1           (add              ) [ 001111111111111111111]
conv_1_weights_1_loa (load             ) [ 000000000101000000000]
conv_input_load_1    (load             ) [ 000000000101000000000]
w_sum_2_1            (phi              ) [ 000000000111111111000]
empty_8              (speclooptripcount) [ 000000000000000000000]
br_ln24              (br               ) [ 000000000000000000000]
tmp_1_1              (fmul             ) [ 000000000010100000000]
specloopname_ln25    (specloopname     ) [ 000000000000000000000]
tmp_8                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26    (specpipeline     ) [ 000000000000000000000]
w_sum_3_1            (fadd             ) [ 001111111111111111111]
empty_9              (specregionend    ) [ 000000000000000000000]
br_ln24              (br               ) [ 001111111111111111111]
empty_7              (specregionend    ) [ 000000000000000000000]
tmp_7                (specregionbegin  ) [ 000000000000001111100]
br_ln24              (br               ) [ 001111111111111111111]
ch_0_2               (phi              ) [ 000000000000001100000]
icmp_ln24_2          (icmp             ) [ 001111111111111111111]
zext_ln26_13         (zext             ) [ 000000000000000000000]
zext_ln26_14         (zext             ) [ 000000000000000000000]
add_ln26_15          (add              ) [ 000000000000000000000]
tmp_22_cast          (bitconcatenate   ) [ 000000000000000000000]
add_ln26_16          (add              ) [ 000000000000000000000]
zext_ln26_15         (zext             ) [ 000000000000000000000]
conv_1_weights_2_add (getelementptr    ) [ 000000000000000100000]
add_ln26_17          (add              ) [ 000000000000000000000]
zext_ln26_16         (zext             ) [ 000000000000000000000]
conv_input_addr_2    (getelementptr    ) [ 000000000000000100000]
add_ln24_2           (add              ) [ 001111111111111111111]
conv_1_weights_2_loa (load             ) [ 000000000000001010000]
conv_input_load_2    (load             ) [ 000000000000001010000]
w_sum_2_2            (phi              ) [ 001100000000001111111]
empty_11             (speclooptripcount) [ 000000000000000000000]
br_ln24              (br               ) [ 000000000000000000000]
tmp_1_2              (fmul             ) [ 000000000000000101000]
specloopname_ln25    (specloopname     ) [ 000000000000000000000]
tmp_9                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26    (specpipeline     ) [ 000000000000000000000]
w_sum_3_2            (fadd             ) [ 001111111111111111111]
empty_12             (specregionend    ) [ 000000000000000000000]
br_ln24              (br               ) [ 001111111111111111111]
empty_10             (specregionend    ) [ 000000000000000000000]
br_ln18              (br               ) [ 001111111111111111111]
conv_1_bias_load     (load             ) [ 000000000000000000001]
w_sum                (fadd             ) [ 000000000000000000000]
bitcast_ln34         (bitcast          ) [ 000000000000000000000]
tmp                  (partselect       ) [ 000000000000000000000]
trunc_ln34           (trunc            ) [ 000000000000000000000]
icmp_ln34            (icmp             ) [ 000000000000000000000]
icmp_ln34_1          (icmp             ) [ 000000000000000000000]
or_ln34              (or               ) [ 000000000000000000000]
tmp_2                (fcmp             ) [ 000000000000000000000]
and_ln34             (and              ) [ 000000000000000000000]
w_sum_1              (select           ) [ 000000000000000000000]
store_ln35           (store            ) [ 000000000000000000000]
empty_13             (specregionend    ) [ 000000000000000000000]
br_ln14              (br               ) [ 011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="conv_out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_1_bias_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="1"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_1_weights_0_add_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="conv_input_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="13" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/4 conv_input_load_1/9 conv_input_load_2/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv_1_weights_1_add_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_add/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="conv_input_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_loa/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="conv_1_weights_2_add_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_add/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_input_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="13" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_loa/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln35_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="3"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/20 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten21_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="1"/>
<pin id="207" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten21_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="15" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="r_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="1"/>
<pin id="229" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="11" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="c_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="c_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="f_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="f_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="6" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="wr_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="wr_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="w_sum_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="w_sum_0_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="ch_0_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="ch_0_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="2" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="w_sum_2_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="w_sum_2_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="3"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="307" class="1005" name="ch_0_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="1"/>
<pin id="309" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="ch_0_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="2" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/9 "/>
</bind>
</comp>

<comp id="319" class="1005" name="w_sum_2_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="w_sum_2_1_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="4"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/11 "/>
</bind>
</comp>

<comp id="330" class="1005" name="ch_0_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="ch_0_2_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="2" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/14 "/>
</bind>
</comp>

<comp id="342" class="1005" name="w_sum_2_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="w_sum_2_2_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="32" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/16 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/6 w_sum_3_1/11 w_sum_3_2/16 w_sum/19 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 tmp_1_1/10 tmp_1_2/15 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/20 "/>
</bind>
</comp>

<comp id="378" class="1005" name="reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_1 conv_input_load_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="c_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln26_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="15" slack="0"/>
<pin id="402" dir="0" index="1" bw="15" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln8_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="r_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln11_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln35_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln35_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln35_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln35_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln35_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln35_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln14_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln35_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln26_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln35_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln35_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln35_5_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="5" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln35_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln35_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="0"/>
<pin id="516" dir="0" index="1" bw="10" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln26_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln26_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln35_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="5" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln35_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln26_5_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="3" slack="0"/>
<pin id="546" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln35_7_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln35_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln26_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln35_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln35_6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln35_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="15" slack="0"/>
<pin id="575" dir="0" index="1" bw="6" slack="0"/>
<pin id="576" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln35_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_7/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln18_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="wr_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln18_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_10_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln26_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sub_ln26_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="0" index="1" bw="2" slack="0"/>
<pin id="615" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln26_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="1"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_11_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln26_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_12_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln26_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sub_ln26_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="0" index="1" bw="7" slack="0"/>
<pin id="650" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln26_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln26_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="0" index="1" bw="11" slack="0"/>
<pin id="660" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln26_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="0"/>
<pin id="664" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln26_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="0"/>
<pin id="668" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_shl2_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="13" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sub_ln26_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="13" slack="0"/>
<pin id="680" dir="0" index="1" bw="12" slack="0"/>
<pin id="681" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln26_7_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln26_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="0"/>
<pin id="691" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln26_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="12" slack="0"/>
<pin id="695" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="p_shl1_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="13" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln26_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="13" slack="0"/>
<pin id="707" dir="0" index="1" bw="12" slack="0"/>
<pin id="708" dir="1" index="2" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln26_8_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="0" index="1" bw="11" slack="0"/>
<pin id="714" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln26_3_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln26_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_shl_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="13" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sub_ln26_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="13" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="1" index="2" bw="13" slack="9"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_4/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="f_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="6" slack="1"/>
<pin id="741" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln11_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="11" slack="1"/>
<pin id="746" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln11_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="11" slack="0"/>
<pin id="753" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln24_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln26_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln26_6_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="0"/>
<pin id="768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln26_9_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="1"/>
<pin id="773" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_18_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="5" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_cast/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln26_10_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="2"/>
<pin id="785" dir="0" index="1" bw="10" slack="0"/>
<pin id="786" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln26_7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln26_11_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="0"/>
<pin id="795" dir="0" index="1" bw="13" slack="1"/>
<pin id="796" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln26_8_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln24_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="1"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln24_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln26_9_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln26_10_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln26_12_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="0"/>
<pin id="825" dir="0" index="1" bw="5" slack="5"/>
<pin id="826" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_20_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="0" index="1" bw="5" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_cast/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln26_13_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="6" slack="6"/>
<pin id="838" dir="0" index="1" bw="10" slack="0"/>
<pin id="839" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln26_11_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln26_14_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="0" index="1" bw="13" slack="5"/>
<pin id="849" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln26_12_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="13" slack="0"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln24_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="1"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln24_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln26_13_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="0"/>
<pin id="870" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/14 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln26_14_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/14 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln26_15_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="0"/>
<pin id="878" dir="0" index="1" bw="5" slack="9"/>
<pin id="879" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_15/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_22_cast_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="0"/>
<pin id="883" dir="0" index="1" bw="5" slack="0"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22_cast/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln26_16_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="6" slack="10"/>
<pin id="891" dir="0" index="1" bw="10" slack="0"/>
<pin id="892" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_16/14 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln26_15_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/14 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln26_17_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="0" index="1" bw="13" slack="9"/>
<pin id="902" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_17/14 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln26_16_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="13" slack="0"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/14 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln24_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="1"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/15 "/>
</bind>
</comp>

<comp id="915" class="1004" name="bitcast_ln34_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/20 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="6" slack="0"/>
<pin id="923" dir="0" index="3" bw="6" slack="0"/>
<pin id="924" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln34_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/20 "/>
</bind>
</comp>

<comp id="933" class="1004" name="icmp_ln34_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/20 "/>
</bind>
</comp>

<comp id="939" class="1004" name="icmp_ln34_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="23" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/20 "/>
</bind>
</comp>

<comp id="945" class="1004" name="or_ln34_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/20 "/>
</bind>
</comp>

<comp id="951" class="1004" name="and_ln34_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/20 "/>
</bind>
</comp>

<comp id="957" class="1004" name="w_sum_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="0" index="2" bw="32" slack="0"/>
<pin id="961" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/20 "/>
</bind>
</comp>

<comp id="966" class="1007" name="grp_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="5" slack="0"/>
<pin id="968" dir="0" index="1" bw="10" slack="0"/>
<pin id="969" dir="0" index="2" bw="5" slack="0"/>
<pin id="970" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln8_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="15" slack="0"/>
<pin id="980" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="983" class="1005" name="icmp_ln11_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="988" class="1005" name="select_ln35_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="5" slack="0"/>
<pin id="990" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="select_ln35_4_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="1"/>
<pin id="996" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_4 "/>
</bind>
</comp>

<comp id="999" class="1005" name="select_ln35_5_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="0"/>
<pin id="1001" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="zext_ln35_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="12" slack="1"/>
<pin id="1006" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="zext_ln35_3_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="12" slack="1"/>
<pin id="1011" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_3 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="zext_ln35_4_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="12" slack="1"/>
<pin id="1016" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_4 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="zext_ln26_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="1"/>
<pin id="1021" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="zext_ln35_5_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="2"/>
<pin id="1026" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_5 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="conv_out_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="15" slack="3"/>
<pin id="1033" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="icmp_ln18_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="wr_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="2" slack="0"/>
<pin id="1042" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1045" class="1005" name="sub_ln26_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sub_ln26_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="13" slack="1"/>
<pin id="1054" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sub_ln26_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="13" slack="5"/>
<pin id="1059" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="sub_ln26_4_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="13" slack="9"/>
<pin id="1064" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opset="sub_ln26_4 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="conv_1_bias_addr_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="5" slack="1"/>
<pin id="1069" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1072" class="1005" name="f_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="1"/>
<pin id="1074" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1077" class="1005" name="select_ln11_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="11" slack="1"/>
<pin id="1079" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="icmp_ln24_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="conv_1_weights_0_add_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="9" slack="1"/>
<pin id="1088" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="1091" class="1005" name="conv_input_addr_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="12" slack="1"/>
<pin id="1093" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="1096" class="1005" name="add_ln24_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="2" slack="1"/>
<pin id="1098" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="conv_1_weights_0_loa_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="1106" class="1005" name="w_sum_3_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="icmp_ln24_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="conv_1_weights_1_add_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="9" slack="1"/>
<pin id="1117" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_add "/>
</bind>
</comp>

<comp id="1120" class="1005" name="conv_input_addr_1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="12" slack="1"/>
<pin id="1122" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln24_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="2" slack="1"/>
<pin id="1127" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="conv_1_weights_1_loa_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_loa "/>
</bind>
</comp>

<comp id="1135" class="1005" name="w_sum_3_1_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="icmp_ln24_2_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="conv_1_weights_2_add_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="9" slack="1"/>
<pin id="1146" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_add "/>
</bind>
</comp>

<comp id="1149" class="1005" name="conv_input_addr_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="12" slack="1"/>
<pin id="1151" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="add_ln24_2_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="2" slack="1"/>
<pin id="1156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="conv_1_weights_2_loa_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_loa "/>
</bind>
</comp>

<comp id="1164" class="1005" name="w_sum_3_2_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="conv_1_bias_load_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="139" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="165" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="179" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="186" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="305"><net_src comp="272" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="328"><net_src comp="296" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="352"><net_src comp="319" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="358"><net_src comp="299" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="322" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="346" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="272" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="126" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="367"><net_src comp="363" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="368"><net_src comp="146" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="152" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="172" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="193" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="376"><net_src comp="354" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="152" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="386"><net_src comp="363" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="392"><net_src comp="243" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="243" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="209" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="30" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="209" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="32" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="220" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="231" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="243" pin="4"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="418" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="412" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="220" pin="4"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="418" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="388" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="418" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="394" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="418" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="254" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="460" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="424" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="26" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="472" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="418" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="24" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="254" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="472" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="478" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="424" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="498" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="424" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="472" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="444" pin="3"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="424" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="472" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="452" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="490" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="490" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="490" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="521" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="588"><net_src comp="265" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="66" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="265" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="70" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="265" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="74" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="265" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="62" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="596" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="596" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="20" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="618" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="62" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="631" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="657" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="80" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="62" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="670" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="662" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="653" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="684" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="80" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="62" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="689" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="653" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="711" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="80" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="62" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="716" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="84" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="86" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="227" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="86" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="755"><net_src comp="743" pin="2"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="288" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="66" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="288" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="288" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="780"><net_src comp="76" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="770" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="20" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="775" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="797"><net_src comp="762" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="807"><net_src comp="284" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="70" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="311" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="66" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="818"><net_src comp="311" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="311" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="833"><net_src comp="76" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="20" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="828" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="850"><net_src comp="815" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="846" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="860"><net_src comp="307" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="70" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="334" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="66" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="334" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="334" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="872" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="886"><net_src comp="76" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="876" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="20" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="893"><net_src comp="881" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="903"><net_src comp="868" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="913"><net_src comp="330" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="70" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="354" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="925"><net_src comp="102" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="104" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="106" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="932"><net_src comp="915" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="919" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="108" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="929" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="110" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="933" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="372" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="354" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="64" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="965"><net_src comp="957" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="971"><net_src comp="440" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="972"><net_src comp="44" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="973"><net_src comp="510" pin="1"/><net_sink comp="966" pin=2"/></net>

<net id="974"><net_src comp="966" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="981"><net_src comp="406" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="986"><net_src comp="418" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="991"><net_src comp="432" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="997"><net_src comp="490" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1002"><net_src comp="498" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1007"><net_src comp="506" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1012"><net_src comp="539" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1017"><net_src comp="557" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1022"><net_src comp="561" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="1027"><net_src comp="565" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1034"><net_src comp="112" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1039"><net_src comp="584" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="590" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1048"><net_src comp="612" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1055"><net_src comp="678" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1060"><net_src comp="705" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1065"><net_src comp="732" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1070"><net_src comp="119" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1075"><net_src comp="738" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1080"><net_src comp="749" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1085"><net_src comp="756" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="132" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1094"><net_src comp="139" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1099"><net_src comp="803" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1104"><net_src comp="146" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1109"><net_src comp="354" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1114"><net_src comp="809" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="158" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1123"><net_src comp="165" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1128"><net_src comp="856" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1133"><net_src comp="172" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1138"><net_src comp="354" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1143"><net_src comp="862" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="179" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1152"><net_src comp="186" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1157"><net_src comp="909" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1162"><net_src comp="193" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1167"><net_src comp="354" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1172"><net_src comp="126" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="354" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {20 }
 - Input state : 
	Port: conv_1 : conv_input | {4 5 9 10 14 15 }
	Port: conv_1 : conv_1_weights_0 | {4 5 }
	Port: conv_1 : conv_1_weights_1 | {9 10 }
	Port: conv_1 : conv_1_weights_2 | {14 15 }
	Port: conv_1 : conv_1_bias | {3 19 }
  - Chain level:
	State 1
	State 2
		c : 1
		add_ln26_2 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		select_ln35_2 : 2
		select_ln35_3 : 2
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		add_ln26_3 : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_1 : 3
		zext_ln35_2 : 3
		add_ln35 : 4
		tmp_1 : 5
		zext_ln26_1 : 6
		add_ln26_4 : 3
		select_ln35_6 : 2
		zext_ln35_3 : 3
		add_ln26_5 : 3
		select_ln35_7 : 2
		zext_ln35_4 : 3
		zext_ln26 : 3
		zext_ln35_5 : 3
		zext_ln35_6 : 3
		add_ln35_1 : 7
		zext_ln35_7 : 8
		conv_out_addr : 9
	State 3
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln18 : 1
		tmp_10 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		add_ln26 : 2
		tmp_11 : 3
		zext_ln26_3 : 4
		tmp_12 : 3
		zext_ln26_4 : 4
		sub_ln26_1 : 5
		sext_ln26 : 6
		add_ln26_6 : 7
		sext_ln26_1 : 8
		trunc_ln26 : 8
		p_shl2_cast : 9
		sub_ln26_2 : 10
		add_ln26_7 : 7
		sext_ln26_2 : 8
		trunc_ln26_1 : 8
		p_shl1_cast : 9
		sub_ln26_3 : 10
		add_ln26_8 : 7
		sext_ln26_3 : 8
		trunc_ln26_2 : 8
		p_shl_cast : 9
		sub_ln26_4 : 10
		conv_1_bias_load : 1
		select_ln11 : 1
	State 4
		icmp_ln24 : 1
		zext_ln26_5 : 1
		zext_ln26_6 : 1
		add_ln26_9 : 2
		tmp_18_cast : 3
		add_ln26_10 : 4
		zext_ln26_7 : 5
		conv_1_weights_0_add : 6
		add_ln26_11 : 2
		zext_ln26_8 : 3
		conv_input_addr : 4
		conv_1_weights_0_loa : 7
		conv_input_load : 5
	State 5
		tmp_s : 1
	State 6
		w_sum_3 : 1
	State 7
		empty_6 : 1
	State 8
	State 9
		icmp_ln24_1 : 1
		zext_ln26_9 : 1
		zext_ln26_10 : 1
		add_ln26_12 : 2
		tmp_20_cast : 3
		add_ln26_13 : 4
		zext_ln26_11 : 5
		conv_1_weights_1_add : 6
		add_ln26_14 : 2
		zext_ln26_12 : 3
		conv_input_addr_1 : 4
		conv_1_weights_1_loa : 7
		conv_input_load_1 : 5
	State 10
		tmp_1_1 : 1
	State 11
		w_sum_3_1 : 1
	State 12
		empty_9 : 1
	State 13
	State 14
		icmp_ln24_2 : 1
		zext_ln26_13 : 1
		zext_ln26_14 : 1
		add_ln26_15 : 2
		tmp_22_cast : 3
		add_ln26_16 : 4
		zext_ln26_15 : 5
		conv_1_weights_2_add : 6
		add_ln26_17 : 2
		zext_ln26_16 : 3
		conv_input_addr_2 : 4
		conv_1_weights_2_loa : 7
		conv_input_load_2 : 5
	State 15
		tmp_1_2 : 1
	State 16
		w_sum_3_2 : 1
	State 17
		empty_12 : 1
	State 18
	State 19
		w_sum : 1
	State 20
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_2 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_354      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_363      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_388       |    0    |    0    |    15   |
|          |   add_ln26_2_fu_394  |    0    |    0    |    15   |
|          |    add_ln8_fu_406    |    0    |    0    |    21   |
|          |       r_fu_412       |    0    |    0    |    15   |
|          |   add_ln26_3_fu_478  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_525  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_543  |    0    |    0    |    15   |
|          |   add_ln35_1_fu_573  |    0    |    0    |    21   |
|          |       wr_fu_590      |    0    |    0    |    10   |
|          |    add_ln26_fu_618   |    0    |    0    |    15   |
|          |   add_ln26_6_fu_657  |    0    |    0    |    13   |
|          |   add_ln26_7_fu_684  |    0    |    0    |    13   |
|          |   add_ln26_8_fu_711  |    0    |    0    |    13   |
|    add   |       f_fu_738       |    0    |    0    |    15   |
|          |    add_ln11_fu_743   |    0    |    0    |    13   |
|          |   add_ln26_9_fu_770  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_783  |    0    |    0    |    14   |
|          |  add_ln26_11_fu_793  |    0    |    0    |    17   |
|          |    add_ln24_fu_803   |    0    |    0    |    10   |
|          |  add_ln26_12_fu_823  |    0    |    0    |    15   |
|          |  add_ln26_13_fu_836  |    0    |    0    |    14   |
|          |  add_ln26_14_fu_846  |    0    |    0    |    17   |
|          |   add_ln24_1_fu_856  |    0    |    0    |    10   |
|          |  add_ln26_15_fu_876  |    0    |    0    |    15   |
|          |  add_ln26_16_fu_889  |    0    |    0    |    14   |
|          |  add_ln26_17_fu_899  |    0    |    0    |    17   |
|          |   add_ln24_2_fu_909  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_2_fu_372     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_400   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_418   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_466   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_584   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_756   |    0    |    0    |    8    |
|          |  icmp_ln24_1_fu_809  |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_862  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_933   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_939  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_424  |    0    |    0    |    5    |
|          | select_ln35_1_fu_432 |    0    |    0    |    5    |
|          | select_ln35_2_fu_444 |    0    |    0    |    5    |
|          | select_ln35_3_fu_452 |    0    |    0    |    5    |
|  select  | select_ln35_4_fu_490 |    0    |    0    |    6    |
|          | select_ln35_5_fu_498 |    0    |    0    |    5    |
|          | select_ln35_6_fu_531 |    0    |    0    |    5    |
|          | select_ln35_7_fu_549 |    0    |    0    |    5    |
|          |  select_ln11_fu_749  |    0    |    0    |    11   |
|          |    w_sum_1_fu_957    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_612   |    0    |    0    |    13   |
|          |   sub_ln26_1_fu_647  |    0    |    0    |    14   |
|    sub   |   sub_ln26_2_fu_678  |    0    |    0    |    17   |
|          |   sub_ln26_3_fu_705  |    0    |    0    |    17   |
|          |   sub_ln26_4_fu_732  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_472   |    0    |    0    |    2    |
|          |    and_ln34_fu_951   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln35_fu_484    |    0    |    0    |    2    |
|          |    or_ln34_fu_945    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_460   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_966      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_440   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_506  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_510  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_521  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_539  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_557  |    0    |    0    |    0    |
|          |   zext_ln26_fu_561   |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_565  |    0    |    0    |    0    |
|          |  zext_ln35_6_fu_569  |    0    |    0    |    0    |
|          |  zext_ln35_7_fu_579  |    0    |    0    |    0    |
|          |   zext_ln18_fu_596   |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_608  |    0    |    0    |    0    |
|   zext   |  zext_ln26_3_fu_631  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_643  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_762  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_766  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_788  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_798  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_815  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_819 |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_841 |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_851 |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_868 |    0    |    0    |    0    |
|          |  zext_ln26_14_fu_872 |    0    |    0    |    0    |
|          |  zext_ln26_15_fu_894 |    0    |    0    |    0    |
|          |  zext_ln26_16_fu_904 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_514     |    0    |    0    |    0    |
|          |     tmp_10_fu_600    |    0    |    0    |    0    |
|          |     tmp_11_fu_623    |    0    |    0    |    0    |
|          |     tmp_12_fu_635    |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_670  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_697  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_724  |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_775  |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_828  |    0    |    0    |    0    |
|          |  tmp_22_cast_fu_881  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln26_fu_653   |    0    |    0    |    0    |
|   sext   |  sext_ln26_1_fu_662  |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_689  |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_716  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln26_fu_666  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_1_fu_693 |    0    |    0    |    0    |
|          |  trunc_ln26_2_fu_720 |    0    |    0    |    0    |
|          |   trunc_ln34_fu_929  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_919      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1606  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
|conv_1_weights_1|    1   |    0   |    0   |
|conv_1_weights_2|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    4   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln24_1_reg_1125     |    2   |
|     add_ln24_2_reg_1154     |    2   |
|      add_ln24_reg_1096      |    2   |
|       add_ln8_reg_978       |   15   |
|         c_0_reg_239         |    5   |
|        ch_0_0_reg_284       |    2   |
|        ch_0_1_reg_307       |    2   |
|        ch_0_2_reg_330       |    2   |
|  conv_1_bias_addr_reg_1067  |    5   |
|  conv_1_bias_load_reg_1169  |   32   |
|conv_1_weights_0_add_reg_1086|    9   |
|conv_1_weights_0_loa_reg_1101|   32   |
|conv_1_weights_1_add_reg_1115|    9   |
|conv_1_weights_1_loa_reg_1130|   32   |
|conv_1_weights_2_add_reg_1144|    9   |
|conv_1_weights_2_loa_reg_1159|   32   |
|  conv_input_addr_1_reg_1120 |   12   |
|  conv_input_addr_2_reg_1149 |   12   |
|   conv_input_addr_reg_1091  |   12   |
|    conv_out_addr_reg_1031   |   15   |
|         f_0_reg_250         |    6   |
|          f_reg_1072         |    6   |
|      icmp_ln11_reg_983      |    1   |
|      icmp_ln18_reg_1036     |    1   |
|     icmp_ln24_1_reg_1111    |    1   |
|     icmp_ln24_2_reg_1140    |    1   |
|      icmp_ln24_reg_1082     |    1   |
|   indvar_flatten21_reg_205  |   15   |
|    indvar_flatten_reg_227   |   11   |
|         r_0_reg_216         |    5   |
|           reg_378           |   32   |
|           reg_383           |   32   |
|     select_ln11_reg_1077    |   11   |
|    select_ln35_1_reg_988    |    5   |
|    select_ln35_4_reg_994    |    6   |
|    select_ln35_5_reg_999    |    5   |
|     sub_ln26_2_reg_1052     |   13   |
|     sub_ln26_3_reg_1057     |   13   |
|     sub_ln26_4_reg_1062     |   13   |
|      sub_ln26_reg_1045      |    5   |
|       w_sum_0_reg_272       |   32   |
|      w_sum_2_0_reg_296      |   32   |
|      w_sum_2_1_reg_319      |   32   |
|      w_sum_2_2_reg_342      |   32   |
|      w_sum_3_1_reg_1135     |   32   |
|      w_sum_3_2_reg_1164     |   32   |
|       w_sum_3_reg_1106      |   32   |
|         wr_0_reg_261        |    2   |
|         wr_reg_1040         |    2   |
|      zext_ln26_reg_1019     |   64   |
|     zext_ln35_1_reg_1004    |   12   |
|     zext_ln35_3_reg_1009    |   12   |
|     zext_ln35_4_reg_1014    |   12   |
|     zext_ln35_5_reg_1024    |   10   |
+-----------------------------+--------+
|            Total            |   764  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_126   |  p0  |   2  |   5  |   10   ||    9    |
|    grp_access_fu_146   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_152   |  p0  |   6  |  12  |   72   ||    33   |
|    grp_access_fu_172   |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_193   |  p0  |   2  |   9  |   18   ||    9    |
| indvar_flatten_reg_227 |  p0  |   2  |  11  |   22   ||    9    |
|     w_sum_0_reg_272    |  p0  |   2  |  32  |   64   ||    9    |
|     ch_0_0_reg_284     |  p0  |   2  |   2  |    4   ||    9    |
|     ch_0_1_reg_307     |  p0  |   2  |   2  |    4   ||    9    |
|     ch_0_2_reg_330     |  p0  |   2  |   2  |    4   ||    9    |
|       grp_fu_354       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_354       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_fu_363       |  p0  |   6  |  32  |   192  ||    33   |
|       grp_fu_363       |  p1  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   746  ||  25.315 ||   198   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1606  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   198  |
|  Register |    -   |    -   |    -   |   764  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   25   |  1135  |  1804  |
+-----------+--------+--------+--------+--------+--------+
