;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 310, -120
	SPL <-560, #-2
	SUB -7, <-420
	SPL <-117, #109
	CMP 12, @0
	CMP 12, @0
	MOV 0, 42
	MOV 0, 42
	ADD 200, 66
	ADD 200, 66
	SUB @-117, @109
	ADD 310, -120
	MOV @0, 2
	DAT #200, #66
	CMP 12, @0
	CMP 12, @0
	CMP 12, @0
	SUB 0, 42
	ADD 200, 66
	ADD 310, -120
	JMP 0, -90
	SPL 0, <42
	JMZ 0, @-20
	DJN 504, @-20
	JMN 32, 0
	DAT #12, <0
	SUB <50, @2
	SUB 12, @10
	SLT -716, -900
	SLT -716, -900
	ADD 12, @10
	JMN 12, #10
	JMN <-560, #-2
	JMN @12, #200
	CMP 0, @42
	JMN @12, #200
	SPL <120, 6
	SUB 0, <-20
	ADD -106, @-103
	SPL -106, #-103
	JMN 42, <200
	JMN 12, #10
	JMN 12, #10
	DJN -1, @-20
	MOV -7, <-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
