// Seed: 1671346927
module module_0 (
    output tri0 id_0
);
  assign id_0 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output tri0 id_4,
    output tri id_5,
    output tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    output wor id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply0 id_16
);
  initial begin
    id_0 <= 1;
  end
  module_0(
      id_6
  );
endmodule
