

Implementation tool: Xilinx Vivado v.2023.2
Project:             ADPCM
Solution:            solution0
Device target:       xcu50-fsvh2104-2-e
Report date:         Wed Aug 06 20:23:35 -03 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           4339
FF:            2633
DSP:             50
BRAM:             6
URAM:             0
LATCH:            0
SRL:              0
CLB:            790

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      5.231
CP achieved post-implementation: 6.568
Timing met
