<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Boya Yerriswamy - VLSI Physical Design Engineer</title>
    <!-- Tailwind CSS CDN -->
    <script src="https://cdn.tailwindcss.com"></script>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <style>
        body {
            font-family: 'Inter', sans-serif;
            @apply bg-gray-50 text-gray-800;
        }
        /* Custom scroll behavior for navigation */
        html {
            scroll-behavior: smooth;
        }
        .section-header {
            @apply text-4xl font-bold text-center mb-12 text-blue-700;
        }
        .card {
            @apply bg-white p-8 rounded-xl shadow-lg hover:shadow-xl transition-shadow duration-300;
        }
        .project-card {
            @apply bg-white p-6 rounded-xl shadow-lg border border-gray-100 flex flex-col md:flex-row items-start space-y-6 md:space-y-0 md:space-x-8;
        }
        .project-image-placeholder {
            @apply bg-gray-200 rounded-lg flex-shrink-0 w-full md:w-64 h-48 md:h-auto flex items-center justify-center text-gray-500 text-sm;
        }
    </style>
</head>
<body>

    <!-- Header & Navigation -->
    <header class="bg-blue-800 text-white p-4 shadow-lg fixed w-full z-50">
        <nav class="container mx-auto flex flex-col md:flex-row justify-between items-center space-y-4 md:space-y-0">
            <a href="#" class="text-2xl font-bold rounded-lg p-2 hover:bg-blue-700 transition duration-300">Boya Yerriswamy</a>
            <ul class="flex flex-wrap justify-center space-x-6">
                <li><a href="#about" class="hover:text-blue-200 transition duration-300">About</a></li>
                <li><a href="#skills" class="hover:text-blue-200 transition duration-300">Skills</a></li>
                <li><a href="#projects" class="hover:text-blue-200 transition duration-300">Projects</a></li>
                <li><a href="#experience" class="hover:text-blue-200 transition duration-300">Experience & Education</a></li>
                <li><a href="#awards" class="hover:text-blue-200 transition duration-300">Awards</a></li>
                <li><a href="#contact" class="hover:text-blue-200 transition duration-300">Contact</a></li>
            </ul>
        </nav>
    </header>

    <main class="pt-24 pb-12"> <!-- Added padding-top to account for fixed header -->

        <!-- Hero/About Section -->
        <section id="about" class="container mx-auto px-6 py-16 text-center md:flex md:items-center md:text-left md:space-x-12">
            <div class="md:w-1/3 flex justify-center mb-8 md:mb-0">
                <!-- User's professional profile picture -->
                <img src="http://googleusercontent.com/file_content/1" alt="Boya Yerriswamy" class="rounded-full shadow-2xl border-4 border-white">
            </div>
            <div class="md:w-2/3">
                <h1 class="text-5xl font-extrabold text-blue-900 leading-tight mb-4">Boya Yerriswamy</h1>
                <h2 class="text-3xl font-semibold text-blue-700 mb-6">VLSI Physical Design Engineer</h2>
                <p class="text-lg leading-relaxed text-gray-700 mb-6">
                    A highly motivated B.Tech graduate in Electronics and Communication Engineering with a strong foundation in VLSI Physical Design. I am proficient in the complete ASIC design flow, including synthesis, floorplanning, placement, CTS, routing, and STA. With hands-on experience using industry-standard EDA tools like ICC and OpenLane, I am committed to delivering high-quality semiconductor designs and continuously growing as a skilled Physical Design Engineer.
                </p>
                <div class="flex flex-wrap justify-center md:justify-start space-x-4">
                    <a href="mailto:byerriswamy75@gmail.com" class="bg-blue-600 hover:bg-blue-700 text-white px-6 py-3 rounded-lg shadow-md transition duration-300 flex items-center">
                        <svg class="w-5 h-5 mr-2" fill="currentColor" viewBox="0 0 20 20"><path d="M2.003 5.884L10 9.882l7.997-3.998A2 2 0 0016 4H4a2 2 0 00-1.997 1.884z"></path><path d="M18 8.118l-8 4-8-4V14a2 2 0 002 2h12a2 2 0 002-2V8.118z"></path></svg>
                        Email Me
                    </a>
                    <a href="https://www.linkedin.com/in/yerriswamy09/" target="_blank" class="bg-blue-500 hover:bg-blue-600 text-white px-6 py-3 rounded-lg shadow-md transition duration-300 flex items-center mt-4 md:mt-0">
                        <svg class="w-5 h-5 mr-2" fill="currentColor" viewBox="0 0 20 20"><path fill-rule="evenodd" d="M16.3 0H3.7C1.66 0 0 1.66 0 3.7v12.6C0 18.34 1.66 20 3.7 20h12.6c2.04 0 3.7-1.66 3.7-3.7V3.7C20 1.66 18.34 0 16.3 0zM6 17H3V7h3v10zm-1.5-11.5c-1.12 0-2 .9-2 2s.88 2 2 2 2-.9 2-2-.88-2-2-2zM17 17h-3v-5.2c0-1.2-.5-1.5-1.2-1.5-.7 0-1.3.5-1.3 1.5V17h-3V7h3v1.5c.7-.7 1.3-1.5 2.5-1.5 1.8 0 3 .9 3 3.6V17z" clip-rule="evenodd"></path></svg>
                        LinkedIn
                    </a>
                </div>
            </div>
        </section>

        <hr class="border-gray-200 my-12 container mx-auto" />

        <!-- Skills Section -->
        <section id="skills" class="container mx-auto px-6 py-16">
            <h2 class="section-header">Skills üõ†Ô∏è</h2>
            <div class="grid grid-cols-1 md:grid-cols-2 lg:grid-cols-3 gap-8">
                <div class="card">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Technical Proficiency</h3>
                    <ul class="list-disc list-inside text-gray-700 space-y-2">
                        <li>Strong understanding in the RTL to GDSII flow or design implementation.</li>
                        <li>Good in concepts related to synthesis, place and route, CTS.</li>
                        <li>Good knowledge and experience in Block-level Floor-planning and Physical verification.</li>
                        <li>Well versed with timing constraints and STA.</li>
                    </ul>
                </div>
                <div class="card">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Tools & Platforms</h3>
                    <ul class="list-disc list-inside text-gray-700 space-y-2">
                        <li><strong>PNR:</strong> Synopsys ICC, OpenLane, Openroad</li>
                        <li><strong>Synthesis:</strong> Design Compiler, Yosys</li>
                        <li><strong>Simulation:</strong> Xilinx, EDA Playground, MATLAB, P-spice, LabVIEW</li>
                        <li><strong>Version Control:</strong> GitHub</li>
                        <li><strong>OS:</strong> Linux, Windows</li>
                    </ul>
                </div>
                <div class="card">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Programming & Soft Skills</h3>
                    <ul class="list-disc list-inside text-gray-700 space-y-2">
                        <li><strong>Scripting:</strong> Tcl, Python</li>
                        <li><strong>Hardware Description:</strong> Verilog HDL</li>
                        <li><strong>Interpersonal:</strong> Leadership, Positive Attitude, Teamwork, Self-Management, Good Time Management</li>
                    </ul>
                </div>
            </div>
        </section>

        <hr class="border-gray-200 my-12 container mx-auto" />

        <!-- Projects Section -->
        <section id="projects" class="container mx-auto px-6 py-16">
            <h2 class="section-header">Projects üí°</h2>

            <!-- Project 1: ORCA_TOP -->
            <div class="project-card mb-12">
                <div class="md:w-2/3">
                    <h3 class="text-3xl font-semibold text-blue-700 mb-4">ORCA_TOP Physical Design</h3>
                    <p class="text-gray-700 mb-4">
                        Physical design and implementation of the ORCA_TOP digital block, demonstrating a comprehensive understanding of advanced VLSI design principles and iterative optimization techniques.
                    </p>
                    <div class="grid grid-cols-2 gap-4 mb-6 text-gray-600">
                        <p><strong>Tool Used:</strong> IC Compiler</p>
                        <p><strong>Technology:</strong> 32nm</p>
                        <p><strong>No. of Macros:</strong> 40</p>
                        <p><strong>Layer:</strong> 9</p>
                        <p><strong>Std. Cell Count:</strong> 56013</p>
                        <p><strong>No. of Clocks:</strong> 7</p>
                        <p><strong>Frequency:</strong> 416MHz</p>
                    </div>
                    <h4 class="text-xl font-medium text-blue-600 mb-2">Key Responsibilities:</h4>
                    <ul class="list-disc list-inside text-gray-700 space-y-2">
                        <li>Executed <strong>Iterative Floorplan</strong> to optimize block layout, ensuring efficient utilization and minimal congestion.</li>
                        <li>Strategic <strong>IO ports placement</strong> to facilitate seamless integration and meet connectivity requirements.</li>
                        <li>Developed a robust <strong>Powerplanning</strong> strategy to ensure stable power delivery across the design.</li>
                        <li>Conducted thorough <strong>Placement and CTS reviews</strong>, identifying and resolving timing violations and ensuring clock network integrity.</li>
                        <li>Performed detailed <strong>Routing and DRC checks</strong> to achieve full design manufacturability and meet physical verification standards.</li>
                    </ul>
                </div>
                <div class="md:w-1/3 flex items-center justify-center">
                    <div class="project-image-placeholder">
                        <!-- Placeholder for ORCA_TOP project image -->
                        <img src="https://placehold.co/400x200/e2e8f0/718096?text=ORCA_TOP+Layout" alt="ORCA_TOP Project Image" class="w-full h-full object-cover rounded-lg">
                    </div>
                </div>
            </div>

            <!-- Project 2: RISC-V Core Physical Design (picorv32) -->
            <div class="project-card mb-12">
                <div class="md:w-2/3 order-2 md:order-1">
                    <h3 class="text-3xl font-semibold text-blue-700 mb-4">RISC-V Core Physical Design (picorv32)</h3>
                    <p class="text-gray-700 mb-4">
                        Full-chip physical design of the picorv32 RISC-V Core, implementing the complete RTL to GDSII flow using the OpenLane automated design tool.
                    </p>
                    <div class="grid grid-cols-2 gap-4 mb-6 text-gray-600">
                        <p><strong>Tool Used:</strong> OpenLane</p>
                        <p><strong>Technology:</strong> 130nm (Sky130)</p>
                        <p><strong>Frequency:</strong> 208 MHz</p>
                        <p><strong>Standard Cells:</strong> ~17,000</p>
                        <p><strong>No. of Clocks:</strong> 1</p>
                    </div>
                    <h4 class="text-xl font-medium text-blue-600 mb-2">Key Contributions:</h4>
                    <ul class="list-disc list-inside text-gray-700 space-y-2">
                        <li>Managed the complete <strong>RTL to GDSII flow</strong>, from logical synthesis to final physical layout.</li>
                        <li>Implemented optimal <strong>Floorplan and Power Plan</strong> suitable for 130nm technology, considering power integrity and area.</li>
                        <li>Executed efficient <strong>Placement and Clock Tree Synthesis (CTS)</strong> to meet timing requirements.</li>
                        <li>Successfully completed <strong>Routing, DRC/LVS checks</strong>, and performed <strong>Static Timing Analysis (STA)</strong> to ensure design functionality and adherence to specifications.</li>
                    </ul>
                </div>
                <div class="md:w-1/3 order-1 md:order-2 flex items-center justify-center">
                    <div class="project-image-placeholder">
                        <!-- Placeholder for RISC-V project image -->
                        <img src="https://placehold.co/400x200/e2e8f0/718096?text=RISC-V+Layout" alt="RISC-V Project Image" class="w-full h-full object-cover rounded-lg">
                    </div>
                </div>
            </div>

            <!-- Academic Project: AES Encryption & Decryption -->
            <div class="project-card">
                <div class="md:w-2/3">
                    <h3 class="text-3xl font-semibold text-blue-700 mb-4">AES Encryption & Decryption (Verilog HDL)</h3>
                    <p class="text-gray-700 mb-4">
                        Developed a robust AES algorithm implementation for secure data transmission, focusing on performance optimization and rigorous verification.
                    </p>
                    <div class="grid grid-cols-2 gap-4 mb-6 text-gray-600">
                        <p><strong>Language:</strong> Verilog HDL</p>
                        <p><strong>Duration:</strong> Jan 2025 - May 2025</p>
                    </div>
                    <h4 class="text-xl font-medium text-blue-600 mb-2">Key Achievements:</h4>
                    <ul class="list-disc list-inside text-gray-700 space-y-2">
                        <li>Implemented the <strong>AES algorithm</strong> for secure data transmission, ensuring data confidentiality.</li>
                        <li>Designed a <strong>pipelined architecture</strong> to significantly improve the speed and efficiency of encryption/decryption operations.</li>
                        <li>Verified functionality rigorously using <strong>testbenches and waveform analysis</strong> to ensure correctness across various scenarios.</li>
                        <li>Optimized RTL for superior <strong>area, timing, and synthesis results</strong>, demonstrating a strong grasp of design trade-offs.</li>
                        <li>Prepared the digital design for subsequent <strong>backend physical implementation</strong>, ensuring a smooth transition.</li>
                    </ul>
                </div>
                <div class="md:w-1/3 flex items-center justify-center">
                    <div class="project-image-placeholder">
                        <!-- Placeholder for AES project image -->
                        <img src="https://placehold.co/400x200/e2e8f0/718096?text=AES+Waveform" alt="AES Project Image" class="w-full h-full object-cover rounded-lg">
                    </div>
                </div>
            </div>
        </section>

        <hr class="border-gray-200 my-12 container mx-auto" />

        <!-- Experience & Education Section -->
        <section id="experience" class="container mx-auto px-6 py-16">
            <h2 class="section-header">Experience & Education üéì</h2>
            <div class="grid grid-cols-1 md:grid-cols-2 gap-8">
                <!-- Professional Training & Internships -->
                <div class="card">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Professional Training & Internships</h3>

                    <div class="mb-6">
                        <h4 class="text-xl font-medium text-gray-900">Integrated VLSI Internship</h4>
                        <p class="text-gray-600">SURE TRUST (Remote) | Oct 2024 - Aug 2025</p>
                        <ul class="list-disc list-inside text-gray-700 space-y-1 mt-2">
                            <li>Gained practical exposure to the complete RTL to GDSII flow.</li>
                            <li>Learned DFT concepts including Scan chains and fault models.</li>
                            <li>Engaged in Physical Design aspects: Floorplan, Placement, CTS, Routing, Timing Closure and DRC, LB.</li>
                            <li>Performed STA: Setup/hold checks, slack analysis.</li>
                        </ul>
                    </div>

                    <div>
                        <h4 class="text-xl font-medium text-gray-900">Professional Training on Physical Design</h4>
                        <p class="text-gray-600">Takshila Institute of VLSI Technologies | Feb 2025 - Aug 2025</p>
                        <ul class="list-disc list-inside text-gray-700 space-y-1 mt-2">
                            <li>Good understanding of block level Physical design and verification concepts like Floor planning, PLACEMENT, ROUTING, CTS, STA, DRC/LVS.</li>
                            <li>Practical exposure to Physical Design tools (IC Compiler).</li>
                        </ul>
                    </div>
                </div>

                <!-- Education -->
                <div class="card">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Education</h3>

                    <div class="mb-6">
                        <h4 class="text-xl font-medium text-gray-900">Bachelor of Technology (B.Tech)</h4>
                        <p class="text-gray-600">Electronics and Communication Engineering</p>
                        <p class="text-gray-600">Sree Vidyanikethan Engineering College, Tirupati, Andhra Pradesh | 2025</p>
                        <p class="text-gray-700">C.G.P.A: 8.93</p>
                    </div>

                    <div class="mb-6">
                        <h4 class="text-xl font-medium text-gray-900">Polytechnic ECE</h4>
                        <p class="text-gray-600">State Board of Technical Education and Training Andhra Pradesh</p>
                        <p class="text-gray-600">Government Polytechnic Kalvanadurg, Andhra Pradesh | 2022</p>
                        <p class="text-gray-700">Percentage: 82.5%</p>
                    </div>

                    <div>
                        <h4 class="text-xl font-medium text-gray-900">SSC</h4>
                        <p class="text-gray-600">State Board of Secondary Education Andhra Pradesh</p>
                        <p class="text-gray-600">Karanam Chikappa Government High School, Kalvandurg, Andhra Pradesh | 2019</p>
                        <p class="text-gray-700">C.G.P.A: 8.7</p>
                    </div>
                </div>
            </div>
        </section>

        <hr class="border-gray-200 my-12 container mx-auto" />

        <!-- Awards and Achievements Section -->
        <section id="awards" class="container mx-auto px-6 py-16">
            <h2 class="section-header">Awards & Achievements üèÜ</h2>
            <div class="grid grid-cols-1 md:grid-cols-2 lg:grid-cols-3 gap-8">
                <div class="card text-center">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Sports Excellence</h3>
                    <p class="text-gray-700">National Player in Softball and Baseball, two-time national medalist. This demonstrates dedication, teamwork, and resilience.</p>
                </div>
                <div class="card text-center">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Academic Recognition</h3>
                    <p class="text-gray-700">NMMS Scholar for academic excellence, reflecting strong intellectual capabilities and consistent performance.</p>
                </div>
                <div class="card text-center">
                    <h3 class="text-2xl font-semibold text-blue-700 mb-4">Competitive Ranking</h3>
                    <p class="text-gray-700">Achieved ECET Rank: 428, showcasing strong problem-solving skills and a competitive spirit.</p>
                </div>
            </div>
        </section>

        <hr class="border-gray-200 my-12 container mx-auto" />

        <!-- Contact Section -->
        <section id="contact" class="container mx-auto px-6 py-16 text-center">
            <h2 class="section-header">Get In Touch ‚úâÔ∏è</h2>
            <p class="text-lg text-gray-700 mb-8">
                I'm always open to new opportunities and collaborations. Feel free to reach out!
            </p>
            <div class="flex flex-col items-center space-y-4">
                <a href="mailto:byerriswamy75@gmail.com" class="bg-blue-600 hover:bg-blue-700 text-white px-8 py-4 rounded-xl shadow-lg transition duration-300 text-xl flex items-center">
                    <svg class="w-6 h-6 mr-3" fill="currentColor" viewBox="0 0 20 20"><path d="M2.003 5.884L10 9.882l7.997-3.998A2 2 0 0016 4H4a2 2 0 00-1.997 1.884z"></path><path d="M18 8.118l-8 4-8-4V14a2 2 0 002 2h12a2 2 0 002-2V8.118z"></path></svg>
                    byerriswamy75@gmail.com
                </a>
                <a href="https://www.linkedin.com/in/yerriswamy09/" target="_blank" class="bg-blue-500 hover:bg-blue-600 text-white px-8 py-4 rounded-xl shadow-lg transition duration-300 text-xl flex items-center">
                    <svg class="w-6 h-6 mr-3" fill="currentColor" viewBox="0 0 20 20"><path fill-rule="evenodd" d="M16.3 0H3.7C1.66 0 0 1.66 0 3.7v12.6C0 18.34 1.66 20 3.7 20h12.6c2.04 0 3.7-1.66 3.7-3.7V3.7C20 1.66 18.34 0 16.3 0zM6 17H3V7h3v10zm-1.5-11.5c-1.12 0-2 .9-2 2s.88 2 2 2 2-.9 2-2-.88-2-2-2zM17 17h-3v-5.2c0-1.2-.5-1.5-1.2-1.5-.7 0-1.3.5-1.3 1.5V17h-3V7h3v1.5c.7-.7 1.3-1.5 2.5-1.5 1.8 0 3 .9 3 3.6V17z" clip-rule="evenodd"></path></svg>
                    Connect on LinkedIn
                </a>
                <p class="text-gray-600 mt-4">Contact No: +91-6281335038</p>
            </div>
        </section>

    </main>

    <!-- Footer -->
    <footer class="bg-blue-800 text-white p-6 text-center">
        <p>&copy; 2025 Boya Yerriswamy. All rights reserved.</p>
    </footer>

</body>
</html>
