<img src="../Logo.png" alt="Logo" width="400">

# olo_base_flowctrl_handler

[Back to **Entity List**](../EntityList.md)

## Status Information

![Endpoint Badge](https://img.shields.io/endpoint?url=https://storage.googleapis.com/open-logic-badges/coverage/olo_base_flowctrl_handler.json?cacheSeconds=0) ![Endpoint Badge](https://img.shields.io/endpoint?url=https://storage.googleapis.com/open-logic-badges/branches/olo_base_flowctrl_handler.json?cacheSeconds=0) ![Endpoint Badge](https://img.shields.io/endpoint?url=https://storage.googleapis.com/open-logic-badges/issues/olo_base_flowctrl_handler.json?cacheSeconds=0)

VHDL Source: [olo_base_flowctrl_handler](../../src/base/vhdl/olo_base_flowctrl_handler.vhd)

## Description

This component implements full flow-control (including Ready/back-pressure) around processing entities that do not support Ready/back-pressure natively.

The usage is depicted below:

![Usage 1](./misc/olo_base_flowctrl_handler_usage1.svg)

The *olo_base_flowctrl_handler* includes a small FIFO buffer and ensures to de-assert *In_Ready* in a way that remaining output samples from processing can be absorbed without data-loss when *Out_Ready* is de-asserted. The FIFO buffer is chosen large enough to provide full throughput (i.e. not add any needless stall-cycles).

For processing entities that do not even provide the handling of the *Valid* flag, the *Valid* flag handling can easily be implemented by adding an [olo_base_delay](*./olo_base_delay.md) component with the same delay as the processing itself:

![Usage 1](./misc/olo_base_flowctrl_handler_usage2.svg)



## Generics

| Name              | Type     | Default | Description                                                  |
| :---------------- | :------- | ------- | :----------------------------------------------------------- |
| Width_g           | positive | -       | Data width                                                   |
| SamplesToAbsorb_g | positive | -       | Maximum number of samples that the processing may produce after *ToProc_Valid* was de-asserted.<br />For processing without rate changes (simple processing pipelines) this is the number of pipeline stages in processing. <br />For processing with rate changes the value depends on the exact implementation and behavior of the processing.<br />**Note:** A too high value is never a problem (except for resource usage). When in doubt, round the number up to a value that is for sure large enough. |
| RamStyle_g        | boolean  | true    | Through this generic, the exact resource to use for implementation can be controlled. <br />For details refer to the description in [olo_base_ram_sdp](./olo_base_ram_sdp.md). |
| RamBehavior_g     | string   | "RBW"   | "RBW" = read-before-write, "WBR" = write-before-read<br/>For details refer to the description in [olo_base_ram_sdp](./olo_base_ram_sdp.md). |

## Interfaces

### Control

| Name | In/Out | Length | Default | Description                                     |
| :--- | :----- | :----- | ------- | :---------------------------------------------- |
| Clk  | in     | 1      | -       | Clock                                           |
| Rst  | in     | 1      | -       | Reset input (high-active, synchronous to *Clk*) |

### Input Data

| Name     | In/Out | Length    | Default | Description                                  |
| :------- | :----- | :-------- | ------- | :------------------------------------------- |
| In_Data  | in     | *Width_g* | -       | Input data                                   |
| In_Valid | in     | 1         | '1'     | AXI4-Stream handshaking signal for *In_Data* |
| In_Ready | out    | 1         | N/A     | AXI4-Stream handshaking signal for *In_Data* |

### Output Data

| Name      | In/Out | Length    | Default | Description                                   |
| :-------- | :----- | :-------- | ------- | :-------------------------------------------- |
| Out_Data  | out    | *Width_g* | N/A     | Output data                                   |
| Out_Valid | out    | 1         | N/A     | AXI4-Stream handshaking signal for *Out_Data* |
| Out_Ready | in     | 1         | '1'     | AXI4-Stream handshaking signal for *Out_Data* |

### Processing Input

| Name         | In/Out | Length    | Default | Description                                      |
| :----------- | :----- | :-------- | ------- | :----------------------------------------------- |
| ToProc_Data  | out    | *Width_g* | N/A     | Input data to processing                         |
| ToProc_Valid | out    | 1         | N/A     | AXI4-Stream handshaking signal for *ToProc_Data* |

### Processing Output

| Name           | In/Out | Length    | Default | Description                                        |
| :------------- | :----- | :-------- | ------- | :------------------------------------------------- |
| FromProc_Data  | in     | *Width_g* | -       | Output data from processing                        |
| FromProc_Valid | in     | 1         | -       | AXI4-Stream handshaking signal for *FromProc_Data* |

## Architecture

The architecture of the entity is depicted below:

![Usage 1](./misc/olo_base_flowctrl_handler_arch.svg)

The depth of the FIFO is configured as (*SamplesToAbsorb_g*+2)*2. 

The theoretical formula is (*SamplesToAbsorb_g*+LatencyFIFO+1)*2 where the *FIFO Latency* of the *olo_base_sync_fifo* is 1. 
