{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605828565761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605828565762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 20:29:25 2020 " "Processing started: Thu Nov 19 20:29:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605828565762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828565762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828565762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605828566084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605828566084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5b " "Found entity 1: mux2_5b" {  } { { "mux2_5b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578064 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ula_ctrl.v(58) " "Verilog HDL Expression warning at ula_ctrl.v(58): truncated literal to match 5 bits" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1605828578064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_ctrl " "Found entity 1: ULA_ctrl" {  } { { "ula_ctrl.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moduloSaida.v(19) " "Verilog HDL information at moduloSaida.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605828578065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloSaida.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloSaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloSaida " "Found entity 1: moduloSaida" {  } { { "moduloSaida.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_32b " "Found entity 1: mux4_32b" {  } { { "mux4_32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux4_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL2 " "Found entity 1: shiftL2" {  } { { "shiftl2.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/shiftl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoreg.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/bancoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodDisplay " "Found entity 1: decodDisplay" {  } { { "decodDisplay.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/decodDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32b.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador32b " "Found entity 1: registrador32b" {  } { { "registrador32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32b " "Found entity 1: mux2_32b" {  } { { "mux2_32b.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_undd.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_undd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_undd " "Found entity 1: ctrl_undd" {  } { { "ctrl_undd.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578074 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.v " "Can't analyze file -- file teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605828578074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem MEM processador.v(20) " "Verilog HDL Declaration information at processador.v(20): object \"mem\" differs only in case from object \"MEM\" in the same scope" {  } { { "processador.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605828578075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorPC.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorPC " "Found entity 1: registradorPC" {  } { { "registradorPC.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registradorPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigEnter.v 1 1 " "Found 1 design units, including 1 entities, in source file sigEnter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigEnter " "Found entity 1: sigEnter" {  } { { "sigEnter.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/sigEnter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605828578078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605828578151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:divFreq " "Elaborating entity \"divisor\" for hierarchy \"divisor:divFreq\"" {  } { { "processador.v" "divFreq" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorPC registradorPC:PC " "Elaborating entity \"registradorPC\" for hierarchy \"registradorPC:PC\"" {  } { { "processador.v" "PC" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:Pilha " "Elaborating entity \"stack\" for hierarchy \"stack:Pilha\"" {  } { { "processador.v" "Pilha" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stack.v(24) " "Verilog HDL assignment warning at stack.v(24): truncated value with size 4 to match size of target (1)" {  } { { "stack.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605828578185 "|processador|stack:Pilha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32b mux2_32b:MuxMem " "Elaborating entity \"mux2_32b\" for hierarchy \"mux2_32b:MuxMem\"" {  } { { "processador.v" "MuxMem" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:MEM " "Elaborating entity \"memoria\" for hierarchy \"memoria:MEM\"" {  } { { "processador.v" "MEM" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador32b registrador32b:Rmem " "Elaborating entity \"registrador32b\" for hierarchy \"registrador32b:Rmem\"" {  } { { "processador.v" "Rmem" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5b mux2_5b:MuxReg1 " "Elaborating entity \"mux2_5b\" for hierarchy \"mux2_5b:MuxReg1\"" {  } { { "processador.v" "MuxReg1" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:banco " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:banco\"" {  } { { "processador.v" "banco" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSaida moduloSaida:ModOUT " "Elaborating entity \"moduloSaida\" for hierarchy \"moduloSaida:ModOUT\"" {  } { { "processador.v" "ModOUT" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodDisplay moduloSaida:ModOUT\|decodDisplay:dispay1 " "Elaborating entity \"decodDisplay\" for hierarchy \"moduloSaida:ModOUT\|decodDisplay:dispay1\"" {  } { { "moduloSaida.v" "dispay1" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor extensor:EXT " "Elaborating entity \"extensor\" for hierarchy \"extensor:EXT\"" {  } { { "processador.v" "EXT" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32b mux4_32b:MuxUlaB " "Elaborating entity \"mux4_32b\" for hierarchy \"mux4_32b:MuxUlaB\"" {  } { { "processador.v" "MuxUlaB" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "processador.v" "ALU" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigEnter sigEnter:Pulso " "Elaborating entity \"sigEnter\" for hierarchy \"sigEnter:Pulso\"" {  } { { "processador.v" "Pulso" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578229 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sig sigEnter.v(9) " "Can't resolve multiple constant drivers for net \"sig\" at sigEnter.v(9)" {  } { { "sigEnter.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/sigEnter.v" 9 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578230 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "sigEnter.v(5) " "Constant driver at sigEnter.v(5)" {  } { { "sigEnter.v" "" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/sigEnter.v" 5 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578230 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sigEnter:Pulso " "Can't elaborate user hierarchy \"sigEnter:Pulso\"" {  } { { "processador.v" "Pulso" { Text "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v" 177 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605828578231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605828578297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 19 20:29:38 2020 " "Processing ended: Thu Nov 19 20:29:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605828578297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605828578297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605828578297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578297 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605828578465 ""}
