







.version 5.0
.target sm_50
.address_size 64


































































.extern .shared .align 1 .b8 partialSumExtern[];

































































































































































































.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB0_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 4;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB0_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB0_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB0_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB0_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 4;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB0_12;
bra.uni BB0_6;

BB0_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd21, %rd7, %rd4;
ld.global.f32 %f30, [%rd21];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB0_13;

BB0_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB0_11;
bra.uni BB0_7;

BB0_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB0_13;

BB0_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB0_10;
bra.uni BB0_8;

BB0_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB0_13;

BB0_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB0_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB0_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB0_19;
bra.uni BB0_14;

BB0_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB0_16;

BB0_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 4;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.f32 %f34, [%rd22];

	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.f32 %f35, [%rd23];

	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.f32 %f36, [%rd24];

	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.f32 %f37, [%rd25];

	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f86, %f87;
@%p12 bra BB0_15;

BB0_16:
mov.f32 %f85, %f86;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f84, %f85;
@%p13 bra BB0_18;

BB0_17:
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.f32 %f45, [%rd33];

	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f84, %f85;
@%p14 bra BB0_17;

BB0_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB0_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB0_5;

BB0_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB0_24;
bra.uni BB0_21;

BB0_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd14], %f88;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 4;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB0_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd14], %f88;

BB0_23:
st.global.f32 [%rd8], %f88;

BB0_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB0_2;

BB0_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB1_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 4;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB1_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB1_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB1_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB1_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 4;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB1_12;
bra.uni BB1_6;

BB1_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd24, %rd7, %rd4;
ld.global.f32 %f30, [%rd24];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB1_13;

BB1_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB1_11;
bra.uni BB1_7;

BB1_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB1_13;

BB1_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB1_10;
bra.uni BB1_8;

BB1_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 4;
add.s64 %rd23, %rd1, %rd22;
ld.global.f32 %f16, [%rd23];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB1_13;

BB1_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB1_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB1_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB1_19;
bra.uni BB1_14;

BB1_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB1_16;

BB1_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 4;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.f32 %f34, [%rd25];

	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 4;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.f32 %f35, [%rd26];

	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 4;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.f32 %f36, [%rd27];

	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 4;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.f32 %f37, [%rd28];

	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f86, %f87;
@%p13 bra BB1_15;

BB1_16:
mov.f32 %f85, %f86;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f84, %f85;
@%p14 bra BB1_18;

BB1_17:
mul.wide.s32 %rd37, %r72, 4;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.f32 %f45, [%rd36];

	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f84, %f85;
@%p15 bra BB1_17;

BB1_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB1_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB1_5;

BB1_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB1_24;
bra.uni BB1_21;

BB1_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd17], %f88;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 4;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB1_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd17], %f88;

BB1_23:
st.global.f32 [%rd8], %f88;

BB1_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB1_2;

BB1_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB2_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 4;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB2_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB2_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB2_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB2_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 4;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB2_12;
bra.uni BB2_6;

BB2_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd21, %rd7, %rd4;
ld.global.f32 %f30, [%rd21];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB2_13;

BB2_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB2_11;
bra.uni BB2_7;

BB2_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB2_13;

BB2_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB2_10;
bra.uni BB2_8;

BB2_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB2_13;

BB2_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB2_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB2_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB2_19;
bra.uni BB2_14;

BB2_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB2_16;

BB2_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 4;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.f32 %f34, [%rd22];

	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 4;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.f32 %f35, [%rd23];

	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.f32 %f36, [%rd24];

	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.f32 %f37, [%rd25];

	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f86, %f87;
@%p12 bra BB2_15;

BB2_16:
mov.f32 %f85, %f86;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f84, %f85;
@%p13 bra BB2_18;

BB2_17:
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.f32 %f45, [%rd33];

	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f84, %f85;
@%p14 bra BB2_17;

BB2_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB2_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB2_5;

BB2_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB2_24;
bra.uni BB2_21;

BB2_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd14], %f88;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 4;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB2_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd14], %f88;

BB2_23:
st.global.f32 [%rd8], %f88;

BB2_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB2_2;

BB2_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .f32 %f<89>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB3_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 4;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB3_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB3_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB3_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB3_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 4;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB3_12;
bra.uni BB3_6;

BB3_12:
ld.global.f32 %f24, [%rd5];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd3], %f25;
ld.global.f32 %f26, [%rd6];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd3+512], %f27;
ld.global.f32 %f28, [%rd7];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd3+1024], %f29;
add.s64 %rd24, %rd7, %rd4;
ld.global.f32 %f30, [%rd24];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB3_13;

BB3_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB3_11;
bra.uni BB3_7;

BB3_11:
ld.global.f32 %f18, [%rd5];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd3], %f19;
ld.global.f32 %f20, [%rd6];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd3+512], %f21;
ld.global.f32 %f22, [%rd7];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB3_13;

BB3_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB3_10;
bra.uni BB3_8;

BB3_10:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 4;
add.s64 %rd23, %rd1, %rd22;
ld.global.f32 %f16, [%rd23];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB3_13;

BB3_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB3_13;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB3_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB3_19;
bra.uni BB3_14;

BB3_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB3_16;

BB3_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 4;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.f32 %f34, [%rd25];

	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 4;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.f32 %f35, [%rd26];

	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 4;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.f32 %f36, [%rd27];

	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 4;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.f32 %f37, [%rd28];

	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f86, %f87;
@%p13 bra BB3_15;

BB3_16:
mov.f32 %f85, %f86;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f84, %f85;
@%p14 bra BB3_18;

BB3_17:
mul.wide.s32 %rd37, %r72, 4;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.f32 %f45, [%rd36];

	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f84, %f85;
@%p15 bra BB3_17;

BB3_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB3_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB3_5;

BB3_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB3_24;
bra.uni BB3_21;

BB3_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd17], %f88;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 4;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB3_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd17], %f88;

BB3_23:
st.global.f32 [%rd8], %f88;

BB3_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB3_2;

BB3_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<102>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB4_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r57, %r47;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 9;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd32, %r60, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
mad.lo.s32 %r12, %r58, 128, %r62;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r92, 0;
mov.u32 %r91, %r92;

BB4_2:
shl.b32 %r64, %r58, 7;
add.s32 %r16, %r64, %r92;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB4_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r93, 0;
st.shared.u32 [%rd4], %r93;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB4_21;

mov.u32 %r94, %r8;

BB4_5:
mov.u32 %r19, %r94;
add.s32 %r67, %r19, 512;
min.s32 %r68, %r67, %r47;
min.s32 %r20, %r68, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r69, %r21, %r45;
add.s32 %r70, %r20, -384;
setp.lt.s32	%p6, %r21, %r70;
mul.wide.s32 %rd35, %r69, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB4_12;
bra.uni BB4_6;

BB4_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+512];
ld.global.f32 %f27, [%rd9+1024];
ld.global.f32 %f28, [%rd9+1536];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+512], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+1024], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB4_13;

BB4_6:
add.s32 %r71, %r20, -256;
setp.lt.s32	%p7, %r21, %r71;
@%p7 bra BB4_11;
bra.uni BB4_7;

BB4_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+512];
ld.global.f32 %f21, [%rd9+1024];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+512], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB4_13;

BB4_7:
add.s32 %r72, %r20, -128;
setp.lt.s32	%p8, %r21, %r72;
@%p8 bra BB4_10;
bra.uni BB4_8;

BB4_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+512];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB4_13;

BB4_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB4_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB4_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB4_20;
bra.uni BB4_14;

BB4_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r100, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r74, %r23, -3;
shl.b32 %r75, %r44, 9;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 7;
mad.lo.s32 %r78, %r77, %r91, %r12;
mad.lo.s32 %r79, %r75, %r93, %r78;
mul.wide.s32 %rd36, %r79, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r95, 0;
setp.lt.s32	%p10, %r74, 1;
mov.u32 %r98, %r10;
mov.u32 %r99, %r10;
@%p10 bra BB4_16;

BB4_15:
mov.u32 %r25, %r99;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r100, %r100, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r95, %r95, 4;
setp.lt.s32	%p11, %r95, %r74;
mov.u32 %r98, %r27;
mov.u32 %r99, %r27;
mov.f32 %f57, %f58;
@%p11 bra BB4_15;

BB4_16:
mov.f32 %f55, %f57;
sub.s32 %r81, %r98, %r10;
setp.ge.s32	%p12, %r81, %r23;
@%p12 bra BB4_19;

mul.wide.s32 %rd41, %r98, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r101, %r13, %r98;
mul.wide.s32 %rd43, %r100, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f56, %f55;

BB4_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r101, %r101, 1;
setp.lt.s32	%p13, %r101, %r23;
mov.f32 %f55, %f56;
@%p13 bra BB4_18;

BB4_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB4_20:
setp.lt.s32	%p14, %r67, %r9;
add.s32 %r93, %r93, 1;
mov.u32 %r94, %r67;
@%p14 bra BB4_5;

BB4_21:
add.s32 %r83, %r1, 127;
setp.lt.u32	%p2, %r83, 255;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB4_26;
bra.uni BB4_22;

BB4_22:
setp.neu.f32	%p17, %f11, 0f00000000;
mov.u32 %r84, 1;
sub.s32 %r85, %r84, %r46;
mul.lo.s32 %r86, %r85, %r43;
setp.gt.s32	%p18, %r43, -1;
selp.b32	%r87, 0, %r86, %p18;
mad.lo.s32 %r88, %r17, %r43, %r87;
mul.wide.s32 %rd45, %r88, 4;
add.s64 %rd22, %rd3, %rd45;
@%p17 bra BB4_24;
bra.uni BB4_23;

BB4_24:
ld.global.f32 %f49, [%rd22];
add.s64 %rd51, %rd29, %rd31;
ld.shared.f32 %f50, [%rd51];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd51], %f59;
bra.uni BB4_25;

BB4_23:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f32 %f59, [%rd48];

BB4_25:
st.global.f32 [%rd22], %f59;

BB4_26:
bar.sync 0;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 7;
add.s32 %r92, %r90, %r92;
setp.lt.s32	%p19, %r92, %r46;
add.s32 %r91, %r91, 1;
@%p19 bra BB4_2;

BB4_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<111>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB5_27;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd34, %r61, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 4;
shl.b32 %r64, %r46, 7;
mul.wide.s32 %rd9, %r64, 4;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB5_2:
shl.b32 %r66, %r59, 7;
add.s32 %r16, %r66, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB5_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r102, 0;
st.shared.u32 [%rd4], %r102;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB5_21;

mov.u32 %r103, %r8;

BB5_5:
mov.u32 %r19, %r103;
add.s32 %r69, %r19, 512;
min.s32 %r70, %r69, %r48;
min.s32 %r20, %r70, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r74, 0, %r73, %p6;
mad.lo.s32 %r22, %r21, %r46, %r74;
add.s32 %r75, %r20, -384;
setp.lt.s32	%p7, %r21, %r75;
mul.wide.s32 %rd37, %r22, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB5_12;
bra.uni BB5_6;

BB5_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+512], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+1024], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB5_13;

BB5_6:
add.s32 %r76, %r20, -256;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB5_11;
bra.uni BB5_7;

BB5_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+512], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB5_13;

BB5_7:
add.s32 %r77, %r20, -128;
setp.lt.s32	%p9, %r21, %r77;
@%p9 bra BB5_10;
bra.uni BB5_8;

BB5_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r79, %r22, %r64;
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB5_13;

BB5_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB5_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB5_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB5_20;
bra.uni BB5_14;

BB5_14:
shl.b32 %r83, %r45, 9;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r100, %r12;
mad.lo.s32 %r87, %r83, %r102, %r86;
mul.wide.s32 %rd45, %r87, 4;
add.s64 %rd61, %rd27, %rd45;
mov.u64 %rd62, %rd6;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r88, %r24, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB5_16;

BB5_15:
mov.u32 %r26, %r108;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r88;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f32 %f57, %f58;
@%p12 bra BB5_15;

BB5_16:
mov.f32 %f55, %f57;
sub.s32 %r90, %r107, %r10;
setp.ge.s32	%p13, %r90, %r24;
@%p13 bra BB5_19;

mul.wide.s32 %rd50, %r107, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd52, %r109, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f56, %f55;

BB5_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f32 %f55, %f56;
@%p14 bra BB5_18;

BB5_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB5_20:
setp.lt.s32	%p15, %r69, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r69;
@%p15 bra BB5_5;

BB5_21:
add.s32 %r92, %r1, 127;
setp.lt.u32	%p2, %r92, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB5_26;
bra.uni BB5_22;

BB5_22:
setp.neu.f32	%p18, %f11, 0f00000000;
mov.u32 %r93, 1;
sub.s32 %r94, %r93, %r47;
mul.lo.s32 %r95, %r94, %r44;
setp.gt.s32	%p19, %r44, -1;
selp.b32	%r96, 0, %r95, %p19;
mad.lo.s32 %r97, %r17, %r44, %r96;
mul.wide.s32 %rd54, %r97, 4;
add.s64 %rd24, %rd3, %rd54;
@%p18 bra BB5_24;
bra.uni BB5_23;

BB5_24:
ld.global.f32 %f49, [%rd24];
add.s64 %rd60, %rd31, %rd33;
ld.shared.f32 %f50, [%rd60];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd60], %f59;
bra.uni BB5_25;

BB5_23:
add.s64 %rd57, %rd31, %rd33;
ld.shared.f32 %f59, [%rd57];

BB5_25:
st.global.f32 [%rd24], %f59;

BB5_26:
bar.sync 0;
mov.u32 %r98, %nctaid.x;
shl.b32 %r99, %r98, 7;
add.s32 %r101, %r99, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB5_2;

BB5_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<118>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB6_27;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
shl.b32 %r61, %r42, 2;
mul.wide.s32 %rd8, %r61, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB6_2:
shl.b32 %r63, %r56, 7;
add.s32 %r64, %r63, %r108;
setp.ge.s32	%p4, %r64, %r44;
@%p4 bra BB6_27;

mov.u32 %r109, 0;
st.shared.u32 [%rd5], %r109;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB6_21;

mov.u32 %r110, %r8;

BB6_5:
mov.u32 %r16, %r110;
add.s32 %r67, %r16, 512;
min.s32 %r68, %r67, %r45;
min.s32 %r17, %r68, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r69, %r18, %r43;
add.s32 %r70, %r17, -384;
setp.lt.s32	%p6, %r18, %r70;
mul.wide.s32 %rd37, %r69, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB6_12;
bra.uni BB6_6;

BB6_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+512];
ld.global.f32 %f27, [%rd10+1024];
ld.global.f32 %f28, [%rd10+1536];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+512], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+1024], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB6_13;

BB6_6:
add.s32 %r71, %r17, -256;
setp.lt.s32	%p7, %r18, %r71;
@%p7 bra BB6_11;
bra.uni BB6_7;

BB6_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+512];
ld.global.f32 %f21, [%rd10+1024];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+512], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB6_13;

BB6_7:
add.s32 %r72, %r17, -128;
setp.lt.s32	%p8, %r18, %r72;
@%p8 bra BB6_10;
bra.uni BB6_8;

BB6_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+512];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB6_13;

BB6_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB6_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB6_13:
add.s32 %r76, %r64, %r2;
setp.lt.s32	%p1, %r76, %r44;
bar.sync 0;
@!%p1 bra BB6_20;
bra.uni BB6_14;

BB6_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r116, %r16, %r42, %r76;
sub.s32 %r20, %r17, %r16;
add.s32 %r82, %r20, -3;
shl.b32 %r83, %r42, 9;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r107, %r11;
mad.lo.s32 %r87, %r83, %r109, %r86;
mul.wide.s32 %rd38, %r87, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r111, 0;
setp.lt.s32	%p10, %r82, 1;
mov.u32 %r114, %r10;
mov.u32 %r115, %r10;
@%p10 bra BB6_16;

BB6_15:
mov.u32 %r23, %r115;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r116, %r116, %r61;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p11, %r111, %r82;
mov.u32 %r114, %r25;
mov.u32 %r115, %r25;
mov.f32 %f57, %f58;
@%p11 bra BB6_15;

BB6_16:
mov.f32 %f55, %f57;
sub.s32 %r89, %r114, %r10;
setp.ge.s32	%p12, %r89, %r20;
@%p12 bra BB6_19;

mul.wide.s32 %rd43, %r114, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r117, %r12, %r114;
mul.wide.s32 %rd45, %r116, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f56, %f55;

BB6_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p13, %r117, %r20;
mov.f32 %f55, %f56;
@%p13 bra BB6_18;

BB6_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB6_20:
setp.lt.s32	%p14, %r67, %r9;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r67;
@%p14 bra BB6_5;

BB6_21:
add.s32 %r91, %r1, 127;
setp.lt.u32	%p2, %r91, 255;
bar.sync 0;
add.s32 %r95, %r64, %r2;
setp.lt.s32	%p15, %r95, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB6_26;
bra.uni BB6_22;

BB6_22:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r44;
mul.lo.s32 %r102, %r101, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r103, 0, %r102, %p17;
mad.lo.s32 %r104, %r95, %r41, %r103;
ld.global.f32 %f8, [%rd1];
setp.neu.f32	%p18, %f8, 0f00000000;
mul.wide.s32 %rd47, %r104, 4;
add.s64 %rd23, %rd4, %rd47;
@%p18 bra BB6_24;
bra.uni BB6_23;

BB6_24:
ld.global.f32 %f49, [%rd23];
add.s64 %rd53, %rd31, %rd33;
ld.shared.f32 %f50, [%rd53];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd53], %f59;
bra.uni BB6_25;

BB6_23:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f32 %f59, [%rd50];

BB6_25:
st.global.f32 [%rd23], %f59;

BB6_26:
bar.sync 0;
mov.u32 %r105, %nctaid.x;
shl.b32 %r106, %r105, 7;
add.s32 %r108, %r106, %r108;
setp.lt.s32	%p19, %r108, %r44;
add.s32 %r107, %r107, 1;
@%p19 bra BB6_2;

BB6_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<60>;
.reg .b32 %r<111>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB7_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd31, %r58, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd35, %r61, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r45, 4;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB7_2:
shl.b32 %r65, %r59, 7;
add.s32 %r16, %r65, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB7_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r102, 0;
st.shared.u32 [%rd5], %r102;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB7_21;

mov.u32 %r103, %r8;

BB7_5:
mov.u32 %r19, %r103;
add.s32 %r68, %r19, 512;
min.s32 %r69, %r68, %r48;
min.s32 %r20, %r69, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r70, 1;
sub.s32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r73, 0, %r72, %p6;
mad.lo.s32 %r22, %r21, %r46, %r73;
add.s32 %r74, %r20, -384;
setp.lt.s32	%p7, %r21, %r74;
mul.wide.s32 %rd38, %r22, 4;
add.s64 %rd10, %rd1, %rd38;
shl.b32 %r75, %r46, 7;
mul.wide.s32 %rd39, %r75, 4;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB7_12;
bra.uni BB7_6;

BB7_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+512], %f27;
add.s64 %rd45, %rd11, %rd39;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+1024], %f29;
add.s64 %rd46, %rd45, %rd39;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB7_13;

BB7_6:
add.s32 %r76, %r20, -256;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB7_11;
bra.uni BB7_7;

BB7_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+512], %f21;
add.s64 %rd43, %rd11, %rd39;
ld.global.f32 %f22, [%rd43];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB7_13;

BB7_7:
add.s32 %r77, %r20, -128;
setp.lt.s32	%p9, %r21, %r77;
@%p9 bra BB7_10;
bra.uni BB7_8;

BB7_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
add.s32 %r79, %r22, %r75;
mul.wide.s32 %rd40, %r79, 4;
add.s64 %rd41, %rd1, %rd40;
ld.global.f32 %f16, [%rd41];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB7_13;

BB7_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB7_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB7_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB7_20;
bra.uni BB7_14;

BB7_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r83, %r24, -3;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r100, %r12;
shl.b32 %r87, %r45, 9;
mad.lo.s32 %r88, %r87, %r102, %r86;
mul.wide.s32 %rd47, %r88, 4;
add.s64 %rd63, %rd27, %rd47;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r83, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB7_16;

BB7_15:
mov.u32 %r26, %r108;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r83;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f32 %f57, %f58;
@%p12 bra BB7_15;

BB7_16:
mov.f32 %f55, %f57;
sub.s32 %r90, %r107, %r10;
setp.ge.s32	%p13, %r90, %r24;
@%p13 bra BB7_19;

mul.wide.s32 %rd52, %r107, 4;
add.s64 %rd66, %rd36, %rd52;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd54, %r109, 4;
add.s64 %rd65, %rd27, %rd54;
mov.f32 %f56, %f55;

BB7_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f32 %f55, %f56;
@%p14 bra BB7_18;

BB7_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB7_20:
setp.lt.s32	%p15, %r68, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r68;
@%p15 bra BB7_5;

BB7_21:
add.s32 %r92, %r1, 127;
setp.lt.u32	%p2, %r92, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB7_26;
bra.uni BB7_22;

BB7_22:
mov.u32 %r93, 1;
sub.s32 %r94, %r93, %r47;
mul.lo.s32 %r95, %r94, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r96, 0, %r95, %p18;
mad.lo.s32 %r97, %r17, %r44, %r96;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p19, %f8, 0f00000000;
mul.wide.s32 %rd56, %r97, 4;
add.s64 %rd24, %rd4, %rd56;
@%p19 bra BB7_24;
bra.uni BB7_23;

BB7_24:
ld.global.f32 %f49, [%rd24];
add.s64 %rd62, %rd32, %rd34;
ld.shared.f32 %f50, [%rd62];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd62], %f59;
bra.uni BB7_25;

BB7_23:
add.s64 %rd59, %rd32, %rd34;
ld.shared.f32 %f59, [%rd59];

BB7_25:
st.global.f32 [%rd24], %f59;

BB7_26:
bar.sync 0;
mov.u32 %r98, %nctaid.x;
shl.b32 %r99, %r98, 7;
add.s32 %r101, %r99, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB7_2;

BB7_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<106>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 26;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -64;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB8_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 6;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 256;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 1;
shr.u32 %r60, %r59, 31;
add.s32 %r61, %r59, %r60;
shr.s32 %r62, %r61, 1;
mul.lo.s32 %r8, %r62, %r57;
add.s32 %r63, %r57, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r57, 8;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd32, %r64, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r65, %r44, %r62;
mad.lo.s32 %r66, %r65, %r57, %r2;
mad.lo.s32 %r12, %r58, 64, %r66;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB8_2:
shl.b32 %r68, %r58, 6;
add.s32 %r16, %r68, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB8_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r97, 0;
st.shared.u32 [%rd4], %r97;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB8_21;

mov.u32 %r98, %r8;

BB8_5:
mov.u32 %r19, %r98;
add.s32 %r71, %r19, 256;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -192;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd35, %r73, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB8_12;
bra.uni BB8_6;

BB8_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+256];
ld.global.f32 %f27, [%rd9+512];
ld.global.f32 %f28, [%rd9+768];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+256], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+512], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB8_13;

BB8_6:
add.s32 %r75, %r20, -128;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB8_11;
bra.uni BB8_7;

BB8_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+256];
ld.global.f32 %f21, [%rd9+512];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+256], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB8_13;

BB8_7:
add.s32 %r76, %r20, -64;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB8_10;
bra.uni BB8_8;

BB8_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+256];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB8_13;

BB8_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB8_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB8_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB8_20;
bra.uni BB8_14;

BB8_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r78, %r23, -3;
shl.b32 %r79, %r44, 8;
mov.u32 %r80, %nctaid.x;
shl.b32 %r81, %r80, 6;
mad.lo.s32 %r82, %r81, %r95, %r12;
mad.lo.s32 %r83, %r79, %r97, %r82;
mul.wide.s32 %rd36, %r83, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB8_16;

BB8_15:
mov.u32 %r25, %r103;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r78;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f32 %f58, %f59;
@%p11 bra BB8_15;

BB8_16:
mov.f32 %f56, %f58;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB8_19;

mul.wide.s32 %rd41, %r102, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd43, %r104, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f57, %f56;

BB8_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
mov.f32 %f56, %f57;
@%p13 bra BB8_18;

BB8_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB8_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p14 bra BB8_5;

BB8_21:
add.s32 %r87, %r1, 63;
setp.lt.u32	%p2, %r87, 127;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB8_25;
bra.uni BB8_22;

BB8_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd47], %f60;
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r43, %r91;
mul.wide.s32 %rd48, %r92, 4;
add.s64 %rd22, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB8_24;

ld.global.f32 %f51, [%rd22];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd47], %f60;

BB8_24:
st.global.f32 [%rd22], %f60;

BB8_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 6;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p19, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p19 bra BB8_2;

BB8_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<115>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB9_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r2;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 4;
shl.b32 %r69, %r47, 6;
mul.wide.s32 %rd9, %r69, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB9_2:
mov.u32 %r70, %nctaid.x;
shl.b32 %r71, %r70, 6;
mad.lo.s32 %r16, %r71, %r104, %r12;
shl.b32 %r73, %r60, 6;
add.s32 %r17, %r73, %r105;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB9_26;

add.s32 %r18, %r17, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB9_21;

mov.u32 %r107, %r8;

BB9_5:
mov.u32 %r20, %r107;
add.s32 %r76, %r20, 256;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -192;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB9_12;
bra.uni BB9_6;

BB9_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+256], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+512], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB9_13;

BB9_6:
add.s32 %r83, %r21, -128;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB9_11;
bra.uni BB9_7;

BB9_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+256], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB9_13;

BB9_7:
add.s32 %r84, %r21, -64;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB9_10;
bra.uni BB9_8;

BB9_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r86, %r23, %r69;
mul.wide.s32 %rd38, %r86, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB9_13;

BB9_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB9_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB9_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB9_20;
bra.uni BB9_14;

BB9_14:
mov.u64 %rd62, %rd6;
mad.lo.s32 %r113, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 8;
mad.lo.s32 %r92, %r91, %r106, %r16;
mul.wide.s32 %rd45, %r92, 4;
add.s64 %rd61, %rd27, %rd45;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB9_16;

BB9_15:
mov.u32 %r27, %r112;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r90;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f58, %f59;
@%p12 bra BB9_15;

BB9_16:
mov.f32 %f56, %f58;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB9_19;

mul.wide.s32 %rd50, %r111, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd52, %r113, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f57, %f56;

BB9_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
mov.f32 %f56, %f57;
@%p14 bra BB9_18;

BB9_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB9_20:
setp.lt.s32	%p15, %r76, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r76;
@%p15 bra BB9_5;

BB9_21:
add.s32 %r96, %r1, 63;
setp.lt.u32	%p2, %r96, 127;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB9_25;
bra.uni BB9_22;

BB9_22:
add.s64 %rd56, %rd31, %rd33;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd56], %f60;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r18, %r45, %r100;
mul.wide.s32 %rd57, %r101, 4;
add.s64 %rd24, %rd3, %rd57;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB9_24;

ld.global.f32 %f51, [%rd24];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd56], %f60;

BB9_24:
st.global.f32 [%rd24], %f60;

BB9_25:
bar.sync 0;
add.s32 %r105, %r71, %r105;
setp.lt.s32	%p20, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p20 bra BB9_2;

BB9_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<122>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB10_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r11, %r56, 64, %r64;
shl.b32 %r65, %r42, 2;
mul.wide.s32 %rd8, %r65, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB10_2:
shl.b32 %r67, %r56, 6;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB10_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd5], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB10_21;

mov.u32 %r114, %r8;

BB10_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 256;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -192;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd37, %r73, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB10_12;
bra.uni BB10_6;

BB10_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+256];
ld.global.f32 %f27, [%rd10+512];
ld.global.f32 %f28, [%rd10+768];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+256], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+512], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB10_13;

BB10_6:
add.s32 %r75, %r17, -128;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB10_11;
bra.uni BB10_7;

BB10_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+256];
ld.global.f32 %f21, [%rd10+512];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+256], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB10_13;

BB10_7:
add.s32 %r76, %r17, -64;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB10_10;
bra.uni BB10_8;

BB10_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+256];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB10_13;

BB10_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB10_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB10_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB10_20;
bra.uni BB10_14;

BB10_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r86, %r20, -3;
shl.b32 %r87, %r42, 8;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 6;
mad.lo.s32 %r90, %r89, %r111, %r11;
mad.lo.s32 %r91, %r87, %r113, %r90;
mul.wide.s32 %rd38, %r91, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB10_16;

BB10_15:
mov.u32 %r23, %r119;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r65;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r86;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f58, %f59;
@%p11 bra BB10_15;

BB10_16:
mov.f32 %f56, %f58;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB10_19;

mul.wide.s32 %rd43, %r118, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd45, %r120, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f57, %f56;

BB10_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f32 %f56, %f57;
@%p13 bra BB10_18;

BB10_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB10_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB10_5;

BB10_21:
add.s32 %r95, %r1, 63;
setp.lt.u32	%p2, %r95, 127;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB10_25;
bra.uni BB10_22;

BB10_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd49], %f60;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f32 %f9, [%rd1];
mul.wide.s32 %rd50, %r108, 4;
add.s64 %rd23, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB10_24;

ld.global.f32 %f51, [%rd23];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd49], %f60;

BB10_24:
st.global.f32 [%rd23], %f60;

BB10_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 6;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB10_2;

BB10_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<114>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB11_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r2;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB11_2:
shl.b32 %r70, %r60, 6;
add.s32 %r16, %r70, %r104;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB11_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r105, 0;
st.shared.u32 [%rd5], %r105;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB11_21;

mov.u32 %r106, %r8;

BB11_5:
mov.u32 %r19, %r106;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 6;
mad.lo.s32 %r20, %r74, %r103, %r12;
add.s32 %r75, %r19, 256;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -192;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB11_12;
bra.uni BB11_6;

BB11_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
shl.b32 %r87, %r47, 6;
mul.wide.s32 %rd43, %r87, 4;
add.s64 %rd44, %rd10, %rd43;
ld.global.f32 %f26, [%rd44];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+256], %f27;
add.s64 %rd45, %rd44, %rd43;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+512], %f29;
add.s64 %rd46, %rd45, %rd43;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB11_13;

BB11_6:
add.s32 %r82, %r21, -128;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB11_11;
bra.uni BB11_7;

BB11_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
shl.b32 %r86, %r47, 6;
mul.wide.s32 %rd40, %r86, 4;
add.s64 %rd41, %rd10, %rd40;
ld.global.f32 %f20, [%rd41];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+256], %f21;
add.s64 %rd42, %rd41, %rd40;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB11_13;

BB11_7:
add.s32 %r83, %r21, -64;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB11_10;
bra.uni BB11_8;

BB11_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r84, %r47, 6;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd38, %r85, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB11_13;

BB11_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB11_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB11_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB11_20;
bra.uni BB11_14;

BB11_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r112, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 8;
mad.lo.s32 %r91, %r90, %r105, %r20;
mul.wide.s32 %rd47, %r91, 4;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r107, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
@%p11 bra BB11_16;

BB11_15:
mov.u32 %r27, %r111;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r112, %r112, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r107, %r107, 4;
setp.lt.s32	%p12, %r107, %r89;
mov.u32 %r110, %r29;
mov.u32 %r111, %r29;
mov.f32 %f58, %f59;
@%p12 bra BB11_15;

BB11_16:
mov.f32 %f56, %f58;
sub.s32 %r93, %r110, %r10;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB11_19;

mul.wide.s32 %rd52, %r110, 4;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r113, %r13, %r110;
mul.wide.s32 %rd54, %r112, 4;
add.s64 %rd65, %rd26, %rd54;
mov.f32 %f57, %f56;

BB11_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p14, %r113, %r25;
mov.f32 %f56, %f57;
@%p14 bra BB11_18;

BB11_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB11_20:
setp.lt.s32	%p15, %r75, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r75;
@%p15 bra BB11_5;

BB11_21:
add.s32 %r95, %r1, 63;
setp.lt.u32	%p2, %r95, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB11_25;
bra.uni BB11_22;

BB11_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f49, [%rd58];
ld.shared.f32 %f50, [%rd58+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd58], %f60;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r45, %r99;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd59, %r100, 4;
add.s64 %rd23, %rd4, %rd59;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB11_24;

ld.global.f32 %f51, [%rd23];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd58], %f60;

BB11_24:
st.global.f32 [%rd23], %f60;

BB11_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 6;
add.s32 %r104, %r102, %r104;
setp.lt.s32	%p20, %r104, %r48;
add.s32 %r103, %r103, 1;
@%p20 bra BB11_2;

BB11_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<107>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 27;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -32;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB12_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 5;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 128;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 3;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 30;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 2;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 7;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd32, %r65, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 32, %r67;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r97, 0;
mov.u32 %r96, %r97;

BB12_2:
shl.b32 %r69, %r58, 5;
add.s32 %r16, %r69, %r97;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB12_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r98, 0;
st.shared.u32 [%rd4], %r98;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB12_21;

mov.u32 %r99, %r8;

BB12_5:
mov.u32 %r19, %r99;
add.s32 %r72, %r19, 128;
min.s32 %r73, %r72, %r47;
min.s32 %r20, %r73, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r74, %r21, %r45;
add.s32 %r75, %r20, -96;
setp.lt.s32	%p6, %r21, %r75;
mul.wide.s32 %rd35, %r74, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB12_12;
bra.uni BB12_6;

BB12_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+128];
ld.global.f32 %f27, [%rd9+256];
ld.global.f32 %f28, [%rd9+384];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+128], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+256], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB12_13;

BB12_6:
add.s32 %r76, %r20, -64;
setp.lt.s32	%p7, %r21, %r76;
@%p7 bra BB12_11;
bra.uni BB12_7;

BB12_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+128];
ld.global.f32 %f21, [%rd9+256];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+128], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB12_13;

BB12_7:
add.s32 %r77, %r20, -32;
setp.lt.s32	%p8, %r21, %r77;
@%p8 bra BB12_10;
bra.uni BB12_8;

BB12_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+128];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB12_13;

BB12_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB12_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB12_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB12_20;
bra.uni BB12_14;

BB12_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r105, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r79, %r23, -3;
shl.b32 %r80, %r44, 7;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 5;
mad.lo.s32 %r83, %r82, %r96, %r12;
mad.lo.s32 %r84, %r80, %r98, %r83;
mul.wide.s32 %rd36, %r84, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r100, 0;
setp.lt.s32	%p10, %r79, 1;
mov.u32 %r103, %r10;
mov.u32 %r104, %r10;
@%p10 bra BB12_16;

BB12_15:
mov.u32 %r25, %r104;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r105, %r105, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r100, %r100, 4;
setp.lt.s32	%p11, %r100, %r79;
mov.u32 %r103, %r27;
mov.u32 %r104, %r27;
mov.f32 %f62, %f63;
@%p11 bra BB12_15;

BB12_16:
mov.f32 %f60, %f62;
sub.s32 %r86, %r103, %r10;
setp.ge.s32	%p12, %r86, %r23;
@%p12 bra BB12_19;

mul.wide.s32 %rd41, %r103, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r106, %r13, %r103;
mul.wide.s32 %rd43, %r105, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f61, %f60;

BB12_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r106, %r106, 1;
setp.lt.s32	%p13, %r106, %r23;
mov.f32 %f60, %f61;
@%p13 bra BB12_18;

BB12_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB12_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r98, %r98, 1;
mov.u32 %r99, %r72;
@%p14 bra BB12_5;

BB12_21:
add.s32 %r88, %r1, 31;
setp.lt.u32	%p2, %r88, 63;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB12_25;
bra.uni BB12_22;

BB12_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd47], %f64;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r46;
mul.lo.s32 %r91, %r90, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r92, 0, %r91, %p17;
mad.lo.s32 %r93, %r17, %r43, %r92;
mul.wide.s32 %rd48, %r93, 4;
add.s64 %rd22, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB12_24;

ld.global.f32 %f55, [%rd22];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd47], %f64;

BB12_24:
st.global.f32 [%rd22], %f64;

BB12_25:
bar.sync 0;
mov.u32 %r94, %nctaid.x;
shl.b32 %r95, %r94, 5;
add.s32 %r97, %r95, %r97;
setp.lt.s32	%p19, %r97, %r46;
add.s32 %r96, %r96, 1;
@%p19 bra BB12_2;

BB12_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<116>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB13_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 4;
shl.b32 %r70, %r47, 5;
mul.wide.s32 %rd9, %r70, 4;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB13_2:
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 5;
mad.lo.s32 %r16, %r72, %r105, %r12;
shl.b32 %r74, %r60, 5;
add.s32 %r17, %r74, %r106;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB13_26;

add.s32 %r18, %r17, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB13_21;

mov.u32 %r108, %r8;

BB13_5:
mov.u32 %r20, %r108;
add.s32 %r77, %r20, 128;
min.s32 %r78, %r77, %r49;
min.s32 %r21, %r78, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r49;
mul.lo.s32 %r81, %r80, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r82, 0, %r81, %p6;
mad.lo.s32 %r23, %r22, %r47, %r82;
add.s32 %r83, %r21, -96;
setp.lt.s32	%p7, %r22, %r83;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB13_12;
bra.uni BB13_6;

BB13_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+128], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+256], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB13_13;

BB13_6:
add.s32 %r84, %r21, -64;
setp.lt.s32	%p8, %r22, %r84;
@%p8 bra BB13_11;
bra.uni BB13_7;

BB13_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+128], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB13_13;

BB13_7:
add.s32 %r85, %r21, -32;
setp.lt.s32	%p9, %r22, %r85;
@%p9 bra BB13_10;
bra.uni BB13_8;

BB13_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r87, %r23, %r70;
mul.wide.s32 %rd38, %r87, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB13_13;

BB13_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB13_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB13_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB13_20;
bra.uni BB13_14;

BB13_14:
mov.u64 %rd62, %rd6;
mad.lo.s32 %r114, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r91, %r25, -3;
shl.b32 %r92, %r46, 7;
mad.lo.s32 %r93, %r92, %r107, %r16;
mul.wide.s32 %rd45, %r93, 4;
add.s64 %rd61, %rd27, %rd45;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r91, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB13_16;

BB13_15:
mov.u32 %r27, %r113;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r91;
mov.u32 %r112, %r29;
mov.u32 %r113, %r29;
mov.f32 %f62, %f63;
@%p12 bra BB13_15;

BB13_16:
mov.f32 %f60, %f62;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r25;
@%p13 bra BB13_19;

mul.wide.s32 %rd50, %r112, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd52, %r114, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f61, %f60;

BB13_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r25;
mov.f32 %f60, %f61;
@%p14 bra BB13_18;

BB13_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB13_20:
setp.lt.s32	%p15, %r77, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r77;
@%p15 bra BB13_5;

BB13_21:
add.s32 %r97, %r1, 31;
setp.lt.u32	%p2, %r97, 63;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB13_25;
bra.uni BB13_22;

BB13_22:
add.s64 %rd56, %rd31, %rd33;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd56], %f64;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r48;
mul.lo.s32 %r100, %r99, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r18, %r45, %r101;
mul.wide.s32 %rd57, %r102, 4;
add.s64 %rd24, %rd3, %rd57;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB13_24;

ld.global.f32 %f55, [%rd24];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd56], %f64;

BB13_24:
st.global.f32 [%rd24], %f64;

BB13_25:
bar.sync 0;
add.s32 %r106, %r72, %r106;
setp.lt.s32	%p20, %r106, %r48;
add.s32 %r105, %r105, 1;
@%p20 bra BB13_2;

BB13_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<123>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB14_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 32, %r65;
shl.b32 %r66, %r42, 2;
mul.wide.s32 %rd8, %r66, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB14_2:
shl.b32 %r68, %r56, 5;
add.s32 %r69, %r68, %r113;
setp.ge.s32	%p4, %r69, %r44;
@%p4 bra BB14_26;

mov.u32 %r114, 0;
st.shared.u32 [%rd5], %r114;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB14_21;

mov.u32 %r115, %r8;

BB14_5:
mov.u32 %r16, %r115;
add.s32 %r72, %r16, 128;
min.s32 %r73, %r72, %r45;
min.s32 %r17, %r73, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r74, %r18, %r43;
add.s32 %r75, %r17, -96;
setp.lt.s32	%p6, %r18, %r75;
mul.wide.s32 %rd37, %r74, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB14_12;
bra.uni BB14_6;

BB14_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+128];
ld.global.f32 %f27, [%rd10+256];
ld.global.f32 %f28, [%rd10+384];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+128], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+256], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB14_13;

BB14_6:
add.s32 %r76, %r17, -64;
setp.lt.s32	%p7, %r18, %r76;
@%p7 bra BB14_11;
bra.uni BB14_7;

BB14_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+128];
ld.global.f32 %f21, [%rd10+256];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+128], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB14_13;

BB14_7:
add.s32 %r77, %r17, -32;
setp.lt.s32	%p8, %r18, %r77;
@%p8 bra BB14_10;
bra.uni BB14_8;

BB14_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+128];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB14_13;

BB14_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB14_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB14_13:
add.s32 %r81, %r69, %r2;
setp.lt.s32	%p1, %r81, %r44;
bar.sync 0;
@!%p1 bra BB14_20;
bra.uni BB14_14;

BB14_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r121, %r16, %r42, %r81;
sub.s32 %r20, %r17, %r16;
add.s32 %r87, %r20, -3;
shl.b32 %r88, %r42, 7;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 5;
mad.lo.s32 %r91, %r90, %r112, %r11;
mad.lo.s32 %r92, %r88, %r114, %r91;
mul.wide.s32 %rd38, %r92, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r116, 0;
setp.lt.s32	%p10, %r87, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
@%p10 bra BB14_16;

BB14_15:
mov.u32 %r23, %r120;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r121, %r121, %r66;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r116, %r116, 4;
setp.lt.s32	%p11, %r116, %r87;
mov.u32 %r119, %r25;
mov.u32 %r120, %r25;
mov.f32 %f62, %f63;
@%p11 bra BB14_15;

BB14_16:
mov.f32 %f60, %f62;
sub.s32 %r94, %r119, %r10;
setp.ge.s32	%p12, %r94, %r20;
@%p12 bra BB14_19;

mul.wide.s32 %rd43, %r119, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r122, %r12, %r119;
mul.wide.s32 %rd45, %r121, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f61, %f60;

BB14_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p13, %r122, %r20;
mov.f32 %f60, %f61;
@%p13 bra BB14_18;

BB14_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB14_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r72;
@%p14 bra BB14_5;

BB14_21:
add.s32 %r96, %r1, 31;
setp.lt.u32	%p2, %r96, 63;
bar.sync 0;
add.s32 %r100, %r69, %r2;
setp.lt.s32	%p15, %r100, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB14_25;
bra.uni BB14_22;

BB14_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd49+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd49+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd49], %f64;
mov.u32 %r105, 1;
sub.s32 %r106, %r105, %r44;
mul.lo.s32 %r107, %r106, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r108, 0, %r107, %p17;
mad.lo.s32 %r109, %r100, %r41, %r108;
ld.global.f32 %f9, [%rd1];
mul.wide.s32 %rd50, %r109, 4;
add.s64 %rd23, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB14_24;

ld.global.f32 %f55, [%rd23];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd49], %f64;

BB14_24:
st.global.f32 [%rd23], %f64;

BB14_25:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r111, %r110, 5;
add.s32 %r113, %r111, %r113;
setp.lt.s32	%p19, %r113, %r44;
add.s32 %r112, %r112, 1;
@%p19 bra BB14_2;

BB14_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<65>;
.reg .b32 %r<115>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB15_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB15_2:
shl.b32 %r71, %r60, 5;
add.s32 %r16, %r71, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB15_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB15_21;

mov.u32 %r107, %r8;

BB15_5:
mov.u32 %r19, %r107;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 5;
mad.lo.s32 %r20, %r75, %r104, %r12;
add.s32 %r76, %r19, 128;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -96;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB15_12;
bra.uni BB15_6;

BB15_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
shl.b32 %r88, %r47, 5;
mul.wide.s32 %rd43, %r88, 4;
add.s64 %rd44, %rd10, %rd43;
ld.global.f32 %f26, [%rd44];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+128], %f27;
add.s64 %rd45, %rd44, %rd43;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+256], %f29;
add.s64 %rd46, %rd45, %rd43;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB15_13;

BB15_6:
add.s32 %r83, %r21, -64;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB15_11;
bra.uni BB15_7;

BB15_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
shl.b32 %r87, %r47, 5;
mul.wide.s32 %rd40, %r87, 4;
add.s64 %rd41, %rd10, %rd40;
ld.global.f32 %f20, [%rd41];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+128], %f21;
add.s64 %rd42, %rd41, %rd40;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB15_13;

BB15_7:
add.s32 %r84, %r21, -32;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB15_10;
bra.uni BB15_8;

BB15_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r85, %r47, 5;
add.s32 %r86, %r23, %r85;
mul.wide.s32 %rd38, %r86, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB15_13;

BB15_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB15_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB15_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB15_20;
bra.uni BB15_14;

BB15_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r113, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 7;
mad.lo.s32 %r92, %r91, %r106, %r20;
mul.wide.s32 %rd47, %r92, 4;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB15_16;

BB15_15:
mov.u32 %r27, %r112;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r90;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f62, %f63;
@%p12 bra BB15_15;

BB15_16:
mov.f32 %f60, %f62;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB15_19;

mul.wide.s32 %rd52, %r111, 4;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd54, %r113, 4;
add.s64 %rd65, %rd26, %rd54;
mov.f32 %f61, %f60;

BB15_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
mov.f32 %f60, %f61;
@%p14 bra BB15_18;

BB15_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB15_20:
setp.lt.s32	%p15, %r76, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r76;
@%p15 bra BB15_5;

BB15_21:
add.s32 %r96, %r1, 31;
setp.lt.u32	%p2, %r96, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB15_25;
bra.uni BB15_22;

BB15_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f49, [%rd58];
ld.shared.f32 %f50, [%rd58+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd58+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd58+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd58], %f64;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r17, %r45, %r100;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd59, %r101, 4;
add.s64 %rd23, %rd4, %rd59;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB15_24;

ld.global.f32 %f55, [%rd23];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd58], %f64;

BB15_24:
st.global.f32 [%rd23], %f64;

BB15_25:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 5;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p20, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p20 bra BB15_2;

BB15_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<92>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB16_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd12;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd13, %r49, 16;
mov.u64 %rd14, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd15, %rd14, %rd13;
mul.wide.s32 %rd16, %r3, 4;
add.s64 %rd4, %rd15, %rd16;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd5, %r37, 4;
mov.u32 %r83, 0;

BB16_2:
mov.u32 %r56, %ctaid.x;
shl.b32 %r57, %r56, 2;
add.s32 %r13, %r57, %r83;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB16_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r58, 0;
st.shared.u32 [%rd4], %r58;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB16_20;

mov.u32 %r84, %r8;

BB16_5:
mov.u32 %r15, %r84;
add.s32 %r59, %r15, 16;
min.s32 %r60, %r59, %r40;
min.s32 %r16, %r60, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r61, %r17, %r38;
add.s32 %r62, %r16, -12;
setp.lt.s32	%p6, %r17, %r62;
mul.wide.s32 %rd17, %r61, 4;
add.s64 %rd6, %rd2, %rd17;
@%p6 bra BB16_12;
bra.uni BB16_6;

BB16_12:
ld.global.f32 %f24, [%rd6];
mul.f32 %f25, %f24, %f10;
add.s32 %r68, %r10, %r3;
mul.wide.s32 %rd27, %r68, 4;
mov.u64 %rd28, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd29, %rd28, %rd27;
ld.global.f32 %f26, [%rd6+16];
ld.global.f32 %f27, [%rd6+32];
ld.global.f32 %f28, [%rd6+48];
st.shared.f32 [%rd29], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd29+16], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd29+32], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd29+48], %f31;
bra.uni BB16_13;

BB16_6:
add.s32 %r63, %r16, -8;
setp.lt.s32	%p7, %r17, %r63;
@%p7 bra BB16_11;
bra.uni BB16_7;

BB16_11:
ld.global.f32 %f18, [%rd6];
mul.f32 %f19, %f18, %f10;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd24, %r67, 4;
mov.u64 %rd25, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd26, %rd25, %rd24;
ld.global.f32 %f20, [%rd6+16];
ld.global.f32 %f21, [%rd6+32];
st.shared.f32 [%rd26], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd26+16], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd26+32], %f23;
bra.uni BB16_13;

BB16_7:
add.s32 %r64, %r16, -4;
setp.lt.s32	%p8, %r17, %r64;
@%p8 bra BB16_10;
bra.uni BB16_8;

BB16_10:
ld.global.f32 %f14, [%rd6];
mul.f32 %f15, %f14, %f10;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd21, %r66, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd23, %rd22, %rd21;
ld.global.f32 %f16, [%rd6+16];
st.shared.f32 [%rd23], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd23+16], %f17;
bra.uni BB16_13;

BB16_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB16_13;

ld.global.f32 %f12, [%rd6];
mul.f32 %f13, %f12, %f10;
add.s32 %r65, %r10, %r3;
mul.wide.s32 %rd18, %r65, 4;
mov.u64 %rd19, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd20, %rd19, %rd18;
st.shared.f32 [%rd20], %f13;

BB16_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB16_19;
bra.uni BB16_14;

BB16_14:
mad.lo.s32 %r91, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r69, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r69, 1;
mov.u32 %r89, %r10;
mov.u32 %r90, %r10;
@%p10 bra BB16_16;

BB16_15:
mov.u32 %r20, %r90;
mul.wide.s32 %rd34, %r91, 4;
add.s64 %rd30, %rd1, %rd34;

	ld.global.cv.f32 %f34, [%rd30];

	mul.wide.s32 %rd35, %r20, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd37, %rd36, %rd35;
ld.shared.f32 %f38, [%rd37];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd31, %rd30, %rd5;

	ld.global.cv.f32 %f35, [%rd31];

	ld.shared.f32 %f40, [%rd37+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd32, %rd31, %rd5;

	ld.global.cv.f32 %f36, [%rd32];

	ld.shared.f32 %f42, [%rd37+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd33, %rd32, %rd5;

	ld.global.cv.f32 %f37, [%rd33];

	ld.shared.f32 %f44, [%rd37+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r91, %r91, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r70, %r23, %r10;
setp.lt.s32	%p11, %r70, %r69;
mov.u32 %r89, %r23;
mov.u32 %r90, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB16_15;

BB16_16:
mov.f32 %f117, %f118;
mov.u32 %r88, %r89;
sub.s32 %r72, %r88, %r10;
setp.ge.s32	%p12, %r72, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB16_18;

BB16_17:
mul.wide.s32 %rd39, %r91, 4;
add.s64 %rd38, %rd1, %rd39;

	ld.global.cv.f32 %f45, [%rd38];

	mul.wide.s32 %rd40, %r88, 4;
mov.u64 %rd41, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd42, %rd41, %rd40;
ld.shared.f32 %f46, [%rd42];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r91, %r91, %r37;
add.s32 %r88, %r88, 1;
sub.s32 %r73, %r88, %r10;
setp.lt.s32	%p13, %r73, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB16_17;

BB16_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB16_19:
setp.lt.s32	%p14, %r59, %r9;
mov.u32 %r84, %r59;
@%p14 bra BB16_5;

BB16_20:
add.s32 %r75, %r2, 3;
setp.lt.u32	%p2, %r75, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB16_24;
bra.uni BB16_21;

BB16_21:
add.s64 %rd45, %rd14, %rd16;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd45+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd45+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd45+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd45+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd45+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd45+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd45+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd45+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd45+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd45+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd45+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd45+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd45+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd45+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd45+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd45+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd45+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd45+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd45+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd45+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd45+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd45+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd45+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd45+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd45+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd45+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd45+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd45+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd45], %f120;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r39;
mul.lo.s32 %r78, %r77, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r79, 0, %r78, %p17;
mad.lo.s32 %r80, %r14, %r36, %r79;
mul.wide.s32 %rd46, %r80, 4;
add.s64 %rd7, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB16_23;

ld.global.f32 %f111, [%rd7];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd45], %f120;

BB16_23:
st.global.f32 [%rd7], %f120;

BB16_24:
bar.sync 0;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 2;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p19, %r83, %r39;
@%p19 bra BB16_2;

BB16_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<96>;
.reg .b64 %rd<47>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd16, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB17_25;

cvta.to.global.u64 %rd3, %rd16;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd4, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd6, %r38, 4;
shl.b32 %r58, %r39, 2;
mul.wide.s32 %rd7, %r58, 4;
mov.u32 %r87, 0;

BB17_2:
mov.u32 %r59, %ctaid.x;
shl.b32 %r60, %r59, 2;
add.s32 %r13, %r60, %r87;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB17_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r61, 0;
st.shared.u32 [%rd4], %r61;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB17_20;

mov.u32 %r88, %r8;

BB17_5:
mov.u32 %r15, %r88;
add.s32 %r62, %r15, 16;
min.s32 %r63, %r62, %r41;
min.s32 %r16, %r63, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r64, 1;
sub.s32 %r65, %r64, %r41;
mul.lo.s32 %r66, %r65, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r67, 0, %r66, %p6;
mad.lo.s32 %r18, %r17, %r39, %r67;
add.s32 %r68, %r16, -12;
setp.lt.s32	%p7, %r17, %r68;
mul.wide.s32 %rd23, %r18, 4;
add.s64 %rd8, %rd2, %rd23;
add.s64 %rd9, %rd8, %rd7;
add.s64 %rd10, %rd9, %rd7;
@%p7 bra BB17_12;
bra.uni BB17_6;

BB17_12:
ld.global.f32 %f24, [%rd8];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd9];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+16], %f27;
ld.global.f32 %f28, [%rd10];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+32], %f29;
add.s64 %rd26, %rd10, %rd7;
ld.global.f32 %f30, [%rd26];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+48], %f31;
bra.uni BB17_13;

BB17_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB17_11;
bra.uni BB17_7;

BB17_11:
ld.global.f32 %f18, [%rd8];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd9];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+16], %f21;
ld.global.f32 %f22, [%rd10];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+32], %f23;
bra.uni BB17_13;

BB17_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB17_10;
bra.uni BB17_8;

BB17_10:
ld.global.f32 %f14, [%rd8];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r72, %r18, %r58;
mul.wide.s32 %rd24, %r72, 4;
add.s64 %rd25, %rd2, %rd24;
ld.global.f32 %f16, [%rd25];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+16], %f17;
bra.uni BB17_13;

BB17_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB17_13;

ld.global.f32 %f12, [%rd8];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB17_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB17_19;
bra.uni BB17_14;

BB17_14:
mad.lo.s32 %r95, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r73, %r20, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r73, 1;
mov.u32 %r93, %r10;
mov.u32 %r94, %r10;
@%p11 bra BB17_16;

BB17_15:
mov.u32 %r21, %r94;
mul.wide.s32 %rd31, %r95, 4;
add.s64 %rd27, %rd1, %rd31;

	ld.global.cv.f32 %f34, [%rd27];

	mul.wide.s32 %rd32, %r21, 4;
add.s64 %rd34, %rd22, %rd32;
ld.shared.f32 %f38, [%rd34];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd28, %rd27, %rd6;

	ld.global.cv.f32 %f35, [%rd28];

	ld.shared.f32 %f40, [%rd34+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd29, %rd28, %rd6;

	ld.global.cv.f32 %f36, [%rd29];

	ld.shared.f32 %f42, [%rd34+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd30, %rd29, %rd6;

	ld.global.cv.f32 %f37, [%rd30];

	ld.shared.f32 %f44, [%rd34+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r95, %r95, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r74, %r24, %r10;
setp.lt.s32	%p12, %r74, %r73;
mov.u32 %r93, %r24;
mov.u32 %r94, %r24;
mov.f32 %f118, %f119;
@%p12 bra BB17_15;

BB17_16:
mov.f32 %f117, %f118;
mov.u32 %r92, %r93;
sub.s32 %r76, %r92, %r10;
setp.ge.s32	%p13, %r76, %r20;
mov.f32 %f116, %f117;
@%p13 bra BB17_18;

BB17_17:
mul.wide.s32 %rd36, %r95, 4;
add.s64 %rd35, %rd1, %rd36;

	ld.global.cv.f32 %f45, [%rd35];

	mul.wide.s32 %rd37, %r92, 4;
add.s64 %rd39, %rd22, %rd37;
ld.shared.f32 %f46, [%rd39];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r95, %r95, %r38;
add.s32 %r92, %r92, 1;
sub.s32 %r77, %r92, %r10;
setp.lt.s32	%p14, %r77, %r20;
mov.f32 %f116, %f117;
@%p14 bra BB17_17;

BB17_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB17_19:
setp.lt.s32	%p15, %r62, %r9;
mov.u32 %r88, %r62;
@%p15 bra BB17_5;

BB17_20:
add.s32 %r79, %r2, 3;
setp.lt.u32	%p2, %r79, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB17_24;
bra.uni BB17_21;

BB17_21:
add.s64 %rd42, %rd18, %rd20;
ld.shared.f32 %f49, [%rd42];
ld.shared.f32 %f50, [%rd42+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd42+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd42+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd42+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd42+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd42+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd42+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd42+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd42+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd42+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd42+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd42+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd42+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd42+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd42+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd42+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd42+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd42+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd42+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd42+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd42+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd42+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd42+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd42+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd42+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd42+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd42+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd42+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd42+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd42+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd42+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd42], %f120;
mov.u32 %r80, 1;
sub.s32 %r81, %r80, %r40;
mul.lo.s32 %r82, %r81, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r83, 0, %r82, %p18;
mad.lo.s32 %r84, %r14, %r37, %r83;
mul.wide.s32 %rd43, %r84, 4;
add.s64 %rd11, %rd3, %rd43;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB17_23;

ld.global.f32 %f111, [%rd11];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd42], %f120;

BB17_23:
st.global.f32 [%rd11], %f120;

BB17_24:
bar.sync 0;
mov.u32 %r85, %nctaid.x;
shl.b32 %r86, %r85, 2;
add.s32 %r87, %r86, %r87;
setp.lt.s32	%p20, %r87, %r40;
@%p20 bra BB17_2;

BB17_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<89>;
.reg .b64 %rd<43>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd15, %rd10;
ld.global.f32 %f1, [%rd15];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB18_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd14;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd16, %r49, 16;
mov.u64 %rd17, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 4;
add.s64 %rd5, %rd18, %rd19;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
add.s32 %r56, %r10, %r3;
mul.wide.s32 %rd20, %r56, 4;
mov.u64 %rd21, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd21, %rd20;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd7, %r37, 4;
mov.u32 %r80, 0;

BB18_2:
mov.u32 %r57, %ctaid.x;
shl.b32 %r58, %r57, 2;
add.s32 %r13, %r58, %r80;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB18_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r59, 0;
st.shared.u32 [%rd5], %r59;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB18_20;

mov.u32 %r81, %r8;

BB18_5:
mov.u32 %r15, %r81;
add.s32 %r60, %r15, 16;
min.s32 %r61, %r60, %r40;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r62, %r17, %r38;
add.s32 %r63, %r16, -12;
setp.lt.s32	%p6, %r17, %r63;
mul.wide.s32 %rd22, %r62, 4;
add.s64 %rd8, %rd3, %rd22;
@%p6 bra BB18_12;
bra.uni BB18_6;

BB18_12:
ld.global.f32 %f24, [%rd8];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd8+16];
ld.global.f32 %f27, [%rd8+32];
ld.global.f32 %f28, [%rd8+48];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+16], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+32], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB18_13;

BB18_6:
add.s32 %r64, %r16, -8;
setp.lt.s32	%p7, %r17, %r64;
@%p7 bra BB18_11;
bra.uni BB18_7;

BB18_11:
ld.global.f32 %f18, [%rd8];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd8+16];
ld.global.f32 %f21, [%rd8+32];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+16], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB18_13;

BB18_7:
add.s32 %r65, %r16, -4;
setp.lt.s32	%p8, %r17, %r65;
@%p8 bra BB18_10;
bra.uni BB18_8;

BB18_10:
ld.global.f32 %f14, [%rd8];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd8+16];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB18_13;

BB18_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB18_13;

ld.global.f32 %f12, [%rd8];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB18_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB18_19;
bra.uni BB18_14;

BB18_14:
mad.lo.s32 %r88, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r66, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r66, 1;
mov.u32 %r86, %r10;
mov.u32 %r87, %r10;
@%p10 bra BB18_16;

BB18_15:
mov.u32 %r20, %r87;
mul.wide.s32 %rd27, %r88, 4;
add.s64 %rd23, %rd1, %rd27;

	ld.global.cv.f32 %f34, [%rd23];

	mul.wide.s32 %rd28, %r20, 4;
add.s64 %rd30, %rd21, %rd28;
ld.shared.f32 %f38, [%rd30];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd24, %rd23, %rd7;

	ld.global.cv.f32 %f35, [%rd24];

	ld.shared.f32 %f40, [%rd30+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd25, %rd24, %rd7;

	ld.global.cv.f32 %f36, [%rd25];

	ld.shared.f32 %f42, [%rd30+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd26, %rd25, %rd7;

	ld.global.cv.f32 %f37, [%rd26];

	ld.shared.f32 %f44, [%rd30+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r88, %r88, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r67, %r23, %r10;
setp.lt.s32	%p11, %r67, %r66;
mov.u32 %r86, %r23;
mov.u32 %r87, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB18_15;

BB18_16:
mov.f32 %f117, %f118;
mov.u32 %r85, %r86;
sub.s32 %r69, %r85, %r10;
setp.ge.s32	%p12, %r69, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB18_18;

BB18_17:
mul.wide.s32 %rd32, %r88, 4;
add.s64 %rd31, %rd1, %rd32;

	ld.global.cv.f32 %f45, [%rd31];

	mul.wide.s32 %rd33, %r85, 4;
add.s64 %rd35, %rd21, %rd33;
ld.shared.f32 %f46, [%rd35];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r88, %r88, %r37;
add.s32 %r85, %r85, 1;
sub.s32 %r70, %r85, %r10;
setp.lt.s32	%p13, %r70, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB18_17;

BB18_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB18_19:
setp.lt.s32	%p14, %r60, %r9;
mov.u32 %r81, %r60;
@%p14 bra BB18_5;

BB18_20:
add.s32 %r72, %r2, 3;
setp.lt.u32	%p2, %r72, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB18_24;
bra.uni BB18_21;

BB18_21:
add.s64 %rd38, %rd17, %rd19;
ld.shared.f32 %f49, [%rd38];
ld.shared.f32 %f50, [%rd38+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd38+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd38+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd38+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd38+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd38+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd38+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd38+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd38+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd38+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd38+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd38+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd38+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd38+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd38+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd38+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd38+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd38+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd38+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd38+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd38+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd38+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd38+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd38+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd38+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd38+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd38+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd38+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd38+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd38+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd38+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd38], %f120;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r39;
mul.lo.s32 %r75, %r74, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r76, 0, %r75, %p17;
mad.lo.s32 %r77, %r14, %r36, %r76;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd39, %r77, 4;
add.s64 %rd9, %rd4, %rd39;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB18_23;

ld.global.f32 %f111, [%rd9];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd38], %f120;

BB18_23:
st.global.f32 [%rd9], %f120;

BB18_24:
bar.sync 0;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 2;
add.s32 %r80, %r79, %r80;
setp.lt.s32	%p19, %r80, %r39;
@%p19 bra BB18_2;

BB18_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<121>;
.reg .b32 %r<98>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd16, %rd11;
cvta.to.global.u64 %rd2, %rd14;
ld.global.f32 %f1, [%rd16];
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB19_25;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd4, %rd15;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd5, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd7, %r38, 4;
mov.u32 %r89, 0;

BB19_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 2;
add.s32 %r13, %r59, %r89;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB19_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r60, 0;
st.shared.u32 [%rd5], %r60;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB19_20;

mov.u32 %r90, %r8;

BB19_5:
mov.u32 %r15, %r90;
add.s32 %r61, %r15, 16;
min.s32 %r62, %r61, %r41;
min.s32 %r16, %r62, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r41;
mul.lo.s32 %r65, %r64, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r66, 0, %r65, %p6;
mad.lo.s32 %r18, %r17, %r39, %r66;
add.s32 %r67, %r16, -12;
setp.lt.s32	%p7, %r17, %r67;
mul.wide.s32 %rd23, %r18, 4;
add.s64 %rd8, %rd2, %rd23;
shl.b32 %r68, %r39, 2;
mul.wide.s32 %rd24, %r68, 4;
add.s64 %rd9, %rd8, %rd24;
@%p7 bra BB19_12;
bra.uni BB19_6;

BB19_12:
ld.global.f32 %f24, [%rd8];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.f32 %f26, [%rd9];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+16], %f27;
add.s64 %rd30, %rd9, %rd24;
ld.global.f32 %f28, [%rd30];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+32], %f29;
add.s64 %rd31, %rd30, %rd24;
ld.global.f32 %f30, [%rd31];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB19_13;

BB19_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB19_11;
bra.uni BB19_7;

BB19_11:
ld.global.f32 %f18, [%rd8];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.f32 %f20, [%rd9];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+16], %f21;
add.s64 %rd28, %rd9, %rd24;
ld.global.f32 %f22, [%rd28];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB19_13;

BB19_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB19_10;
bra.uni BB19_8;

BB19_10:
ld.global.f32 %f14, [%rd8];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
add.s32 %r72, %r18, %r68;
mul.wide.s32 %rd25, %r72, 4;
add.s64 %rd26, %rd2, %rd25;
ld.global.f32 %f16, [%rd26];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB19_13;

BB19_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB19_13;

ld.global.f32 %f12, [%rd8];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB19_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB19_19;
bra.uni BB19_14;

BB19_14:
mad.lo.s32 %r97, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r75, %r20, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r75, 1;
mov.u32 %r95, %r10;
mov.u32 %r96, %r10;
@%p11 bra BB19_16;

BB19_15:
mov.u32 %r21, %r96;
mul.wide.s32 %rd36, %r97, 4;
add.s64 %rd32, %rd1, %rd36;

	ld.global.cv.f32 %f34, [%rd32];

	mul.wide.s32 %rd37, %r21, 4;
add.s64 %rd39, %rd22, %rd37;
ld.shared.f32 %f38, [%rd39];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd33, %rd32, %rd7;

	ld.global.cv.f32 %f35, [%rd33];

	ld.shared.f32 %f40, [%rd39+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd34, %rd33, %rd7;

	ld.global.cv.f32 %f36, [%rd34];

	ld.shared.f32 %f42, [%rd39+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd35, %rd34, %rd7;

	ld.global.cv.f32 %f37, [%rd35];

	ld.shared.f32 %f44, [%rd39+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r97, %r97, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r76, %r24, %r10;
setp.lt.s32	%p12, %r76, %r75;
mov.u32 %r95, %r24;
mov.u32 %r96, %r24;
mov.f32 %f118, %f119;
@%p12 bra BB19_15;

BB19_16:
mov.f32 %f117, %f118;
mov.u32 %r94, %r95;
sub.s32 %r78, %r94, %r10;
setp.ge.s32	%p13, %r78, %r20;
mov.f32 %f116, %f117;
@%p13 bra BB19_18;

BB19_17:
mul.wide.s32 %rd41, %r97, 4;
add.s64 %rd40, %rd1, %rd41;

	ld.global.cv.f32 %f45, [%rd40];

	mul.wide.s32 %rd42, %r94, 4;
add.s64 %rd44, %rd22, %rd42;
ld.shared.f32 %f46, [%rd44];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r97, %r97, %r38;
add.s32 %r94, %r94, 1;
sub.s32 %r79, %r94, %r10;
setp.lt.s32	%p14, %r79, %r20;
mov.f32 %f116, %f117;
@%p14 bra BB19_17;

BB19_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB19_19:
setp.lt.s32	%p15, %r61, %r9;
mov.u32 %r90, %r61;
@%p15 bra BB19_5;

BB19_20:
add.s32 %r81, %r2, 3;
setp.lt.u32	%p2, %r81, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB19_24;
bra.uni BB19_21;

BB19_21:
add.s64 %rd47, %rd18, %rd20;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd47+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd47+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd47+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd47+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd47+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd47+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd47+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd47+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd47+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd47+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd47+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd47+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd47+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd47+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd47+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd47+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd47+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd47+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd47+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd47+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd47+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd47+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd47+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd47+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd47], %f120;
mov.u32 %r82, 1;
sub.s32 %r83, %r82, %r40;
mul.lo.s32 %r84, %r83, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r85, 0, %r84, %p18;
mad.lo.s32 %r86, %r14, %r37, %r85;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd48, %r86, 4;
add.s64 %rd10, %rd4, %rd48;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB19_23;

ld.global.f32 %f111, [%rd10];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd47], %f120;

BB19_23:
st.global.f32 [%rd10], %f120;

BB19_24:
bar.sync 0;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 2;
add.s32 %r89, %r88, %r89;
setp.lt.s32	%p20, %r89, %r40;
@%p20 bra BB19_2;

BB19_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<107>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 28;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -16;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB20_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 4;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 64;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 7;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 29;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 3;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 6;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd32, %r65, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 16, %r67;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r97, 0;
mov.u32 %r96, %r97;

BB20_2:
shl.b32 %r69, %r58, 4;
add.s32 %r16, %r69, %r97;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB20_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r98, 0;
st.shared.u32 [%rd4], %r98;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB20_21;

mov.u32 %r99, %r8;

BB20_5:
mov.u32 %r19, %r99;
add.s32 %r72, %r19, 64;
min.s32 %r73, %r72, %r47;
min.s32 %r20, %r73, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r74, %r21, %r45;
add.s32 %r75, %r20, -48;
setp.lt.s32	%p6, %r21, %r75;
mul.wide.s32 %rd35, %r74, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB20_12;
bra.uni BB20_6;

BB20_12:
ld.global.f32 %f24, [%rd9];
mul.f32 %f25, %f24, %f10;
ld.global.f32 %f26, [%rd9+64];
ld.global.f32 %f27, [%rd9+128];
ld.global.f32 %f28, [%rd9+192];
st.shared.f32 [%rd5], %f25;
mul.f32 %f29, %f26, %f10;
st.shared.f32 [%rd5+64], %f29;
mul.f32 %f30, %f27, %f10;
st.shared.f32 [%rd5+128], %f30;
mul.f32 %f31, %f28, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB20_13;

BB20_6:
add.s32 %r76, %r20, -32;
setp.lt.s32	%p7, %r21, %r76;
@%p7 bra BB20_11;
bra.uni BB20_7;

BB20_11:
ld.global.f32 %f18, [%rd9];
mul.f32 %f19, %f18, %f10;
ld.global.f32 %f20, [%rd9+64];
ld.global.f32 %f21, [%rd9+128];
st.shared.f32 [%rd5], %f19;
mul.f32 %f22, %f20, %f10;
st.shared.f32 [%rd5+64], %f22;
mul.f32 %f23, %f21, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB20_13;

BB20_7:
add.s32 %r77, %r20, -16;
setp.lt.s32	%p8, %r21, %r77;
@%p8 bra BB20_10;
bra.uni BB20_8;

BB20_10:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+64];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB20_13;

BB20_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB20_13;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB20_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB20_20;
bra.uni BB20_14;

BB20_14:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r105, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r79, %r23, -3;
shl.b32 %r80, %r44, 6;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 4;
mad.lo.s32 %r83, %r82, %r96, %r12;
mad.lo.s32 %r84, %r80, %r98, %r83;
mul.wide.s32 %rd36, %r84, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r100, 0;
setp.lt.s32	%p10, %r79, 1;
mov.u32 %r103, %r10;
mov.u32 %r104, %r10;
@%p10 bra BB20_16;

BB20_15:
mov.u32 %r25, %r104;

	ld.global.cv.f32 %f34, [%rd52];

	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f35, [%rd38];

	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f36, [%rd39];

	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f37, [%rd40];

	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r27, %r25, 4;
add.s32 %r105, %r105, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r100, %r100, 4;
setp.lt.s32	%p11, %r100, %r79;
mov.u32 %r103, %r27;
mov.u32 %r104, %r27;
mov.f32 %f70, %f71;
@%p11 bra BB20_15;

BB20_16:
mov.f32 %f68, %f70;
sub.s32 %r86, %r103, %r10;
setp.ge.s32	%p12, %r86, %r23;
@%p12 bra BB20_19;

mul.wide.s32 %rd41, %r103, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r106, %r13, %r103;
mul.wide.s32 %rd43, %r105, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f69, %f68;

BB20_18:

	ld.global.cv.f32 %f45, [%rd54];

	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r106, %r106, 1;
setp.lt.s32	%p13, %r106, %r23;
mov.f32 %f68, %f69;
@%p13 bra BB20_18;

BB20_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB20_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r98, %r98, 1;
mov.u32 %r99, %r72;
@%p14 bra BB20_5;

BB20_21:
add.s32 %r88, %r1, 15;
setp.lt.u32	%p2, %r88, 31;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB20_25;
bra.uni BB20_22;

BB20_22:
add.s64 %rd47, %rd29, %rd31;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd47], %f72;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r46;
mul.lo.s32 %r91, %r90, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r92, 0, %r91, %p17;
mad.lo.s32 %r93, %r17, %r43, %r92;
mul.wide.s32 %rd48, %r93, 4;
add.s64 %rd22, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB20_24;

ld.global.f32 %f63, [%rd22];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd47], %f72;

BB20_24:
st.global.f32 [%rd22], %f72;

BB20_25:
bar.sync 0;
mov.u32 %r94, %nctaid.x;
shl.b32 %r95, %r94, 4;
add.s32 %r97, %r95, %r97;
setp.lt.s32	%p19, %r97, %r46;
add.s32 %r96, %r96, 1;
@%p19 bra BB20_2;

BB20_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<116>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB21_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 4;
shl.b32 %r70, %r47, 4;
mul.wide.s32 %rd9, %r70, 4;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB21_2:
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 4;
mad.lo.s32 %r16, %r72, %r105, %r12;
shl.b32 %r74, %r60, 4;
add.s32 %r17, %r74, %r106;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB21_26;

add.s32 %r18, %r17, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB21_21;

mov.u32 %r108, %r8;

BB21_5:
mov.u32 %r20, %r108;
add.s32 %r77, %r20, 64;
min.s32 %r78, %r77, %r49;
min.s32 %r21, %r78, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r49;
mul.lo.s32 %r81, %r80, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r82, 0, %r81, %p6;
mad.lo.s32 %r23, %r22, %r47, %r82;
add.s32 %r83, %r21, -48;
setp.lt.s32	%p7, %r22, %r83;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB21_12;
bra.uni BB21_6;

BB21_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.f32 %f26, [%rd11];
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+64], %f27;
add.s64 %rd43, %rd11, %rd9;
ld.global.f32 %f28, [%rd43];
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+128], %f29;
add.s64 %rd44, %rd43, %rd9;
ld.global.f32 %f30, [%rd44];
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB21_13;

BB21_6:
add.s32 %r84, %r21, -32;
setp.lt.s32	%p8, %r22, %r84;
@%p8 bra BB21_11;
bra.uni BB21_7;

BB21_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.f32 %f20, [%rd11];
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+64], %f21;
add.s64 %rd41, %rd11, %rd9;
ld.global.f32 %f22, [%rd41];
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB21_13;

BB21_7:
add.s32 %r85, %r21, -16;
setp.lt.s32	%p9, %r22, %r85;
@%p9 bra BB21_10;
bra.uni BB21_8;

BB21_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
add.s32 %r87, %r23, %r70;
mul.wide.s32 %rd38, %r87, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB21_13;

BB21_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB21_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB21_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB21_20;
bra.uni BB21_14;

BB21_14:
mov.u64 %rd62, %rd6;
mad.lo.s32 %r114, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r91, %r25, -3;
shl.b32 %r92, %r46, 6;
mad.lo.s32 %r93, %r92, %r107, %r16;
mul.wide.s32 %rd45, %r93, 4;
add.s64 %rd61, %rd27, %rd45;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r91, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB21_16;

BB21_15:
mov.u32 %r27, %r113;

	ld.global.cv.f32 %f34, [%rd61];

	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd47, %rd61, %rd8;

	ld.global.cv.f32 %f35, [%rd47];

	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd48, %rd47, %rd8;

	ld.global.cv.f32 %f36, [%rd48];

	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f32 %f37, [%rd49];

	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r91;
mov.u32 %r112, %r29;
mov.u32 %r113, %r29;
mov.f32 %f70, %f71;
@%p12 bra BB21_15;

BB21_16:
mov.f32 %f68, %f70;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r25;
@%p13 bra BB21_19;

mul.wide.s32 %rd50, %r112, 4;
add.s64 %rd64, %rd35, %rd50;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd52, %r114, 4;
add.s64 %rd63, %rd27, %rd52;
mov.f32 %f69, %f68;

BB21_18:

	ld.global.cv.f32 %f45, [%rd63];

	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r25;
mov.f32 %f68, %f69;
@%p14 bra BB21_18;

BB21_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB21_20:
setp.lt.s32	%p15, %r77, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r77;
@%p15 bra BB21_5;

BB21_21:
add.s32 %r97, %r1, 15;
setp.lt.u32	%p2, %r97, 31;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB21_25;
bra.uni BB21_22;

BB21_22:
add.s64 %rd56, %rd31, %rd33;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd56+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd56+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd56+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd56+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd56], %f72;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r48;
mul.lo.s32 %r100, %r99, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r18, %r45, %r101;
mul.wide.s32 %rd57, %r102, 4;
add.s64 %rd24, %rd3, %rd57;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB21_24;

ld.global.f32 %f63, [%rd24];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd56], %f72;

BB21_24:
st.global.f32 [%rd24], %f72;

BB21_25:
bar.sync 0;
add.s32 %r106, %r72, %r106;
setp.lt.s32	%p20, %r106, %r48;
add.s32 %r105, %r105, 1;
@%p20 bra BB21_2;

BB21_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<123>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB22_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 16, %r65;
shl.b32 %r66, %r42, 2;
mul.wide.s32 %rd8, %r66, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB22_2:
shl.b32 %r68, %r56, 4;
add.s32 %r69, %r68, %r113;
setp.ge.s32	%p4, %r69, %r44;
@%p4 bra BB22_26;

mov.u32 %r114, 0;
st.shared.u32 [%rd5], %r114;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB22_21;

mov.u32 %r115, %r8;

BB22_5:
mov.u32 %r16, %r115;
add.s32 %r72, %r16, 64;
min.s32 %r73, %r72, %r45;
min.s32 %r17, %r73, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r74, %r18, %r43;
add.s32 %r75, %r17, -48;
setp.lt.s32	%p6, %r18, %r75;
mul.wide.s32 %rd37, %r74, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB22_12;
bra.uni BB22_6;

BB22_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
ld.global.f32 %f26, [%rd10+64];
ld.global.f32 %f27, [%rd10+128];
ld.global.f32 %f28, [%rd10+192];
st.shared.f32 [%rd6], %f25;
mul.f32 %f29, %f1, %f26;
st.shared.f32 [%rd6+64], %f29;
mul.f32 %f30, %f1, %f27;
st.shared.f32 [%rd6+128], %f30;
mul.f32 %f31, %f1, %f28;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB22_13;

BB22_6:
add.s32 %r76, %r17, -32;
setp.lt.s32	%p7, %r18, %r76;
@%p7 bra BB22_11;
bra.uni BB22_7;

BB22_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
ld.global.f32 %f20, [%rd10+64];
ld.global.f32 %f21, [%rd10+128];
st.shared.f32 [%rd6], %f19;
mul.f32 %f22, %f1, %f20;
st.shared.f32 [%rd6+64], %f22;
mul.f32 %f23, %f1, %f21;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB22_13;

BB22_7:
add.s32 %r77, %r17, -16;
setp.lt.s32	%p8, %r18, %r77;
@%p8 bra BB22_10;
bra.uni BB22_8;

BB22_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+64];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB22_13;

BB22_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB22_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB22_13:
add.s32 %r81, %r69, %r2;
setp.lt.s32	%p1, %r81, %r44;
bar.sync 0;
@!%p1 bra BB22_20;
bra.uni BB22_14;

BB22_14:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r121, %r16, %r42, %r81;
sub.s32 %r20, %r17, %r16;
add.s32 %r87, %r20, -3;
shl.b32 %r88, %r42, 6;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 4;
mad.lo.s32 %r91, %r90, %r112, %r11;
mad.lo.s32 %r92, %r88, %r114, %r91;
mul.wide.s32 %rd38, %r92, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r116, 0;
setp.lt.s32	%p10, %r87, 1;
mov.u32 %r119, %r10;
mov.u32 %r120, %r10;
@%p10 bra BB22_16;

BB22_15:
mov.u32 %r23, %r120;

	ld.global.cv.f32 %f34, [%rd54];

	ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f35, [%rd40];

	ld.shared.f32 %f40, [%rd55+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f36, [%rd41];

	ld.shared.f32 %f42, [%rd55+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f37, [%rd42];

	ld.shared.f32 %f44, [%rd55+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r121, %r121, %r66;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r116, %r116, 4;
setp.lt.s32	%p11, %r116, %r87;
mov.u32 %r119, %r25;
mov.u32 %r120, %r25;
mov.f32 %f70, %f71;
@%p11 bra BB22_15;

BB22_16:
mov.f32 %f68, %f70;
sub.s32 %r94, %r119, %r10;
setp.ge.s32	%p12, %r94, %r20;
@%p12 bra BB22_19;

mul.wide.s32 %rd43, %r119, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r122, %r12, %r119;
mul.wide.s32 %rd45, %r121, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f69, %f68;

BB22_18:

	ld.global.cv.f32 %f45, [%rd56];

	ld.shared.f32 %f46, [%rd57];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p13, %r122, %r20;
mov.f32 %f68, %f69;
@%p13 bra BB22_18;

BB22_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB22_20:
setp.lt.s32	%p14, %r72, %r9;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r72;
@%p14 bra BB22_5;

BB22_21:
add.s32 %r96, %r1, 15;
setp.lt.u32	%p2, %r96, 31;
bar.sync 0;
add.s32 %r100, %r69, %r2;
setp.lt.s32	%p15, %r100, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB22_25;
bra.uni BB22_22;

BB22_22:
add.s64 %rd49, %rd31, %rd33;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd49+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd49+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd49+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd49+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd49+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd49+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd49], %f72;
mov.u32 %r105, 1;
sub.s32 %r106, %r105, %r44;
mul.lo.s32 %r107, %r106, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r108, 0, %r107, %p17;
mad.lo.s32 %r109, %r100, %r41, %r108;
ld.global.f32 %f9, [%rd1];
mul.wide.s32 %rd50, %r109, 4;
add.s64 %rd23, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB22_24;

ld.global.f32 %f63, [%rd23];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd49], %f72;

BB22_24:
st.global.f32 [%rd23], %f72;

BB22_25:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r111, %r110, 4;
add.s32 %r113, %r111, %r113;
setp.lt.s32	%p19, %r113, %r44;
add.s32 %r112, %r112, 1;
@%p19 bra BB22_2;

BB22_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<115>;
.reg .b64 %rd<67>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB23_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB23_2:
shl.b32 %r71, %r60, 4;
add.s32 %r16, %r71, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB23_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB23_21;

mov.u32 %r107, %r8;

BB23_5:
mov.u32 %r19, %r107;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 4;
mad.lo.s32 %r20, %r75, %r104, %r12;
add.s32 %r76, %r19, 64;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -48;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB23_12;
bra.uni BB23_6;

BB23_12:
ld.global.f32 %f24, [%rd10];
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
shl.b32 %r88, %r47, 4;
mul.wide.s32 %rd43, %r88, 4;
add.s64 %rd44, %rd10, %rd43;
ld.global.f32 %f26, [%rd44];
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+64], %f27;
add.s64 %rd45, %rd44, %rd43;
ld.global.f32 %f28, [%rd45];
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+128], %f29;
add.s64 %rd46, %rd45, %rd43;
ld.global.f32 %f30, [%rd46];
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB23_13;

BB23_6:
add.s32 %r83, %r21, -32;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB23_11;
bra.uni BB23_7;

BB23_11:
ld.global.f32 %f18, [%rd10];
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
shl.b32 %r87, %r47, 4;
mul.wide.s32 %rd40, %r87, 4;
add.s64 %rd41, %rd10, %rd40;
ld.global.f32 %f20, [%rd41];
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+64], %f21;
add.s64 %rd42, %rd41, %rd40;
ld.global.f32 %f22, [%rd42];
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB23_13;

BB23_7:
add.s32 %r84, %r21, -16;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB23_10;
bra.uni BB23_8;

BB23_10:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r85, %r47, 4;
add.s32 %r86, %r23, %r85;
mul.wide.s32 %rd38, %r86, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB23_13;

BB23_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB23_13;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB23_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB23_20;
bra.uni BB23_14;

BB23_14:
mov.u64 %rd64, %rd7;
mad.lo.s32 %r113, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 6;
mad.lo.s32 %r92, %r91, %r106, %r20;
mul.wide.s32 %rd47, %r92, 4;
add.s64 %rd63, %rd26, %rd47;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB23_16;

BB23_15:
mov.u32 %r27, %r112;

	ld.global.cv.f32 %f34, [%rd63];

	ld.shared.f32 %f38, [%rd64];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd49, %rd63, %rd9;

	ld.global.cv.f32 %f35, [%rd49];

	ld.shared.f32 %f40, [%rd64+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.f32 %f36, [%rd50];

	ld.shared.f32 %f42, [%rd64+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f32 %f37, [%rd51];

	ld.shared.f32 %f44, [%rd64+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd64, %rd64, 16;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r90;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f32 %f70, %f71;
@%p12 bra BB23_15;

BB23_16:
mov.f32 %f68, %f70;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB23_19;

mul.wide.s32 %rd52, %r111, 4;
add.s64 %rd66, %rd35, %rd52;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd54, %r113, 4;
add.s64 %rd65, %rd26, %rd54;
mov.f32 %f69, %f68;

BB23_18:

	ld.global.cv.f32 %f45, [%rd65];

	ld.shared.f32 %f46, [%rd66];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd66, %rd66, 4;
add.s64 %rd65, %rd65, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
mov.f32 %f68, %f69;
@%p14 bra BB23_18;

BB23_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB23_20:
setp.lt.s32	%p15, %r76, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r76;
@%p15 bra BB23_5;

BB23_21:
add.s32 %r96, %r1, 15;
setp.lt.u32	%p2, %r96, 31;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB23_25;
bra.uni BB23_22;

BB23_22:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f49, [%rd58];
ld.shared.f32 %f50, [%rd58+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd58+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd58+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd58+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd58+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd58+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd58+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd58], %f72;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r17, %r45, %r100;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd59, %r101, 4;
add.s64 %rd23, %rd4, %rd59;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB23_24;

ld.global.f32 %f63, [%rd23];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd58], %f72;

BB23_24:
st.global.f32 [%rd23], %f72;

BB23_25:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 4;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p20, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p20 bra BB23_2;

BB23_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<75>;
.reg .b32 %r<72>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB24_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd34, %rd8;

BB24_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r66;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB24_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r67, 0;
st.shared.u32 [%rd2], %r67;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB24_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB24_5:
mov.u32 %r10, %r67;
add.s32 %r67, %r10, 256;
min.s32 %r11, %r67, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 4;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB24_8;
bra.uni BB24_6;

BB24_8:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.f32 %f16, [%rd17];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB24_9;

BB24_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB24_9;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB24_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB24_15;
bra.uni BB24_10;

BB24_10:
add.s32 %r71, %r9, %r10;
add.s32 %r70, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r68, %r3;
@%p9 bra BB24_12;

BB24_11:
mov.u32 %r17, %r68;
mul.wide.s32 %rd22, %r71, 4;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.f32 %f20, [%rd18];

	mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f24, [%rd25];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r55, %r71, 16;
mul.wide.s32 %rd26, %r55, 4;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.f32 %f21, [%rd19];

	ld.shared.f32 %f26, [%rd25+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r56, %r71, 32;
mul.wide.s32 %rd27, %r56, 4;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.f32 %f22, [%rd20];

	ld.shared.f32 %f28, [%rd25+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r57, %r71, 48;
mul.wide.s32 %rd28, %r57, 4;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.f32 %f23, [%rd21];

	ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r22, %r70, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r68, %r22;
mov.f32 %f72, %f73;
@%p10 bra BB24_11;

BB24_12:
mov.f32 %f71, %f72;
sub.s32 %r69, %r70, %r10;
setp.ge.s32	%p11, %r69, %r16;
mov.f32 %f70, %f71;
@%p11 bra BB24_14;

BB24_13:
mul.wide.s32 %rd30, %r71, 4;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.f32 %f31, [%rd29];

	mul.wide.s32 %rd31, %r69, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r10;
setp.lt.s32	%p12, %r69, %r16;
mov.f32 %f70, %f71;
@%p12 bra BB24_13;

BB24_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB24_15:
setp.lt.s32	%p13, %r67, %r34;
@%p13 bra BB24_5;

BB24_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB24_20;
bra.uni BB24_17;

BB24_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd4], %f74;
sub.s32 %r60, %r44, %r35;
mul.lo.s32 %r61, %r60, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r62, 0, %r61, %p16;
mad.lo.s32 %r63, %r8, %r38, %r62;
mul.wide.s32 %rd35, %r63, 4;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB24_19;

ld.global.f32 %f65, [%rd6];
fma.rn.f32 %f74, %f65, %f11, %f74;
st.shared.f32 [%rd4], %f74;

BB24_19:
st.global.f32 [%rd6], %f74;

BB24_20:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p18, %r66, %r35;
@%p18 bra BB24_2;

BB24_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<75>;
.reg .b32 %r<71>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB25_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r65, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB25_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r65;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB25_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r66, 0;
st.shared.u32 [%rd2], %r66;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB25_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB25_5:
mov.u32 %r11, %r66;
add.s32 %r66, %r11, 256;
min.s32 %r12, %r66, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 4;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB25_8;
bra.uni BB25_6;

BB25_8:
ld.global.f32 %f14, [%rd4];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB25_9;

BB25_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB25_9;

ld.global.f32 %f12, [%rd4];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB25_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB25_15;
bra.uni BB25_10;

BB25_10:
add.s32 %r70, %r10, %r11;
add.s32 %r69, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r67, %r3;
@%p10 bra BB25_12;

BB25_11:
mov.u32 %r18, %r67;
mul.wide.s32 %rd25, %r70, 4;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.f32 %f20, [%rd21];

	mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f24, [%rd28];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r58, %r70, 16;
mul.wide.s32 %rd29, %r58, 4;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.f32 %f21, [%rd22];

	ld.shared.f32 %f26, [%rd28+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r59, %r70, 32;
mul.wide.s32 %rd30, %r59, 4;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.f32 %f22, [%rd23];

	ld.shared.f32 %f28, [%rd28+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r60, %r70, 48;
mul.wide.s32 %rd31, %r60, 4;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.f32 %f23, [%rd24];

	ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r70, %r70, 64;
add.s32 %r69, %r69, 64;
sub.s32 %r23, %r69, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r67, %r23;
mov.f32 %f72, %f73;
@%p11 bra BB25_11;

BB25_12:
mov.f32 %f71, %f72;
sub.s32 %r68, %r69, %r11;
setp.ge.s32	%p12, %r68, %r17;
mov.f32 %f70, %f71;
@%p12 bra BB25_14;

BB25_13:
mul.wide.s32 %rd33, %r70, 4;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.f32 %f31, [%rd32];

	mul.wide.s32 %rd34, %r68, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r70, %r70, 16;
add.s32 %r69, %r69, 16;
sub.s32 %r68, %r69, %r11;
setp.lt.s32	%p13, %r68, %r17;
mov.f32 %f70, %f71;
@%p13 bra BB25_13;

BB25_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB25_15:
setp.lt.s32	%p14, %r66, %r35;
@%p14 bra BB25_5;

BB25_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB25_20;
bra.uni BB25_17;

BB25_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd14], %f74;
mad.lo.s32 %r62, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r62, 4;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB25_19;

ld.global.f32 %f65, [%rd5];
fma.rn.f32 %f74, %f9, %f65, %f74;
st.shared.f32 [%rd14], %f74;

BB25_19:
st.global.f32 [%rd5], %f74;

BB25_20:
mov.u32 %r63, %nctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p18, %r65, %r36;
@%p18 bra BB25_2;

BB25_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<75>;
.reg .b32 %r<72>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB26_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd34, %rd8;

BB26_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r66;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB26_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r67, 0;
st.shared.u32 [%rd2], %r67;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB26_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB26_5:
mov.u32 %r10, %r67;
add.s32 %r67, %r10, 256;
min.s32 %r11, %r67, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 4;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB26_8;
bra.uni BB26_6;

BB26_8:
ld.global.f32 %f14, [%rd5];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.f32 %f16, [%rd17];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB26_9;

BB26_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB26_9;

ld.global.f32 %f12, [%rd5];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB26_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB26_15;
bra.uni BB26_10;

BB26_10:
add.s32 %r71, %r9, %r10;
add.s32 %r70, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r68, %r3;
@%p9 bra BB26_12;

BB26_11:
mov.u32 %r17, %r68;
mul.wide.s32 %rd22, %r71, 4;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.f32 %f20, [%rd18];

	mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f24, [%rd25];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r55, %r71, 16;
mul.wide.s32 %rd26, %r55, 4;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.f32 %f21, [%rd19];

	ld.shared.f32 %f26, [%rd25+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r56, %r71, 32;
mul.wide.s32 %rd27, %r56, 4;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.f32 %f22, [%rd20];

	ld.shared.f32 %f28, [%rd25+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r57, %r71, 48;
mul.wide.s32 %rd28, %r57, 4;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.f32 %f23, [%rd21];

	ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r22, %r70, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r68, %r22;
mov.f32 %f72, %f73;
@%p10 bra BB26_11;

BB26_12:
mov.f32 %f71, %f72;
sub.s32 %r69, %r70, %r10;
setp.ge.s32	%p11, %r69, %r16;
mov.f32 %f70, %f71;
@%p11 bra BB26_14;

BB26_13:
mul.wide.s32 %rd30, %r71, 4;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.f32 %f31, [%rd29];

	mul.wide.s32 %rd31, %r69, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r10;
setp.lt.s32	%p12, %r69, %r16;
mov.f32 %f70, %f71;
@%p12 bra BB26_13;

BB26_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB26_15:
setp.lt.s32	%p13, %r67, %r34;
@%p13 bra BB26_5;

BB26_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB26_20;
bra.uni BB26_17;

BB26_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd4], %f74;
sub.s32 %r60, %r44, %r35;
mul.lo.s32 %r61, %r60, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r62, 0, %r61, %p16;
mad.lo.s32 %r63, %r8, %r38, %r62;
mul.wide.s32 %rd35, %r63, 4;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB26_19;

ld.global.f32 %f65, [%rd6];
fma.rn.f32 %f74, %f65, %f11, %f74;
st.shared.f32 [%rd4], %f74;

BB26_19:
st.global.f32 [%rd6], %f74;

BB26_20:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p18, %r66, %r35;
@%p18 bra BB26_2;

BB26_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .f32 %f<75>;
.reg .b32 %r<71>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB27_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r65, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB27_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r65;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB27_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r66, 0;
st.shared.u32 [%rd2], %r66;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB27_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB27_5:
mov.u32 %r11, %r66;
add.s32 %r66, %r11, 256;
min.s32 %r12, %r66, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 4;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB27_8;
bra.uni BB27_6;

BB27_8:
ld.global.f32 %f14, [%rd4];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.f32 %f16, [%rd20];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB27_9;

BB27_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB27_9;

ld.global.f32 %f12, [%rd4];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB27_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB27_15;
bra.uni BB27_10;

BB27_10:
add.s32 %r70, %r10, %r11;
add.s32 %r69, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r67, %r3;
@%p10 bra BB27_12;

BB27_11:
mov.u32 %r18, %r67;
mul.wide.s32 %rd25, %r70, 4;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.f32 %f20, [%rd21];

	mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f24, [%rd28];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r58, %r70, 16;
mul.wide.s32 %rd29, %r58, 4;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.f32 %f21, [%rd22];

	ld.shared.f32 %f26, [%rd28+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r59, %r70, 32;
mul.wide.s32 %rd30, %r59, 4;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.f32 %f22, [%rd23];

	ld.shared.f32 %f28, [%rd28+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r60, %r70, 48;
mul.wide.s32 %rd31, %r60, 4;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.f32 %f23, [%rd24];

	ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r70, %r70, 64;
add.s32 %r69, %r69, 64;
sub.s32 %r23, %r69, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r67, %r23;
mov.f32 %f72, %f73;
@%p11 bra BB27_11;

BB27_12:
mov.f32 %f71, %f72;
sub.s32 %r68, %r69, %r11;
setp.ge.s32	%p12, %r68, %r17;
mov.f32 %f70, %f71;
@%p12 bra BB27_14;

BB27_13:
mul.wide.s32 %rd33, %r70, 4;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.f32 %f31, [%rd32];

	mul.wide.s32 %rd34, %r68, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r70, %r70, 16;
add.s32 %r69, %r69, 16;
sub.s32 %r68, %r69, %r11;
setp.lt.s32	%p13, %r68, %r17;
mov.f32 %f70, %f71;
@%p13 bra BB27_13;

BB27_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB27_15:
setp.lt.s32	%p14, %r66, %r35;
@%p14 bra BB27_5;

BB27_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB27_20;
bra.uni BB27_17;

BB27_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd14], %f74;
mad.lo.s32 %r62, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r62, 4;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB27_19;

ld.global.f32 %f65, [%rd5];
fma.rn.f32 %f74, %f9, %f65, %f74;
st.shared.f32 [%rd14], %f74;

BB27_19:
st.global.f32 [%rd5], %f74;

BB27_20:
mov.u32 %r63, %nctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p18, %r65, %r36;
@%p18 bra BB27_2;

BB27_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<46>;
.reg .b32 %r<100>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB28_23;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r57, %r47;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 8;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd32, %r60, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
mad.lo.s32 %r12, %r58, 128, %r62;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 4;
mov.u32 %r90, 0;
mov.u32 %r89, %r90;

BB28_2:
shl.b32 %r64, %r58, 7;
add.s32 %r16, %r64, %r90;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB28_23;

add.s32 %r17, %r16, %r2;
mov.u32 %r91, 0;
st.shared.u32 [%rd4], %r91;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB28_17;

mov.u32 %r92, %r8;

BB28_5:
mov.u32 %r19, %r92;
add.s32 %r67, %r19, 256;
min.s32 %r68, %r67, %r47;
min.s32 %r20, %r68, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r69, %r21, %r45;
add.s32 %r70, %r20, -128;
setp.lt.s32	%p6, %r21, %r70;
mul.wide.s32 %rd35, %r69, 4;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB28_8;
bra.uni BB28_6;

BB28_8:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
ld.global.f32 %f16, [%rd9+512];
st.shared.f32 [%rd5], %f15;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB28_9;

BB28_6:
setp.ge.s32	%p7, %r21, %r20;
@%p7 bra BB28_9;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB28_9:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB28_16;
bra.uni BB28_10;

BB28_10:
mov.u64 %rd53, %rd6;
mad.lo.s32 %r98, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r72, %r23, -3;
shl.b32 %r73, %r44, 8;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 7;
mad.lo.s32 %r76, %r75, %r89, %r12;
mad.lo.s32 %r77, %r73, %r91, %r76;
mul.wide.s32 %rd36, %r77, 4;
add.s64 %rd52, %rd25, %rd36;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r93, 0;
setp.lt.s32	%p8, %r72, 1;
mov.u32 %r96, %r10;
mov.u32 %r97, %r10;
@%p8 bra BB28_12;

BB28_11:
mov.u32 %r25, %r97;

	ld.global.cv.f32 %f20, [%rd52];

	ld.shared.f32 %f24, [%rd53];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd38, %rd52, %rd8;

	ld.global.cv.f32 %f21, [%rd38];

	ld.shared.f32 %f26, [%rd53+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.f32 %f22, [%rd39];

	ld.shared.f32 %f28, [%rd53+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f32 %f23, [%rd40];

	ld.shared.f32 %f30, [%rd53+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r27, %r25, 4;
add.s32 %r98, %r98, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r93, %r93, 4;
setp.lt.s32	%p9, %r93, %r72;
mov.u32 %r96, %r27;
mov.u32 %r97, %r27;
mov.f32 %f43, %f44;
@%p9 bra BB28_11;

BB28_12:
mov.f32 %f41, %f43;
sub.s32 %r79, %r96, %r10;
setp.ge.s32	%p10, %r79, %r23;
@%p10 bra BB28_15;

mul.wide.s32 %rd41, %r96, 4;
add.s64 %rd55, %rd33, %rd41;
add.s32 %r99, %r13, %r96;
mul.wide.s32 %rd43, %r98, 4;
add.s64 %rd54, %rd25, %rd43;
mov.f32 %f42, %f41;

BB28_14:

	ld.global.cv.f32 %f31, [%rd54];

	ld.shared.f32 %f32, [%rd55];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r99, %r99, 1;
setp.lt.s32	%p11, %r99, %r23;
mov.f32 %f41, %f42;
@%p11 bra BB28_14;

BB28_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB28_16:
setp.lt.s32	%p12, %r67, %r9;
add.s32 %r91, %r91, 1;
mov.u32 %r92, %r67;
@%p12 bra BB28_5;

BB28_17:
add.s32 %r81, %r1, 127;
setp.lt.u32	%p2, %r81, 255;
bar.sync 0;
setp.lt.s32	%p13, %r17, %r46;
and.pred %p14, %p13, %p2;
@!%p14 bra BB28_22;
bra.uni BB28_18;

BB28_18:
setp.neu.f32	%p15, %f11, 0f00000000;
mov.u32 %r82, 1;
sub.s32 %r83, %r82, %r46;
mul.lo.s32 %r84, %r83, %r43;
setp.gt.s32	%p16, %r43, -1;
selp.b32	%r85, 0, %r84, %p16;
mad.lo.s32 %r86, %r17, %r43, %r85;
mul.wide.s32 %rd45, %r86, 4;
add.s64 %rd22, %rd3, %rd45;
@%p15 bra BB28_20;
bra.uni BB28_19;

BB28_20:
ld.global.f32 %f35, [%rd22];
add.s64 %rd51, %rd29, %rd31;
ld.shared.f32 %f36, [%rd51];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd51], %f45;
bra.uni BB28_21;

BB28_19:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f32 %f45, [%rd48];

BB28_21:
st.global.f32 [%rd22], %f45;

BB28_22:
bar.sync 0;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 7;
add.s32 %r90, %r88, %r90;
setp.lt.s32	%p17, %r90, %r46;
add.s32 %r89, %r89, 1;
@%p17 bra BB28_2;

BB28_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<46>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd26;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB29_23;

cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd28, %r58, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 8;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd32, %r61, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd7, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 4;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB29_2:
shl.b32 %r65, %r59, 7;
add.s32 %r16, %r65, %r96;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB29_23;

add.s32 %r17, %r16, %r2;
mov.u32 %r97, 0;
st.shared.u32 [%rd4], %r97;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB29_17;

mov.u32 %r98, %r8;

BB29_5:
mov.u32 %r19, %r98;
add.s32 %r68, %r19, 256;
min.s32 %r69, %r68, %r48;
min.s32 %r20, %r69, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r70, 1;
sub.s32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r73, 0, %r72, %p6;
mad.lo.s32 %r22, %r21, %r46, %r73;
add.s32 %r74, %r20, -128;
setp.lt.s32	%p7, %r21, %r74;
mul.wide.s32 %rd35, %r22, 4;
add.s64 %rd9, %rd1, %rd35;
@%p7 bra BB29_8;
bra.uni BB29_6;

BB29_8:
ld.global.f32 %f14, [%rd9];
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
shl.b32 %r75, %r46, 7;
add.s32 %r76, %r22, %r75;
mul.wide.s32 %rd36, %r76, 4;
add.s64 %rd37, %rd1, %rd36;
ld.global.f32 %f16, [%rd37];
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB29_9;

BB29_6:
setp.ge.s32	%p8, %r21, %r20;
@%p8 bra BB29_9;

ld.global.f32 %f12, [%rd9];
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB29_9:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB29_16;
bra.uni BB29_10;

BB29_10:
mov.u64 %rd55, %rd6;
mad.lo.s32 %r104, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r78, %r24, -3;
shl.b32 %r79, %r45, 8;
mov.u32 %r80, %nctaid.x;
shl.b32 %r81, %r80, 7;
mad.lo.s32 %r82, %r81, %r95, %r12;
mad.lo.s32 %r83, %r79, %r97, %r82;
mul.wide.s32 %rd38, %r83, 4;
add.s64 %rd54, %rd25, %rd38;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r99, 0;
setp.lt.s32	%p9, %r78, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p9 bra BB29_12;

BB29_11:
mov.u32 %r26, %r103;

	ld.global.cv.f32 %f20, [%rd54];

	ld.shared.f32 %f24, [%rd55];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd40, %rd54, %rd8;

	ld.global.cv.f32 %f21, [%rd40];

	ld.shared.f32 %f26, [%rd55+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd41, %rd40, %rd8;

	ld.global.cv.f32 %f22, [%rd41];

	ld.shared.f32 %f28, [%rd55+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd42, %rd41, %rd8;

	ld.global.cv.f32 %f23, [%rd42];

	ld.shared.f32 %f30, [%rd55+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r28, %r26, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd7;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p10, %r99, %r78;
mov.u32 %r102, %r28;
mov.u32 %r103, %r28;
mov.f32 %f43, %f44;
@%p10 bra BB29_11;

BB29_12:
mov.f32 %f41, %f43;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p11, %r85, %r24;
@%p11 bra BB29_15;

mul.wide.s32 %rd43, %r102, 4;
add.s64 %rd57, %rd33, %rd43;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd45, %r104, 4;
add.s64 %rd56, %rd25, %rd45;
mov.f32 %f42, %f41;

BB29_14:

	ld.global.cv.f32 %f31, [%rd56];

	ld.shared.f32 %f32, [%rd57];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd8;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p12, %r105, %r24;
mov.f32 %f41, %f42;
@%p12 bra BB29_14;

BB29_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB29_16:
setp.lt.s32	%p13, %r68, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r68;
@%p13 bra BB29_5;

BB29_17:
add.s32 %r87, %r1, 127;
setp.lt.u32	%p2, %r87, 255;
bar.sync 0;
setp.lt.s32	%p14, %r17, %r47;
and.pred %p15, %p14, %p2;
@!%p15 bra BB29_22;
bra.uni BB29_18;

BB29_18:
setp.neu.f32	%p16, %f11, 0f00000000;
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r47;
mul.lo.s32 %r90, %r89, %r44;
setp.gt.s32	%p17, %r44, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r44, %r91;
mul.wide.s32 %rd47, %r92, 4;
add.s64 %rd22, %rd3, %rd47;
@%p16 bra BB29_20;
bra.uni BB29_19;

BB29_20:
ld.global.f32 %f35, [%rd22];
add.s64 %rd53, %rd29, %rd31;
ld.shared.f32 %f36, [%rd53];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd53], %f45;
bra.uni BB29_21;

BB29_19:
add.s64 %rd50, %rd29, %rd31;
ld.shared.f32 %f45, [%rd50];

BB29_21:
st.global.f32 [%rd22], %f45;

BB29_22:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 7;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p18, %r96, %r47;
add.s32 %r95, %r95, 1;
@%p18 bra BB29_2;

BB29_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<46>;
.reg .b32 %r<116>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB30_23;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 8;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
shl.b32 %r61, %r42, 2;
mul.wide.s32 %rd8, %r61, 4;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 4;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB30_2:
shl.b32 %r63, %r56, 7;
add.s32 %r64, %r63, %r106;
setp.ge.s32	%p4, %r64, %r44;
@%p4 bra BB30_23;

mov.u32 %r107, 0;
st.shared.u32 [%rd5], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB30_17;

mov.u32 %r108, %r8;

BB30_5:
mov.u32 %r16, %r108;
add.s32 %r67, %r16, 256;
min.s32 %r68, %r67, %r45;
min.s32 %r17, %r68, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r69, %r18, %r43;
add.s32 %r70, %r17, -128;
setp.lt.s32	%p6, %r18, %r70;
mul.wide.s32 %rd37, %r69, 4;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB30_8;
bra.uni BB30_6;

BB30_8:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
ld.global.f32 %f16, [%rd10+512];
st.shared.f32 [%rd6], %f15;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB30_9;

BB30_6:
setp.ge.s32	%p7, %r18, %r17;
@%p7 bra BB30_9;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB30_9:
add.s32 %r74, %r64, %r2;
setp.lt.s32	%p1, %r74, %r44;
bar.sync 0;
@!%p1 bra BB30_16;
bra.uni BB30_10;

BB30_10:
mov.u64 %rd55, %rd7;
mad.lo.s32 %r114, %r16, %r42, %r74;
sub.s32 %r20, %r17, %r16;
add.s32 %r80, %r20, -3;
shl.b32 %r81, %r42, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 7;
mad.lo.s32 %r84, %r83, %r105, %r11;
mad.lo.s32 %r85, %r81, %r107, %r84;
mul.wide.s32 %rd38, %r85, 4;
add.s64 %rd54, %rd26, %rd38;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r109, 0;
setp.lt.s32	%p8, %r80, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p8 bra BB30_12;

BB30_11:
mov.u32 %r23, %r113;

	ld.global.cv.f32 %f20, [%rd54];

	ld.shared.f32 %f24, [%rd55];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd40, %rd54, %rd9;

	ld.global.cv.f32 %f21, [%rd40];

	ld.shared.f32 %f26, [%rd55+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.f32 %f22, [%rd41];

	ld.shared.f32 %f28, [%rd55+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f32 %f23, [%rd42];

	ld.shared.f32 %f30, [%rd55+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r25, %r23, 4;
add.s32 %r114, %r114, %r61;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p9, %r109, %r80;
mov.u32 %r112, %r25;
mov.u32 %r113, %r25;
mov.f32 %f43, %f44;
@%p9 bra BB30_11;

BB30_12:
mov.f32 %f41, %f43;
sub.s32 %r87, %r112, %r10;
setp.ge.s32	%p10, %r87, %r20;
@%p10 bra BB30_15;

mul.wide.s32 %rd43, %r112, 4;
add.s64 %rd57, %rd35, %rd43;
add.s32 %r115, %r12, %r112;
mul.wide.s32 %rd45, %r114, 4;
add.s64 %rd56, %rd26, %rd45;
mov.f32 %f42, %f41;

BB30_14:

	ld.global.cv.f32 %f31, [%rd56];

	ld.shared.f32 %f32, [%rd57];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p11, %r115, %r20;
mov.f32 %f41, %f42;
@%p11 bra BB30_14;

BB30_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB30_16:
setp.lt.s32	%p12, %r67, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r67;
@%p12 bra BB30_5;

BB30_17:
add.s32 %r89, %r1, 127;
setp.lt.u32	%p2, %r89, 255;
bar.sync 0;
add.s32 %r93, %r64, %r2;
setp.lt.s32	%p13, %r93, %r44;
and.pred %p14, %p13, %p2;
@!%p14 bra BB30_22;
bra.uni BB30_18;

BB30_18:
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r44;
mul.lo.s32 %r100, %r99, %r41;
setp.gt.s32	%p15, %r41, -1;
selp.b32	%r101, 0, %r100, %p15;
mad.lo.s32 %r102, %r93, %r41, %r101;
ld.global.f32 %f8, [%rd1];
setp.neu.f32	%p16, %f8, 0f00000000;
mul.wide.s32 %rd47, %r102, 4;
add.s64 %rd23, %rd4, %rd47;
@%p16 bra BB30_20;
bra.uni BB30_19;

BB30_20:
ld.global.f32 %f35, [%rd23];
add.s64 %rd53, %rd31, %rd33;
ld.shared.f32 %f36, [%rd53];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd53], %f45;
bra.uni BB30_21;

BB30_19:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f32 %f45, [%rd50];

BB30_21:
st.global.f32 [%rd23], %f45;

BB30_22:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 7;
add.s32 %r106, %r104, %r106;
setp.lt.s32	%p17, %r106, %r44;
add.s32 %r105, %r105, 1;
@%p17 bra BB30_2;

BB30_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<46>;
.reg .b32 %r<106>;
.reg .b64 %rd<60>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB31_23;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r59, %r49;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
mad.lo.s32 %r12, %r60, 128, %r64;
mul.wide.s32 %rd8, %r11, 4;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 4;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB31_2:
shl.b32 %r66, %r60, 7;
add.s32 %r16, %r66, %r96;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB31_23;

add.s32 %r17, %r16, %r2;
mov.u32 %r97, 0;
st.shared.u32 [%rd5], %r97;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB31_17;

mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 7;
mad.lo.s32 %r18, %r70, %r95, %r12;
mov.u32 %r98, %r8;

BB31_5:
mov.u32 %r20, %r98;
add.s32 %r71, %r20, 256;
min.s32 %r72, %r71, %r49;
min.s32 %r21, %r72, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r23, %r22, %r47, %r76;
add.s32 %r77, %r21, -128;
setp.lt.s32	%p7, %r22, %r77;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB31_8;
bra.uni BB31_6;

BB31_8:
ld.global.f32 %f14, [%rd10];
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r78, %r47, 7;
add.s32 %r79, %r23, %r78;
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd39, %rd1, %rd38;
ld.global.f32 %f16, [%rd39];
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB31_9;

BB31_6:
setp.ge.s32	%p8, %r22, %r21;
@%p8 bra BB31_9;

ld.global.f32 %f12, [%rd10];
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB31_9:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB31_16;
bra.uni BB31_10;

BB31_10:
shl.b32 %r81, %r46, 8;
mad.lo.s32 %r82, %r81, %r97, %r18;
mul.wide.s32 %rd40, %r82, 4;
add.s64 %rd56, %rd26, %rd40;
mov.u64 %rd57, %rd7;
mad.lo.s32 %r104, %r20, %r46, %r17;
sub.s32 %r25, %r21, %r20;
add.s32 %r83, %r25, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r99, 0;
setp.lt.s32	%p9, %r83, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p9 bra BB31_12;

BB31_11:
mov.u32 %r27, %r103;

	ld.global.cv.f32 %f20, [%rd56];

	ld.shared.f32 %f24, [%rd57];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd42, %rd56, %rd9;

	ld.global.cv.f32 %f21, [%rd42];

	ld.shared.f32 %f26, [%rd57+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd43, %rd42, %rd9;

	ld.global.cv.f32 %f22, [%rd43];

	ld.shared.f32 %f28, [%rd57+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd44, %rd43, %rd9;

	ld.global.cv.f32 %f23, [%rd44];

	ld.shared.f32 %f30, [%rd57+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r29, %r27, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd57, %rd57, 16;
add.s64 %rd56, %rd56, %rd8;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p10, %r99, %r83;
mov.u32 %r102, %r29;
mov.u32 %r103, %r29;
mov.f32 %f43, %f44;
@%p10 bra BB31_11;

BB31_12:
mov.f32 %f41, %f43;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p11, %r85, %r25;
@%p11 bra BB31_15;

mul.wide.s32 %rd45, %r102, 4;
add.s64 %rd59, %rd35, %rd45;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd47, %r104, 4;
add.s64 %rd58, %rd26, %rd47;
mov.f32 %f42, %f41;

BB31_14:

	ld.global.cv.f32 %f31, [%rd58];

	ld.shared.f32 %f32, [%rd59];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd59, %rd59, 4;
add.s64 %rd58, %rd58, %rd9;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p12, %r105, %r25;
mov.f32 %f41, %f42;
@%p12 bra BB31_14;

BB31_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB31_16:
setp.lt.s32	%p13, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p13 bra BB31_5;

BB31_17:
add.s32 %r87, %r1, 127;
setp.lt.u32	%p2, %r87, 255;
bar.sync 0;
setp.lt.s32	%p14, %r17, %r48;
and.pred %p15, %p14, %p2;
@!%p15 bra BB31_22;
bra.uni BB31_18;

BB31_18:
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r48;
mul.lo.s32 %r90, %r89, %r45;
setp.gt.s32	%p16, %r45, -1;
selp.b32	%r91, 0, %r90, %p16;
mad.lo.s32 %r92, %r17, %r45, %r91;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p17, %f8, 0f00000000;
mul.wide.s32 %rd49, %r92, 4;
add.s64 %rd23, %rd4, %rd49;
@%p17 bra BB31_20;
bra.uni BB31_19;

BB31_20:
ld.global.f32 %f35, [%rd23];
add.s64 %rd55, %rd31, %rd33;
ld.shared.f32 %f36, [%rd55];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd55], %f45;
bra.uni BB31_21;

BB31_19:
add.s64 %rd52, %rd31, %rd33;
ld.shared.f32 %f45, [%rd52];

BB31_21:
st.global.f32 [%rd23], %f45;

BB31_22:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 7;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p18, %r96, %r48;
add.s32 %r95, %r95, 1;
@%p18 bra BB31_2;

BB31_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<47>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB32_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB32_8;

mov.f32 %f43, 0f00000000;

BB32_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB32_5;
bra.uni BB32_4;

BB32_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB32_7;

BB32_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f43, %f25, %f26, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB32_6;
bra.uni BB32_7;

BB32_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f43, %f20, %f21, %f24;

BB32_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB32_3;

BB32_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB32_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB32_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB32_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB32_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB32_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB32_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB32_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB32_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB32_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB32_21;
bra.uni BB32_18;

BB32_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
mul.wide.s32 %rd43, %r91, 4;
add.s64 %rd4, %rd42, %rd43;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f10, 0f00000000;
@%p17 bra BB32_20;

ld.global.f32 %f40, [%rd4];
mul.f32 %f44, %f40, %f10;

BB32_20:
mul.wide.s32 %rd44, %r23, 4;
add.s64 %rd46, %rd29, %rd44;
ld.shared.f32 %f41, [%rd46];
fma.rn.f32 %f42, %f41, %f9, %f44;
st.global.f32 [%rd4], %f42;

BB32_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB33_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB33_8;

mov.f32 %f43, 0f00000000;

BB33_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB33_5;
bra.uni BB33_4;

BB33_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB33_7;

BB33_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f43, %f24, %f25, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB33_6;
bra.uni BB33_7;

BB33_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f43, %f19, %f20, %f23;

BB33_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB33_3;

BB33_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB33_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB33_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB33_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB33_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB33_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB33_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB33_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB33_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB33_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB33_21;
bra.uni BB33_18;

BB33_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd6;
cvta.to.global.u64 %rd43, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.f32 %f7, [%rd42];
mul.wide.s32 %rd44, %r91, 4;
add.s64 %rd4, %rd43, %rd44;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f7, 0f00000000;
@%p17 bra BB33_20;

ld.global.f32 %f39, [%rd4];
mul.f32 %f44, %f39, %f7;

BB33_20:
cvta.to.global.u64 %rd45, %rd5;
mul.wide.s32 %rd46, %r23, 4;
add.s64 %rd48, %rd29, %rd46;
ld.global.f32 %f40, [%rd45];
ld.shared.f32 %f41, [%rd48];
fma.rn.f32 %f42, %f41, %f40, %f44;
st.global.f32 [%rd4], %f42;

BB33_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<38>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB34_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB34_8;

mov.f32 %f34, 0f00000000;

BB34_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB34_5;
bra.uni BB34_4;

BB34_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB34_7;

BB34_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f34, %f25, %f26, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB34_6;
bra.uni BB34_7;

BB34_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f34, %f20, %f21, %f24;

BB34_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB34_3;

BB34_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB34_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB34_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB34_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB34_15;
bra.uni BB34_12;

BB34_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd4, %rd33, %rd34;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f10, 0f00000000;
@%p14 bra BB34_14;

ld.global.f32 %f31, [%rd4];
mul.f32 %f35, %f31, %f10;

BB34_14:
mul.wide.s32 %rd35, %r23, 4;
add.s64 %rd37, %rd29, %rd35;
ld.shared.f32 %f32, [%rd37];
fma.rn.f32 %f33, %f32, %f9, %f35;
st.global.f32 [%rd4], %f33;

BB34_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<53>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB35_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB35_23;

mov.f32 %f59, 0f00000000;

BB35_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB35_17;
bra.uni BB35_4;

BB35_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB35_22;

BB35_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB35_20;
bra.uni BB35_19;

BB35_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f58, [%rd39];

	bra.uni BB35_21;

BB35_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f58, [%rd37];


BB35_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f59, %f58, %f46, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB35_18;
bra.uni BB35_22;

BB35_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB35_6;
bra.uni BB35_5;

BB35_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f54, [%rd15];

	bra.uni BB35_7;

BB35_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f54, [%rd13];


BB35_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f54, %f34, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB35_9;
bra.uni BB35_8;

BB35_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f55, [%rd21];

	bra.uni BB35_10;

BB35_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f55, [%rd19];


BB35_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f55, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB35_12;
bra.uni BB35_11;

BB35_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f56, [%rd27];

	bra.uni BB35_13;

BB35_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f56, [%rd25];


BB35_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f56, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB35_15;
bra.uni BB35_14;

BB35_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f57, [%rd33];

	bra.uni BB35_16;

BB35_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f57, [%rd31];


BB35_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f59, %f57, %f43, %f13;

BB35_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB35_3;

BB35_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB35_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB35_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB35_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB35_30;
bra.uni BB35_27;

BB35_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
mul.wide.s32 %rd49, %r99, 4;
add.s64 %rd7, %rd48, %rd49;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f28, 0f00000000;
@%p19 bra BB35_29;

ld.global.f32 %f51, [%rd7];
mul.f32 %f60, %f51, %f28;

BB35_29:
mul.wide.s32 %rd50, %r26, 4;
add.s64 %rd52, %rd44, %rd50;
ld.shared.f32 %f52, [%rd52];
fma.rn.f32 %f53, %f52, %f27, %f60;
st.global.f32 [%rd7], %f53;

BB35_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<41>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB36_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB36_8;

mov.f32 %f37, 0f00000000;

BB36_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB36_5;
bra.uni BB36_4;

BB36_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB36_7;

BB36_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f37, %f25, %f26, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB36_6;
bra.uni BB36_7;

BB36_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f37, %f20, %f21, %f24;

BB36_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB36_3;

BB36_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB36_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB36_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB36_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB36_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB36_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB36_17;
bra.uni BB36_14;

BB36_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
mul.wide.s32 %rd37, %r79, 4;
add.s64 %rd4, %rd36, %rd37;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f10, 0f00000000;
@%p15 bra BB36_16;

ld.global.f32 %f34, [%rd4];
mul.f32 %f38, %f34, %f10;

BB36_16:
mul.wide.s32 %rd38, %r23, 4;
add.s64 %rd40, %rd29, %rd38;
ld.shared.f32 %f35, [%rd40];
fma.rn.f32 %f36, %f35, %f9, %f38;
st.global.f32 [%rd4], %f36;

BB36_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<56>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB37_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB37_23;

mov.f32 %f62, 0f00000000;

BB37_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB37_17;
bra.uni BB37_4;

BB37_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB37_22;

BB37_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB37_20;
bra.uni BB37_19;

BB37_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f61, [%rd39];

	bra.uni BB37_21;

BB37_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f61, [%rd37];


BB37_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f62, %f61, %f46, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB37_18;
bra.uni BB37_22;

BB37_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB37_6;
bra.uni BB37_5;

BB37_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f57, [%rd15];

	bra.uni BB37_7;

BB37_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f57, [%rd13];


BB37_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f57, %f34, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB37_9;
bra.uni BB37_8;

BB37_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f58, [%rd21];

	bra.uni BB37_10;

BB37_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f58, [%rd19];


BB37_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f58, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB37_12;
bra.uni BB37_11;

BB37_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f59, [%rd27];

	bra.uni BB37_13;

BB37_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f59, [%rd25];


BB37_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f59, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB37_15;
bra.uni BB37_14;

BB37_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f60, [%rd33];

	bra.uni BB37_16;

BB37_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f60, [%rd31];


BB37_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f62, %f60, %f43, %f13;

BB37_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB37_3;

BB37_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB37_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB37_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB37_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB37_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB37_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB37_32;
bra.uni BB37_29;

BB37_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
mul.wide.s32 %rd52, %r105, 4;
add.s64 %rd7, %rd51, %rd52;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f28, 0f00000000;
@%p20 bra BB37_31;

ld.global.f32 %f54, [%rd7];
mul.f32 %f63, %f54, %f28;

BB37_31:
mul.wide.s32 %rd53, %r26, 4;
add.s64 %rd55, %rd44, %rd53;
ld.shared.f32 %f55, [%rd55];
fma.rn.f32 %f56, %f55, %f27, %f63;
st.global.f32 [%rd7], %f56;

BB37_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<44>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB38_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB38_8;

mov.f32 %f40, 0f00000000;

BB38_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB38_5;
bra.uni BB38_4;

BB38_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB38_7;

BB38_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f40, %f25, %f26, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB38_6;
bra.uni BB38_7;

BB38_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f40, %f20, %f21, %f24;

BB38_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB38_3;

BB38_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB38_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB38_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB38_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB38_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB38_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB38_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB38_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB38_19;
bra.uni BB38_16;

BB38_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
mul.wide.s32 %rd40, %r85, 4;
add.s64 %rd4, %rd39, %rd40;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f10, 0f00000000;
@%p16 bra BB38_18;

ld.global.f32 %f37, [%rd4];
mul.f32 %f41, %f37, %f10;

BB38_18:
mul.wide.s32 %rd41, %r23, 4;
add.s64 %rd43, %rd29, %rd41;
ld.shared.f32 %f38, [%rd43];
fma.rn.f32 %f39, %f38, %f9, %f41;
st.global.f32 [%rd4], %f39;

BB38_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<59>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB39_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB39_23;

mov.f32 %f65, 0f00000000;

BB39_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB39_17;
bra.uni BB39_4;

BB39_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB39_22;

BB39_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB39_20;
bra.uni BB39_19;

BB39_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f64, [%rd39];

	bra.uni BB39_21;

BB39_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f64, [%rd37];


BB39_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f65, %f64, %f46, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB39_18;
bra.uni BB39_22;

BB39_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB39_6;
bra.uni BB39_5;

BB39_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f60, [%rd15];

	bra.uni BB39_7;

BB39_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f60, [%rd13];


BB39_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f60, %f34, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB39_9;
bra.uni BB39_8;

BB39_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f61, [%rd21];

	bra.uni BB39_10;

BB39_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f61, [%rd19];


BB39_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f61, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB39_12;
bra.uni BB39_11;

BB39_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f62, [%rd27];

	bra.uni BB39_13;

BB39_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f62, [%rd25];


BB39_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f62, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB39_15;
bra.uni BB39_14;

BB39_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f63, [%rd33];

	bra.uni BB39_16;

BB39_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f63, [%rd31];


BB39_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f65, %f63, %f43, %f13;

BB39_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB39_3;

BB39_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB39_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB39_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB39_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB39_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB39_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB39_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB39_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB39_34;
bra.uni BB39_31;

BB39_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
mul.wide.s32 %rd55, %r111, 4;
add.s64 %rd7, %rd54, %rd55;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f28, 0f00000000;
@%p21 bra BB39_33;

ld.global.f32 %f57, [%rd7];
mul.f32 %f66, %f57, %f28;

BB39_33:
mul.wide.s32 %rd56, %r26, 4;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f32 %f58, [%rd58];
fma.rn.f32 %f59, %f58, %f27, %f66;
st.global.f32 [%rd7], %f59;

BB39_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<62>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB40_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB40_23;

mov.f32 %f68, 0f00000000;

BB40_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB40_17;
bra.uni BB40_4;

BB40_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB40_22;

BB40_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB40_20;
bra.uni BB40_19;

BB40_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f67, [%rd39];

	bra.uni BB40_21;

BB40_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f67, [%rd37];


BB40_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f68, %f67, %f46, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB40_18;
bra.uni BB40_22;

BB40_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB40_6;
bra.uni BB40_5;

BB40_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f63, [%rd15];

	bra.uni BB40_7;

BB40_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f63, [%rd13];


BB40_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f63, %f34, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB40_9;
bra.uni BB40_8;

BB40_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f64, [%rd21];

	bra.uni BB40_10;

BB40_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f64, [%rd19];


BB40_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f64, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB40_12;
bra.uni BB40_11;

BB40_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f65, [%rd27];

	bra.uni BB40_13;

BB40_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f65, [%rd25];


BB40_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f65, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB40_15;
bra.uni BB40_14;

BB40_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f66, [%rd33];

	bra.uni BB40_16;

BB40_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f66, [%rd31];


BB40_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f68, %f66, %f43, %f13;

BB40_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB40_3;

BB40_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB40_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB40_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB40_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB40_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB40_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB40_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB40_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB40_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f57, [%rd56];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB40_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB40_36;
bra.uni BB40_33;

BB40_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
mul.wide.s32 %rd58, %r117, 4;
add.s64 %rd7, %rd57, %rd58;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f28, 0f00000000;
@%p22 bra BB40_35;

ld.global.f32 %f60, [%rd7];
mul.f32 %f69, %f60, %f28;

BB40_35:
mul.wide.s32 %rd59, %r26, 4;
add.s64 %rd61, %rd44, %rd59;
ld.shared.f32 %f61, [%rd61];
fma.rn.f32 %f62, %f61, %f27, %f69;
st.global.f32 [%rd7], %f62;

BB40_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<50>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB41_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB41_8;

mov.f32 %f46, 0f00000000;

BB41_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB41_5;
bra.uni BB41_4;

BB41_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB41_7;

BB41_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f46, %f25, %f26, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB41_6;
bra.uni BB41_7;

BB41_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f46, %f20, %f21, %f24;

BB41_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB41_3;

BB41_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB41_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB41_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB41_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB41_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB41_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB41_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB41_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB41_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB41_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB41_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB41_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB41_23;
bra.uni BB41_20;

BB41_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
mul.wide.s32 %rd46, %r97, 4;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f10, 0f00000000;
@%p18 bra BB41_22;

ld.global.f32 %f43, [%rd4];
mul.f32 %f47, %f43, %f10;

BB41_22:
mul.wide.s32 %rd47, %r23, 4;
add.s64 %rd49, %rd29, %rd47;
ld.shared.f32 %f44, [%rd49];
fma.rn.f32 %f45, %f44, %f9, %f47;
st.global.f32 [%rd4], %f45;

BB41_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<65>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB42_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB42_23;

mov.f32 %f71, 0f00000000;

BB42_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB42_17;
bra.uni BB42_4;

BB42_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB42_22;

BB42_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB42_20;
bra.uni BB42_19;

BB42_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f70, [%rd39];

	bra.uni BB42_21;

BB42_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f70, [%rd37];


BB42_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f71, %f70, %f46, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB42_18;
bra.uni BB42_22;

BB42_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB42_6;
bra.uni BB42_5;

BB42_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f66, [%rd15];

	bra.uni BB42_7;

BB42_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f66, [%rd13];


BB42_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f66, %f34, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB42_9;
bra.uni BB42_8;

BB42_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f67, [%rd21];

	bra.uni BB42_10;

BB42_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f67, [%rd19];


BB42_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f67, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB42_12;
bra.uni BB42_11;

BB42_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f68, [%rd27];

	bra.uni BB42_13;

BB42_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f68, [%rd25];


BB42_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f68, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB42_15;
bra.uni BB42_14;

BB42_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f69, [%rd33];

	bra.uni BB42_16;

BB42_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f69, [%rd31];


BB42_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f71, %f69, %f43, %f13;

BB42_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB42_3;

BB42_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB42_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB42_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB42_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB42_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB42_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB42_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB42_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB42_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f57, [%rd56];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB42_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB42_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f60, [%rd59];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB42_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB42_38;
bra.uni BB42_35;

BB42_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
mul.wide.s32 %rd61, %r123, 4;
add.s64 %rd7, %rd60, %rd61;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f28, 0f00000000;
@%p23 bra BB42_37;

ld.global.f32 %f63, [%rd7];
mul.f32 %f72, %f63, %f28;

BB42_37:
mul.wide.s32 %rd62, %r26, 4;
add.s64 %rd64, %rd44, %rd62;
ld.shared.f32 %f64, [%rd64];
fma.rn.f32 %f65, %f64, %f27, %f72;
st.global.f32 [%rd7], %f65;

BB42_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<53>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB43_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB43_8;

mov.f32 %f49, 0f00000000;

BB43_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB43_5;
bra.uni BB43_4;

BB43_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB43_7;

BB43_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f26, [%rd25];

	fma.rn.f32 %f49, %f25, %f26, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB43_6;
bra.uni BB43_7;

BB43_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f15, [%rd11];

	fma.rn.f32 %f22, %f14, %f15, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f16, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f17, [%rd13];

	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f19, [%rd15];

	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f21, [%rd17];

	fma.rn.f32 %f49, %f20, %f21, %f24;

BB43_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB43_3;

BB43_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB43_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB43_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB43_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB43_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB43_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB43_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB43_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB43_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB43_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB43_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB43_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB43_21;

ld.shared.f32 %f42, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f43, [%rd47];
add.f32 %f44, %f42, %f43;
st.shared.f32 [%rd3], %f44;

BB43_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB43_25;
bra.uni BB43_22;

BB43_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
mul.wide.s32 %rd49, %r103, 4;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f10, 0f00000000;
@%p19 bra BB43_24;

ld.global.f32 %f46, [%rd4];
mul.f32 %f50, %f46, %f10;

BB43_24:
mul.wide.s32 %rd50, %r23, 4;
add.s64 %rd52, %rd29, %rd50;
ld.shared.f32 %f47, [%rd52];
fma.rn.f32 %f48, %f47, %f9, %f50;
st.global.f32 [%rd4], %f48;

BB43_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<68>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB44_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB44_23;

mov.f32 %f74, 0f00000000;

BB44_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB44_17;
bra.uni BB44_4;

BB44_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB44_22;

BB44_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB44_20;
bra.uni BB44_19;

BB44_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f73, [%rd39];

	bra.uni BB44_21;

BB44_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f73, [%rd37];


BB44_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f46, [%rd41];

	fma.rn.f32 %f74, %f73, %f46, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB44_18;
bra.uni BB44_22;

BB44_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB44_6;
bra.uni BB44_5;

BB44_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f69, [%rd15];

	bra.uni BB44_7;

BB44_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f69, [%rd13];


BB44_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f34, [%rd17];

	fma.rn.f32 %f5, %f69, %f34, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB44_9;
bra.uni BB44_8;

BB44_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f70, [%rd21];

	bra.uni BB44_10;

BB44_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f70, [%rd19];


BB44_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f37, [%rd23];

	fma.rn.f32 %f9, %f70, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB44_12;
bra.uni BB44_11;

BB44_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f71, [%rd27];

	bra.uni BB44_13;

BB44_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f71, [%rd25];


BB44_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f40, [%rd29];

	fma.rn.f32 %f13, %f71, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB44_15;
bra.uni BB44_14;

BB44_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f72, [%rd33];

	bra.uni BB44_16;

BB44_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f72, [%rd31];


BB44_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f43, [%rd35];

	fma.rn.f32 %f74, %f72, %f43, %f13;

BB44_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB44_3;

BB44_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB44_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB44_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f48, [%rd47];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB44_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB44_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f51, [%rd50];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB44_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB44_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f54, [%rd53];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB44_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB44_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f57, [%rd56];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB44_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB44_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f60, [%rd59];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB44_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB44_36;

ld.shared.f32 %f62, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 4;
add.s64 %rd62, %rd44, %rd60;
ld.shared.f32 %f63, [%rd62];
add.f32 %f64, %f62, %f63;
st.shared.f32 [%rd6], %f64;

BB44_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB44_40;
bra.uni BB44_37;

BB44_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
mul.wide.s32 %rd64, %r129, 4;
add.s64 %rd7, %rd63, %rd64;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f28, 0f00000000;
@%p24 bra BB44_39;

ld.global.f32 %f66, [%rd7];
mul.f32 %f75, %f66, %f28;

BB44_39:
mul.wide.s32 %rd65, %r26, 4;
add.s64 %rd67, %rd44, %rd65;
ld.shared.f32 %f67, [%rd67];
fma.rn.f32 %f68, %f67, %f27, %f75;
st.global.f32 [%rd7], %f68;

BB44_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB45_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB45_8;

mov.f32 %f34, 0f00000000;

BB45_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB45_5;
bra.uni BB45_4;

BB45_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB45_7;

BB45_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f34, %f24, %f25, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB45_6;
bra.uni BB45_7;

BB45_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f34, %f19, %f20, %f23;

BB45_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB45_3;

BB45_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB45_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB45_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB45_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB45_15;
bra.uni BB45_12;

BB45_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd6;
cvta.to.global.u64 %rd34, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.f32 %f7, [%rd33];
mul.wide.s32 %rd35, %r73, 4;
add.s64 %rd4, %rd34, %rd35;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f7, 0f00000000;
@%p14 bra BB45_14;

ld.global.f32 %f30, [%rd4];
mul.f32 %f35, %f30, %f7;

BB45_14:
cvta.to.global.u64 %rd36, %rd5;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd39, %rd29, %rd37;
ld.global.f32 %f31, [%rd36];
ld.shared.f32 %f32, [%rd39];
fma.rn.f32 %f33, %f32, %f31, %f35;
st.global.f32 [%rd4], %f33;

BB45_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB46_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB46_23;

mov.f32 %f59, 0f00000000;

BB46_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB46_17;
bra.uni BB46_4;

BB46_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB46_22;

BB46_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB46_20;
bra.uni BB46_19;

BB46_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f58, [%rd39];

	bra.uni BB46_21;

BB46_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f58, [%rd37];


BB46_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f59, %f58, %f45, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB46_18;
bra.uni BB46_22;

BB46_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB46_6;
bra.uni BB46_5;

BB46_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f54, [%rd15];

	bra.uni BB46_7;

BB46_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f54, [%rd13];


BB46_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f54, %f33, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB46_9;
bra.uni BB46_8;

BB46_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f55, [%rd21];

	bra.uni BB46_10;

BB46_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f55, [%rd19];


BB46_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f55, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB46_12;
bra.uni BB46_11;

BB46_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f56, [%rd27];

	bra.uni BB46_13;

BB46_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f56, [%rd25];


BB46_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f56, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB46_15;
bra.uni BB46_14;

BB46_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f57, [%rd33];

	bra.uni BB46_16;

BB46_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f57, [%rd31];


BB46_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f59, %f57, %f42, %f13;

BB46_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB46_3;

BB46_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB46_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB46_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB46_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB46_30;
bra.uni BB46_27;

BB46_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd9;
cvta.to.global.u64 %rd49, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.f32 %f25, [%rd48];
mul.wide.s32 %rd50, %r99, 4;
add.s64 %rd7, %rd49, %rd50;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f25, 0f00000000;
@%p19 bra BB46_29;

ld.global.f32 %f50, [%rd7];
mul.f32 %f60, %f50, %f25;

BB46_29:
cvta.to.global.u64 %rd51, %rd8;
mul.wide.s32 %rd52, %r26, 4;
add.s64 %rd54, %rd44, %rd52;
ld.global.f32 %f51, [%rd51];
ld.shared.f32 %f52, [%rd54];
fma.rn.f32 %f53, %f52, %f51, %f60;
st.global.f32 [%rd7], %f53;

BB46_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB47_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB47_8;

mov.f32 %f37, 0f00000000;

BB47_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB47_5;
bra.uni BB47_4;

BB47_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB47_7;

BB47_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f37, %f24, %f25, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB47_6;
bra.uni BB47_7;

BB47_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f37, %f19, %f20, %f23;

BB47_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB47_3;

BB47_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB47_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB47_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB47_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB47_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB47_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB47_17;
bra.uni BB47_14;

BB47_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd6;
cvta.to.global.u64 %rd37, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.f32 %f7, [%rd36];
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd4, %rd37, %rd38;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f7, 0f00000000;
@%p15 bra BB47_16;

ld.global.f32 %f33, [%rd4];
mul.f32 %f38, %f33, %f7;

BB47_16:
cvta.to.global.u64 %rd39, %rd5;
mul.wide.s32 %rd40, %r23, 4;
add.s64 %rd42, %rd29, %rd40;
ld.global.f32 %f34, [%rd39];
ld.shared.f32 %f35, [%rd42];
fma.rn.f32 %f36, %f35, %f34, %f38;
st.global.f32 [%rd4], %f36;

BB47_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB48_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB48_23;

mov.f32 %f62, 0f00000000;

BB48_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB48_17;
bra.uni BB48_4;

BB48_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB48_22;

BB48_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB48_20;
bra.uni BB48_19;

BB48_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f61, [%rd39];

	bra.uni BB48_21;

BB48_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f61, [%rd37];


BB48_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f62, %f61, %f45, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB48_18;
bra.uni BB48_22;

BB48_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB48_6;
bra.uni BB48_5;

BB48_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f57, [%rd15];

	bra.uni BB48_7;

BB48_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f57, [%rd13];


BB48_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f57, %f33, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB48_9;
bra.uni BB48_8;

BB48_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f58, [%rd21];

	bra.uni BB48_10;

BB48_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f58, [%rd19];


BB48_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f58, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB48_12;
bra.uni BB48_11;

BB48_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f59, [%rd27];

	bra.uni BB48_13;

BB48_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f59, [%rd25];


BB48_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f59, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB48_15;
bra.uni BB48_14;

BB48_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f60, [%rd33];

	bra.uni BB48_16;

BB48_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f60, [%rd31];


BB48_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f62, %f60, %f42, %f13;

BB48_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB48_3;

BB48_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB48_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB48_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB48_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB48_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB48_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB48_32;
bra.uni BB48_29;

BB48_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd9;
cvta.to.global.u64 %rd52, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.f32 %f25, [%rd51];
mul.wide.s32 %rd53, %r105, 4;
add.s64 %rd7, %rd52, %rd53;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f25, 0f00000000;
@%p20 bra BB48_31;

ld.global.f32 %f53, [%rd7];
mul.f32 %f63, %f53, %f25;

BB48_31:
cvta.to.global.u64 %rd54, %rd8;
mul.wide.s32 %rd55, %r26, 4;
add.s64 %rd57, %rd44, %rd55;
ld.global.f32 %f54, [%rd54];
ld.shared.f32 %f55, [%rd57];
fma.rn.f32 %f56, %f55, %f54, %f63;
st.global.f32 [%rd7], %f56;

BB48_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB49_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB49_8;

mov.f32 %f40, 0f00000000;

BB49_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB49_5;
bra.uni BB49_4;

BB49_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB49_7;

BB49_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f40, %f24, %f25, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB49_6;
bra.uni BB49_7;

BB49_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f40, %f19, %f20, %f23;

BB49_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB49_3;

BB49_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB49_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB49_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB49_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB49_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB49_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB49_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB49_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB49_19;
bra.uni BB49_16;

BB49_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd6;
cvta.to.global.u64 %rd40, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.f32 %f7, [%rd39];
mul.wide.s32 %rd41, %r85, 4;
add.s64 %rd4, %rd40, %rd41;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f7, 0f00000000;
@%p16 bra BB49_18;

ld.global.f32 %f36, [%rd4];
mul.f32 %f41, %f36, %f7;

BB49_18:
cvta.to.global.u64 %rd42, %rd5;
mul.wide.s32 %rd43, %r23, 4;
add.s64 %rd45, %rd29, %rd43;
ld.global.f32 %f37, [%rd42];
ld.shared.f32 %f38, [%rd45];
fma.rn.f32 %f39, %f38, %f37, %f41;
st.global.f32 [%rd4], %f39;

BB49_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB50_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB50_23;

mov.f32 %f65, 0f00000000;

BB50_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB50_17;
bra.uni BB50_4;

BB50_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB50_22;

BB50_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB50_20;
bra.uni BB50_19;

BB50_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f64, [%rd39];

	bra.uni BB50_21;

BB50_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f64, [%rd37];


BB50_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f65, %f64, %f45, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB50_18;
bra.uni BB50_22;

BB50_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB50_6;
bra.uni BB50_5;

BB50_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f60, [%rd15];

	bra.uni BB50_7;

BB50_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f60, [%rd13];


BB50_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f60, %f33, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB50_9;
bra.uni BB50_8;

BB50_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f61, [%rd21];

	bra.uni BB50_10;

BB50_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f61, [%rd19];


BB50_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f61, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB50_12;
bra.uni BB50_11;

BB50_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f62, [%rd27];

	bra.uni BB50_13;

BB50_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f62, [%rd25];


BB50_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f62, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB50_15;
bra.uni BB50_14;

BB50_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f63, [%rd33];

	bra.uni BB50_16;

BB50_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f63, [%rd31];


BB50_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f65, %f63, %f42, %f13;

BB50_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB50_3;

BB50_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB50_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB50_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB50_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB50_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB50_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB50_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB50_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB50_34;
bra.uni BB50_31;

BB50_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd9;
cvta.to.global.u64 %rd55, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.f32 %f25, [%rd54];
mul.wide.s32 %rd56, %r111, 4;
add.s64 %rd7, %rd55, %rd56;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f25, 0f00000000;
@%p21 bra BB50_33;

ld.global.f32 %f56, [%rd7];
mul.f32 %f66, %f56, %f25;

BB50_33:
cvta.to.global.u64 %rd57, %rd8;
mul.wide.s32 %rd58, %r26, 4;
add.s64 %rd60, %rd44, %rd58;
ld.global.f32 %f57, [%rd57];
ld.shared.f32 %f58, [%rd60];
fma.rn.f32 %f59, %f58, %f57, %f66;
st.global.f32 [%rd7], %f59;

BB50_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB51_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB51_23;

mov.f32 %f68, 0f00000000;

BB51_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB51_17;
bra.uni BB51_4;

BB51_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB51_22;

BB51_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB51_20;
bra.uni BB51_19;

BB51_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f67, [%rd39];

	bra.uni BB51_21;

BB51_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f67, [%rd37];


BB51_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f68, %f67, %f45, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB51_18;
bra.uni BB51_22;

BB51_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB51_6;
bra.uni BB51_5;

BB51_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f63, [%rd15];

	bra.uni BB51_7;

BB51_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f63, [%rd13];


BB51_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f63, %f33, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB51_9;
bra.uni BB51_8;

BB51_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f64, [%rd21];

	bra.uni BB51_10;

BB51_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f64, [%rd19];


BB51_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f64, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB51_12;
bra.uni BB51_11;

BB51_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f65, [%rd27];

	bra.uni BB51_13;

BB51_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f65, [%rd25];


BB51_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f65, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB51_15;
bra.uni BB51_14;

BB51_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f66, [%rd33];

	bra.uni BB51_16;

BB51_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f66, [%rd31];


BB51_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f68, %f66, %f42, %f13;

BB51_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB51_3;

BB51_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB51_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB51_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB51_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB51_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB51_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB51_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB51_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB51_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f56, [%rd56];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB51_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB51_36;
bra.uni BB51_33;

BB51_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd9;
cvta.to.global.u64 %rd58, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.f32 %f25, [%rd57];
mul.wide.s32 %rd59, %r117, 4;
add.s64 %rd7, %rd58, %rd59;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f25, 0f00000000;
@%p22 bra BB51_35;

ld.global.f32 %f59, [%rd7];
mul.f32 %f69, %f59, %f25;

BB51_35:
cvta.to.global.u64 %rd60, %rd8;
mul.wide.s32 %rd61, %r26, 4;
add.s64 %rd63, %rd44, %rd61;
ld.global.f32 %f60, [%rd60];
ld.shared.f32 %f61, [%rd63];
fma.rn.f32 %f62, %f61, %f60, %f69;
st.global.f32 [%rd7], %f62;

BB51_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB52_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB52_8;

mov.f32 %f46, 0f00000000;

BB52_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB52_5;
bra.uni BB52_4;

BB52_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB52_7;

BB52_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f46, %f24, %f25, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB52_6;
bra.uni BB52_7;

BB52_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f46, %f19, %f20, %f23;

BB52_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB52_3;

BB52_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB52_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB52_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB52_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB52_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB52_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB52_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB52_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB52_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB52_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB52_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f39, [%rd44];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB52_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB52_23;
bra.uni BB52_20;

BB52_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.f32 %f7, [%rd45];
mul.wide.s32 %rd47, %r97, 4;
add.s64 %rd4, %rd46, %rd47;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f7, 0f00000000;
@%p18 bra BB52_22;

ld.global.f32 %f42, [%rd4];
mul.f32 %f47, %f42, %f7;

BB52_22:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r23, 4;
add.s64 %rd51, %rd29, %rd49;
ld.global.f32 %f43, [%rd48];
ld.shared.f32 %f44, [%rd51];
fma.rn.f32 %f45, %f44, %f43, %f47;
st.global.f32 [%rd4], %f45;

BB52_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB53_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB53_23;

mov.f32 %f71, 0f00000000;

BB53_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB53_17;
bra.uni BB53_4;

BB53_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB53_22;

BB53_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB53_20;
bra.uni BB53_19;

BB53_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f70, [%rd39];

	bra.uni BB53_21;

BB53_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f70, [%rd37];


BB53_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f71, %f70, %f45, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB53_18;
bra.uni BB53_22;

BB53_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB53_6;
bra.uni BB53_5;

BB53_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f66, [%rd15];

	bra.uni BB53_7;

BB53_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f66, [%rd13];


BB53_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f66, %f33, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB53_9;
bra.uni BB53_8;

BB53_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f67, [%rd21];

	bra.uni BB53_10;

BB53_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f67, [%rd19];


BB53_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f67, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB53_12;
bra.uni BB53_11;

BB53_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f68, [%rd27];

	bra.uni BB53_13;

BB53_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f68, [%rd25];


BB53_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f68, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB53_15;
bra.uni BB53_14;

BB53_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f69, [%rd33];

	bra.uni BB53_16;

BB53_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f69, [%rd31];


BB53_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f71, %f69, %f42, %f13;

BB53_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB53_3;

BB53_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB53_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB53_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB53_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB53_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB53_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB53_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB53_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB53_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f56, [%rd56];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB53_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB53_34;

ld.shared.f32 %f58, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f59, [%rd59];
add.f32 %f60, %f58, %f59;
st.shared.f32 [%rd6], %f60;

BB53_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB53_38;
bra.uni BB53_35;

BB53_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd9;
cvta.to.global.u64 %rd61, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.f32 %f25, [%rd60];
mul.wide.s32 %rd62, %r123, 4;
add.s64 %rd7, %rd61, %rd62;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f25, 0f00000000;
@%p23 bra BB53_37;

ld.global.f32 %f62, [%rd7];
mul.f32 %f72, %f62, %f25;

BB53_37:
cvta.to.global.u64 %rd63, %rd8;
mul.wide.s32 %rd64, %r26, 4;
add.s64 %rd66, %rd44, %rd64;
ld.global.f32 %f63, [%rd63];
ld.shared.f32 %f64, [%rd66];
fma.rn.f32 %f65, %f64, %f63, %f72;
st.global.f32 [%rd7], %f65;

BB53_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB54_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB54_8;

mov.f32 %f49, 0f00000000;

BB54_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB54_5;
bra.uni BB54_4;

BB54_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB54_7;

BB54_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 4;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f32 %f24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 4;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f32 %f25, [%rd25];

	fma.rn.f32 %f49, %f24, %f25, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB54_6;
bra.uni BB54_7;

BB54_4:
mul.wide.s32 %rd18, %r5, 4;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f32 %f13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 4;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f32 %f14, [%rd11];

	fma.rn.f32 %f21, %f13, %f14, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 4;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f32 %f15, [%rd12];

	mul.wide.s32 %rd21, %r17, 4;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f32 %f16, [%rd13];

	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 4;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f32 %f17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f32 %f18, [%rd15];

	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 4;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f32 %f19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f32 %f20, [%rd17];

	fma.rn.f32 %f49, %f19, %f20, %f23;

BB54_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB54_3;

BB54_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB54_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB54_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB54_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB54_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB54_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB54_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB54_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB54_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB54_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB54_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f39, [%rd44];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB54_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB54_21;

ld.shared.f32 %f41, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f42, [%rd47];
add.f32 %f43, %f41, %f42;
st.shared.f32 [%rd3], %f43;

BB54_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB54_25;
bra.uni BB54_22;

BB54_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.f32 %f7, [%rd48];
mul.wide.s32 %rd50, %r103, 4;
add.s64 %rd4, %rd49, %rd50;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f7, 0f00000000;
@%p19 bra BB54_24;

ld.global.f32 %f45, [%rd4];
mul.f32 %f50, %f45, %f7;

BB54_24:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r23, 4;
add.s64 %rd54, %rd29, %rd52;
ld.global.f32 %f46, [%rd51];
ld.shared.f32 %f47, [%rd54];
fma.rn.f32 %f48, %f47, %f46, %f50;
st.global.f32 [%rd4], %f48;

BB54_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB55_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB55_23;

mov.f32 %f74, 0f00000000;

BB55_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB55_17;
bra.uni BB55_4;

BB55_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB55_22;

BB55_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB55_20;
bra.uni BB55_19;

BB55_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 4;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f32 %f73, [%rd39];

	bra.uni BB55_21;

BB55_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 4;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f32 %f73, [%rd37];


BB55_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 4;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f32 %f45, [%rd41];

	fma.rn.f32 %f74, %f73, %f45, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB55_18;
bra.uni BB55_22;

BB55_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB55_6;
bra.uni BB55_5;

BB55_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 4;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f32 %f69, [%rd15];

	bra.uni BB55_7;

BB55_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 4;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f32 %f69, [%rd13];


BB55_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 4;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f32 %f33, [%rd17];

	fma.rn.f32 %f5, %f69, %f33, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB55_9;
bra.uni BB55_8;

BB55_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 4;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f32 %f70, [%rd21];

	bra.uni BB55_10;

BB55_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 4;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f32 %f70, [%rd19];


BB55_10:
mul.wide.s32 %rd24, %r20, 4;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f32 %f36, [%rd23];

	fma.rn.f32 %f9, %f70, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB55_12;
bra.uni BB55_11;

BB55_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 4;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f32 %f71, [%rd27];

	bra.uni BB55_13;

BB55_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 4;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f32 %f71, [%rd25];


BB55_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f32 %f39, [%rd29];

	fma.rn.f32 %f13, %f71, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB55_15;
bra.uni BB55_14;

BB55_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f32 %f72, [%rd33];

	bra.uni BB55_16;

BB55_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 4;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f32 %f72, [%rd31];


BB55_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f32 %f42, [%rd35];

	fma.rn.f32 %f74, %f72, %f42, %f13;

BB55_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB55_3;

BB55_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 4;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB55_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB55_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 4;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f32 %f47, [%rd47];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB55_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB55_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 4;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f32 %f50, [%rd50];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB55_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB55_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 4;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f32 %f53, [%rd53];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB55_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB55_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 4;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f32 %f56, [%rd56];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB55_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB55_34;

ld.shared.f32 %f58, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 4;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f32 %f59, [%rd59];
add.f32 %f60, %f58, %f59;
st.shared.f32 [%rd6], %f60;

BB55_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB55_36;

ld.shared.f32 %f61, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 4;
add.s64 %rd62, %rd44, %rd60;
ld.shared.f32 %f62, [%rd62];
add.f32 %f63, %f61, %f62;
st.shared.f32 [%rd6], %f63;

BB55_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB55_40;
bra.uni BB55_37;

BB55_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd9;
cvta.to.global.u64 %rd64, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.f32 %f25, [%rd63];
mul.wide.s32 %rd65, %r129, 4;
add.s64 %rd7, %rd64, %rd65;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f25, 0f00000000;
@%p24 bra BB55_39;

ld.global.f32 %f65, [%rd7];
mul.f32 %f75, %f65, %f25;

BB55_39:
cvta.to.global.u64 %rd66, %rd8;
mul.wide.s32 %rd67, %r26, 4;
add.s64 %rd69, %rd44, %rd67;
ld.global.f32 %f66, [%rd66];
ld.shared.f32 %f67, [%rd69];
fma.rn.f32 %f68, %f67, %f66, %f75;
st.global.f32 [%rd7], %f68;

BB55_40:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB56_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 2;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB56_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB56_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB56_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB56_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 2;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB56_12;
bra.uni BB56_6;

BB56_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd21, %rd7, %rd4;
ld.global.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB56_13;

BB56_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB56_11;
bra.uni BB56_7;

BB56_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB56_13;

BB56_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB56_10;
bra.uni BB56_8;

BB56_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB56_13;

BB56_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB56_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB56_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB56_19;
bra.uni BB56_14;

BB56_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB56_16;

BB56_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 2;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.b16 %rs11, [%rd22];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 2;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.b16 %rs13, [%rd23];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 2;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.b16 %rs15, [%rd24];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 2;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.b16 %rs17, [%rd25];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f86, %f87;
@%p12 bra BB56_15;

BB56_16:
mov.f32 %f85, %f86;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f84, %f85;
@%p13 bra BB56_18;

BB56_17:
mul.wide.s32 %rd34, %r73, 2;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.b16 %rs19, [%rd33];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f84, %f85;
@%p14 bra BB56_17;

BB56_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB56_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB56_5;

BB56_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB56_24;
bra.uni BB56_21;

BB56_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd14], %f88;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 4;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB56_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd14], %f88;

BB56_23:
st.global.f32 [%rd8], %f88;

BB56_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB56_2;

BB56_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB57_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 2;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB57_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB57_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB57_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB57_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 2;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB57_12;
bra.uni BB57_6;

BB57_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd24, %rd7, %rd4;
ld.global.u16 %rs10, [%rd24];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB57_13;

BB57_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB57_11;
bra.uni BB57_7;

BB57_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB57_13;

BB57_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB57_10;
bra.uni BB57_8;

BB57_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 2;
add.s64 %rd23, %rd1, %rd22;
ld.global.u16 %rs3, [%rd23];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB57_13;

BB57_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB57_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB57_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB57_19;
bra.uni BB57_14;

BB57_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB57_16;

BB57_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 2;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.b16 %rs11, [%rd25];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 2;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.b16 %rs13, [%rd26];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 2;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.b16 %rs15, [%rd27];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 2;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.b16 %rs17, [%rd28];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f86, %f87;
@%p13 bra BB57_15;

BB57_16:
mov.f32 %f85, %f86;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f84, %f85;
@%p14 bra BB57_18;

BB57_17:
mul.wide.s32 %rd37, %r72, 2;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.b16 %rs19, [%rd36];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f84, %f85;
@%p15 bra BB57_17;

BB57_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB57_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB57_5;

BB57_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB57_24;
bra.uni BB57_21;

BB57_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd17], %f88;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 4;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB57_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd17], %f88;

BB57_23:
st.global.f32 [%rd8], %f88;

BB57_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB57_2;

BB57_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB58_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 2;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB58_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB58_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB58_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB58_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 2;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB58_12;
bra.uni BB58_6;

BB58_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd21, %rd7, %rd4;
ld.global.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB58_13;

BB58_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB58_11;
bra.uni BB58_7;

BB58_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB58_13;

BB58_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB58_10;
bra.uni BB58_8;

BB58_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB58_13;

BB58_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB58_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB58_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB58_19;
bra.uni BB58_14;

BB58_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB58_16;

BB58_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 2;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.b16 %rs11, [%rd22];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 2;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.b16 %rs13, [%rd23];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 2;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.b16 %rs15, [%rd24];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 2;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.b16 %rs17, [%rd25];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f86, %f87;
@%p12 bra BB58_15;

BB58_16:
mov.f32 %f85, %f86;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f84, %f85;
@%p13 bra BB58_18;

BB58_17:
mul.wide.s32 %rd34, %r73, 2;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.b16 %rs19, [%rd33];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f84, %f85;
@%p14 bra BB58_17;

BB58_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB58_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB58_5;

BB58_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB58_24;
bra.uni BB58_21;

BB58_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd14], %f88;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 4;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB58_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd14], %f88;

BB58_23:
st.global.f32 [%rd8], %f88;

BB58_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB58_2;

BB58_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB59_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 2;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB59_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB59_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB59_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB59_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 2;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB59_12;
bra.uni BB59_6;

BB59_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd24, %rd7, %rd4;
ld.global.u16 %rs10, [%rd24];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB59_13;

BB59_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB59_11;
bra.uni BB59_7;

BB59_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB59_13;

BB59_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB59_10;
bra.uni BB59_8;

BB59_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 2;
add.s64 %rd23, %rd1, %rd22;
ld.global.u16 %rs3, [%rd23];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB59_13;

BB59_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB59_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB59_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB59_19;
bra.uni BB59_14;

BB59_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB59_16;

BB59_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 2;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.b16 %rs11, [%rd25];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f87;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 2;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.b16 %rs13, [%rd26];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 2;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.b16 %rs15, [%rd27];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 2;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.b16 %rs17, [%rd28];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f86, %f87;
@%p13 bra BB59_15;

BB59_16:
mov.f32 %f85, %f86;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f84, %f85;
@%p14 bra BB59_18;

BB59_17:
mul.wide.s32 %rd37, %r72, 2;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.b16 %rs19, [%rd36];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f45, %f46, %f85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f84, %f85;
@%p15 bra BB59_17;

BB59_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB59_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB59_5;

BB59_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB59_24;
bra.uni BB59_21;

BB59_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd17], %f88;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 4;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB59_23;

ld.global.f32 %f79, [%rd8];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd17], %f88;

BB59_23:
st.global.f32 [%rd8], %f88;

BB59_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB59_2;

BB59_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<117>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB60_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd32, %r58, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r12, %r56, 128, %r60;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB60_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r107;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB60_27;

mov.u32 %r108, 0;
st.shared.u32 [%rd4], %r108;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB60_21;

mov.u32 %r109, %r8;

BB60_5:
mov.u32 %r17, %r109;
add.s32 %r66, %r17, 512;
min.s32 %r67, %r66, %r45;
min.s32 %r18, %r67, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r68, %r19, %r43;
add.s32 %r69, %r18, -384;
setp.lt.s32	%p6, %r19, %r69;
mul.wide.s32 %rd35, %r68, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB60_12;
bra.uni BB60_6;

BB60_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+256];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+512], %f29;
ld.global.u16 %rs17, [%rd9+512];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+1024], %f30;
ld.global.u16 %rs18, [%rd9+768];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB60_13;

BB60_6:
add.s32 %r70, %r18, -256;
setp.lt.s32	%p7, %r19, %r70;
@%p7 bra BB60_11;
bra.uni BB60_7;

BB60_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+256];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+512], %f22;
ld.global.u16 %rs14, [%rd9+512];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB60_13;

BB60_7:
add.s32 %r71, %r18, -128;
setp.lt.s32	%p8, %r19, %r71;
@%p8 bra BB60_10;
bra.uni BB60_8;

BB60_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB60_13;

BB60_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB60_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB60_13:
add.s32 %r75, %r63, %r2;
setp.lt.s32	%p1, %r75, %r44;
bar.sync 0;
@!%p1 bra BB60_20;
bra.uni BB60_14;

BB60_14:
shl.b32 %r77, %r42, 9;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 7;
mad.lo.s32 %r80, %r79, %r106, %r12;
mad.lo.s32 %r81, %r77, %r108, %r80;
mul.wide.s32 %rd36, %r81, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r115, %r17, %r42, %r75;
sub.s32 %r21, %r18, %r17;
add.s32 %r86, %r21, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r110, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r113, %r10;
mov.u32 %r114, %r10;
@%p10 bra BB60_16;

BB60_15:
mov.u32 %r23, %r114;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r115, %r115, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p11, %r110, %r86;
mov.u32 %r113, %r25;
mov.u32 %r114, %r25;
mov.f32 %f57, %f58;
@%p11 bra BB60_15;

BB60_16:
mov.f32 %f55, %f57;
sub.s32 %r88, %r113, %r10;
setp.ge.s32	%p12, %r88, %r21;
@%p12 bra BB60_19;

mul.wide.s32 %rd40, %r113, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r116, %r13, %r113;
mul.wide.s32 %rd42, %r115, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f56, %f55;

BB60_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p13, %r116, %r21;
mov.f32 %f55, %f56;
@%p13 bra BB60_18;

BB60_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB60_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r66;
@%p14 bra BB60_5;

BB60_21:
add.s32 %r90, %r1, 127;
setp.lt.u32	%p2, %r90, 255;
bar.sync 0;
add.s32 %r94, %r63, %r2;
setp.lt.s32	%p15, %r94, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB60_26;
bra.uni BB60_22;

BB60_22:
setp.neu.f32	%p17, %f11, 0f00000000;
mov.u32 %r99, 1;
sub.s32 %r100, %r99, %r44;
mul.lo.s32 %r101, %r100, %r41;
setp.gt.s32	%p18, %r41, -1;
selp.b32	%r102, 0, %r101, %p18;
mad.lo.s32 %r103, %r94, %r41, %r102;
mul.wide.s32 %rd43, %r103, 4;
add.s64 %rd22, %rd3, %rd43;
@%p17 bra BB60_24;
bra.uni BB60_23;

BB60_24:
ld.global.f32 %f49, [%rd22];
add.s64 %rd49, %rd29, %rd31;
ld.shared.f32 %f50, [%rd49];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd49], %f59;
bra.uni BB60_25;

BB60_23:
add.s64 %rd46, %rd29, %rd31;
ld.shared.f32 %f59, [%rd46];

BB60_25:
st.global.f32 [%rd22], %f59;

BB60_26:
bar.sync 0;
mov.u32 %r104, %nctaid.x;
shl.b32 %r105, %r104, 7;
add.s32 %r107, %r105, %r107;
setp.lt.s32	%p19, %r107, %r44;
add.s32 %r106, %r106, 1;
@%p19 bra BB60_2;

BB60_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<111>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB61_27;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd34, %r61, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r64, %r46, 7;
mul.wide.s32 %rd9, %r64, 2;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB61_2:
shl.b32 %r66, %r59, 7;
add.s32 %r16, %r66, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB61_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r102, 0;
st.shared.u32 [%rd4], %r102;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB61_21;

mov.u32 %r103, %r8;

BB61_5:
mov.u32 %r19, %r103;
add.s32 %r69, %r19, 512;
min.s32 %r70, %r69, %r48;
min.s32 %r20, %r70, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r74, 0, %r73, %p6;
mad.lo.s32 %r22, %r21, %r46, %r74;
add.s32 %r75, %r20, -384;
setp.lt.s32	%p7, %r21, %r75;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB61_12;
bra.uni BB61_6;

BB61_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+512], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+1024], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB61_13;

BB61_6:
add.s32 %r76, %r20, -256;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB61_11;
bra.uni BB61_7;

BB61_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+512], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB61_13;

BB61_7:
add.s32 %r77, %r20, -128;
setp.lt.s32	%p9, %r21, %r77;
@%p9 bra BB61_10;
bra.uni BB61_8;

BB61_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r79, %r22, %r64;
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB61_13;

BB61_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB61_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB61_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB61_20;
bra.uni BB61_14;

BB61_14:
shl.b32 %r83, %r45, 9;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r100, %r12;
mad.lo.s32 %r87, %r83, %r102, %r86;
mul.wide.s32 %rd45, %r87, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r88, %r24, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB61_16;

BB61_15:
mov.u32 %r26, %r108;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r88;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f32 %f57, %f58;
@%p12 bra BB61_15;

BB61_16:
mov.f32 %f55, %f57;
sub.s32 %r90, %r107, %r10;
setp.ge.s32	%p13, %r90, %r24;
@%p13 bra BB61_19;

mul.wide.s32 %rd49, %r107, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd51, %r109, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f56, %f55;

BB61_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f32 %f55, %f56;
@%p14 bra BB61_18;

BB61_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB61_20:
setp.lt.s32	%p15, %r69, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r69;
@%p15 bra BB61_5;

BB61_21:
add.s32 %r92, %r1, 127;
setp.lt.u32	%p2, %r92, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB61_26;
bra.uni BB61_22;

BB61_22:
setp.neu.f32	%p18, %f11, 0f00000000;
mov.u32 %r93, 1;
sub.s32 %r94, %r93, %r47;
mul.lo.s32 %r95, %r94, %r44;
setp.gt.s32	%p19, %r44, -1;
selp.b32	%r96, 0, %r95, %p19;
mad.lo.s32 %r97, %r17, %r44, %r96;
mul.wide.s32 %rd52, %r97, 4;
add.s64 %rd24, %rd3, %rd52;
@%p18 bra BB61_24;
bra.uni BB61_23;

BB61_24:
ld.global.f32 %f49, [%rd24];
add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f50, [%rd58];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd58], %f59;
bra.uni BB61_25;

BB61_23:
add.s64 %rd55, %rd31, %rd33;
ld.shared.f32 %f59, [%rd55];

BB61_25:
st.global.f32 [%rd24], %f59;

BB61_26:
bar.sync 0;
mov.u32 %r98, %nctaid.x;
shl.b32 %r99, %r98, 7;
add.s32 %r101, %r99, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB61_2;

BB61_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<117>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB62_27;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB62_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r107;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB62_27;

mov.u32 %r108, 0;
st.shared.u32 [%rd5], %r108;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB62_21;

mov.u32 %r109, %r8;

BB62_5:
mov.u32 %r16, %r109;
add.s32 %r66, %r16, 512;
min.s32 %r67, %r66, %r45;
min.s32 %r17, %r67, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r68, %r18, %r43;
add.s32 %r69, %r17, -384;
setp.lt.s32	%p6, %r18, %r69;
mul.wide.s32 %rd37, %r68, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB62_12;
bra.uni BB62_6;

BB62_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+256];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+512], %f29;
ld.global.u16 %rs17, [%rd9+512];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+1024], %f30;
ld.global.u16 %rs18, [%rd9+768];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB62_13;

BB62_6:
add.s32 %r70, %r17, -256;
setp.lt.s32	%p7, %r18, %r70;
@%p7 bra BB62_11;
bra.uni BB62_7;

BB62_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+256];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+512], %f22;
ld.global.u16 %rs14, [%rd9+512];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB62_13;

BB62_7:
add.s32 %r71, %r17, -128;
setp.lt.s32	%p8, %r18, %r71;
@%p8 bra BB62_10;
bra.uni BB62_8;

BB62_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB62_13;

BB62_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB62_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB62_13:
add.s32 %r75, %r63, %r2;
setp.lt.s32	%p1, %r75, %r44;
bar.sync 0;
@!%p1 bra BB62_20;
bra.uni BB62_14;

BB62_14:
shl.b32 %r77, %r42, 9;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 7;
mad.lo.s32 %r80, %r79, %r106, %r11;
mad.lo.s32 %r81, %r77, %r108, %r80;
mul.wide.s32 %rd38, %r81, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r115, %r16, %r42, %r75;
sub.s32 %r20, %r17, %r16;
add.s32 %r86, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r110, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r113, %r10;
mov.u32 %r114, %r10;
@%p10 bra BB62_16;

BB62_15:
mov.u32 %r23, %r114;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r115, %r115, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p11, %r110, %r86;
mov.u32 %r113, %r25;
mov.u32 %r114, %r25;
mov.f32 %f57, %f58;
@%p11 bra BB62_15;

BB62_16:
mov.f32 %f55, %f57;
sub.s32 %r88, %r113, %r10;
setp.ge.s32	%p12, %r88, %r20;
@%p12 bra BB62_19;

mul.wide.s32 %rd42, %r113, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r116, %r12, %r113;
mul.wide.s32 %rd44, %r115, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f56, %f55;

BB62_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p13, %r116, %r20;
mov.f32 %f55, %f56;
@%p13 bra BB62_18;

BB62_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB62_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r66;
@%p14 bra BB62_5;

BB62_21:
add.s32 %r90, %r1, 127;
setp.lt.u32	%p2, %r90, 255;
bar.sync 0;
add.s32 %r94, %r63, %r2;
setp.lt.s32	%p15, %r94, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB62_26;
bra.uni BB62_22;

BB62_22:
mov.u32 %r99, 1;
sub.s32 %r100, %r99, %r44;
mul.lo.s32 %r101, %r100, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r102, 0, %r101, %p17;
mad.lo.s32 %r103, %r94, %r41, %r102;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p18, %f8, 0f00000000;
mul.wide.s32 %rd45, %r103, 4;
add.s64 %rd23, %rd4, %rd45;
@%p18 bra BB62_24;
bra.uni BB62_23;

BB62_24:
ld.global.f32 %f49, [%rd23];
add.s64 %rd51, %rd31, %rd33;
ld.shared.f32 %f50, [%rd51];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd51], %f59;
bra.uni BB62_25;

BB62_23:
add.s64 %rd48, %rd31, %rd33;
ld.shared.f32 %f59, [%rd48];

BB62_25:
st.global.f32 [%rd23], %f59;

BB62_26:
bar.sync 0;
mov.u32 %r104, %nctaid.x;
shl.b32 %r105, %r104, 7;
add.s32 %r107, %r105, %r107;
setp.lt.s32	%p19, %r107, %r44;
add.s32 %r106, %r106, 1;
@%p19 bra BB62_2;

BB62_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<126>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB63_27;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r56, %r46;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 9;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd35, %r59, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
mad.lo.s32 %r12, %r57, 128, %r61;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r116, 0;
mov.u32 %r115, %r116;

BB63_2:
shl.b32 %r63, %r57, 7;
add.s32 %r64, %r63, %r116;
setp.ge.s32	%p4, %r64, %r45;
@%p4 bra BB63_27;

mov.u32 %r117, 0;
st.shared.u32 [%rd5], %r117;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB63_21;

mov.u32 %r118, %r8;

BB63_5:
mov.u32 %r17, %r118;
add.s32 %r67, %r17, 512;
min.s32 %r68, %r67, %r46;
min.s32 %r18, %r68, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r20, %r19, %r44, %r72;
add.s32 %r73, %r18, -384;
setp.lt.s32	%p7, %r19, %r73;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r74, %r44, 7;
mul.wide.s32 %rd39, %r74, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB63_12;
bra.uni BB63_6;

BB63_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+512], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+1024], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB63_13;

BB63_6:
add.s32 %r75, %r18, -256;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB63_11;
bra.uni BB63_7;

BB63_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+512], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB63_13;

BB63_7:
add.s32 %r76, %r18, -128;
setp.lt.s32	%p9, %r19, %r76;
@%p9 bra BB63_10;
bra.uni BB63_8;

BB63_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r78, %r20, %r74;
mul.wide.s32 %rd40, %r78, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB63_13;

BB63_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB63_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB63_13:
add.s32 %r84, %r64, %r2;
setp.lt.s32	%p1, %r84, %r45;
bar.sync 0;
@!%p1 bra BB63_20;
bra.uni BB63_14;

BB63_14:
shl.b32 %r86, %r43, 9;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 7;
mad.lo.s32 %r89, %r88, %r115, %r12;
mad.lo.s32 %r90, %r86, %r117, %r89;
mul.wide.s32 %rd47, %r90, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r124, %r17, %r43, %r84;
sub.s32 %r22, %r18, %r17;
add.s32 %r95, %r22, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r119, 0;
setp.lt.s32	%p11, %r95, 1;
mov.u32 %r122, %r10;
mov.u32 %r123, %r10;
@%p11 bra BB63_16;

BB63_15:
mov.u32 %r24, %r123;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r124, %r124, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r119, %r119, 4;
setp.lt.s32	%p12, %r119, %r95;
mov.u32 %r122, %r26;
mov.u32 %r123, %r26;
mov.f32 %f57, %f58;
@%p12 bra BB63_15;

BB63_16:
mov.f32 %f55, %f57;
sub.s32 %r97, %r122, %r10;
setp.ge.s32	%p13, %r97, %r22;
@%p13 bra BB63_19;

mul.wide.s32 %rd51, %r122, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r125, %r13, %r122;
mul.wide.s32 %rd53, %r124, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f56, %f55;

BB63_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r125, %r125, 1;
setp.lt.s32	%p14, %r125, %r22;
mov.f32 %f55, %f56;
@%p14 bra BB63_18;

BB63_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB63_20:
setp.lt.s32	%p15, %r67, %r9;
add.s32 %r117, %r117, 1;
mov.u32 %r118, %r67;
@%p15 bra BB63_5;

BB63_21:
add.s32 %r99, %r1, 127;
setp.lt.u32	%p2, %r99, 255;
bar.sync 0;
add.s32 %r103, %r64, %r2;
setp.lt.s32	%p16, %r103, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB63_26;
bra.uni BB63_22;

BB63_22:
mov.u32 %r108, 1;
sub.s32 %r109, %r108, %r45;
mul.lo.s32 %r110, %r109, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r111, 0, %r110, %p18;
mad.lo.s32 %r112, %r103, %r42, %r111;
ld.global.f32 %f8, [%rd3];
setp.neu.f32	%p19, %f8, 0f00000000;
mul.wide.s32 %rd54, %r112, 4;
add.s64 %rd24, %rd4, %rd54;
@%p19 bra BB63_24;
bra.uni BB63_23;

BB63_24:
ld.global.f32 %f49, [%rd24];
add.s64 %rd60, %rd32, %rd34;
ld.shared.f32 %f50, [%rd60];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd60], %f59;
bra.uni BB63_25;

BB63_23:
add.s64 %rd57, %rd32, %rd34;
ld.shared.f32 %f59, [%rd57];

BB63_25:
st.global.f32 [%rd24], %f59;

BB63_26:
bar.sync 0;
mov.u32 %r113, %nctaid.x;
shl.b32 %r114, %r113, 7;
add.s32 %r116, %r114, %r116;
setp.lt.s32	%p20, %r116, %r45;
add.s32 %r115, %r115, 1;
@%p20 bra BB63_2;

BB63_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<121>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB64_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 256;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd32, %r62, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r12, %r56, 64, %r64;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB64_2:
shl.b32 %r66, %r56, 6;
add.s32 %r67, %r66, %r111;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB64_26;

mov.u32 %r112, 0;
st.shared.u32 [%rd4], %r112;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB64_21;

mov.u32 %r113, %r8;

BB64_5:
mov.u32 %r17, %r113;
add.s32 %r70, %r17, 256;
min.s32 %r71, %r70, %r45;
min.s32 %r18, %r71, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r72, %r19, %r43;
add.s32 %r73, %r18, -192;
setp.lt.s32	%p6, %r19, %r73;
mul.wide.s32 %rd35, %r72, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB64_12;
bra.uni BB64_6;

BB64_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+128];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+256], %f29;
ld.global.u16 %rs17, [%rd9+256];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+512], %f30;
ld.global.u16 %rs18, [%rd9+384];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB64_13;

BB64_6:
add.s32 %r74, %r18, -128;
setp.lt.s32	%p7, %r19, %r74;
@%p7 bra BB64_11;
bra.uni BB64_7;

BB64_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+128];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+256], %f22;
ld.global.u16 %rs14, [%rd9+256];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB64_13;

BB64_7:
add.s32 %r75, %r18, -64;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB64_10;
bra.uni BB64_8;

BB64_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+128];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB64_13;

BB64_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB64_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB64_13:
add.s32 %r79, %r67, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB64_20;
bra.uni BB64_14;

BB64_14:
shl.b32 %r81, %r42, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 6;
mad.lo.s32 %r84, %r83, %r110, %r12;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd36, %r85, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r119, %r17, %r42, %r79;
sub.s32 %r21, %r18, %r17;
add.s32 %r90, %r21, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB64_16;

BB64_15:
mov.u32 %r23, %r118;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r90;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f32 %f58, %f59;
@%p11 bra BB64_15;

BB64_16:
mov.f32 %f56, %f58;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p12, %r92, %r21;
@%p12 bra BB64_19;

mul.wide.s32 %rd40, %r117, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r120, %r13, %r117;
mul.wide.s32 %rd42, %r119, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f57, %f56;

BB64_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r21;
mov.f32 %f56, %f57;
@%p13 bra BB64_18;

BB64_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB64_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB64_5;

BB64_21:
add.s32 %r94, %r1, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
add.s32 %r98, %r67, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB64_25;
bra.uni BB64_22;

BB64_22:
add.s64 %rd45, %rd29, %rd31;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd45], %f60;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
mul.wide.s32 %rd46, %r107, 4;
add.s64 %rd22, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB64_24;

ld.global.f32 %f51, [%rd22];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd45], %f60;

BB64_24:
st.global.f32 [%rd22], %f60;

BB64_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 6;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p19, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p19 bra BB64_2;

BB64_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<115>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 26;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -64;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB65_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 6;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r60, %r48, 1;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.s32 %r63, %r62, 1;
mul.lo.s32 %r8, %r63, %r58;
add.s32 %r64, %r58, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r58, 8;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd34, %r65, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r66, %r45, %r63;
mad.lo.s32 %r67, %r66, %r58, %r2;
mad.lo.s32 %r12, %r59, 64, %r67;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r68, %r46, 6;
mul.wide.s32 %rd9, %r68, 2;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB65_2:
shl.b32 %r70, %r59, 6;
add.s32 %r16, %r70, %r105;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB65_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB65_21;

mov.u32 %r107, %r8;

BB65_5:
mov.u32 %r19, %r107;
add.s32 %r73, %r19, 256;
min.s32 %r74, %r73, %r48;
min.s32 %r20, %r74, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r48;
mul.lo.s32 %r77, %r76, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r78, 0, %r77, %p6;
mad.lo.s32 %r22, %r21, %r46, %r78;
add.s32 %r79, %r20, -192;
setp.lt.s32	%p7, %r21, %r79;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB65_12;
bra.uni BB65_6;

BB65_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+256], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+512], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB65_13;

BB65_6:
add.s32 %r80, %r20, -128;
setp.lt.s32	%p8, %r21, %r80;
@%p8 bra BB65_11;
bra.uni BB65_7;

BB65_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+256], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB65_13;

BB65_7:
add.s32 %r81, %r20, -64;
setp.lt.s32	%p9, %r21, %r81;
@%p9 bra BB65_10;
bra.uni BB65_8;

BB65_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r83, %r22, %r68;
mul.wide.s32 %rd38, %r83, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB65_13;

BB65_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB65_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB65_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB65_20;
bra.uni BB65_14;

BB65_14:
shl.b32 %r87, %r45, 8;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 6;
mad.lo.s32 %r90, %r89, %r104, %r12;
mad.lo.s32 %r91, %r87, %r106, %r90;
mul.wide.s32 %rd45, %r91, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r113, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r92, %r24, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r92, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB65_16;

BB65_15:
mov.u32 %r26, %r112;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r92;
mov.u32 %r111, %r28;
mov.u32 %r112, %r28;
mov.f32 %f58, %f59;
@%p12 bra BB65_15;

BB65_16:
mov.f32 %f56, %f58;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r24;
@%p13 bra BB65_19;

mul.wide.s32 %rd49, %r111, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd51, %r113, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f57, %f56;

BB65_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r24;
mov.f32 %f56, %f57;
@%p14 bra BB65_18;

BB65_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB65_20:
setp.lt.s32	%p15, %r73, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r73;
@%p15 bra BB65_5;

BB65_21:
add.s32 %r96, %r1, 63;
setp.lt.u32	%p2, %r96, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB65_25;
bra.uni BB65_22;

BB65_22:
add.s64 %rd54, %rd31, %rd33;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd54], %f60;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r47;
mul.lo.s32 %r99, %r98, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r17, %r44, %r100;
mul.wide.s32 %rd55, %r101, 4;
add.s64 %rd24, %rd3, %rd55;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB65_24;

ld.global.f32 %f51, [%rd24];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd54], %f60;

BB65_24:
st.global.f32 [%rd24], %f60;

BB65_25:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 6;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p20, %r105, %r47;
add.s32 %r104, %r104, 1;
@%p20 bra BB65_2;

BB65_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<121>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB66_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r11, %r56, 64, %r64;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB66_2:
shl.b32 %r66, %r56, 6;
add.s32 %r67, %r66, %r111;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB66_26;

mov.u32 %r112, 0;
st.shared.u32 [%rd5], %r112;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB66_21;

mov.u32 %r113, %r8;

BB66_5:
mov.u32 %r16, %r113;
add.s32 %r70, %r16, 256;
min.s32 %r71, %r70, %r45;
min.s32 %r17, %r71, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r72, %r18, %r43;
add.s32 %r73, %r17, -192;
setp.lt.s32	%p6, %r18, %r73;
mul.wide.s32 %rd37, %r72, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB66_12;
bra.uni BB66_6;

BB66_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+128];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+256], %f29;
ld.global.u16 %rs17, [%rd9+256];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+512], %f30;
ld.global.u16 %rs18, [%rd9+384];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB66_13;

BB66_6:
add.s32 %r74, %r17, -128;
setp.lt.s32	%p7, %r18, %r74;
@%p7 bra BB66_11;
bra.uni BB66_7;

BB66_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+128];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+256], %f22;
ld.global.u16 %rs14, [%rd9+256];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB66_13;

BB66_7:
add.s32 %r75, %r17, -64;
setp.lt.s32	%p8, %r18, %r75;
@%p8 bra BB66_10;
bra.uni BB66_8;

BB66_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+128];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB66_13;

BB66_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB66_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB66_13:
add.s32 %r79, %r67, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB66_20;
bra.uni BB66_14;

BB66_14:
shl.b32 %r81, %r42, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 6;
mad.lo.s32 %r84, %r83, %r110, %r11;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd38, %r85, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r119, %r16, %r42, %r79;
sub.s32 %r20, %r17, %r16;
add.s32 %r90, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB66_16;

BB66_15:
mov.u32 %r23, %r118;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r90;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f32 %f58, %f59;
@%p11 bra BB66_15;

BB66_16:
mov.f32 %f56, %f58;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p12, %r92, %r20;
@%p12 bra BB66_19;

mul.wide.s32 %rd42, %r117, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r120, %r12, %r117;
mul.wide.s32 %rd44, %r119, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f57, %f56;

BB66_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r20;
mov.f32 %f56, %f57;
@%p13 bra BB66_18;

BB66_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB66_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB66_5;

BB66_21:
add.s32 %r94, %r1, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
add.s32 %r98, %r67, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB66_25;
bra.uni BB66_22;

BB66_22:
add.s64 %rd47, %rd31, %rd33;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd47], %f60;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd48, %r107, 4;
add.s64 %rd23, %rd4, %rd48;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB66_24;

ld.global.f32 %f51, [%rd23];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd47], %f60;

BB66_24:
st.global.f32 [%rd23], %f60;

BB66_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 6;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p19, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p19 bra BB66_2;

BB66_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<130>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 26;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -64;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB67_26;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 6;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 256;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
add.s32 %r58, %r46, 1;
shr.u32 %r59, %r58, 31;
add.s32 %r60, %r58, %r59;
shr.s32 %r61, %r60, 1;
mul.lo.s32 %r8, %r61, %r56;
add.s32 %r62, %r56, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r56, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd35, %r63, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r64, %r43, %r61;
mad.lo.s32 %r65, %r64, %r56, %r2;
mad.lo.s32 %r12, %r57, 64, %r65;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r120, 0;
mov.u32 %r119, %r120;

BB67_2:
shl.b32 %r67, %r57, 6;
add.s32 %r68, %r67, %r120;
setp.ge.s32	%p4, %r68, %r45;
@%p4 bra BB67_26;

mov.u32 %r121, 0;
st.shared.u32 [%rd5], %r121;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB67_21;

mov.u32 %r122, %r8;

BB67_5:
mov.u32 %r17, %r122;
add.s32 %r71, %r17, 256;
min.s32 %r72, %r71, %r46;
min.s32 %r18, %r72, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r46;
mul.lo.s32 %r75, %r74, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r20, %r19, %r44, %r76;
add.s32 %r77, %r18, -192;
setp.lt.s32	%p7, %r19, %r77;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r78, %r44, 6;
mul.wide.s32 %rd39, %r78, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB67_12;
bra.uni BB67_6;

BB67_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+256], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+512], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB67_13;

BB67_6:
add.s32 %r79, %r18, -128;
setp.lt.s32	%p8, %r19, %r79;
@%p8 bra BB67_11;
bra.uni BB67_7;

BB67_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+256], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB67_13;

BB67_7:
add.s32 %r80, %r18, -64;
setp.lt.s32	%p9, %r19, %r80;
@%p9 bra BB67_10;
bra.uni BB67_8;

BB67_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r82, %r20, %r78;
mul.wide.s32 %rd40, %r82, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB67_13;

BB67_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB67_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB67_13:
add.s32 %r88, %r68, %r2;
setp.lt.s32	%p1, %r88, %r45;
bar.sync 0;
@!%p1 bra BB67_20;
bra.uni BB67_14;

BB67_14:
shl.b32 %r90, %r43, 8;
mov.u32 %r91, %nctaid.x;
shl.b32 %r92, %r91, 6;
mad.lo.s32 %r93, %r92, %r119, %r12;
mad.lo.s32 %r94, %r90, %r121, %r93;
mul.wide.s32 %rd47, %r94, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r128, %r17, %r43, %r88;
sub.s32 %r22, %r18, %r17;
add.s32 %r99, %r22, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r123, 0;
setp.lt.s32	%p11, %r99, 1;
mov.u32 %r126, %r10;
mov.u32 %r127, %r10;
@%p11 bra BB67_16;

BB67_15:
mov.u32 %r24, %r127;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f59;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f59, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r128, %r128, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r123, %r123, 4;
setp.lt.s32	%p12, %r123, %r99;
mov.u32 %r126, %r26;
mov.u32 %r127, %r26;
mov.f32 %f58, %f59;
@%p12 bra BB67_15;

BB67_16:
mov.f32 %f56, %f58;
sub.s32 %r101, %r126, %r10;
setp.ge.s32	%p13, %r101, %r22;
@%p13 bra BB67_19;

mul.wide.s32 %rd51, %r126, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r129, %r13, %r126;
mul.wide.s32 %rd53, %r128, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f57, %f56;

BB67_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r129, %r129, 1;
setp.lt.s32	%p14, %r129, %r22;
mov.f32 %f56, %f57;
@%p14 bra BB67_18;

BB67_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB67_20:
setp.lt.s32	%p15, %r71, %r9;
add.s32 %r121, %r121, 1;
mov.u32 %r122, %r71;
@%p15 bra BB67_5;

BB67_21:
add.s32 %r103, %r1, 63;
setp.lt.u32	%p2, %r103, 127;
bar.sync 0;
add.s32 %r107, %r68, %r2;
setp.lt.s32	%p16, %r107, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB67_25;
bra.uni BB67_22;

BB67_22:
add.s64 %rd56, %rd32, %rd34;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd56], %f60;
mov.u32 %r112, 1;
sub.s32 %r113, %r112, %r45;
mul.lo.s32 %r114, %r113, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r115, 0, %r114, %p18;
mad.lo.s32 %r116, %r107, %r42, %r115;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd57, %r116, 4;
add.s64 %rd24, %rd4, %rd57;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB67_24;

ld.global.f32 %f51, [%rd24];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd56], %f60;

BB67_24:
st.global.f32 [%rd24], %f60;

BB67_25:
bar.sync 0;
mov.u32 %r117, %nctaid.x;
shl.b32 %r118, %r117, 6;
add.s32 %r120, %r118, %r120;
setp.lt.s32	%p20, %r120, %r45;
add.s32 %r119, %r119, 1;
@%p20 bra BB67_2;

BB67_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<122>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB68_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 128;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 32, %r65;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB68_2:
shl.b32 %r67, %r56, 5;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB68_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd4], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB68_21;

mov.u32 %r114, %r8;

BB68_5:
mov.u32 %r17, %r114;
add.s32 %r71, %r17, 128;
min.s32 %r72, %r71, %r45;
min.s32 %r18, %r72, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r73, %r19, %r43;
add.s32 %r74, %r18, -96;
setp.lt.s32	%p6, %r19, %r74;
mul.wide.s32 %rd35, %r73, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB68_12;
bra.uni BB68_6;

BB68_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+64];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+128], %f29;
ld.global.u16 %rs17, [%rd9+128];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+256], %f30;
ld.global.u16 %rs18, [%rd9+192];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB68_13;

BB68_6:
add.s32 %r75, %r18, -64;
setp.lt.s32	%p7, %r19, %r75;
@%p7 bra BB68_11;
bra.uni BB68_7;

BB68_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+64];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+128], %f22;
ld.global.u16 %rs14, [%rd9+128];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB68_13;

BB68_7:
add.s32 %r76, %r18, -32;
setp.lt.s32	%p8, %r19, %r76;
@%p8 bra BB68_10;
bra.uni BB68_8;

BB68_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+64];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB68_13;

BB68_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB68_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB68_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB68_20;
bra.uni BB68_14;

BB68_14:
shl.b32 %r82, %r42, 7;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 5;
mad.lo.s32 %r85, %r84, %r111, %r12;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd36, %r86, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r120, %r17, %r42, %r80;
sub.s32 %r21, %r18, %r17;
add.s32 %r91, %r21, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB68_16;

BB68_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f62, %f63;
@%p11 bra BB68_15;

BB68_16:
mov.f32 %f60, %f62;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r21;
@%p12 bra BB68_19;

mul.wide.s32 %rd40, %r118, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r121, %r13, %r118;
mul.wide.s32 %rd42, %r120, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f61, %f60;

BB68_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r21;
mov.f32 %f60, %f61;
@%p13 bra BB68_18;

BB68_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB68_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB68_5;

BB68_21:
add.s32 %r95, %r1, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB68_25;
bra.uni BB68_22;

BB68_22:
add.s64 %rd45, %rd29, %rd31;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd45], %f64;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
mul.wide.s32 %rd46, %r108, 4;
add.s64 %rd22, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB68_24;

ld.global.f32 %f55, [%rd22];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd45], %f64;

BB68_24:
st.global.f32 [%rd22], %f64;

BB68_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 5;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB68_2;

BB68_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<116>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 27;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -32;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB69_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 5;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r60, %r48, 3;
shr.s32 %r61, %r60, 31;
shr.u32 %r62, %r61, 30;
add.s32 %r63, %r60, %r62;
shr.s32 %r64, %r63, 2;
mul.lo.s32 %r8, %r64, %r58;
add.s32 %r65, %r58, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r58, 7;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r45, %r64;
mad.lo.s32 %r68, %r67, %r58, %r2;
mad.lo.s32 %r12, %r59, 32, %r68;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r69, %r46, 5;
mul.wide.s32 %rd9, %r69, 2;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB69_2:
shl.b32 %r71, %r59, 5;
add.s32 %r16, %r71, %r106;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB69_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB69_21;

mov.u32 %r108, %r8;

BB69_5:
mov.u32 %r19, %r108;
add.s32 %r74, %r19, 128;
min.s32 %r75, %r74, %r48;
min.s32 %r20, %r75, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r48;
mul.lo.s32 %r78, %r77, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r22, %r21, %r46, %r79;
add.s32 %r80, %r20, -96;
setp.lt.s32	%p7, %r21, %r80;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB69_12;
bra.uni BB69_6;

BB69_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+128], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+256], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB69_13;

BB69_6:
add.s32 %r81, %r20, -64;
setp.lt.s32	%p8, %r21, %r81;
@%p8 bra BB69_11;
bra.uni BB69_7;

BB69_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+128], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB69_13;

BB69_7:
add.s32 %r82, %r20, -32;
setp.lt.s32	%p9, %r21, %r82;
@%p9 bra BB69_10;
bra.uni BB69_8;

BB69_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r84, %r22, %r69;
mul.wide.s32 %rd38, %r84, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB69_13;

BB69_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB69_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB69_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB69_20;
bra.uni BB69_14;

BB69_14:
shl.b32 %r88, %r45, 7;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 5;
mad.lo.s32 %r91, %r90, %r105, %r12;
mad.lo.s32 %r92, %r88, %r107, %r91;
mul.wide.s32 %rd45, %r92, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r114, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r93, %r24, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r93, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB69_16;

BB69_15:
mov.u32 %r26, %r113;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r93;
mov.u32 %r112, %r28;
mov.u32 %r113, %r28;
mov.f32 %f62, %f63;
@%p12 bra BB69_15;

BB69_16:
mov.f32 %f60, %f62;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r24;
@%p13 bra BB69_19;

mul.wide.s32 %rd49, %r112, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd51, %r114, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f61, %f60;

BB69_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r24;
mov.f32 %f60, %f61;
@%p14 bra BB69_18;

BB69_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB69_20:
setp.lt.s32	%p15, %r74, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r74;
@%p15 bra BB69_5;

BB69_21:
add.s32 %r97, %r1, 31;
setp.lt.u32	%p2, %r97, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB69_25;
bra.uni BB69_22;

BB69_22:
add.s64 %rd54, %rd31, %rd33;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd54+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd54+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd54], %f64;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r47;
mul.lo.s32 %r100, %r99, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r17, %r44, %r101;
mul.wide.s32 %rd55, %r102, 4;
add.s64 %rd24, %rd3, %rd55;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB69_24;

ld.global.f32 %f55, [%rd24];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd54], %f64;

BB69_24:
st.global.f32 [%rd24], %f64;

BB69_25:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 5;
add.s32 %r106, %r104, %r106;
setp.lt.s32	%p20, %r106, %r47;
add.s32 %r105, %r105, 1;
@%p20 bra BB69_2;

BB69_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<122>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB70_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 32, %r65;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB70_2:
shl.b32 %r67, %r56, 5;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB70_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd5], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB70_21;

mov.u32 %r114, %r8;

BB70_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 128;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -96;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd37, %r73, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB70_12;
bra.uni BB70_6;

BB70_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+64];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+128], %f29;
ld.global.u16 %rs17, [%rd9+128];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+256], %f30;
ld.global.u16 %rs18, [%rd9+192];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB70_13;

BB70_6:
add.s32 %r75, %r17, -64;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB70_11;
bra.uni BB70_7;

BB70_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+64];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+128], %f22;
ld.global.u16 %rs14, [%rd9+128];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB70_13;

BB70_7:
add.s32 %r76, %r17, -32;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB70_10;
bra.uni BB70_8;

BB70_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+64];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB70_13;

BB70_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB70_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB70_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB70_20;
bra.uni BB70_14;

BB70_14:
shl.b32 %r82, %r42, 7;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 5;
mad.lo.s32 %r85, %r84, %r111, %r11;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd38, %r86, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r91, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB70_16;

BB70_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f62, %f63;
@%p11 bra BB70_15;

BB70_16:
mov.f32 %f60, %f62;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB70_19;

mul.wide.s32 %rd42, %r118, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd44, %r120, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f61, %f60;

BB70_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f32 %f60, %f61;
@%p13 bra BB70_18;

BB70_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB70_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB70_5;

BB70_21:
add.s32 %r95, %r1, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB70_25;
bra.uni BB70_22;

BB70_22:
add.s64 %rd47, %rd31, %rd33;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd47], %f64;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd48, %r108, 4;
add.s64 %rd23, %rd4, %rd48;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB70_24;

ld.global.f32 %f55, [%rd23];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd47], %f64;

BB70_24:
st.global.f32 [%rd23], %f64;

BB70_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 5;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB70_2;

BB70_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<131>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 27;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -32;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB71_26;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 5;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 128;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
add.s32 %r58, %r46, 3;
shr.s32 %r59, %r58, 31;
shr.u32 %r60, %r59, 30;
add.s32 %r61, %r58, %r60;
shr.s32 %r62, %r61, 2;
mul.lo.s32 %r8, %r62, %r56;
add.s32 %r63, %r56, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r56, 7;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd35, %r64, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r65, %r43, %r62;
mad.lo.s32 %r66, %r65, %r56, %r2;
mad.lo.s32 %r12, %r57, 32, %r66;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r121, 0;
mov.u32 %r120, %r121;

BB71_2:
shl.b32 %r68, %r57, 5;
add.s32 %r69, %r68, %r121;
setp.ge.s32	%p4, %r69, %r45;
@%p4 bra BB71_26;

mov.u32 %r122, 0;
st.shared.u32 [%rd5], %r122;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB71_21;

mov.u32 %r123, %r8;

BB71_5:
mov.u32 %r17, %r123;
add.s32 %r72, %r17, 128;
min.s32 %r73, %r72, %r46;
min.s32 %r18, %r73, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r74, 1;
sub.s32 %r75, %r74, %r46;
mul.lo.s32 %r76, %r75, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r77, 0, %r76, %p6;
mad.lo.s32 %r20, %r19, %r44, %r77;
add.s32 %r78, %r18, -96;
setp.lt.s32	%p7, %r19, %r78;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r79, %r44, 5;
mul.wide.s32 %rd39, %r79, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB71_12;
bra.uni BB71_6;

BB71_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+128], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+256], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB71_13;

BB71_6:
add.s32 %r80, %r18, -64;
setp.lt.s32	%p8, %r19, %r80;
@%p8 bra BB71_11;
bra.uni BB71_7;

BB71_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+128], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB71_13;

BB71_7:
add.s32 %r81, %r18, -32;
setp.lt.s32	%p9, %r19, %r81;
@%p9 bra BB71_10;
bra.uni BB71_8;

BB71_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r83, %r20, %r79;
mul.wide.s32 %rd40, %r83, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB71_13;

BB71_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB71_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB71_13:
add.s32 %r89, %r69, %r2;
setp.lt.s32	%p1, %r89, %r45;
bar.sync 0;
@!%p1 bra BB71_20;
bra.uni BB71_14;

BB71_14:
shl.b32 %r91, %r43, 7;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 5;
mad.lo.s32 %r94, %r93, %r120, %r12;
mad.lo.s32 %r95, %r91, %r122, %r94;
mul.wide.s32 %rd47, %r95, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r129, %r17, %r43, %r89;
sub.s32 %r22, %r18, %r17;
add.s32 %r100, %r22, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r124, 0;
setp.lt.s32	%p11, %r100, 1;
mov.u32 %r127, %r10;
mov.u32 %r128, %r10;
@%p11 bra BB71_16;

BB71_15:
mov.u32 %r24, %r128;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f63;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f63, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r129, %r129, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r124, %r124, 4;
setp.lt.s32	%p12, %r124, %r100;
mov.u32 %r127, %r26;
mov.u32 %r128, %r26;
mov.f32 %f62, %f63;
@%p12 bra BB71_15;

BB71_16:
mov.f32 %f60, %f62;
sub.s32 %r102, %r127, %r10;
setp.ge.s32	%p13, %r102, %r22;
@%p13 bra BB71_19;

mul.wide.s32 %rd51, %r127, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r130, %r13, %r127;
mul.wide.s32 %rd53, %r129, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f61, %f60;

BB71_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r130, %r130, 1;
setp.lt.s32	%p14, %r130, %r22;
mov.f32 %f60, %f61;
@%p14 bra BB71_18;

BB71_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB71_20:
setp.lt.s32	%p15, %r72, %r9;
add.s32 %r122, %r122, 1;
mov.u32 %r123, %r72;
@%p15 bra BB71_5;

BB71_21:
add.s32 %r104, %r1, 31;
setp.lt.u32	%p2, %r104, 63;
bar.sync 0;
add.s32 %r108, %r69, %r2;
setp.lt.s32	%p16, %r108, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB71_25;
bra.uni BB71_22;

BB71_22:
add.s64 %rd56, %rd32, %rd34;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd56], %f64;
mov.u32 %r113, 1;
sub.s32 %r114, %r113, %r45;
mul.lo.s32 %r115, %r114, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r116, 0, %r115, %p18;
mad.lo.s32 %r117, %r108, %r42, %r116;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd57, %r117, 4;
add.s64 %rd24, %rd4, %rd57;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB71_24;

ld.global.f32 %f55, [%rd24];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd56], %f64;

BB71_24:
st.global.f32 [%rd24], %f64;

BB71_25:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
shl.b32 %r119, %r118, 5;
add.s32 %r121, %r119, %r121;
setp.lt.s32	%p20, %r121, %r45;
add.s32 %r120, %r120, 1;
@%p20 bra BB71_2;

BB71_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<92>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB72_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd12;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd13, %r49, 16;
mov.u64 %rd14, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd15, %rd14, %rd13;
mul.wide.s32 %rd16, %r3, 4;
add.s64 %rd4, %rd15, %rd16;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd5, %r37, 2;
mov.u32 %r83, 0;

BB72_2:
mov.u32 %r56, %ctaid.x;
shl.b32 %r57, %r56, 2;
add.s32 %r13, %r57, %r83;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB72_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r58, 0;
st.shared.u32 [%rd4], %r58;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB72_20;

mov.u32 %r84, %r8;

BB72_5:
mov.u32 %r15, %r84;
add.s32 %r59, %r15, 16;
min.s32 %r60, %r59, %r40;
min.s32 %r16, %r60, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r61, %r17, %r38;
add.s32 %r62, %r16, -12;
setp.lt.s32	%p6, %r17, %r62;
mul.wide.s32 %rd17, %r61, 2;
add.s64 %rd6, %rd2, %rd17;
@%p6 bra BB72_12;
bra.uni BB72_6;

BB72_12:
ld.global.u16 %rs15, [%rd6];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
add.s32 %r68, %r10, %r3;
mul.wide.s32 %rd27, %r68, 4;
mov.u64 %rd28, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd29, %rd28, %rd27;
st.shared.f32 [%rd29], %f28;
ld.global.u16 %rs16, [%rd6+8];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd29+16], %f29;
ld.global.u16 %rs17, [%rd6+16];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd29+32], %f30;
ld.global.u16 %rs18, [%rd6+24];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd29+48], %f31;
bra.uni BB72_13;

BB72_6:
add.s32 %r63, %r16, -8;
setp.lt.s32	%p7, %r17, %r63;
@%p7 bra BB72_11;
bra.uni BB72_7;

BB72_11:
ld.global.u16 %rs12, [%rd6];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd24, %r67, 4;
mov.u64 %rd25, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd26, %rd25, %rd24;
st.shared.f32 [%rd26], %f21;
ld.global.u16 %rs13, [%rd6+8];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd26+16], %f22;
ld.global.u16 %rs14, [%rd6+16];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd26+32], %f23;
bra.uni BB72_13;

BB72_7:
add.s32 %r64, %r16, -4;
setp.lt.s32	%p8, %r17, %r64;
@%p8 bra BB72_10;
bra.uni BB72_8;

BB72_10:
ld.global.u16 %rs10, [%rd6];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd21, %r66, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd23, %rd22, %rd21;
st.shared.f32 [%rd23], %f16;
ld.global.u16 %rs11, [%rd6+8];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd23+16], %f17;
bra.uni BB72_13;

BB72_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB72_13;

ld.global.u16 %rs9, [%rd6];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
add.s32 %r65, %r10, %r3;
mul.wide.s32 %rd18, %r65, 4;
mov.u64 %rd19, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd20, %rd19, %rd18;
st.shared.f32 [%rd20], %f13;

BB72_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB72_19;
bra.uni BB72_14;

BB72_14:
mad.lo.s32 %r91, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r69, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r69, 1;
mov.u32 %r89, %r10;
mov.u32 %r90, %r10;
@%p10 bra BB72_16;

BB72_15:
mov.u32 %r20, %r90;
mul.wide.s32 %rd30, %r91, 2;
add.s64 %rd31, %rd1, %rd30;
ld.global.u16 %rs19, [%rd31];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd32, %r20, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd34, %rd33, %rd32;
ld.shared.f32 %f38, [%rd34];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd35, %rd31, %rd5;
ld.global.u16 %rs20, [%rd35];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd34+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd36, %rd35, %rd5;
ld.global.u16 %rs21, [%rd36];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd34+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd37, %rd36, %rd5;
ld.global.u16 %rs22, [%rd37];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd34+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r91, %r91, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r70, %r23, %r10;
setp.lt.s32	%p11, %r70, %r69;
mov.u32 %r89, %r23;
mov.u32 %r90, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB72_15;

BB72_16:
mov.f32 %f117, %f118;
mov.u32 %r88, %r89;
sub.s32 %r72, %r88, %r10;
setp.ge.s32	%p12, %r72, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB72_18;

BB72_17:
mul.wide.s32 %rd38, %r91, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs23, [%rd39];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd40, %r88, 4;
mov.u64 %rd41, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd42, %rd41, %rd40;
ld.shared.f32 %f46, [%rd42];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r91, %r91, %r37;
add.s32 %r88, %r88, 1;
sub.s32 %r73, %r88, %r10;
setp.lt.s32	%p13, %r73, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB72_17;

BB72_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB72_19:
setp.lt.s32	%p14, %r59, %r9;
mov.u32 %r84, %r59;
@%p14 bra BB72_5;

BB72_20:
add.s32 %r75, %r2, 3;
setp.lt.u32	%p2, %r75, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB72_24;
bra.uni BB72_21;

BB72_21:
add.s64 %rd45, %rd14, %rd16;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd45+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd45+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd45+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd45+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd45+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd45+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd45+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd45+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd45+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd45+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd45+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd45+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd45+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd45+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd45+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd45+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd45+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd45+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd45+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd45+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd45+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd45+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd45+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd45+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd45+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd45+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd45+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd45+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd45], %f120;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r39;
mul.lo.s32 %r78, %r77, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r79, 0, %r78, %p17;
mad.lo.s32 %r80, %r14, %r36, %r79;
mul.wide.s32 %rd46, %r80, 4;
add.s64 %rd7, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB72_23;

ld.global.f32 %f111, [%rd7];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd45], %f120;

BB72_23:
st.global.f32 [%rd7], %f120;

BB72_24:
bar.sync 0;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 2;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p19, %r83, %r39;
@%p19 bra BB72_2;

BB72_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<96>;
.reg .b64 %rd<47>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd16, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB73_25;

cvta.to.global.u64 %rd3, %rd16;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd4, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd6, %r38, 2;
shl.b32 %r58, %r39, 2;
mul.wide.s32 %rd7, %r58, 2;
mov.u32 %r87, 0;

BB73_2:
mov.u32 %r59, %ctaid.x;
shl.b32 %r60, %r59, 2;
add.s32 %r13, %r60, %r87;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB73_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r61, 0;
st.shared.u32 [%rd4], %r61;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB73_20;

mov.u32 %r88, %r8;

BB73_5:
mov.u32 %r15, %r88;
add.s32 %r62, %r15, 16;
min.s32 %r63, %r62, %r41;
min.s32 %r16, %r63, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r64, 1;
sub.s32 %r65, %r64, %r41;
mul.lo.s32 %r66, %r65, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r67, 0, %r66, %p6;
mad.lo.s32 %r18, %r17, %r39, %r67;
add.s32 %r68, %r16, -12;
setp.lt.s32	%p7, %r17, %r68;
mul.wide.s32 %rd23, %r18, 2;
add.s64 %rd8, %rd2, %rd23;
add.s64 %rd9, %rd8, %rd7;
add.s64 %rd10, %rd9, %rd7;
@%p7 bra BB73_12;
bra.uni BB73_6;

BB73_12:
ld.global.u16 %rs15, [%rd8];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+16], %f29;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+32], %f30;
add.s64 %rd26, %rd10, %rd7;
ld.global.u16 %rs18, [%rd26];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+48], %f31;
bra.uni BB73_13;

BB73_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB73_11;
bra.uni BB73_7;

BB73_11:
ld.global.u16 %rs12, [%rd8];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+16], %f22;
ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+32], %f23;
bra.uni BB73_13;

BB73_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB73_10;
bra.uni BB73_8;

BB73_10:
ld.global.u16 %rs10, [%rd8];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r72, %r18, %r58;
mul.wide.s32 %rd24, %r72, 2;
add.s64 %rd25, %rd2, %rd24;
ld.global.u16 %rs11, [%rd25];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+16], %f17;
bra.uni BB73_13;

BB73_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB73_13;

ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB73_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB73_19;
bra.uni BB73_14;

BB73_14:
mad.lo.s32 %r95, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r73, %r20, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r73, 1;
mov.u32 %r93, %r10;
mov.u32 %r94, %r10;
@%p11 bra BB73_16;

BB73_15:
mov.u32 %r21, %r94;
mul.wide.s32 %rd27, %r95, 2;
add.s64 %rd28, %rd1, %rd27;
ld.global.u16 %rs19, [%rd28];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd29, %r21, 4;
add.s64 %rd31, %rd22, %rd29;
ld.shared.f32 %f38, [%rd31];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd32, %rd28, %rd6;
ld.global.u16 %rs20, [%rd32];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd31+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd33, %rd32, %rd6;
ld.global.u16 %rs21, [%rd33];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd31+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd34, %rd33, %rd6;
ld.global.u16 %rs22, [%rd34];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd31+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r95, %r95, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r74, %r24, %r10;
setp.lt.s32	%p12, %r74, %r73;
mov.u32 %r93, %r24;
mov.u32 %r94, %r24;
mov.f32 %f118, %f119;
@%p12 bra BB73_15;

BB73_16:
mov.f32 %f117, %f118;
mov.u32 %r92, %r93;
sub.s32 %r76, %r92, %r10;
setp.ge.s32	%p13, %r76, %r20;
mov.f32 %f116, %f117;
@%p13 bra BB73_18;

BB73_17:
mul.wide.s32 %rd35, %r95, 2;
add.s64 %rd36, %rd1, %rd35;
ld.global.u16 %rs23, [%rd36];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd37, %r92, 4;
add.s64 %rd39, %rd22, %rd37;
ld.shared.f32 %f46, [%rd39];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r95, %r95, %r38;
add.s32 %r92, %r92, 1;
sub.s32 %r77, %r92, %r10;
setp.lt.s32	%p14, %r77, %r20;
mov.f32 %f116, %f117;
@%p14 bra BB73_17;

BB73_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB73_19:
setp.lt.s32	%p15, %r62, %r9;
mov.u32 %r88, %r62;
@%p15 bra BB73_5;

BB73_20:
add.s32 %r79, %r2, 3;
setp.lt.u32	%p2, %r79, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB73_24;
bra.uni BB73_21;

BB73_21:
add.s64 %rd42, %rd18, %rd20;
ld.shared.f32 %f49, [%rd42];
ld.shared.f32 %f50, [%rd42+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd42+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd42+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd42+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd42+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd42+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd42+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd42+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd42+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd42+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd42+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd42+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd42+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd42+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd42+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd42+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd42+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd42+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd42+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd42+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd42+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd42+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd42+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd42+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd42+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd42+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd42+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd42+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd42+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd42+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd42+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd42], %f120;
mov.u32 %r80, 1;
sub.s32 %r81, %r80, %r40;
mul.lo.s32 %r82, %r81, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r83, 0, %r82, %p18;
mad.lo.s32 %r84, %r14, %r37, %r83;
mul.wide.s32 %rd43, %r84, 4;
add.s64 %rd11, %rd3, %rd43;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB73_23;

ld.global.f32 %f111, [%rd11];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd42], %f120;

BB73_23:
st.global.f32 [%rd11], %f120;

BB73_24:
bar.sync 0;
mov.u32 %r85, %nctaid.x;
shl.b32 %r86, %r85, 2;
add.s32 %r87, %r86, %r87;
setp.lt.s32	%p20, %r87, %r40;
@%p20 bra BB73_2;

BB73_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<89>;
.reg .b64 %rd<43>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd15, %rd10;
cvta.to.global.u64 %rd1, %rd12;
ld.global.f32 %f1, [%rd15];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB74_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd14;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd16, %r49, 16;
mov.u64 %rd17, _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 4;
add.s64 %rd5, %rd18, %rd19;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
add.s32 %r56, %r10, %r3;
mul.wide.s32 %rd20, %r56, 4;
mov.u64 %rd21, _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd21, %rd20;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd7, %r37, 2;
mov.u32 %r80, 0;

BB74_2:
mov.u32 %r57, %ctaid.x;
shl.b32 %r58, %r57, 2;
add.s32 %r13, %r58, %r80;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB74_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r59, 0;
st.shared.u32 [%rd5], %r59;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB74_20;

mov.u32 %r81, %r8;

BB74_5:
mov.u32 %r15, %r81;
add.s32 %r60, %r15, 16;
min.s32 %r61, %r60, %r40;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r62, %r17, %r38;
add.s32 %r63, %r16, -12;
setp.lt.s32	%p6, %r17, %r63;
mul.wide.s32 %rd22, %r62, 2;
add.s64 %rd8, %rd3, %rd22;
@%p6 bra BB74_12;
bra.uni BB74_6;

BB74_12:
ld.global.u16 %rs15, [%rd8];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd8+8];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+16], %f29;
ld.global.u16 %rs17, [%rd8+16];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+32], %f30;
ld.global.u16 %rs18, [%rd8+24];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB74_13;

BB74_6:
add.s32 %r64, %r16, -8;
setp.lt.s32	%p7, %r17, %r64;
@%p7 bra BB74_11;
bra.uni BB74_7;

BB74_11:
ld.global.u16 %rs12, [%rd8];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd8+8];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+16], %f22;
ld.global.u16 %rs14, [%rd8+16];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB74_13;

BB74_7:
add.s32 %r65, %r16, -4;
setp.lt.s32	%p8, %r17, %r65;
@%p8 bra BB74_10;
bra.uni BB74_8;

BB74_10:
ld.global.u16 %rs10, [%rd8];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd8+8];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB74_13;

BB74_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB74_13;

ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB74_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB74_19;
bra.uni BB74_14;

BB74_14:
mad.lo.s32 %r88, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r66, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r66, 1;
mov.u32 %r86, %r10;
mov.u32 %r87, %r10;
@%p10 bra BB74_16;

BB74_15:
mov.u32 %r20, %r87;
mul.wide.s32 %rd23, %r88, 2;
add.s64 %rd24, %rd1, %rd23;
ld.global.u16 %rs19, [%rd24];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd25, %r20, 4;
add.s64 %rd27, %rd21, %rd25;
ld.shared.f32 %f38, [%rd27];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd28, %rd24, %rd7;
ld.global.u16 %rs20, [%rd28];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd27+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd29, %rd28, %rd7;
ld.global.u16 %rs21, [%rd29];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd27+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd30, %rd29, %rd7;
ld.global.u16 %rs22, [%rd30];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd27+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r88, %r88, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r67, %r23, %r10;
setp.lt.s32	%p11, %r67, %r66;
mov.u32 %r86, %r23;
mov.u32 %r87, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB74_15;

BB74_16:
mov.f32 %f117, %f118;
mov.u32 %r85, %r86;
sub.s32 %r69, %r85, %r10;
setp.ge.s32	%p12, %r69, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB74_18;

BB74_17:
mul.wide.s32 %rd31, %r88, 2;
add.s64 %rd32, %rd1, %rd31;
ld.global.u16 %rs23, [%rd32];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd33, %r85, 4;
add.s64 %rd35, %rd21, %rd33;
ld.shared.f32 %f46, [%rd35];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r88, %r88, %r37;
add.s32 %r85, %r85, 1;
sub.s32 %r70, %r85, %r10;
setp.lt.s32	%p13, %r70, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB74_17;

BB74_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB74_19:
setp.lt.s32	%p14, %r60, %r9;
mov.u32 %r81, %r60;
@%p14 bra BB74_5;

BB74_20:
add.s32 %r72, %r2, 3;
setp.lt.u32	%p2, %r72, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB74_24;
bra.uni BB74_21;

BB74_21:
add.s64 %rd38, %rd17, %rd19;
ld.shared.f32 %f49, [%rd38];
ld.shared.f32 %f50, [%rd38+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd38+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd38+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd38+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd38+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd38+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd38+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd38+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd38+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd38+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd38+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd38+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd38+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd38+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd38+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd38+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd38+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd38+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd38+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd38+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd38+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd38+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd38+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd38+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd38+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd38+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd38+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd38+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd38+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd38+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd38+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd38], %f120;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r39;
mul.lo.s32 %r75, %r74, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r76, 0, %r75, %p17;
mad.lo.s32 %r77, %r14, %r36, %r76;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd39, %r77, 4;
add.s64 %rd9, %rd4, %rd39;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB74_23;

ld.global.f32 %f111, [%rd9];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd38], %f120;

BB74_23:
st.global.f32 [%rd9], %f120;

BB74_24:
bar.sync 0;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 2;
add.s32 %r80, %r79, %r80;
setp.lt.s32	%p19, %r80, %r39;
@%p19 bra BB74_2;

BB74_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<98>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd16, %rd11;
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd14;
ld.global.f32 %f1, [%rd16];
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB75_25;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd4, %rd15;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd5, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd7, %r38, 2;
mov.u32 %r89, 0;

BB75_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 2;
add.s32 %r13, %r59, %r89;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB75_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r60, 0;
st.shared.u32 [%rd5], %r60;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB75_20;

mov.u32 %r90, %r8;

BB75_5:
mov.u32 %r15, %r90;
add.s32 %r61, %r15, 16;
min.s32 %r62, %r61, %r41;
min.s32 %r16, %r62, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r41;
mul.lo.s32 %r65, %r64, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r66, 0, %r65, %p6;
mad.lo.s32 %r18, %r17, %r39, %r66;
add.s32 %r67, %r16, -12;
setp.lt.s32	%p7, %r17, %r67;
mul.wide.s32 %rd23, %r18, 2;
add.s64 %rd8, %rd2, %rd23;
shl.b32 %r68, %r39, 2;
mul.wide.s32 %rd24, %r68, 2;
add.s64 %rd9, %rd8, %rd24;
@%p7 bra BB75_12;
bra.uni BB75_6;

BB75_12:
ld.global.u16 %rs15, [%rd8];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+16], %f29;
add.s64 %rd30, %rd9, %rd24;
ld.global.u16 %rs17, [%rd30];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+32], %f30;
add.s64 %rd31, %rd30, %rd24;
ld.global.u16 %rs18, [%rd31];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB75_13;

BB75_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB75_11;
bra.uni BB75_7;

BB75_11:
ld.global.u16 %rs12, [%rd8];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+16], %f22;
add.s64 %rd28, %rd9, %rd24;
ld.global.u16 %rs14, [%rd28];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB75_13;

BB75_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB75_10;
bra.uni BB75_8;

BB75_10:
ld.global.u16 %rs10, [%rd8];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r72, %r18, %r68;
mul.wide.s32 %rd25, %r72, 2;
add.s64 %rd26, %rd2, %rd25;
ld.global.u16 %rs11, [%rd26];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB75_13;

BB75_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB75_13;

ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB75_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB75_19;
bra.uni BB75_14;

BB75_14:
mad.lo.s32 %r97, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r75, %r20, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r75, 1;
mov.u32 %r95, %r10;
mov.u32 %r96, %r10;
@%p11 bra BB75_16;

BB75_15:
mov.u32 %r21, %r96;
mul.wide.s32 %rd32, %r97, 2;
add.s64 %rd33, %rd1, %rd32;
ld.global.u16 %rs19, [%rd33];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd34, %r21, 4;
add.s64 %rd36, %rd22, %rd34;
ld.shared.f32 %f38, [%rd36];
fma.rn.f32 %f39, %f34, %f38, %f119;
add.s64 %rd37, %rd33, %rd7;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd36+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd7;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd36+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd7;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd36+12];
fma.rn.f32 %f119, %f37, %f44, %f43;
add.s32 %r97, %r97, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r76, %r24, %r10;
setp.lt.s32	%p12, %r76, %r75;
mov.u32 %r95, %r24;
mov.u32 %r96, %r24;
mov.f32 %f118, %f119;
@%p12 bra BB75_15;

BB75_16:
mov.f32 %f117, %f118;
mov.u32 %r94, %r95;
sub.s32 %r78, %r94, %r10;
setp.ge.s32	%p13, %r78, %r20;
mov.f32 %f116, %f117;
@%p13 bra BB75_18;

BB75_17:
mul.wide.s32 %rd40, %r97, 2;
add.s64 %rd41, %rd1, %rd40;
ld.global.u16 %rs23, [%rd41];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd42, %r94, 4;
add.s64 %rd44, %rd22, %rd42;
ld.shared.f32 %f46, [%rd44];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r97, %r97, %r38;
add.s32 %r94, %r94, 1;
sub.s32 %r79, %r94, %r10;
setp.lt.s32	%p14, %r79, %r20;
mov.f32 %f116, %f117;
@%p14 bra BB75_17;

BB75_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB75_19:
setp.lt.s32	%p15, %r61, %r9;
mov.u32 %r90, %r61;
@%p15 bra BB75_5;

BB75_20:
add.s32 %r81, %r2, 3;
setp.lt.u32	%p2, %r81, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB75_24;
bra.uni BB75_21;

BB75_21:
add.s64 %rd47, %rd18, %rd20;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd47+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd47+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd47+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd47+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd47+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd47+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd47+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd47+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd47+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd47+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd47+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd47+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd47+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd47+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd47+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd47+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd47+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd47+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd47+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd47+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd47+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd47+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd47+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd47+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd47], %f120;
mov.u32 %r82, 1;
sub.s32 %r83, %r82, %r40;
mul.lo.s32 %r84, %r83, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r85, 0, %r84, %p18;
mad.lo.s32 %r86, %r14, %r37, %r85;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd48, %r86, 4;
add.s64 %rd10, %rd4, %rd48;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB75_23;

ld.global.f32 %f111, [%rd10];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd47], %f120;

BB75_23:
st.global.f32 [%rd10], %f120;

BB75_24:
bar.sync 0;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 2;
add.s32 %r89, %r88, %r89;
setp.lt.s32	%p20, %r89, %r40;
@%p20 bra BB75_2;

BB75_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<122>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB76_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 64;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 16, %r65;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB76_2:
shl.b32 %r67, %r56, 4;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB76_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd4], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB76_21;

mov.u32 %r114, %r8;

BB76_5:
mov.u32 %r17, %r114;
add.s32 %r71, %r17, 64;
min.s32 %r72, %r71, %r45;
min.s32 %r18, %r72, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r73, %r19, %r43;
add.s32 %r74, %r18, -48;
setp.lt.s32	%p6, %r19, %r74;
mul.wide.s32 %rd35, %r73, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB76_12;
bra.uni BB76_6;

BB76_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+32];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+64], %f29;
ld.global.u16 %rs17, [%rd9+64];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+128], %f30;
ld.global.u16 %rs18, [%rd9+96];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB76_13;

BB76_6:
add.s32 %r75, %r18, -32;
setp.lt.s32	%p7, %r19, %r75;
@%p7 bra BB76_11;
bra.uni BB76_7;

BB76_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+32];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+64], %f22;
ld.global.u16 %rs14, [%rd9+64];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB76_13;

BB76_7:
add.s32 %r76, %r18, -16;
setp.lt.s32	%p8, %r19, %r76;
@%p8 bra BB76_10;
bra.uni BB76_8;

BB76_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+32];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB76_13;

BB76_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB76_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB76_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB76_20;
bra.uni BB76_14;

BB76_14:
shl.b32 %r82, %r42, 6;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 4;
mad.lo.s32 %r85, %r84, %r111, %r12;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd36, %r86, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r120, %r17, %r42, %r80;
sub.s32 %r21, %r18, %r17;
add.s32 %r91, %r21, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB76_16;

BB76_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f70, %f71;
@%p11 bra BB76_15;

BB76_16:
mov.f32 %f68, %f70;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r21;
@%p12 bra BB76_19;

mul.wide.s32 %rd40, %r118, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r121, %r13, %r118;
mul.wide.s32 %rd42, %r120, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f69, %f68;

BB76_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r21;
mov.f32 %f68, %f69;
@%p13 bra BB76_18;

BB76_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB76_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB76_5;

BB76_21:
add.s32 %r95, %r1, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB76_25;
bra.uni BB76_22;

BB76_22:
add.s64 %rd45, %rd29, %rd31;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd45+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd45+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd45+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd45+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd45], %f72;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
mul.wide.s32 %rd46, %r108, 4;
add.s64 %rd22, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB76_24;

ld.global.f32 %f63, [%rd22];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd45], %f72;

BB76_24:
st.global.f32 [%rd22], %f72;

BB76_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 4;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB76_2;

BB76_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<116>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 28;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -16;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB77_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 4;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r60, %r48, 7;
shr.s32 %r61, %r60, 31;
shr.u32 %r62, %r61, 29;
add.s32 %r63, %r60, %r62;
shr.s32 %r64, %r63, 3;
mul.lo.s32 %r8, %r64, %r58;
add.s32 %r65, %r58, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r58, 6;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r45, %r64;
mad.lo.s32 %r68, %r67, %r58, %r2;
mad.lo.s32 %r12, %r59, 16, %r68;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r69, %r46, 4;
mul.wide.s32 %rd9, %r69, 2;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB77_2:
shl.b32 %r71, %r59, 4;
add.s32 %r16, %r71, %r106;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB77_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB77_21;

mov.u32 %r108, %r8;

BB77_5:
mov.u32 %r19, %r108;
add.s32 %r74, %r19, 64;
min.s32 %r75, %r74, %r48;
min.s32 %r20, %r75, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r48;
mul.lo.s32 %r78, %r77, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r22, %r21, %r46, %r79;
add.s32 %r80, %r20, -48;
setp.lt.s32	%p7, %r21, %r80;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB77_12;
bra.uni BB77_6;

BB77_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+64], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+128], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB77_13;

BB77_6:
add.s32 %r81, %r20, -32;
setp.lt.s32	%p8, %r21, %r81;
@%p8 bra BB77_11;
bra.uni BB77_7;

BB77_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+64], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB77_13;

BB77_7:
add.s32 %r82, %r20, -16;
setp.lt.s32	%p9, %r21, %r82;
@%p9 bra BB77_10;
bra.uni BB77_8;

BB77_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r84, %r22, %r69;
mul.wide.s32 %rd38, %r84, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB77_13;

BB77_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB77_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB77_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB77_20;
bra.uni BB77_14;

BB77_14:
shl.b32 %r88, %r45, 6;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 4;
mad.lo.s32 %r91, %r90, %r105, %r12;
mad.lo.s32 %r92, %r88, %r107, %r91;
mul.wide.s32 %rd45, %r92, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r114, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r93, %r24, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r93, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB77_16;

BB77_15:
mov.u32 %r26, %r113;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r93;
mov.u32 %r112, %r28;
mov.u32 %r113, %r28;
mov.f32 %f70, %f71;
@%p12 bra BB77_15;

BB77_16:
mov.f32 %f68, %f70;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r24;
@%p13 bra BB77_19;

mul.wide.s32 %rd49, %r112, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd51, %r114, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f69, %f68;

BB77_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r24;
mov.f32 %f68, %f69;
@%p14 bra BB77_18;

BB77_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB77_20:
setp.lt.s32	%p15, %r74, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r74;
@%p15 bra BB77_5;

BB77_21:
add.s32 %r97, %r1, 15;
setp.lt.u32	%p2, %r97, 31;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB77_25;
bra.uni BB77_22;

BB77_22:
add.s64 %rd54, %rd31, %rd33;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd54+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd54+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd54+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd54+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd54+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd54+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd54], %f72;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r47;
mul.lo.s32 %r100, %r99, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r17, %r44, %r101;
mul.wide.s32 %rd55, %r102, 4;
add.s64 %rd24, %rd3, %rd55;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB77_24;

ld.global.f32 %f63, [%rd24];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd54], %f72;

BB77_24:
st.global.f32 [%rd24], %f72;

BB77_25:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 4;
add.s32 %r106, %r104, %r106;
setp.lt.s32	%p20, %r106, %r47;
add.s32 %r105, %r105, 1;
@%p20 bra BB77_2;

BB77_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<122>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB78_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 16, %r65;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB78_2:
shl.b32 %r67, %r56, 4;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB78_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd5], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB78_21;

mov.u32 %r114, %r8;

BB78_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 64;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -48;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd37, %r73, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB78_12;
bra.uni BB78_6;

BB78_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+32];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+64], %f29;
ld.global.u16 %rs17, [%rd9+64];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+128], %f30;
ld.global.u16 %rs18, [%rd9+96];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB78_13;

BB78_6:
add.s32 %r75, %r17, -32;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB78_11;
bra.uni BB78_7;

BB78_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+32];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+64], %f22;
ld.global.u16 %rs14, [%rd9+64];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB78_13;

BB78_7:
add.s32 %r76, %r17, -16;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB78_10;
bra.uni BB78_8;

BB78_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+32];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB78_13;

BB78_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB78_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB78_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB78_20;
bra.uni BB78_14;

BB78_14:
shl.b32 %r82, %r42, 6;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 4;
mad.lo.s32 %r85, %r84, %r111, %r11;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd38, %r86, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r91, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB78_16;

BB78_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f70, %f71;
@%p11 bra BB78_15;

BB78_16:
mov.f32 %f68, %f70;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB78_19;

mul.wide.s32 %rd42, %r118, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd44, %r120, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f69, %f68;

BB78_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f32 %f68, %f69;
@%p13 bra BB78_18;

BB78_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB78_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB78_5;

BB78_21:
add.s32 %r95, %r1, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB78_25;
bra.uni BB78_22;

BB78_22:
add.s64 %rd47, %rd31, %rd33;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd47], %f72;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd48, %r108, 4;
add.s64 %rd23, %rd4, %rd48;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB78_24;

ld.global.f32 %f63, [%rd23];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd47], %f72;

BB78_24:
st.global.f32 [%rd23], %f72;

BB78_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 4;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB78_2;

BB78_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<131>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 28;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -16;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB79_26;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 4;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 64;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
add.s32 %r58, %r46, 7;
shr.s32 %r59, %r58, 31;
shr.u32 %r60, %r59, 29;
add.s32 %r61, %r58, %r60;
shr.s32 %r62, %r61, 3;
mul.lo.s32 %r8, %r62, %r56;
add.s32 %r63, %r56, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r56, 6;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd35, %r64, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r65, %r43, %r62;
mad.lo.s32 %r66, %r65, %r56, %r2;
mad.lo.s32 %r12, %r57, 16, %r66;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r121, 0;
mov.u32 %r120, %r121;

BB79_2:
shl.b32 %r68, %r57, 4;
add.s32 %r69, %r68, %r121;
setp.ge.s32	%p4, %r69, %r45;
@%p4 bra BB79_26;

mov.u32 %r122, 0;
st.shared.u32 [%rd5], %r122;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB79_21;

mov.u32 %r123, %r8;

BB79_5:
mov.u32 %r17, %r123;
add.s32 %r72, %r17, 64;
min.s32 %r73, %r72, %r46;
min.s32 %r18, %r73, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r74, 1;
sub.s32 %r75, %r74, %r46;
mul.lo.s32 %r76, %r75, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r77, 0, %r76, %p6;
mad.lo.s32 %r20, %r19, %r44, %r77;
add.s32 %r78, %r18, -48;
setp.lt.s32	%p7, %r19, %r78;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r79, %r44, 4;
mul.wide.s32 %rd39, %r79, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB79_12;
bra.uni BB79_6;

BB79_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+64], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+128], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB79_13;

BB79_6:
add.s32 %r80, %r18, -32;
setp.lt.s32	%p8, %r19, %r80;
@%p8 bra BB79_11;
bra.uni BB79_7;

BB79_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+64], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB79_13;

BB79_7:
add.s32 %r81, %r18, -16;
setp.lt.s32	%p9, %r19, %r81;
@%p9 bra BB79_10;
bra.uni BB79_8;

BB79_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r83, %r20, %r79;
mul.wide.s32 %rd40, %r83, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB79_13;

BB79_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB79_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB79_13:
add.s32 %r89, %r69, %r2;
setp.lt.s32	%p1, %r89, %r45;
bar.sync 0;
@!%p1 bra BB79_20;
bra.uni BB79_14;

BB79_14:
shl.b32 %r91, %r43, 6;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 4;
mad.lo.s32 %r94, %r93, %r120, %r12;
mad.lo.s32 %r95, %r91, %r122, %r94;
mul.wide.s32 %rd47, %r95, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r129, %r17, %r43, %r89;
sub.s32 %r22, %r18, %r17;
add.s32 %r100, %r22, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r124, 0;
setp.lt.s32	%p11, %r100, 1;
mov.u32 %r127, %r10;
mov.u32 %r128, %r10;
@%p11 bra BB79_16;

BB79_15:
mov.u32 %r24, %r128;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f71;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f71, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r129, %r129, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r124, %r124, 4;
setp.lt.s32	%p12, %r124, %r100;
mov.u32 %r127, %r26;
mov.u32 %r128, %r26;
mov.f32 %f70, %f71;
@%p12 bra BB79_15;

BB79_16:
mov.f32 %f68, %f70;
sub.s32 %r102, %r127, %r10;
setp.ge.s32	%p13, %r102, %r22;
@%p13 bra BB79_19;

mul.wide.s32 %rd51, %r127, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r130, %r13, %r127;
mul.wide.s32 %rd53, %r129, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f69, %f68;

BB79_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r130, %r130, 1;
setp.lt.s32	%p14, %r130, %r22;
mov.f32 %f68, %f69;
@%p14 bra BB79_18;

BB79_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB79_20:
setp.lt.s32	%p15, %r72, %r9;
add.s32 %r122, %r122, 1;
mov.u32 %r123, %r72;
@%p15 bra BB79_5;

BB79_21:
add.s32 %r104, %r1, 15;
setp.lt.u32	%p2, %r104, 31;
bar.sync 0;
add.s32 %r108, %r69, %r2;
setp.lt.s32	%p16, %r108, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB79_25;
bra.uni BB79_22;

BB79_22:
add.s64 %rd56, %rd32, %rd34;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd56+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd56+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd56+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd56+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd56], %f72;
mov.u32 %r113, 1;
sub.s32 %r114, %r113, %r45;
mul.lo.s32 %r115, %r114, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r116, 0, %r115, %p18;
mad.lo.s32 %r117, %r108, %r42, %r116;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd57, %r117, 4;
add.s64 %rd24, %rd4, %rd57;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB79_24;

ld.global.f32 %f63, [%rd24];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd56], %f72;

BB79_24:
st.global.f32 [%rd24], %f72;

BB79_25:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
shl.b32 %r119, %r118, 4;
add.s32 %r121, %r119, %r121;
setp.lt.s32	%p20, %r121, %r45;
add.s32 %r120, %r120, 1;
@%p20 bra BB79_2;

BB79_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<72>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB80_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd34, %rd8;

BB80_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r66;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB80_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r67, 0;
st.shared.u32 [%rd2], %r67;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB80_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB80_5:
mov.u32 %r10, %r67;
add.s32 %r67, %r10, 256;
min.s32 %r11, %r67, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 2;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB80_8;
bra.uni BB80_6;

BB80_8:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 2;
add.s64 %rd17, %rd1, %rd16;
ld.global.u16 %rs3, [%rd17];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB80_9;

BB80_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB80_9;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB80_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB80_15;
bra.uni BB80_10;

BB80_10:
add.s32 %r71, %r9, %r10;
add.s32 %r70, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r68, %r3;
@%p9 bra BB80_12;

BB80_11:
mov.u32 %r17, %r68;
mul.wide.s32 %rd22, %r71, 2;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.b16 %rs4, [%rd18];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f24, [%rd25];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r55, %r71, 16;
mul.wide.s32 %rd26, %r55, 2;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.b16 %rs6, [%rd19];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd25+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r56, %r71, 32;
mul.wide.s32 %rd27, %r56, 2;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.b16 %rs8, [%rd20];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd25+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r57, %r71, 48;
mul.wide.s32 %rd28, %r57, 2;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.b16 %rs10, [%rd21];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r22, %r70, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r68, %r22;
mov.f32 %f72, %f73;
@%p10 bra BB80_11;

BB80_12:
mov.f32 %f71, %f72;
sub.s32 %r69, %r70, %r10;
setp.ge.s32	%p11, %r69, %r16;
mov.f32 %f70, %f71;
@%p11 bra BB80_14;

BB80_13:
mul.wide.s32 %rd30, %r71, 2;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.b16 %rs12, [%rd29];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd31, %r69, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r10;
setp.lt.s32	%p12, %r69, %r16;
mov.f32 %f70, %f71;
@%p12 bra BB80_13;

BB80_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB80_15:
setp.lt.s32	%p13, %r67, %r34;
@%p13 bra BB80_5;

BB80_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB80_20;
bra.uni BB80_17;

BB80_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd4], %f74;
sub.s32 %r60, %r44, %r35;
mul.lo.s32 %r61, %r60, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r62, 0, %r61, %p16;
mad.lo.s32 %r63, %r8, %r38, %r62;
mul.wide.s32 %rd35, %r63, 4;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB80_19;

ld.global.f32 %f65, [%rd6];
fma.rn.f32 %f74, %f65, %f11, %f74;
st.shared.f32 [%rd4], %f74;

BB80_19:
st.global.f32 [%rd6], %f74;

BB80_20:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p18, %r66, %r35;
@%p18 bra BB80_2;

BB80_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<71>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB81_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r65, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB81_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r65;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB81_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r66, 0;
st.shared.u32 [%rd2], %r66;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB81_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB81_5:
mov.u32 %r11, %r66;
add.s32 %r66, %r11, 256;
min.s32 %r12, %r66, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 2;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB81_8;
bra.uni BB81_6;

BB81_8:
ld.global.u16 %rs2, [%rd4];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB81_9;

BB81_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB81_9;

ld.global.u16 %rs1, [%rd4];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB81_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB81_15;
bra.uni BB81_10;

BB81_10:
add.s32 %r70, %r10, %r11;
add.s32 %r69, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r67, %r3;
@%p10 bra BB81_12;

BB81_11:
mov.u32 %r18, %r67;
mul.wide.s32 %rd25, %r70, 2;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.b16 %rs4, [%rd21];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f24, [%rd28];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r58, %r70, 16;
mul.wide.s32 %rd29, %r58, 2;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.b16 %rs6, [%rd22];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd28+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r59, %r70, 32;
mul.wide.s32 %rd30, %r59, 2;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.b16 %rs8, [%rd23];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd28+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r60, %r70, 48;
mul.wide.s32 %rd31, %r60, 2;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.b16 %rs10, [%rd24];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r70, %r70, 64;
add.s32 %r69, %r69, 64;
sub.s32 %r23, %r69, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r67, %r23;
mov.f32 %f72, %f73;
@%p11 bra BB81_11;

BB81_12:
mov.f32 %f71, %f72;
sub.s32 %r68, %r69, %r11;
setp.ge.s32	%p12, %r68, %r17;
mov.f32 %f70, %f71;
@%p12 bra BB81_14;

BB81_13:
mul.wide.s32 %rd33, %r70, 2;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.b16 %rs12, [%rd32];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd34, %r68, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r70, %r70, 16;
add.s32 %r69, %r69, 16;
sub.s32 %r68, %r69, %r11;
setp.lt.s32	%p13, %r68, %r17;
mov.f32 %f70, %f71;
@%p13 bra BB81_13;

BB81_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB81_15:
setp.lt.s32	%p14, %r66, %r35;
@%p14 bra BB81_5;

BB81_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB81_20;
bra.uni BB81_17;

BB81_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd14], %f74;
mad.lo.s32 %r62, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r62, 4;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB81_19;

ld.global.f32 %f65, [%rd5];
fma.rn.f32 %f74, %f9, %f65, %f74;
st.shared.f32 [%rd14], %f74;

BB81_19:
st.global.f32 [%rd5], %f74;

BB81_20:
mov.u32 %r63, %nctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p18, %r65, %r36;
@%p18 bra BB81_2;

BB81_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<72>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB82_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd34, %rd8;

BB82_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r66;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB82_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r67, 0;
st.shared.u32 [%rd2], %r67;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB82_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB82_5:
mov.u32 %r10, %r67;
add.s32 %r67, %r10, 256;
min.s32 %r11, %r67, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 2;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB82_8;
bra.uni BB82_6;

BB82_8:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 2;
add.s64 %rd17, %rd1, %rd16;
ld.global.u16 %rs3, [%rd17];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB82_9;

BB82_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB82_9;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB82_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB82_15;
bra.uni BB82_10;

BB82_10:
add.s32 %r71, %r9, %r10;
add.s32 %r70, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r68, %r3;
@%p9 bra BB82_12;

BB82_11:
mov.u32 %r17, %r68;
mul.wide.s32 %rd22, %r71, 2;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.b16 %rs4, [%rd18];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f24, [%rd25];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r55, %r71, 16;
mul.wide.s32 %rd26, %r55, 2;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.b16 %rs6, [%rd19];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd25+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r56, %r71, 32;
mul.wide.s32 %rd27, %r56, 2;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.b16 %rs8, [%rd20];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd25+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r57, %r71, 48;
mul.wide.s32 %rd28, %r57, 2;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.b16 %rs10, [%rd21];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r22, %r70, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r68, %r22;
mov.f32 %f72, %f73;
@%p10 bra BB82_11;

BB82_12:
mov.f32 %f71, %f72;
sub.s32 %r69, %r70, %r10;
setp.ge.s32	%p11, %r69, %r16;
mov.f32 %f70, %f71;
@%p11 bra BB82_14;

BB82_13:
mul.wide.s32 %rd30, %r71, 2;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.b16 %rs12, [%rd29];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd31, %r69, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r10;
setp.lt.s32	%p12, %r69, %r16;
mov.f32 %f70, %f71;
@%p12 bra BB82_13;

BB82_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB82_15:
setp.lt.s32	%p13, %r67, %r34;
@%p13 bra BB82_5;

BB82_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB82_20;
bra.uni BB82_17;

BB82_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd4], %f74;
sub.s32 %r60, %r44, %r35;
mul.lo.s32 %r61, %r60, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r62, 0, %r61, %p16;
mad.lo.s32 %r63, %r8, %r38, %r62;
mul.wide.s32 %rd35, %r63, 4;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB82_19;

ld.global.f32 %f65, [%rd6];
fma.rn.f32 %f74, %f65, %f11, %f74;
st.shared.f32 [%rd4], %f74;

BB82_19:
st.global.f32 [%rd6], %f74;

BB82_20:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p18, %r66, %r35;
@%p18 bra BB82_2;

BB82_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<71>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB83_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r65, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB83_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r65;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB83_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r66, 0;
st.shared.u32 [%rd2], %r66;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB83_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB83_5:
mov.u32 %r11, %r66;
add.s32 %r66, %r11, 256;
min.s32 %r12, %r66, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 2;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB83_8;
bra.uni BB83_6;

BB83_8:
ld.global.u16 %rs2, [%rd4];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB83_9;

BB83_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB83_9;

ld.global.u16 %rs1, [%rd4];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB83_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB83_15;
bra.uni BB83_10;

BB83_10:
add.s32 %r70, %r10, %r11;
add.s32 %r69, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r67, %r3;
@%p10 bra BB83_12;

BB83_11:
mov.u32 %r18, %r67;
mul.wide.s32 %rd25, %r70, 2;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.b16 %rs4, [%rd21];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f24, [%rd28];
fma.rn.f32 %f25, %f20, %f24, %f73;
add.s32 %r58, %r70, 16;
mul.wide.s32 %rd29, %r58, 2;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.b16 %rs6, [%rd22];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd28+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r59, %r70, 32;
mul.wide.s32 %rd30, %r59, 2;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.b16 %rs8, [%rd23];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd28+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r60, %r70, 48;
mul.wide.s32 %rd31, %r60, 2;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.b16 %rs10, [%rd24];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f73, %f23, %f30, %f29;
add.s32 %r70, %r70, 64;
add.s32 %r69, %r69, 64;
sub.s32 %r23, %r69, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r67, %r23;
mov.f32 %f72, %f73;
@%p11 bra BB83_11;

BB83_12:
mov.f32 %f71, %f72;
sub.s32 %r68, %r69, %r11;
setp.ge.s32	%p12, %r68, %r17;
mov.f32 %f70, %f71;
@%p12 bra BB83_14;

BB83_13:
mul.wide.s32 %rd33, %r70, 2;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.b16 %rs12, [%rd32];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd34, %r68, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f71, %f31, %f32, %f71;
add.s32 %r70, %r70, 16;
add.s32 %r69, %r69, 16;
sub.s32 %r68, %r69, %r11;
setp.lt.s32	%p13, %r68, %r17;
mov.f32 %f70, %f71;
@%p13 bra BB83_13;

BB83_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB83_15:
setp.lt.s32	%p14, %r66, %r35;
@%p14 bra BB83_5;

BB83_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB83_20;
bra.uni BB83_17;

BB83_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd14], %f74;
mad.lo.s32 %r62, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r62, 4;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB83_19;

ld.global.f32 %f65, [%rd5];
fma.rn.f32 %f74, %f9, %f65, %f74;
st.shared.f32 [%rd14], %f74;

BB83_19:
st.global.f32 [%rd5], %f74;

BB83_20:
mov.u32 %r63, %nctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p18, %r65, %r36;
@%p18 bra BB83_2;

BB83_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<115>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB84_23;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 8;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd32, %r58, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r12, %r56, 128, %r60;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB84_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r105;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB84_23;

mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB84_17;

mov.u32 %r107, %r8;

BB84_5:
mov.u32 %r17, %r107;
add.s32 %r66, %r17, 256;
min.s32 %r67, %r66, %r45;
min.s32 %r18, %r67, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r68, %r19, %r43;
add.s32 %r69, %r18, -128;
setp.lt.s32	%p6, %r19, %r69;
mul.wide.s32 %rd35, %r68, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB84_8;
bra.uni BB84_6;

BB84_8:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB84_9;

BB84_6:
setp.ge.s32	%p7, %r19, %r18;
@%p7 bra BB84_9;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB84_9:
add.s32 %r73, %r63, %r2;
setp.lt.s32	%p1, %r73, %r44;
bar.sync 0;
@!%p1 bra BB84_16;
bra.uni BB84_10;

BB84_10:
shl.b32 %r75, %r42, 8;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 7;
mad.lo.s32 %r78, %r77, %r104, %r12;
mad.lo.s32 %r79, %r75, %r106, %r78;
mul.wide.s32 %rd36, %r79, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r113, %r17, %r42, %r73;
sub.s32 %r21, %r18, %r17;
add.s32 %r84, %r21, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r108, 0;
setp.lt.s32	%p8, %r84, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p8 bra BB84_12;

BB84_11:
mov.u32 %r23, %r112;
ld.global.u16 %rs12, [%rd50];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd51];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs13, [%rd37];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd51+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs14, [%rd38];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd51+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs15, [%rd39];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd51+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r25, %r23, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p9, %r108, %r84;
mov.u32 %r111, %r25;
mov.u32 %r112, %r25;
mov.f32 %f43, %f44;
@%p9 bra BB84_11;

BB84_12:
mov.f32 %f41, %f43;
sub.s32 %r86, %r111, %r10;
setp.ge.s32	%p10, %r86, %r21;
@%p10 bra BB84_15;

mul.wide.s32 %rd40, %r111, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd42, %r113, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f42, %f41;

BB84_14:
ld.global.u16 %rs16, [%rd52];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd53];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p11, %r114, %r21;
mov.f32 %f41, %f42;
@%p11 bra BB84_14;

BB84_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB84_16:
setp.lt.s32	%p12, %r66, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r66;
@%p12 bra BB84_5;

BB84_17:
add.s32 %r88, %r1, 127;
setp.lt.u32	%p2, %r88, 255;
bar.sync 0;
add.s32 %r92, %r63, %r2;
setp.lt.s32	%p13, %r92, %r44;
and.pred %p14, %p13, %p2;
@!%p14 bra BB84_22;
bra.uni BB84_18;

BB84_18:
setp.neu.f32	%p15, %f11, 0f00000000;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r44;
mul.lo.s32 %r99, %r98, %r41;
setp.gt.s32	%p16, %r41, -1;
selp.b32	%r100, 0, %r99, %p16;
mad.lo.s32 %r101, %r92, %r41, %r100;
mul.wide.s32 %rd43, %r101, 4;
add.s64 %rd22, %rd3, %rd43;
@%p15 bra BB84_20;
bra.uni BB84_19;

BB84_20:
ld.global.f32 %f35, [%rd22];
add.s64 %rd49, %rd29, %rd31;
ld.shared.f32 %f36, [%rd49];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd49], %f45;
bra.uni BB84_21;

BB84_19:
add.s64 %rd46, %rd29, %rd31;
ld.shared.f32 %f45, [%rd46];

BB84_21:
st.global.f32 [%rd22], %f45;

BB84_22:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 7;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p17, %r105, %r44;
add.s32 %r104, %r104, 1;
@%p17 bra BB84_2;

BB84_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<121>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd2, %rd26;
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB85_23;

cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd28, %r56, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r56, %r46;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 8;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd32, %r59, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
mad.lo.s32 %r12, %r57, 128, %r61;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r43, 2;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB85_2:
shl.b32 %r63, %r57, 7;
add.s32 %r64, %r63, %r111;
setp.ge.s32	%p4, %r64, %r45;
@%p4 bra BB85_23;

mov.u32 %r112, 0;
st.shared.u32 [%rd4], %r112;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB85_17;

mov.u32 %r113, %r8;

BB85_5:
mov.u32 %r17, %r113;
add.s32 %r67, %r17, 256;
min.s32 %r68, %r67, %r46;
min.s32 %r18, %r68, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r20, %r19, %r44, %r72;
add.s32 %r73, %r18, -128;
setp.lt.s32	%p7, %r19, %r73;
mul.wide.s32 %rd35, %r20, 2;
add.s64 %rd9, %rd2, %rd35;
@%p7 bra BB85_8;
bra.uni BB85_6;

BB85_8:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
shl.b32 %r74, %r44, 7;
add.s32 %r75, %r20, %r74;
mul.wide.s32 %rd36, %r75, 2;
add.s64 %rd37, %rd2, %rd36;
ld.global.u16 %rs11, [%rd37];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB85_9;

BB85_6:
setp.ge.s32	%p8, %r19, %r18;
@%p8 bra BB85_9;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB85_9:
add.s32 %r79, %r64, %r2;
setp.lt.s32	%p1, %r79, %r45;
bar.sync 0;
@!%p1 bra BB85_16;
bra.uni BB85_10;

BB85_10:
shl.b32 %r81, %r43, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 7;
mad.lo.s32 %r84, %r83, %r110, %r12;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd38, %r85, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd6;
mad.lo.s32 %r119, %r17, %r43, %r79;
sub.s32 %r22, %r18, %r17;
add.s32 %r90, %r22, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r114, 0;
setp.lt.s32	%p9, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p9 bra BB85_12;

BB85_11:
mov.u32 %r24, %r118;
ld.global.u16 %rs12, [%rd52];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd53];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs13, [%rd39];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd53+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs14, [%rd40];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd53+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs15, [%rd41];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd53+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r26, %r24, 4;
add.s32 %r119, %r119, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p10, %r114, %r90;
mov.u32 %r117, %r26;
mov.u32 %r118, %r26;
mov.f32 %f43, %f44;
@%p10 bra BB85_11;

BB85_12:
mov.f32 %f41, %f43;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p11, %r92, %r22;
@%p11 bra BB85_15;

mul.wide.s32 %rd42, %r117, 4;
add.s64 %rd55, %rd33, %rd42;
add.s32 %r120, %r13, %r117;
mul.wide.s32 %rd44, %r119, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f42, %f41;

BB85_14:
ld.global.u16 %rs16, [%rd54];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd55];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p12, %r120, %r22;
mov.f32 %f41, %f42;
@%p12 bra BB85_14;

BB85_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB85_16:
setp.lt.s32	%p13, %r67, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r67;
@%p13 bra BB85_5;

BB85_17:
add.s32 %r94, %r1, 127;
setp.lt.u32	%p2, %r94, 255;
bar.sync 0;
add.s32 %r98, %r64, %r2;
setp.lt.s32	%p14, %r98, %r45;
and.pred %p15, %p14, %p2;
@!%p15 bra BB85_22;
bra.uni BB85_18;

BB85_18:
setp.neu.f32	%p16, %f11, 0f00000000;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r45;
mul.lo.s32 %r105, %r104, %r42;
setp.gt.s32	%p17, %r42, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r42, %r106;
mul.wide.s32 %rd45, %r107, 4;
add.s64 %rd22, %rd3, %rd45;
@%p16 bra BB85_20;
bra.uni BB85_19;

BB85_20:
ld.global.f32 %f35, [%rd22];
add.s64 %rd51, %rd29, %rd31;
ld.shared.f32 %f36, [%rd51];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd51], %f45;
bra.uni BB85_21;

BB85_19:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f32 %f45, [%rd48];

BB85_21:
st.global.f32 [%rd22], %f45;

BB85_22:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 7;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p18, %r111, %r45;
add.s32 %r110, %r110, 1;
@%p18 bra BB85_2;

BB85_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<115>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB86_23;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 8;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB86_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r105;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB86_23;

mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB86_17;

mov.u32 %r107, %r8;

BB86_5:
mov.u32 %r16, %r107;
add.s32 %r66, %r16, 256;
min.s32 %r67, %r66, %r45;
min.s32 %r17, %r67, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r68, %r18, %r43;
add.s32 %r69, %r17, -128;
setp.lt.s32	%p6, %r18, %r69;
mul.wide.s32 %rd37, %r68, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB86_8;
bra.uni BB86_6;

BB86_8:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB86_9;

BB86_6:
setp.ge.s32	%p7, %r18, %r17;
@%p7 bra BB86_9;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB86_9:
add.s32 %r73, %r63, %r2;
setp.lt.s32	%p1, %r73, %r44;
bar.sync 0;
@!%p1 bra BB86_16;
bra.uni BB86_10;

BB86_10:
shl.b32 %r75, %r42, 8;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 7;
mad.lo.s32 %r78, %r77, %r104, %r11;
mad.lo.s32 %r79, %r75, %r106, %r78;
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r113, %r16, %r42, %r73;
sub.s32 %r20, %r17, %r16;
add.s32 %r84, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r108, 0;
setp.lt.s32	%p8, %r84, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p8 bra BB86_12;

BB86_11:
mov.u32 %r23, %r112;
ld.global.u16 %rs12, [%rd52];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd53];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs13, [%rd39];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd53+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs14, [%rd40];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd53+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs15, [%rd41];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd53+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r25, %r23, 4;
add.s32 %r113, %r113, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p9, %r108, %r84;
mov.u32 %r111, %r25;
mov.u32 %r112, %r25;
mov.f32 %f43, %f44;
@%p9 bra BB86_11;

BB86_12:
mov.f32 %f41, %f43;
sub.s32 %r86, %r111, %r10;
setp.ge.s32	%p10, %r86, %r20;
@%p10 bra BB86_15;

mul.wide.s32 %rd42, %r111, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r114, %r12, %r111;
mul.wide.s32 %rd44, %r113, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f42, %f41;

BB86_14:
ld.global.u16 %rs16, [%rd54];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd55];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p11, %r114, %r20;
mov.f32 %f41, %f42;
@%p11 bra BB86_14;

BB86_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB86_16:
setp.lt.s32	%p12, %r66, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r66;
@%p12 bra BB86_5;

BB86_17:
add.s32 %r88, %r1, 127;
setp.lt.u32	%p2, %r88, 255;
bar.sync 0;
add.s32 %r92, %r63, %r2;
setp.lt.s32	%p13, %r92, %r44;
and.pred %p14, %p13, %p2;
@!%p14 bra BB86_22;
bra.uni BB86_18;

BB86_18:
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r44;
mul.lo.s32 %r99, %r98, %r41;
setp.gt.s32	%p15, %r41, -1;
selp.b32	%r100, 0, %r99, %p15;
mad.lo.s32 %r101, %r92, %r41, %r100;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p16, %f8, 0f00000000;
mul.wide.s32 %rd45, %r101, 4;
add.s64 %rd23, %rd4, %rd45;
@%p16 bra BB86_20;
bra.uni BB86_19;

BB86_20:
ld.global.f32 %f35, [%rd23];
add.s64 %rd51, %rd31, %rd33;
ld.shared.f32 %f36, [%rd51];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd51], %f45;
bra.uni BB86_21;

BB86_19:
add.s64 %rd48, %rd31, %rd33;
ld.shared.f32 %f45, [%rd48];

BB86_21:
st.global.f32 [%rd23], %f45;

BB86_22:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 7;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p17, %r105, %r44;
add.s32 %r104, %r104, 1;
@%p17 bra BB86_2;

BB86_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
cvta.to.global.u64 %rd2, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB87_23;

cvta.to.global.u64 %rd3, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r59, %r49;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
mad.lo.s32 %r12, %r60, 128, %r64;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 2;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB87_2:
shl.b32 %r66, %r60, 7;
add.s32 %r16, %r66, %r96;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB87_23;

add.s32 %r17, %r16, %r2;
mov.u32 %r97, 0;
st.shared.u32 [%rd5], %r97;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB87_17;

mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 7;
mad.lo.s32 %r18, %r70, %r95, %r12;
mov.u32 %r98, %r8;

BB87_5:
mov.u32 %r20, %r98;
add.s32 %r71, %r20, 256;
min.s32 %r72, %r71, %r49;
min.s32 %r21, %r72, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r23, %r22, %r47, %r76;
add.s32 %r77, %r21, -128;
setp.lt.s32	%p7, %r22, %r77;
mul.wide.s32 %rd37, %r23, 2;
add.s64 %rd10, %rd2, %rd37;
@%p7 bra BB87_8;
bra.uni BB87_6;

BB87_8:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
shl.b32 %r78, %r47, 7;
add.s32 %r79, %r23, %r78;
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB87_9;

BB87_6:
setp.ge.s32	%p8, %r22, %r21;
@%p8 bra BB87_9;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB87_9:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB87_16;
bra.uni BB87_10;

BB87_10:
shl.b32 %r81, %r46, 8;
mad.lo.s32 %r82, %r81, %r97, %r18;
mul.wide.s32 %rd40, %r82, 2;
add.s64 %rd54, %rd1, %rd40;
mov.u64 %rd55, %rd7;
mad.lo.s32 %r104, %r20, %r46, %r17;
sub.s32 %r25, %r21, %r20;
add.s32 %r83, %r25, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r99, 0;
setp.lt.s32	%p9, %r83, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p9 bra BB87_12;

BB87_11:
mov.u32 %r27, %r103;
ld.global.u16 %rs12, [%rd54];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd55];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd41, %rd54, %rd9;
ld.global.u16 %rs13, [%rd41];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd55+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd42, %rd41, %rd9;
ld.global.u16 %rs14, [%rd42];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd55+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd43, %rd42, %rd9;
ld.global.u16 %rs15, [%rd43];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd55+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r29, %r27, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p10, %r99, %r83;
mov.u32 %r102, %r29;
mov.u32 %r103, %r29;
mov.f32 %f43, %f44;
@%p10 bra BB87_11;

BB87_12:
mov.f32 %f41, %f43;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p11, %r85, %r25;
@%p11 bra BB87_15;

mul.wide.s32 %rd44, %r102, 4;
add.s64 %rd57, %rd35, %rd44;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd46, %r104, 2;
add.s64 %rd56, %rd1, %rd46;
mov.f32 %f42, %f41;

BB87_14:
ld.global.u16 %rs16, [%rd56];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd57];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p12, %r105, %r25;
mov.f32 %f41, %f42;
@%p12 bra BB87_14;

BB87_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB87_16:
setp.lt.s32	%p13, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p13 bra BB87_5;

BB87_17:
add.s32 %r87, %r1, 127;
setp.lt.u32	%p2, %r87, 255;
bar.sync 0;
setp.lt.s32	%p14, %r17, %r48;
and.pred %p15, %p14, %p2;
@!%p15 bra BB87_22;
bra.uni BB87_18;

BB87_18:
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r48;
mul.lo.s32 %r90, %r89, %r45;
setp.gt.s32	%p16, %r45, -1;
selp.b32	%r91, 0, %r90, %p16;
mad.lo.s32 %r92, %r17, %r45, %r91;
ld.global.f32 %f8, [%rd3];
setp.neu.f32	%p17, %f8, 0f00000000;
mul.wide.s32 %rd47, %r92, 4;
add.s64 %rd23, %rd4, %rd47;
@%p17 bra BB87_20;
bra.uni BB87_19;

BB87_20:
ld.global.f32 %f35, [%rd23];
add.s64 %rd53, %rd31, %rd33;
ld.shared.f32 %f36, [%rd53];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd53], %f45;
bra.uni BB87_21;

BB87_19:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f32 %f45, [%rd50];

BB87_21:
st.global.f32 [%rd23], %f45;

BB87_22:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 7;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p18, %r96, %r48;
add.s32 %r95, %r95, 1;
@%p18 bra BB87_2;

BB87_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<24>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<47>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB88_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB88_8;

mov.f32 %f43, 0f00000000;

BB88_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB88_5;
bra.uni BB88_4;

BB88_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB88_7;

BB88_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f43, %f25, %f26, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB88_6;
bra.uni BB88_7;

BB88_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f43, %f20, %f21, %f24;

BB88_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB88_3;

BB88_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB88_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB88_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB88_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB88_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB88_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB88_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB88_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB88_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB88_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB88_21;
bra.uni BB88_18;

BB88_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
mul.wide.s32 %rd43, %r91, 4;
add.s64 %rd4, %rd42, %rd43;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f10, 0f00000000;
@%p17 bra BB88_20;

ld.global.f32 %f40, [%rd4];
mul.f32 %f44, %f40, %f10;

BB88_20:
mul.wide.s32 %rd44, %r23, 4;
add.s64 %rd46, %rd29, %rd44;
ld.shared.f32 %f41, [%rd46];
fma.rn.f32 %f42, %f41, %f9, %f44;
st.global.f32 [%rd4], %f42;

BB88_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<24>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB89_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB89_8;

mov.f32 %f43, 0f00000000;

BB89_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB89_5;
bra.uni BB89_4;

BB89_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB89_7;

BB89_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f24, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f25, %rs23;}


	fma.rn.f32 %f43, %f24, %f25, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB89_6;
bra.uni BB89_7;

BB89_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f13, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f14, %rs11;}


	fma.rn.f32 %f21, %f13, %f14, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f15, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f16, %rs14;}


	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f17, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f18, %rs17;}


	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f19, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f20, %rs20;}


	fma.rn.f32 %f43, %f19, %f20, %f23;

BB89_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB89_3;

BB89_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB89_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB89_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB89_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB89_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB89_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB89_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB89_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB89_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB89_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB89_21;
bra.uni BB89_18;

BB89_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd6;
cvta.to.global.u64 %rd43, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.f32 %f7, [%rd42];
mul.wide.s32 %rd44, %r91, 4;
add.s64 %rd4, %rd43, %rd44;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f7, 0f00000000;
@%p17 bra BB89_20;

ld.global.f32 %f39, [%rd4];
mul.f32 %f44, %f39, %f7;

BB89_20:
cvta.to.global.u64 %rd45, %rd5;
mul.wide.s32 %rd46, %r23, 4;
add.s64 %rd48, %rd29, %rd46;
ld.global.f32 %f40, [%rd45];
ld.shared.f32 %f41, [%rd48];
fma.rn.f32 %f42, %f41, %f40, %f44;
st.global.f32 [%rd4], %f42;

BB89_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<24>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<38>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB90_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB90_8;

mov.f32 %f34, 0f00000000;

BB90_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB90_5;
bra.uni BB90_4;

BB90_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB90_7;

BB90_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f34, %f25, %f26, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB90_6;
bra.uni BB90_7;

BB90_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f34, %f20, %f21, %f24;

BB90_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB90_3;

BB90_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB90_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB90_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB90_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB90_15;
bra.uni BB90_12;

BB90_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd4, %rd33, %rd34;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f10, 0f00000000;
@%p14 bra BB90_14;

ld.global.f32 %f31, [%rd4];
mul.f32 %f35, %f31, %f10;

BB90_14:
mul.wide.s32 %rd35, %r23, 4;
add.s64 %rd37, %rd29, %rd35;
ld.shared.f32 %f32, [%rd37];
fma.rn.f32 %f33, %f32, %f9, %f35;
st.global.f32 [%rd4], %f33;

BB90_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<34>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<50>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB91_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB91_23;

mov.f32 %f59, 0f00000000;

BB91_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB91_17;
bra.uni BB91_4;

BB91_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB91_22;

BB91_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB91_20;
bra.uni BB91_19;

BB91_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f58, %rs31;}


	bra.uni BB91_21;

BB91_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f58, %rs29;}



BB91_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f59, %f58, %f46, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB91_18;
bra.uni BB91_22;

BB91_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB91_6;
bra.uni BB91_5;

BB91_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f54, %rs11;}


	bra.uni BB91_7;

BB91_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f54, %rs9;}



BB91_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f54, %f34, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB91_9;
bra.uni BB91_8;

BB91_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f55, %rs16;}


	bra.uni BB91_10;

BB91_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f55, %rs14;}



BB91_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f55, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB91_12;
bra.uni BB91_11;

BB91_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f56, %rs21;}


	bra.uni BB91_13;

BB91_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f56, %rs19;}



BB91_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f56, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB91_15;
bra.uni BB91_14;

BB91_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f57, %rs26;}


	bra.uni BB91_16;

BB91_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f57, %rs24;}



BB91_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f59, %f57, %f43, %f13;

BB91_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB91_3;

BB91_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB91_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB91_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB91_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB91_30;
bra.uni BB91_27;

BB91_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd45, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
mul.wide.s32 %rd46, %r99, 4;
add.s64 %rd7, %rd45, %rd46;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f28, 0f00000000;
@%p19 bra BB91_29;

ld.global.f32 %f51, [%rd7];
mul.f32 %f60, %f51, %f28;

BB91_29:
mul.wide.s32 %rd47, %r26, 4;
add.s64 %rd49, %rd41, %rd47;
ld.shared.f32 %f52, [%rd49];
fma.rn.f32 %f53, %f52, %f27, %f60;
st.global.f32 [%rd7], %f53;

BB91_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<24>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<41>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB92_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB92_8;

mov.f32 %f37, 0f00000000;

BB92_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB92_5;
bra.uni BB92_4;

BB92_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB92_7;

BB92_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f37, %f25, %f26, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB92_6;
bra.uni BB92_7;

BB92_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f37, %f20, %f21, %f24;

BB92_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB92_3;

BB92_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB92_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB92_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB92_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB92_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB92_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB92_17;
bra.uni BB92_14;

BB92_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
mul.wide.s32 %rd37, %r79, 4;
add.s64 %rd4, %rd36, %rd37;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f10, 0f00000000;
@%p15 bra BB92_16;

ld.global.f32 %f34, [%rd4];
mul.f32 %f38, %f34, %f10;

BB92_16:
mul.wide.s32 %rd38, %r23, 4;
add.s64 %rd40, %rd29, %rd38;
ld.shared.f32 %f35, [%rd40];
fma.rn.f32 %f36, %f35, %f9, %f38;
st.global.f32 [%rd4], %f36;

BB92_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<34>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<53>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB93_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB93_23;

mov.f32 %f62, 0f00000000;

BB93_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB93_17;
bra.uni BB93_4;

BB93_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB93_22;

BB93_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB93_20;
bra.uni BB93_19;

BB93_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f61, %rs31;}


	bra.uni BB93_21;

BB93_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f61, %rs29;}



BB93_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f62, %f61, %f46, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB93_18;
bra.uni BB93_22;

BB93_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB93_6;
bra.uni BB93_5;

BB93_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f57, %rs11;}


	bra.uni BB93_7;

BB93_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f57, %rs9;}



BB93_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f57, %f34, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB93_9;
bra.uni BB93_8;

BB93_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f58, %rs16;}


	bra.uni BB93_10;

BB93_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f58, %rs14;}



BB93_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f58, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB93_12;
bra.uni BB93_11;

BB93_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f59, %rs21;}


	bra.uni BB93_13;

BB93_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f59, %rs19;}



BB93_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f59, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB93_15;
bra.uni BB93_14;

BB93_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f60, %rs26;}


	bra.uni BB93_16;

BB93_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f60, %rs24;}



BB93_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f62, %f60, %f43, %f13;

BB93_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB93_3;

BB93_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB93_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB93_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB93_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB93_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB93_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB93_32;
bra.uni BB93_29;

BB93_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
mul.wide.s32 %rd49, %r105, 4;
add.s64 %rd7, %rd48, %rd49;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f28, 0f00000000;
@%p20 bra BB93_31;

ld.global.f32 %f54, [%rd7];
mul.f32 %f63, %f54, %f28;

BB93_31:
mul.wide.s32 %rd50, %r26, 4;
add.s64 %rd52, %rd41, %rd50;
ld.shared.f32 %f55, [%rd52];
fma.rn.f32 %f56, %f55, %f27, %f63;
st.global.f32 [%rd7], %f56;

BB93_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<24>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<44>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB94_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB94_8;

mov.f32 %f40, 0f00000000;

BB94_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB94_5;
bra.uni BB94_4;

BB94_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB94_7;

BB94_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f40, %f25, %f26, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB94_6;
bra.uni BB94_7;

BB94_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f40, %f20, %f21, %f24;

BB94_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB94_3;

BB94_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB94_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB94_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB94_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB94_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB94_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB94_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB94_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB94_19;
bra.uni BB94_16;

BB94_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
mul.wide.s32 %rd40, %r85, 4;
add.s64 %rd4, %rd39, %rd40;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f10, 0f00000000;
@%p16 bra BB94_18;

ld.global.f32 %f37, [%rd4];
mul.f32 %f41, %f37, %f10;

BB94_18:
mul.wide.s32 %rd41, %r23, 4;
add.s64 %rd43, %rd29, %rd41;
ld.shared.f32 %f38, [%rd43];
fma.rn.f32 %f39, %f38, %f9, %f41;
st.global.f32 [%rd4], %f39;

BB94_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<34>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<56>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB95_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB95_23;

mov.f32 %f65, 0f00000000;

BB95_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB95_17;
bra.uni BB95_4;

BB95_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB95_22;

BB95_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB95_20;
bra.uni BB95_19;

BB95_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f64, %rs31;}


	bra.uni BB95_21;

BB95_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f64, %rs29;}



BB95_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f65, %f64, %f46, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB95_18;
bra.uni BB95_22;

BB95_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB95_6;
bra.uni BB95_5;

BB95_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f60, %rs11;}


	bra.uni BB95_7;

BB95_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f60, %rs9;}



BB95_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f60, %f34, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB95_9;
bra.uni BB95_8;

BB95_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f61, %rs16;}


	bra.uni BB95_10;

BB95_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f61, %rs14;}



BB95_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f61, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB95_12;
bra.uni BB95_11;

BB95_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f62, %rs21;}


	bra.uni BB95_13;

BB95_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f62, %rs19;}



BB95_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f62, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB95_15;
bra.uni BB95_14;

BB95_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f63, %rs26;}


	bra.uni BB95_16;

BB95_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f63, %rs24;}



BB95_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f65, %f63, %f43, %f13;

BB95_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB95_3;

BB95_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB95_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB95_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB95_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB95_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB95_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB95_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB95_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB95_34;
bra.uni BB95_31;

BB95_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
mul.wide.s32 %rd52, %r111, 4;
add.s64 %rd7, %rd51, %rd52;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f28, 0f00000000;
@%p21 bra BB95_33;

ld.global.f32 %f57, [%rd7];
mul.f32 %f66, %f57, %f28;

BB95_33:
mul.wide.s32 %rd53, %r26, 4;
add.s64 %rd55, %rd41, %rd53;
ld.shared.f32 %f58, [%rd55];
fma.rn.f32 %f59, %f58, %f27, %f66;
st.global.f32 [%rd7], %f59;

BB95_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<34>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<59>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB96_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB96_23;

mov.f32 %f68, 0f00000000;

BB96_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB96_17;
bra.uni BB96_4;

BB96_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB96_22;

BB96_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB96_20;
bra.uni BB96_19;

BB96_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f67, %rs31;}


	bra.uni BB96_21;

BB96_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f67, %rs29;}



BB96_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f68, %f67, %f46, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB96_18;
bra.uni BB96_22;

BB96_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB96_6;
bra.uni BB96_5;

BB96_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f63, %rs11;}


	bra.uni BB96_7;

BB96_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f63, %rs9;}



BB96_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f63, %f34, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB96_9;
bra.uni BB96_8;

BB96_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f64, %rs16;}


	bra.uni BB96_10;

BB96_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f64, %rs14;}



BB96_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f64, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB96_12;
bra.uni BB96_11;

BB96_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f65, %rs21;}


	bra.uni BB96_13;

BB96_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f65, %rs19;}



BB96_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f65, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB96_15;
bra.uni BB96_14;

BB96_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f66, %rs26;}


	bra.uni BB96_16;

BB96_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f66, %rs24;}



BB96_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f68, %f66, %f43, %f13;

BB96_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB96_3;

BB96_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB96_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB96_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB96_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB96_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB96_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB96_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB96_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB96_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f57, [%rd53];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB96_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB96_36;
bra.uni BB96_33;

BB96_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
mul.wide.s32 %rd55, %r117, 4;
add.s64 %rd7, %rd54, %rd55;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f28, 0f00000000;
@%p22 bra BB96_35;

ld.global.f32 %f60, [%rd7];
mul.f32 %f69, %f60, %f28;

BB96_35:
mul.wide.s32 %rd56, %r26, 4;
add.s64 %rd58, %rd41, %rd56;
ld.shared.f32 %f61, [%rd58];
fma.rn.f32 %f62, %f61, %f27, %f69;
st.global.f32 [%rd7], %f62;

BB96_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<24>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<50>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB97_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB97_8;

mov.f32 %f46, 0f00000000;

BB97_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB97_5;
bra.uni BB97_4;

BB97_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB97_7;

BB97_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f46, %f25, %f26, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB97_6;
bra.uni BB97_7;

BB97_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f46, %f20, %f21, %f24;

BB97_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB97_3;

BB97_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB97_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB97_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB97_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB97_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB97_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB97_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB97_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB97_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB97_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB97_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB97_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB97_23;
bra.uni BB97_20;

BB97_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
mul.wide.s32 %rd46, %r97, 4;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f10, 0f00000000;
@%p18 bra BB97_22;

ld.global.f32 %f43, [%rd4];
mul.f32 %f47, %f43, %f10;

BB97_22:
mul.wide.s32 %rd47, %r23, 4;
add.s64 %rd49, %rd29, %rd47;
ld.shared.f32 %f44, [%rd49];
fma.rn.f32 %f45, %f44, %f9, %f47;
st.global.f32 [%rd4], %f45;

BB97_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<34>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<62>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB98_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB98_23;

mov.f32 %f71, 0f00000000;

BB98_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB98_17;
bra.uni BB98_4;

BB98_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB98_22;

BB98_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB98_20;
bra.uni BB98_19;

BB98_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f70, %rs31;}


	bra.uni BB98_21;

BB98_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f70, %rs29;}



BB98_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f71, %f70, %f46, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB98_18;
bra.uni BB98_22;

BB98_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB98_6;
bra.uni BB98_5;

BB98_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f66, %rs11;}


	bra.uni BB98_7;

BB98_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f66, %rs9;}



BB98_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f66, %f34, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB98_9;
bra.uni BB98_8;

BB98_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f67, %rs16;}


	bra.uni BB98_10;

BB98_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f67, %rs14;}



BB98_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f67, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB98_12;
bra.uni BB98_11;

BB98_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f68, %rs21;}


	bra.uni BB98_13;

BB98_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f68, %rs19;}



BB98_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f68, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB98_15;
bra.uni BB98_14;

BB98_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f69, %rs26;}


	bra.uni BB98_16;

BB98_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f69, %rs24;}



BB98_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f71, %f69, %f43, %f13;

BB98_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB98_3;

BB98_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB98_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB98_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB98_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB98_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB98_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB98_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB98_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB98_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f57, [%rd53];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB98_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB98_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd54, %r108, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f60, [%rd56];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB98_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB98_38;
bra.uni BB98_35;

BB98_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
mul.wide.s32 %rd58, %r123, 4;
add.s64 %rd7, %rd57, %rd58;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f28, 0f00000000;
@%p23 bra BB98_37;

ld.global.f32 %f63, [%rd7];
mul.f32 %f72, %f63, %f28;

BB98_37:
mul.wide.s32 %rd59, %r26, 4;
add.s64 %rd61, %rd41, %rd59;
ld.shared.f32 %f64, [%rd61];
fma.rn.f32 %f65, %f64, %f27, %f72;
st.global.f32 [%rd7], %f65;

BB98_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<53>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB99_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB99_8;

mov.f32 %f49, 0f00000000;

BB99_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB99_5;
bra.uni BB99_4;

BB99_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB99_7;

BB99_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f49, %f25, %f26, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB99_6;
bra.uni BB99_7;

BB99_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f49, %f20, %f21, %f24;

BB99_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB99_3;

BB99_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB99_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB99_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB99_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB99_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB99_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB99_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB99_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB99_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB99_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB99_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB99_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB99_21;

ld.shared.f32 %f42, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f43, [%rd47];
add.f32 %f44, %f42, %f43;
st.shared.f32 [%rd3], %f44;

BB99_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB99_25;
bra.uni BB99_22;

BB99_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
mul.wide.s32 %rd49, %r103, 4;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f10, 0f00000000;
@%p19 bra BB99_24;

ld.global.f32 %f46, [%rd4];
mul.f32 %f50, %f46, %f10;

BB99_24:
mul.wide.s32 %rd50, %r23, 4;
add.s64 %rd52, %rd29, %rd50;
ld.shared.f32 %f47, [%rd52];
fma.rn.f32 %f48, %f47, %f9, %f50;
st.global.f32 [%rd4], %f48;

BB99_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<34>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<65>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB100_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB100_23;

mov.f32 %f74, 0f00000000;

BB100_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB100_17;
bra.uni BB100_4;

BB100_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB100_22;

BB100_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB100_20;
bra.uni BB100_19;

BB100_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f73, %rs31;}


	bra.uni BB100_21;

BB100_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f73, %rs29;}



BB100_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f74, %f73, %f46, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB100_18;
bra.uni BB100_22;

BB100_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB100_6;
bra.uni BB100_5;

BB100_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f69, %rs11;}


	bra.uni BB100_7;

BB100_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f69, %rs9;}



BB100_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f69, %f34, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB100_9;
bra.uni BB100_8;

BB100_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f70, %rs16;}


	bra.uni BB100_10;

BB100_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f70, %rs14;}



BB100_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f70, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB100_12;
bra.uni BB100_11;

BB100_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f71, %rs21;}


	bra.uni BB100_13;

BB100_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f71, %rs19;}



BB100_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f71, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB100_15;
bra.uni BB100_14;

BB100_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f72, %rs26;}


	bra.uni BB100_16;

BB100_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f72, %rs24;}



BB100_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f74, %f72, %f43, %f13;

BB100_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB100_3;

BB100_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB100_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB100_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB100_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB100_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB100_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB100_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB100_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB100_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f57, [%rd53];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB100_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB100_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd54, %r108, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f60, [%rd56];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB100_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB100_36;

ld.shared.f32 %f62, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd57, %r114, 4;
add.s64 %rd59, %rd41, %rd57;
ld.shared.f32 %f63, [%rd59];
add.f32 %f64, %f62, %f63;
st.shared.f32 [%rd6], %f64;

BB100_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB100_40;
bra.uni BB100_37;

BB100_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
mul.wide.s32 %rd61, %r129, 4;
add.s64 %rd7, %rd60, %rd61;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f28, 0f00000000;
@%p24 bra BB100_39;

ld.global.f32 %f66, [%rd7];
mul.f32 %f75, %f66, %f28;

BB100_39:
mul.wide.s32 %rd62, %r26, 4;
add.s64 %rd64, %rd41, %rd62;
ld.shared.f32 %f67, [%rd64];
fma.rn.f32 %f68, %f67, %f27, %f75;
st.global.f32 [%rd7], %f68;

BB100_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<24>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB101_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB101_8;

mov.f32 %f34, 0f00000000;

BB101_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB101_5;
bra.uni BB101_4;

BB101_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB101_7;

BB101_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f24, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f25, %rs23;}


	fma.rn.f32 %f34, %f24, %f25, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB101_6;
bra.uni BB101_7;

BB101_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f13, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f14, %rs11;}


	fma.rn.f32 %f21, %f13, %f14, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f15, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f16, %rs14;}


	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f17, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f18, %rs17;}


	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f19, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f20, %rs20;}


	fma.rn.f32 %f34, %f19, %f20, %f23;

BB101_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB101_3;

BB101_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB101_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB101_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB101_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB101_15;
bra.uni BB101_12;

BB101_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd6;
cvta.to.global.u64 %rd34, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.f32 %f7, [%rd33];
mul.wide.s32 %rd35, %r73, 4;
add.s64 %rd4, %rd34, %rd35;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f7, 0f00000000;
@%p14 bra BB101_14;

ld.global.f32 %f30, [%rd4];
mul.f32 %f35, %f30, %f7;

BB101_14:
cvta.to.global.u64 %rd36, %rd5;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd39, %rd29, %rd37;
ld.global.f32 %f31, [%rd36];
ld.shared.f32 %f32, [%rd39];
fma.rn.f32 %f33, %f32, %f31, %f35;
st.global.f32 [%rd4], %f33;

BB101_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<34>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB102_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB102_23;

mov.f32 %f59, 0f00000000;

BB102_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB102_17;
bra.uni BB102_4;

BB102_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB102_22;

BB102_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB102_20;
bra.uni BB102_19;

BB102_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f58, %rs31;}


	bra.uni BB102_21;

BB102_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f58, %rs29;}



BB102_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f45, %rs33;}


	fma.rn.f32 %f59, %f58, %f45, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB102_18;
bra.uni BB102_22;

BB102_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB102_6;
bra.uni BB102_5;

BB102_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f54, %rs11;}


	bra.uni BB102_7;

BB102_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f54, %rs9;}



BB102_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f33, %rs13;}


	fma.rn.f32 %f5, %f54, %f33, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB102_9;
bra.uni BB102_8;

BB102_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f55, %rs16;}


	bra.uni BB102_10;

BB102_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f55, %rs14;}



BB102_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f36, %rs18;}


	fma.rn.f32 %f9, %f55, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB102_12;
bra.uni BB102_11;

BB102_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f56, %rs21;}


	bra.uni BB102_13;

BB102_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f56, %rs19;}



BB102_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f39, %rs23;}


	fma.rn.f32 %f13, %f56, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB102_15;
bra.uni BB102_14;

BB102_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f57, %rs26;}


	bra.uni BB102_16;

BB102_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f57, %rs24;}



BB102_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f42, %rs28;}


	fma.rn.f32 %f59, %f57, %f42, %f13;

BB102_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB102_3;

BB102_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB102_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB102_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f47, [%rd44];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB102_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB102_30;
bra.uni BB102_27;

BB102_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd45, %rd9;
cvta.to.global.u64 %rd46, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.f32 %f25, [%rd45];
mul.wide.s32 %rd47, %r99, 4;
add.s64 %rd7, %rd46, %rd47;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f25, 0f00000000;
@%p19 bra BB102_29;

ld.global.f32 %f50, [%rd7];
mul.f32 %f60, %f50, %f25;

BB102_29:
cvta.to.global.u64 %rd48, %rd8;
mul.wide.s32 %rd49, %r26, 4;
add.s64 %rd51, %rd41, %rd49;
ld.global.f32 %f51, [%rd48];
ld.shared.f32 %f52, [%rd51];
fma.rn.f32 %f53, %f52, %f51, %f60;
st.global.f32 [%rd7], %f53;

BB102_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<24>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB103_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB103_8;

mov.f32 %f37, 0f00000000;

BB103_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB103_5;
bra.uni BB103_4;

BB103_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB103_7;

BB103_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f24, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f25, %rs23;}


	fma.rn.f32 %f37, %f24, %f25, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB103_6;
bra.uni BB103_7;

BB103_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f13, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f14, %rs11;}


	fma.rn.f32 %f21, %f13, %f14, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f15, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f16, %rs14;}


	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f17, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f18, %rs17;}


	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f19, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f20, %rs20;}


	fma.rn.f32 %f37, %f19, %f20, %f23;

BB103_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB103_3;

BB103_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB103_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB103_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB103_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB103_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB103_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB103_17;
bra.uni BB103_14;

BB103_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd6;
cvta.to.global.u64 %rd37, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.f32 %f7, [%rd36];
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd4, %rd37, %rd38;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f7, 0f00000000;
@%p15 bra BB103_16;

ld.global.f32 %f33, [%rd4];
mul.f32 %f38, %f33, %f7;

BB103_16:
cvta.to.global.u64 %rd39, %rd5;
mul.wide.s32 %rd40, %r23, 4;
add.s64 %rd42, %rd29, %rd40;
ld.global.f32 %f34, [%rd39];
ld.shared.f32 %f35, [%rd42];
fma.rn.f32 %f36, %f35, %f34, %f38;
st.global.f32 [%rd4], %f36;

BB103_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<34>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB104_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB104_23;

mov.f32 %f62, 0f00000000;

BB104_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB104_17;
bra.uni BB104_4;

BB104_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB104_22;

BB104_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB104_20;
bra.uni BB104_19;

BB104_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f61, %rs31;}


	bra.uni BB104_21;

BB104_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f61, %rs29;}



BB104_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f45, %rs33;}


	fma.rn.f32 %f62, %f61, %f45, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB104_18;
bra.uni BB104_22;

BB104_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB104_6;
bra.uni BB104_5;

BB104_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f57, %rs11;}


	bra.uni BB104_7;

BB104_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f57, %rs9;}



BB104_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f33, %rs13;}


	fma.rn.f32 %f5, %f57, %f33, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB104_9;
bra.uni BB104_8;

BB104_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f58, %rs16;}


	bra.uni BB104_10;

BB104_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f58, %rs14;}



BB104_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f36, %rs18;}


	fma.rn.f32 %f9, %f58, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB104_12;
bra.uni BB104_11;

BB104_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f59, %rs21;}


	bra.uni BB104_13;

BB104_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f59, %rs19;}



BB104_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f39, %rs23;}


	fma.rn.f32 %f13, %f59, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB104_15;
bra.uni BB104_14;

BB104_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f60, %rs26;}


	bra.uni BB104_16;

BB104_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f60, %rs24;}



BB104_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f42, %rs28;}


	fma.rn.f32 %f62, %f60, %f42, %f13;

BB104_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB104_3;

BB104_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB104_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB104_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f47, [%rd44];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB104_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB104_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f50, [%rd47];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB104_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB104_32;
bra.uni BB104_29;

BB104_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd48, %rd9;
cvta.to.global.u64 %rd49, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.f32 %f25, [%rd48];
mul.wide.s32 %rd50, %r105, 4;
add.s64 %rd7, %rd49, %rd50;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f25, 0f00000000;
@%p20 bra BB104_31;

ld.global.f32 %f53, [%rd7];
mul.f32 %f63, %f53, %f25;

BB104_31:
cvta.to.global.u64 %rd51, %rd8;
mul.wide.s32 %rd52, %r26, 4;
add.s64 %rd54, %rd41, %rd52;
ld.global.f32 %f54, [%rd51];
ld.shared.f32 %f55, [%rd54];
fma.rn.f32 %f56, %f55, %f54, %f63;
st.global.f32 [%rd7], %f56;

BB104_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<24>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB105_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB105_8;

mov.f32 %f40, 0f00000000;

BB105_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB105_5;
bra.uni BB105_4;

BB105_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB105_7;

BB105_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f24, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f25, %rs23;}


	fma.rn.f32 %f40, %f24, %f25, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB105_6;
bra.uni BB105_7;

BB105_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f13, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f14, %rs11;}


	fma.rn.f32 %f21, %f13, %f14, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f15, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f16, %rs14;}


	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f17, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f18, %rs17;}


	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f19, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f20, %rs20;}


	fma.rn.f32 %f40, %f19, %f20, %f23;

BB105_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB105_3;

BB105_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB105_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB105_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB105_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB105_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB105_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB105_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB105_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB105_19;
bra.uni BB105_16;

BB105_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd6;
cvta.to.global.u64 %rd40, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.f32 %f7, [%rd39];
mul.wide.s32 %rd41, %r85, 4;
add.s64 %rd4, %rd40, %rd41;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f7, 0f00000000;
@%p16 bra BB105_18;

ld.global.f32 %f36, [%rd4];
mul.f32 %f41, %f36, %f7;

BB105_18:
cvta.to.global.u64 %rd42, %rd5;
mul.wide.s32 %rd43, %r23, 4;
add.s64 %rd45, %rd29, %rd43;
ld.global.f32 %f37, [%rd42];
ld.shared.f32 %f38, [%rd45];
fma.rn.f32 %f39, %f38, %f37, %f41;
st.global.f32 [%rd4], %f39;

BB105_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<34>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB106_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB106_23;

mov.f32 %f65, 0f00000000;

BB106_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB106_17;
bra.uni BB106_4;

BB106_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB106_22;

BB106_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB106_20;
bra.uni BB106_19;

BB106_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f64, %rs31;}


	bra.uni BB106_21;

BB106_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f64, %rs29;}



BB106_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f45, %rs33;}


	fma.rn.f32 %f65, %f64, %f45, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB106_18;
bra.uni BB106_22;

BB106_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB106_6;
bra.uni BB106_5;

BB106_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f60, %rs11;}


	bra.uni BB106_7;

BB106_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f60, %rs9;}



BB106_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f33, %rs13;}


	fma.rn.f32 %f5, %f60, %f33, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB106_9;
bra.uni BB106_8;

BB106_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f61, %rs16;}


	bra.uni BB106_10;

BB106_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f61, %rs14;}



BB106_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f36, %rs18;}


	fma.rn.f32 %f9, %f61, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB106_12;
bra.uni BB106_11;

BB106_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f62, %rs21;}


	bra.uni BB106_13;

BB106_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f62, %rs19;}



BB106_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f39, %rs23;}


	fma.rn.f32 %f13, %f62, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB106_15;
bra.uni BB106_14;

BB106_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f63, %rs26;}


	bra.uni BB106_16;

BB106_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f63, %rs24;}



BB106_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f42, %rs28;}


	fma.rn.f32 %f65, %f63, %f42, %f13;

BB106_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB106_3;

BB106_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB106_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB106_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f47, [%rd44];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB106_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB106_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f50, [%rd47];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB106_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB106_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f53, [%rd50];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB106_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB106_34;
bra.uni BB106_31;

BB106_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd51, %rd9;
cvta.to.global.u64 %rd52, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.f32 %f25, [%rd51];
mul.wide.s32 %rd53, %r111, 4;
add.s64 %rd7, %rd52, %rd53;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f25, 0f00000000;
@%p21 bra BB106_33;

ld.global.f32 %f56, [%rd7];
mul.f32 %f66, %f56, %f25;

BB106_33:
cvta.to.global.u64 %rd54, %rd8;
mul.wide.s32 %rd55, %r26, 4;
add.s64 %rd57, %rd41, %rd55;
ld.global.f32 %f57, [%rd54];
ld.shared.f32 %f58, [%rd57];
fma.rn.f32 %f59, %f58, %f57, %f66;
st.global.f32 [%rd7], %f59;

BB106_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<34>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB107_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB107_23;

mov.f32 %f68, 0f00000000;

BB107_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB107_17;
bra.uni BB107_4;

BB107_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB107_22;

BB107_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB107_20;
bra.uni BB107_19;

BB107_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f67, %rs31;}


	bra.uni BB107_21;

BB107_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f67, %rs29;}



BB107_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f45, %rs33;}


	fma.rn.f32 %f68, %f67, %f45, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB107_18;
bra.uni BB107_22;

BB107_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB107_6;
bra.uni BB107_5;

BB107_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f63, %rs11;}


	bra.uni BB107_7;

BB107_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f63, %rs9;}



BB107_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f33, %rs13;}


	fma.rn.f32 %f5, %f63, %f33, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB107_9;
bra.uni BB107_8;

BB107_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f64, %rs16;}


	bra.uni BB107_10;

BB107_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f64, %rs14;}



BB107_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f36, %rs18;}


	fma.rn.f32 %f9, %f64, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB107_12;
bra.uni BB107_11;

BB107_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f65, %rs21;}


	bra.uni BB107_13;

BB107_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f65, %rs19;}



BB107_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f39, %rs23;}


	fma.rn.f32 %f13, %f65, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB107_15;
bra.uni BB107_14;

BB107_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f66, %rs26;}


	bra.uni BB107_16;

BB107_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f66, %rs24;}



BB107_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f42, %rs28;}


	fma.rn.f32 %f68, %f66, %f42, %f13;

BB107_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB107_3;

BB107_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB107_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB107_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f47, [%rd44];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB107_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB107_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f50, [%rd47];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB107_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB107_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f53, [%rd50];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB107_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB107_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f56, [%rd53];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB107_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB107_36;
bra.uni BB107_33;

BB107_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd54, %rd9;
cvta.to.global.u64 %rd55, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.f32 %f25, [%rd54];
mul.wide.s32 %rd56, %r117, 4;
add.s64 %rd7, %rd55, %rd56;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f25, 0f00000000;
@%p22 bra BB107_35;

ld.global.f32 %f59, [%rd7];
mul.f32 %f69, %f59, %f25;

BB107_35:
cvta.to.global.u64 %rd57, %rd8;
mul.wide.s32 %rd58, %r26, 4;
add.s64 %rd60, %rd41, %rd58;
ld.global.f32 %f60, [%rd57];
ld.shared.f32 %f61, [%rd60];
fma.rn.f32 %f62, %f61, %f60, %f69;
st.global.f32 [%rd7], %f62;

BB107_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<24>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB108_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB108_8;

mov.f32 %f46, 0f00000000;

BB108_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB108_5;
bra.uni BB108_4;

BB108_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB108_7;

BB108_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f24, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f25, %rs23;}


	fma.rn.f32 %f46, %f24, %f25, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB108_6;
bra.uni BB108_7;

BB108_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f13, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f14, %rs11;}


	fma.rn.f32 %f21, %f13, %f14, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f15, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f16, %rs14;}


	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f17, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f18, %rs17;}


	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f19, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f20, %rs20;}


	fma.rn.f32 %f46, %f19, %f20, %f23;

BB108_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB108_3;

BB108_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB108_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB108_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB108_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB108_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB108_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB108_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB108_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB108_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB108_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB108_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f39, [%rd44];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB108_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB108_23;
bra.uni BB108_20;

BB108_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.f32 %f7, [%rd45];
mul.wide.s32 %rd47, %r97, 4;
add.s64 %rd4, %rd46, %rd47;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f7, 0f00000000;
@%p18 bra BB108_22;

ld.global.f32 %f42, [%rd4];
mul.f32 %f47, %f42, %f7;

BB108_22:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r23, 4;
add.s64 %rd51, %rd29, %rd49;
ld.global.f32 %f43, [%rd48];
ld.shared.f32 %f44, [%rd51];
fma.rn.f32 %f45, %f44, %f43, %f47;
st.global.f32 [%rd4], %f45;

BB108_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<34>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB109_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB109_23;

mov.f32 %f71, 0f00000000;

BB109_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB109_17;
bra.uni BB109_4;

BB109_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB109_22;

BB109_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB109_20;
bra.uni BB109_19;

BB109_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f70, %rs31;}


	bra.uni BB109_21;

BB109_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f70, %rs29;}



BB109_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f45, %rs33;}


	fma.rn.f32 %f71, %f70, %f45, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB109_18;
bra.uni BB109_22;

BB109_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB109_6;
bra.uni BB109_5;

BB109_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f66, %rs11;}


	bra.uni BB109_7;

BB109_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f66, %rs9;}



BB109_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f33, %rs13;}


	fma.rn.f32 %f5, %f66, %f33, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB109_9;
bra.uni BB109_8;

BB109_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f67, %rs16;}


	bra.uni BB109_10;

BB109_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f67, %rs14;}



BB109_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f36, %rs18;}


	fma.rn.f32 %f9, %f67, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB109_12;
bra.uni BB109_11;

BB109_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f68, %rs21;}


	bra.uni BB109_13;

BB109_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f68, %rs19;}



BB109_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f39, %rs23;}


	fma.rn.f32 %f13, %f68, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB109_15;
bra.uni BB109_14;

BB109_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f69, %rs26;}


	bra.uni BB109_16;

BB109_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f69, %rs24;}



BB109_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f42, %rs28;}


	fma.rn.f32 %f71, %f69, %f42, %f13;

BB109_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB109_3;

BB109_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB109_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB109_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f47, [%rd44];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB109_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB109_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f50, [%rd47];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB109_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB109_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f53, [%rd50];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB109_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB109_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f56, [%rd53];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB109_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB109_34;

ld.shared.f32 %f58, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd54, %r108, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f59, [%rd56];
add.f32 %f60, %f58, %f59;
st.shared.f32 [%rd6], %f60;

BB109_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB109_38;
bra.uni BB109_35;

BB109_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd57, %rd9;
cvta.to.global.u64 %rd58, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.f32 %f25, [%rd57];
mul.wide.s32 %rd59, %r123, 4;
add.s64 %rd7, %rd58, %rd59;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f25, 0f00000000;
@%p23 bra BB109_37;

ld.global.f32 %f62, [%rd7];
mul.f32 %f72, %f62, %f25;

BB109_37:
cvta.to.global.u64 %rd60, %rd8;
mul.wide.s32 %rd61, %r26, 4;
add.s64 %rd63, %rd41, %rd61;
ld.global.f32 %f63, [%rd60];
ld.shared.f32 %f64, [%rd63];
fma.rn.f32 %f65, %f64, %f63, %f72;
st.global.f32 [%rd7], %f65;

BB109_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB110_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB110_8;

mov.f32 %f49, 0f00000000;

BB110_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB110_5;
bra.uni BB110_4;

BB110_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB110_7;

BB110_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f24, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f25, %rs23;}


	fma.rn.f32 %f49, %f24, %f25, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB110_6;
bra.uni BB110_7;

BB110_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f13, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f14, %rs11;}


	fma.rn.f32 %f21, %f13, %f14, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f15, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f16, %rs14;}


	fma.rn.f32 %f22, %f15, %f16, %f21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f17, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f18, %rs17;}


	fma.rn.f32 %f23, %f17, %f18, %f22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f19, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f20, %rs20;}


	fma.rn.f32 %f49, %f19, %f20, %f23;

BB110_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB110_3;

BB110_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB110_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB110_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f27, [%rd32];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB110_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB110_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f30, [%rd35];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB110_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB110_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f33, [%rd38];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB110_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB110_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f36, [%rd41];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB110_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB110_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f39, [%rd44];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB110_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB110_21;

ld.shared.f32 %f41, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f42, [%rd47];
add.f32 %f43, %f41, %f42;
st.shared.f32 [%rd3], %f43;

BB110_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB110_25;
bra.uni BB110_22;

BB110_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.f32 %f7, [%rd48];
mul.wide.s32 %rd50, %r103, 4;
add.s64 %rd4, %rd49, %rd50;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f7, 0f00000000;
@%p19 bra BB110_24;

ld.global.f32 %f45, [%rd4];
mul.f32 %f50, %f45, %f7;

BB110_24:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r23, 4;
add.s64 %rd54, %rd29, %rd52;
ld.global.f32 %f46, [%rd51];
ld.shared.f32 %f47, [%rd54];
fma.rn.f32 %f48, %f47, %f46, %f50;
st.global.f32 [%rd4], %f48;

BB110_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<34>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB111_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB111_23;

mov.f32 %f74, 0f00000000;

BB111_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB111_17;
bra.uni BB111_4;

BB111_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB111_22;

BB111_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB111_20;
bra.uni BB111_19;

BB111_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f73, %rs31;}


	bra.uni BB111_21;

BB111_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f73, %rs29;}



BB111_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f45, %rs33;}


	fma.rn.f32 %f74, %f73, %f45, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB111_18;
bra.uni BB111_22;

BB111_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB111_6;
bra.uni BB111_5;

BB111_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f69, %rs11;}


	bra.uni BB111_7;

BB111_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f69, %rs9;}



BB111_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f33, %rs13;}


	fma.rn.f32 %f5, %f69, %f33, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB111_9;
bra.uni BB111_8;

BB111_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f70, %rs16;}


	bra.uni BB111_10;

BB111_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f70, %rs14;}



BB111_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f36, %rs18;}


	fma.rn.f32 %f9, %f70, %f36, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB111_12;
bra.uni BB111_11;

BB111_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f71, %rs21;}


	bra.uni BB111_13;

BB111_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f71, %rs19;}



BB111_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f39, %rs23;}


	fma.rn.f32 %f13, %f71, %f39, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB111_15;
bra.uni BB111_14;

BB111_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f72, %rs26;}


	bra.uni BB111_16;

BB111_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f72, %rs24;}



BB111_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f42, %rs28;}


	fma.rn.f32 %f74, %f72, %f42, %f13;

BB111_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB111_3;

BB111_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB111_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB111_26;

ld.shared.f32 %f46, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f47, [%rd44];
add.f32 %f48, %f46, %f47;
st.shared.f32 [%rd6], %f48;

BB111_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB111_28;

ld.shared.f32 %f49, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f50, [%rd47];
add.f32 %f51, %f49, %f50;
st.shared.f32 [%rd6], %f51;

BB111_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB111_30;

ld.shared.f32 %f52, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f53, [%rd50];
add.f32 %f54, %f52, %f53;
st.shared.f32 [%rd6], %f54;

BB111_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB111_32;

ld.shared.f32 %f55, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f56, [%rd53];
add.f32 %f57, %f55, %f56;
st.shared.f32 [%rd6], %f57;

BB111_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB111_34;

ld.shared.f32 %f58, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd54, %r108, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f59, [%rd56];
add.f32 %f60, %f58, %f59;
st.shared.f32 [%rd6], %f60;

BB111_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB111_36;

ld.shared.f32 %f61, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd57, %r114, 4;
add.s64 %rd59, %rd41, %rd57;
ld.shared.f32 %f62, [%rd59];
add.f32 %f63, %f61, %f62;
st.shared.f32 [%rd6], %f63;

BB111_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB111_40;
bra.uni BB111_37;

BB111_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd60, %rd9;
cvta.to.global.u64 %rd61, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.f32 %f25, [%rd60];
mul.wide.s32 %rd62, %r129, 4;
add.s64 %rd7, %rd61, %rd62;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f25, 0f00000000;
@%p24 bra BB111_39;

ld.global.f32 %f65, [%rd7];
mul.f32 %f75, %f65, %f25;

BB111_39:
cvta.to.global.u64 %rd63, %rd8;
mul.wide.s32 %rd64, %r26, 4;
add.s64 %rd66, %rd41, %rd64;
ld.global.f32 %f66, [%rd63];
ld.shared.f32 %f67, [%rd66];
fma.rn.f32 %f68, %f67, %f66, %f75;
st.global.f32 [%rd7], %f68;

BB111_40:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<83>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r36, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r39, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r40, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 28;
add.s32 %r43, %r1, %r42;
shr.s32 %r2, %r43, 4;
and.b32 %r44, %r43, -16;
sub.s32 %r3, %r1, %r44;
setp.lt.s32	%p3, %r37, 1;
@%p3 bra BB112_25;

mov.u32 %r46, 1;
sub.s32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r39;
setp.gt.s32	%p4, %r39, -1;
selp.b32	%r4, 0, %r48, %p4;
mul.wide.s32 %rd11, %r2, 64;
mov.u64 %rd12, _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd13, %rd12, %rd11;
mul.wide.s32 %rd14, %r3, 4;
add.s64 %rd2, %rd13, %rd14;
mul.wide.s32 %rd15, %r1, 4;
mov.u64 %rd16, _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd16, %rd15;
shl.b32 %r5, %r39, 7;
shl.b32 %r6, %r39, 8;
mul.lo.s32 %r7, %r39, 384;
mov.u32 %r77, 0;
cvta.to.global.u64 %rd41, %rd9;

BB112_2:
mov.u32 %r49, %ctaid.x;
shl.b32 %r50, %r49, 3;
add.s32 %r9, %r50, %r77;
setp.ge.s32	%p5, %r9, %r37;
@%p5 bra BB112_25;

add.s32 %r10, %r9, %r2;
mov.u32 %r78, 0;
st.shared.u32 [%rd2], %r78;
setp.lt.s32	%p6, %r36, 1;
@%p6 bra BB112_20;

mad.lo.s32 %r11, %r10, %r38, %r3;

BB112_5:
mov.u32 %r12, %r78;
add.s32 %r78, %r12, 512;
min.s32 %r13, %r78, %r36;
bar.sync 0;
add.s32 %r14, %r12, %r1;
mad.lo.s32 %r15, %r14, %r39, %r4;
add.s32 %r54, %r13, -384;
setp.lt.s32	%p7, %r14, %r54;
cvt.s64.s32	%rd17, %r15;
add.s64 %rd4, %rd1, %rd17;
add.s32 %r55, %r5, %r15;
cvt.s64.s32	%rd18, %r55;
add.s64 %rd5, %rd1, %rd18;
add.s32 %r56, %r6, %r15;
cvt.s64.s32	%rd19, %r56;
add.s64 %rd6, %rd1, %rd19;
@%p7 bra BB112_12;
bra.uni BB112_6;

BB112_12:
ld.global.s8 %rs7, [%rd4];
cvt.rn.f32.s16	%f24, %rs7;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd3], %f25;
ld.global.s8 %rs8, [%rd5];
cvt.rn.f32.s16	%f26, %rs8;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd3+512], %f27;
ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f28, %rs9;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd3+1024], %f29;
add.s32 %r59, %r7, %r15;
cvt.s64.s32	%rd20, %r59;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs10, [%rd21];
cvt.rn.f32.s16	%f30, %rs10;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB112_13;

BB112_6:
add.s32 %r57, %r13, -256;
setp.lt.s32	%p8, %r14, %r57;
@%p8 bra BB112_11;
bra.uni BB112_7;

BB112_11:
ld.global.s8 %rs4, [%rd4];
cvt.rn.f32.s16	%f18, %rs4;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd3], %f19;
ld.global.s8 %rs5, [%rd5];
cvt.rn.f32.s16	%f20, %rs5;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd3+512], %f21;
ld.global.s8 %rs6, [%rd6];
cvt.rn.f32.s16	%f22, %rs6;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB112_13;

BB112_7:
add.s32 %r58, %r13, -128;
setp.lt.s32	%p9, %r14, %r58;
@%p9 bra BB112_10;
bra.uni BB112_8;

BB112_10:
ld.global.s8 %rs2, [%rd4];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
ld.global.s8 %rs3, [%rd5];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB112_13;

BB112_8:
setp.ge.s32	%p10, %r14, %r13;
@%p10 bra BB112_13;

ld.global.s8 %rs1, [%rd4];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB112_13:
setp.lt.s32	%p1, %r10, %r37;
bar.sync 0;
@!%p1 bra BB112_19;
bra.uni BB112_14;

BB112_14:
add.s32 %r82, %r11, %r12;
add.s32 %r81, %r12, %r3;
sub.s32 %r18, %r13, %r12;
add.s32 %r60, %r18, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r60;
mov.u32 %r79, %r3;
@%p11 bra BB112_16;

BB112_15:
mov.u32 %r19, %r79;
cvt.s64.s32	%rd26, %r82;
add.s64 %rd22, %rd8, %rd26;

	ld.global.nc.s8 %r61, [%rd22];

	cvt.u16.u32	%rs11, %r61;
cvt.s16.s8 %rs12, %rs11;
cvt.rn.f32.s16	%f34, %rs12;
mul.wide.s32 %rd27, %r19, 4;
add.s64 %rd29, %rd16, %rd27;
ld.shared.f32 %f35, [%rd29];
fma.rn.f32 %f36, %f35, %f34, %f87;
add.s32 %r65, %r82, 16;
cvt.s64.s32	%rd30, %r65;
add.s64 %rd23, %rd8, %rd30;

	ld.global.nc.s8 %r62, [%rd23];

	cvt.u16.u32	%rs13, %r62;
cvt.s16.s8 %rs14, %rs13;
cvt.rn.f32.s16	%f37, %rs14;
ld.shared.f32 %f38, [%rd29+64];
fma.rn.f32 %f39, %f38, %f37, %f36;
add.s32 %r66, %r82, 32;
cvt.s64.s32	%rd31, %r66;
add.s64 %rd24, %rd8, %rd31;

	ld.global.nc.s8 %r63, [%rd24];

	cvt.u16.u32	%rs15, %r63;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f40, %rs16;
ld.shared.f32 %f41, [%rd29+128];
fma.rn.f32 %f42, %f41, %f40, %f39;
add.s32 %r67, %r82, 48;
cvt.s64.s32	%rd32, %r67;
add.s64 %rd25, %rd8, %rd32;

	ld.global.nc.s8 %r64, [%rd25];

	cvt.u16.u32	%rs17, %r64;
cvt.s16.s8 %rs18, %rs17;
cvt.rn.f32.s16	%f43, %rs18;
ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f44, %f43, %f42;
add.s32 %r82, %r82, 64;
add.s32 %r81, %r81, 64;
sub.s32 %r24, %r81, %r12;
setp.lt.s32	%p12, %r24, %r60;
mov.u32 %r79, %r24;
mov.f32 %f86, %f87;
@%p12 bra BB112_15;

BB112_16:
mov.f32 %f85, %f86;
sub.s32 %r80, %r81, %r12;
setp.ge.s32	%p13, %r80, %r18;
mov.f32 %f84, %f85;
@%p13 bra BB112_18;

BB112_17:
cvt.s64.s32	%rd34, %r82;
add.s64 %rd33, %rd8, %rd34;

	ld.global.nc.s8 %r69, [%rd33];

	cvt.u16.u32	%rs19, %r69;
cvt.s16.s8 %rs20, %rs19;
cvt.rn.f32.s16	%f45, %rs20;
mul.wide.s32 %rd35, %r80, 4;
add.s64 %rd37, %rd16, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f46, %f45, %f85;
add.s32 %r82, %r82, 16;
add.s32 %r81, %r81, 16;
sub.s32 %r80, %r81, %r12;
setp.lt.s32	%p14, %r80, %r18;
mov.f32 %f84, %f85;
@%p14 bra BB112_17;

BB112_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB112_19:
setp.lt.s32	%p15, %r78, %r36;
@%p15 bra BB112_5;

BB112_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r10, %r37;
and.pred %p17, %p16, %p2;
@!%p17 bra BB112_24;
bra.uni BB112_21;

BB112_21:
ld.shared.f32 %f49, [%rd13];
ld.shared.f32 %f50, [%rd13+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd13+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd13+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd13+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd13+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd13+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd13+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd13+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd13+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd13+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd13+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd13+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd13+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd13+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd13+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd13], %f88;
sub.s32 %r71, %r46, %r37;
mul.lo.s32 %r72, %r71, %r40;
setp.gt.s32	%p18, %r40, -1;
selp.b32	%r73, 0, %r72, %p18;
mad.lo.s32 %r74, %r10, %r40, %r73;
mul.wide.s32 %rd42, %r74, 4;
add.s64 %rd7, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB112_23;

ld.global.f32 %f79, [%rd7];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd13], %f88;

BB112_23:
st.global.f32 [%rd7], %f88;

BB112_24:
mov.u32 %r75, %nctaid.x;
shl.b32 %r76, %r75, 3;
add.s32 %r77, %r76, %r77;
setp.lt.s32	%p20, %r77, %r37;
@%p20 bra BB112_2;

BB112_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<82>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r37, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r40, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r41, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd13, %rd11;
ld.global.f32 %f1, [%rd13];
mov.u32 %r1, %tid.x;
shr.s32 %r42, %r1, 31;
shr.u32 %r43, %r42, 28;
add.s32 %r44, %r1, %r43;
shr.s32 %r2, %r44, 4;
and.b32 %r45, %r44, -16;
sub.s32 %r3, %r1, %r45;
setp.lt.s32	%p3, %r38, 1;
@%p3 bra BB113_25;

mov.u32 %r47, 1;
sub.s32 %r48, %r47, %r37;
mul.lo.s32 %r49, %r48, %r40;
setp.gt.s32	%p4, %r40, -1;
selp.b32	%r4, 0, %r49, %p4;
sub.s32 %r50, %r47, %r38;
mul.lo.s32 %r51, %r50, %r41;
setp.gt.s32	%p5, %r41, -1;
selp.b32	%r5, 0, %r51, %p5;
mul.wide.s32 %rd14, %r2, 64;
mov.u64 %rd15, _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd16, %rd15, %rd14;
mul.wide.s32 %rd17, %r3, 4;
add.s64 %rd2, %rd16, %rd17;
mul.wide.s32 %rd18, %r1, 4;
mov.u64 %rd19, _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd19, %rd18;
shl.b32 %r6, %r40, 7;
shl.b32 %r7, %r40, 8;
mul.lo.s32 %r8, %r40, 384;
mov.u32 %r76, 0;
cvta.to.global.u64 %rd44, %rd9;
cvta.to.global.u64 %rd45, %rd10;

BB113_2:
mov.u32 %r52, %ctaid.x;
shl.b32 %r53, %r52, 3;
add.s32 %r10, %r53, %r76;
setp.ge.s32	%p6, %r10, %r38;
@%p6 bra BB113_25;

add.s32 %r11, %r10, %r2;
mov.u32 %r77, 0;
st.shared.u32 [%rd2], %r77;
setp.lt.s32	%p7, %r37, 1;
@%p7 bra BB113_20;

mad.lo.s32 %r12, %r11, %r39, %r3;

BB113_5:
mov.u32 %r13, %r77;
add.s32 %r77, %r13, 512;
min.s32 %r14, %r77, %r37;
bar.sync 0;
add.s32 %r15, %r13, %r1;
mad.lo.s32 %r16, %r15, %r40, %r4;
add.s32 %r57, %r14, -384;
setp.lt.s32	%p8, %r15, %r57;
cvt.s64.s32	%rd20, %r16;
add.s64 %rd4, %rd1, %rd20;
add.s32 %r58, %r6, %r16;
cvt.s64.s32	%rd21, %r58;
add.s64 %rd5, %rd1, %rd21;
add.s32 %r59, %r7, %r16;
cvt.s64.s32	%rd22, %r59;
add.s64 %rd6, %rd1, %rd22;
@%p8 bra BB113_12;
bra.uni BB113_6;

BB113_12:
ld.global.s8 %rs7, [%rd4];
cvt.rn.f32.s16	%f24, %rs7;
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd3], %f25;
ld.global.s8 %rs8, [%rd5];
cvt.rn.f32.s16	%f26, %rs8;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd3+512], %f27;
ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f28, %rs9;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd3+1024], %f29;
add.s32 %r62, %r8, %r16;
cvt.s64.s32	%rd23, %r62;
add.s64 %rd24, %rd1, %rd23;
ld.global.s8 %rs10, [%rd24];
cvt.rn.f32.s16	%f30, %rs10;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB113_13;

BB113_6:
add.s32 %r60, %r14, -256;
setp.lt.s32	%p9, %r15, %r60;
@%p9 bra BB113_11;
bra.uni BB113_7;

BB113_11:
ld.global.s8 %rs4, [%rd4];
cvt.rn.f32.s16	%f18, %rs4;
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd3], %f19;
ld.global.s8 %rs5, [%rd5];
cvt.rn.f32.s16	%f20, %rs5;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd3+512], %f21;
ld.global.s8 %rs6, [%rd6];
cvt.rn.f32.s16	%f22, %rs6;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB113_13;

BB113_7:
add.s32 %r61, %r14, -128;
setp.lt.s32	%p10, %r15, %r61;
@%p10 bra BB113_10;
bra.uni BB113_8;

BB113_10:
ld.global.s8 %rs2, [%rd4];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
ld.global.s8 %rs3, [%rd5];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB113_13;

BB113_8:
setp.ge.s32	%p11, %r15, %r14;
@%p11 bra BB113_13;

ld.global.s8 %rs1, [%rd4];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB113_13:
setp.lt.s32	%p1, %r11, %r38;
bar.sync 0;
@!%p1 bra BB113_19;
bra.uni BB113_14;

BB113_14:
add.s32 %r81, %r12, %r13;
add.s32 %r80, %r13, %r3;
sub.s32 %r19, %r14, %r13;
add.s32 %r63, %r19, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r63;
mov.u32 %r78, %r3;
@%p12 bra BB113_16;

BB113_15:
mov.u32 %r20, %r78;
cvt.s64.s32	%rd29, %r81;
add.s64 %rd25, %rd8, %rd29;

	ld.global.nc.s8 %r64, [%rd25];

	cvt.u16.u32	%rs11, %r64;
cvt.s16.s8 %rs12, %rs11;
cvt.rn.f32.s16	%f34, %rs12;
mul.wide.s32 %rd30, %r20, 4;
add.s64 %rd32, %rd19, %rd30;
ld.shared.f32 %f35, [%rd32];
fma.rn.f32 %f36, %f35, %f34, %f87;
add.s32 %r68, %r81, 16;
cvt.s64.s32	%rd33, %r68;
add.s64 %rd26, %rd8, %rd33;

	ld.global.nc.s8 %r65, [%rd26];

	cvt.u16.u32	%rs13, %r65;
cvt.s16.s8 %rs14, %rs13;
cvt.rn.f32.s16	%f37, %rs14;
ld.shared.f32 %f38, [%rd32+64];
fma.rn.f32 %f39, %f38, %f37, %f36;
add.s32 %r69, %r81, 32;
cvt.s64.s32	%rd34, %r69;
add.s64 %rd27, %rd8, %rd34;

	ld.global.nc.s8 %r66, [%rd27];

	cvt.u16.u32	%rs15, %r66;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f40, %rs16;
ld.shared.f32 %f41, [%rd32+128];
fma.rn.f32 %f42, %f41, %f40, %f39;
add.s32 %r70, %r81, 48;
cvt.s64.s32	%rd35, %r70;
add.s64 %rd28, %rd8, %rd35;

	ld.global.nc.s8 %r67, [%rd28];

	cvt.u16.u32	%rs17, %r67;
cvt.s16.s8 %rs18, %rs17;
cvt.rn.f32.s16	%f43, %rs18;
ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f44, %f43, %f42;
add.s32 %r81, %r81, 64;
add.s32 %r80, %r80, 64;
sub.s32 %r25, %r80, %r13;
setp.lt.s32	%p13, %r25, %r63;
mov.u32 %r78, %r25;
mov.f32 %f86, %f87;
@%p13 bra BB113_15;

BB113_16:
mov.f32 %f85, %f86;
sub.s32 %r79, %r80, %r13;
setp.ge.s32	%p14, %r79, %r19;
mov.f32 %f84, %f85;
@%p14 bra BB113_18;

BB113_17:
cvt.s64.s32	%rd37, %r81;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r72, [%rd36];

	cvt.u16.u32	%rs19, %r72;
cvt.s16.s8 %rs20, %rs19;
cvt.rn.f32.s16	%f45, %rs20;
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd40, %rd19, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f46, %f45, %f85;
add.s32 %r81, %r81, 16;
add.s32 %r80, %r80, 16;
sub.s32 %r79, %r80, %r13;
setp.lt.s32	%p15, %r79, %r19;
mov.f32 %f84, %f85;
@%p15 bra BB113_17;

BB113_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB113_19:
setp.lt.s32	%p16, %r77, %r37;
@%p16 bra BB113_5;

BB113_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r11, %r38;
and.pred %p18, %p17, %p2;
@!%p18 bra BB113_24;
bra.uni BB113_21;

BB113_21:
ld.shared.f32 %f49, [%rd16];
ld.shared.f32 %f50, [%rd16+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd16+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd16+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd16+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd16+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd16+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd16+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd16+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd16+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd16+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd16+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd16+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd16+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd16+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd16+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd16], %f88;
mad.lo.s32 %r73, %r11, %r41, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r73, 4;
add.s64 %rd7, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB113_23;

ld.global.f32 %f79, [%rd7];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd16], %f88;

BB113_23:
st.global.f32 [%rd7], %f88;

BB113_24:
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 3;
add.s32 %r76, %r75, %r76;
setp.lt.s32	%p20, %r76, %r38;
@%p20 bra BB113_2;

BB113_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<83>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r36, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r39, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r40, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 28;
add.s32 %r43, %r1, %r42;
shr.s32 %r2, %r43, 4;
and.b32 %r44, %r43, -16;
sub.s32 %r3, %r1, %r44;
setp.lt.s32	%p3, %r37, 1;
@%p3 bra BB114_25;

mov.u32 %r46, 1;
sub.s32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r39;
setp.gt.s32	%p4, %r39, -1;
selp.b32	%r4, 0, %r48, %p4;
mul.wide.s32 %rd11, %r2, 64;
mov.u64 %rd12, _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd13, %rd12, %rd11;
mul.wide.s32 %rd14, %r3, 4;
add.s64 %rd2, %rd13, %rd14;
mul.wide.s32 %rd15, %r1, 4;
mov.u64 %rd16, _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd16, %rd15;
shl.b32 %r5, %r39, 7;
shl.b32 %r6, %r39, 8;
mul.lo.s32 %r7, %r39, 384;
mov.u32 %r77, 0;
cvta.to.global.u64 %rd41, %rd9;

BB114_2:
mov.u32 %r49, %ctaid.x;
shl.b32 %r50, %r49, 3;
add.s32 %r9, %r50, %r77;
setp.ge.s32	%p5, %r9, %r37;
@%p5 bra BB114_25;

add.s32 %r10, %r9, %r2;
mov.u32 %r78, 0;
st.shared.u32 [%rd2], %r78;
setp.lt.s32	%p6, %r36, 1;
@%p6 bra BB114_20;

mad.lo.s32 %r11, %r10, %r38, %r3;

BB114_5:
mov.u32 %r12, %r78;
add.s32 %r78, %r12, 512;
min.s32 %r13, %r78, %r36;
bar.sync 0;
add.s32 %r14, %r12, %r1;
mad.lo.s32 %r15, %r14, %r39, %r4;
add.s32 %r54, %r13, -384;
setp.lt.s32	%p7, %r14, %r54;
cvt.s64.s32	%rd17, %r15;
add.s64 %rd4, %rd1, %rd17;
add.s32 %r55, %r5, %r15;
cvt.s64.s32	%rd18, %r55;
add.s64 %rd5, %rd1, %rd18;
add.s32 %r56, %r6, %r15;
cvt.s64.s32	%rd19, %r56;
add.s64 %rd6, %rd1, %rd19;
@%p7 bra BB114_12;
bra.uni BB114_6;

BB114_12:
ld.global.s8 %rs7, [%rd4];
cvt.rn.f32.s16	%f24, %rs7;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd3], %f25;
ld.global.s8 %rs8, [%rd5];
cvt.rn.f32.s16	%f26, %rs8;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd3+512], %f27;
ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f28, %rs9;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd3+1024], %f29;
add.s32 %r59, %r7, %r15;
cvt.s64.s32	%rd20, %r59;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs10, [%rd21];
cvt.rn.f32.s16	%f30, %rs10;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB114_13;

BB114_6:
add.s32 %r57, %r13, -256;
setp.lt.s32	%p8, %r14, %r57;
@%p8 bra BB114_11;
bra.uni BB114_7;

BB114_11:
ld.global.s8 %rs4, [%rd4];
cvt.rn.f32.s16	%f18, %rs4;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd3], %f19;
ld.global.s8 %rs5, [%rd5];
cvt.rn.f32.s16	%f20, %rs5;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd3+512], %f21;
ld.global.s8 %rs6, [%rd6];
cvt.rn.f32.s16	%f22, %rs6;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB114_13;

BB114_7:
add.s32 %r58, %r13, -128;
setp.lt.s32	%p9, %r14, %r58;
@%p9 bra BB114_10;
bra.uni BB114_8;

BB114_10:
ld.global.s8 %rs2, [%rd4];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
ld.global.s8 %rs3, [%rd5];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB114_13;

BB114_8:
setp.ge.s32	%p10, %r14, %r13;
@%p10 bra BB114_13;

ld.global.s8 %rs1, [%rd4];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB114_13:
setp.lt.s32	%p1, %r10, %r37;
bar.sync 0;
@!%p1 bra BB114_19;
bra.uni BB114_14;

BB114_14:
add.s32 %r82, %r11, %r12;
add.s32 %r81, %r12, %r3;
sub.s32 %r18, %r13, %r12;
add.s32 %r60, %r18, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p11, %r3, %r60;
mov.u32 %r79, %r3;
@%p11 bra BB114_16;

BB114_15:
mov.u32 %r19, %r79;
cvt.s64.s32	%rd26, %r82;
add.s64 %rd22, %rd8, %rd26;

	ld.global.nc.s8 %r61, [%rd22];

	cvt.u16.u32	%rs11, %r61;
cvt.s16.s8 %rs12, %rs11;
cvt.rn.f32.s16	%f34, %rs12;
mul.wide.s32 %rd27, %r19, 4;
add.s64 %rd29, %rd16, %rd27;
ld.shared.f32 %f35, [%rd29];
fma.rn.f32 %f36, %f35, %f34, %f87;
add.s32 %r65, %r82, 16;
cvt.s64.s32	%rd30, %r65;
add.s64 %rd23, %rd8, %rd30;

	ld.global.nc.s8 %r62, [%rd23];

	cvt.u16.u32	%rs13, %r62;
cvt.s16.s8 %rs14, %rs13;
cvt.rn.f32.s16	%f37, %rs14;
ld.shared.f32 %f38, [%rd29+64];
fma.rn.f32 %f39, %f38, %f37, %f36;
add.s32 %r66, %r82, 32;
cvt.s64.s32	%rd31, %r66;
add.s64 %rd24, %rd8, %rd31;

	ld.global.nc.s8 %r63, [%rd24];

	cvt.u16.u32	%rs15, %r63;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f40, %rs16;
ld.shared.f32 %f41, [%rd29+128];
fma.rn.f32 %f42, %f41, %f40, %f39;
add.s32 %r67, %r82, 48;
cvt.s64.s32	%rd32, %r67;
add.s64 %rd25, %rd8, %rd32;

	ld.global.nc.s8 %r64, [%rd25];

	cvt.u16.u32	%rs17, %r64;
cvt.s16.s8 %rs18, %rs17;
cvt.rn.f32.s16	%f43, %rs18;
ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f87, %f44, %f43, %f42;
add.s32 %r82, %r82, 64;
add.s32 %r81, %r81, 64;
sub.s32 %r24, %r81, %r12;
setp.lt.s32	%p12, %r24, %r60;
mov.u32 %r79, %r24;
mov.f32 %f86, %f87;
@%p12 bra BB114_15;

BB114_16:
mov.f32 %f85, %f86;
sub.s32 %r80, %r81, %r12;
setp.ge.s32	%p13, %r80, %r18;
mov.f32 %f84, %f85;
@%p13 bra BB114_18;

BB114_17:
cvt.s64.s32	%rd34, %r82;
add.s64 %rd33, %rd8, %rd34;

	ld.global.nc.s8 %r69, [%rd33];

	cvt.u16.u32	%rs19, %r69;
cvt.s16.s8 %rs20, %rs19;
cvt.rn.f32.s16	%f45, %rs20;
mul.wide.s32 %rd35, %r80, 4;
add.s64 %rd37, %rd16, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f85, %f46, %f45, %f85;
add.s32 %r82, %r82, 16;
add.s32 %r81, %r81, 16;
sub.s32 %r80, %r81, %r12;
setp.lt.s32	%p14, %r80, %r18;
mov.f32 %f84, %f85;
@%p14 bra BB114_17;

BB114_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB114_19:
setp.lt.s32	%p15, %r78, %r36;
@%p15 bra BB114_5;

BB114_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r10, %r37;
and.pred %p17, %p16, %p2;
@!%p17 bra BB114_24;
bra.uni BB114_21;

BB114_21:
ld.shared.f32 %f49, [%rd13];
ld.shared.f32 %f50, [%rd13+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd13+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd13+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd13+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd13+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd13+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd13+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd13+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd13+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd13+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd13+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd13+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd13+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd13+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd13+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd13], %f88;
sub.s32 %r71, %r46, %r37;
mul.lo.s32 %r72, %r71, %r40;
setp.gt.s32	%p18, %r40, -1;
selp.b32	%r73, 0, %r72, %p18;
mad.lo.s32 %r74, %r10, %r40, %r73;
mul.wide.s32 %rd42, %r74, 4;
add.s64 %rd7, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB114_23;

ld.global.f32 %f79, [%rd7];
fma.rn.f32 %f88, %f79, %f11, %f88;
st.shared.f32 [%rd13], %f88;

BB114_23:
st.global.f32 [%rd7], %f88;

BB114_24:
mov.u32 %r75, %nctaid.x;
shl.b32 %r76, %r75, 3;
add.s32 %r77, %r76, %r77;
setp.lt.s32	%p20, %r77, %r37;
@%p20 bra BB114_2;

BB114_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<21>;
.reg .f32 %f<89>;
.reg .b32 %r<82>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r37, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r40, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r41, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd13, %rd11;
ld.global.f32 %f1, [%rd13];
mov.u32 %r1, %tid.x;
shr.s32 %r42, %r1, 31;
shr.u32 %r43, %r42, 28;
add.s32 %r44, %r1, %r43;
shr.s32 %r2, %r44, 4;
and.b32 %r45, %r44, -16;
sub.s32 %r3, %r1, %r45;
setp.lt.s32	%p3, %r38, 1;
@%p3 bra BB115_25;

mov.u32 %r47, 1;
sub.s32 %r48, %r47, %r37;
mul.lo.s32 %r49, %r48, %r40;
setp.gt.s32	%p4, %r40, -1;
selp.b32	%r4, 0, %r49, %p4;
sub.s32 %r50, %r47, %r38;
mul.lo.s32 %r51, %r50, %r41;
setp.gt.s32	%p5, %r41, -1;
selp.b32	%r5, 0, %r51, %p5;
mul.wide.s32 %rd14, %r2, 64;
mov.u64 %rd15, _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd16, %rd15, %rd14;
mul.wide.s32 %rd17, %r3, 4;
add.s64 %rd2, %rd16, %rd17;
mul.wide.s32 %rd18, %r1, 4;
mov.u64 %rd19, _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd19, %rd18;
shl.b32 %r6, %r40, 7;
shl.b32 %r7, %r40, 8;
mul.lo.s32 %r8, %r40, 384;
mov.u32 %r76, 0;
cvta.to.global.u64 %rd44, %rd9;
cvta.to.global.u64 %rd45, %rd10;

BB115_2:
mov.u32 %r52, %ctaid.x;
shl.b32 %r53, %r52, 3;
add.s32 %r10, %r53, %r76;
setp.ge.s32	%p6, %r10, %r38;
@%p6 bra BB115_25;

add.s32 %r11, %r10, %r2;
mov.u32 %r77, 0;
st.shared.u32 [%rd2], %r77;
setp.lt.s32	%p7, %r37, 1;
@%p7 bra BB115_20;

mad.lo.s32 %r12, %r11, %r39, %r3;

BB115_5:
mov.u32 %r13, %r77;
add.s32 %r77, %r13, 512;
min.s32 %r14, %r77, %r37;
bar.sync 0;
add.s32 %r15, %r13, %r1;
mad.lo.s32 %r16, %r15, %r40, %r4;
add.s32 %r57, %r14, -384;
setp.lt.s32	%p8, %r15, %r57;
cvt.s64.s32	%rd20, %r16;
add.s64 %rd4, %rd1, %rd20;
add.s32 %r58, %r6, %r16;
cvt.s64.s32	%rd21, %r58;
add.s64 %rd5, %rd1, %rd21;
add.s32 %r59, %r7, %r16;
cvt.s64.s32	%rd22, %r59;
add.s64 %rd6, %rd1, %rd22;
@%p8 bra BB115_12;
bra.uni BB115_6;

BB115_12:
ld.global.s8 %rs7, [%rd4];
cvt.rn.f32.s16	%f24, %rs7;
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd3], %f25;
ld.global.s8 %rs8, [%rd5];
cvt.rn.f32.s16	%f26, %rs8;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd3+512], %f27;
ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f28, %rs9;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd3+1024], %f29;
add.s32 %r62, %r8, %r16;
cvt.s64.s32	%rd23, %r62;
add.s64 %rd24, %rd1, %rd23;
ld.global.s8 %rs10, [%rd24];
cvt.rn.f32.s16	%f30, %rs10;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB115_13;

BB115_6:
add.s32 %r60, %r14, -256;
setp.lt.s32	%p9, %r15, %r60;
@%p9 bra BB115_11;
bra.uni BB115_7;

BB115_11:
ld.global.s8 %rs4, [%rd4];
cvt.rn.f32.s16	%f18, %rs4;
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd3], %f19;
ld.global.s8 %rs5, [%rd5];
cvt.rn.f32.s16	%f20, %rs5;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd3+512], %f21;
ld.global.s8 %rs6, [%rd6];
cvt.rn.f32.s16	%f22, %rs6;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB115_13;

BB115_7:
add.s32 %r61, %r14, -128;
setp.lt.s32	%p10, %r15, %r61;
@%p10 bra BB115_10;
bra.uni BB115_8;

BB115_10:
ld.global.s8 %rs2, [%rd4];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
ld.global.s8 %rs3, [%rd5];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB115_13;

BB115_8:
setp.ge.s32	%p11, %r15, %r14;
@%p11 bra BB115_13;

ld.global.s8 %rs1, [%rd4];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB115_13:
setp.lt.s32	%p1, %r11, %r38;
bar.sync 0;
@!%p1 bra BB115_19;
bra.uni BB115_14;

BB115_14:
add.s32 %r81, %r12, %r13;
add.s32 %r80, %r13, %r3;
sub.s32 %r19, %r14, %r13;
add.s32 %r63, %r19, -48;
mov.f32 %f86, 0f00000000;
mov.f32 %f87, %f86;
setp.ge.s32	%p12, %r3, %r63;
mov.u32 %r78, %r3;
@%p12 bra BB115_16;

BB115_15:
mov.u32 %r20, %r78;
cvt.s64.s32	%rd29, %r81;
add.s64 %rd25, %rd8, %rd29;

	ld.global.nc.s8 %r64, [%rd25];

	cvt.u16.u32	%rs11, %r64;
cvt.s16.s8 %rs12, %rs11;
cvt.rn.f32.s16	%f34, %rs12;
mul.wide.s32 %rd30, %r20, 4;
add.s64 %rd32, %rd19, %rd30;
ld.shared.f32 %f35, [%rd32];
fma.rn.f32 %f36, %f35, %f34, %f87;
add.s32 %r68, %r81, 16;
cvt.s64.s32	%rd33, %r68;
add.s64 %rd26, %rd8, %rd33;

	ld.global.nc.s8 %r65, [%rd26];

	cvt.u16.u32	%rs13, %r65;
cvt.s16.s8 %rs14, %rs13;
cvt.rn.f32.s16	%f37, %rs14;
ld.shared.f32 %f38, [%rd32+64];
fma.rn.f32 %f39, %f38, %f37, %f36;
add.s32 %r69, %r81, 32;
cvt.s64.s32	%rd34, %r69;
add.s64 %rd27, %rd8, %rd34;

	ld.global.nc.s8 %r66, [%rd27];

	cvt.u16.u32	%rs15, %r66;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f40, %rs16;
ld.shared.f32 %f41, [%rd32+128];
fma.rn.f32 %f42, %f41, %f40, %f39;
add.s32 %r70, %r81, 48;
cvt.s64.s32	%rd35, %r70;
add.s64 %rd28, %rd8, %rd35;

	ld.global.nc.s8 %r67, [%rd28];

	cvt.u16.u32	%rs17, %r67;
cvt.s16.s8 %rs18, %rs17;
cvt.rn.f32.s16	%f43, %rs18;
ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f87, %f44, %f43, %f42;
add.s32 %r81, %r81, 64;
add.s32 %r80, %r80, 64;
sub.s32 %r25, %r80, %r13;
setp.lt.s32	%p13, %r25, %r63;
mov.u32 %r78, %r25;
mov.f32 %f86, %f87;
@%p13 bra BB115_15;

BB115_16:
mov.f32 %f85, %f86;
sub.s32 %r79, %r80, %r13;
setp.ge.s32	%p14, %r79, %r19;
mov.f32 %f84, %f85;
@%p14 bra BB115_18;

BB115_17:
cvt.s64.s32	%rd37, %r81;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r72, [%rd36];

	cvt.u16.u32	%rs19, %r72;
cvt.s16.s8 %rs20, %rs19;
cvt.rn.f32.s16	%f45, %rs20;
mul.wide.s32 %rd38, %r79, 4;
add.s64 %rd40, %rd19, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f85, %f46, %f45, %f85;
add.s32 %r81, %r81, 16;
add.s32 %r80, %r80, 16;
sub.s32 %r79, %r80, %r13;
setp.lt.s32	%p15, %r79, %r19;
mov.f32 %f84, %f85;
@%p15 bra BB115_17;

BB115_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f84, %f47;
st.shared.f32 [%rd2], %f48;

BB115_19:
setp.lt.s32	%p16, %r77, %r37;
@%p16 bra BB115_5;

BB115_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r11, %r38;
and.pred %p18, %p17, %p2;
@!%p18 bra BB115_24;
bra.uni BB115_21;

BB115_21:
ld.shared.f32 %f49, [%rd16];
ld.shared.f32 %f50, [%rd16+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd16+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd16+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd16+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd16+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd16+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd16+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd16+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd16+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd16+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd16+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd16+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd16+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd16+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd16+60];
add.f32 %f88, %f78, %f77;
st.shared.f32 [%rd16], %f88;
mad.lo.s32 %r73, %r11, %r41, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r73, 4;
add.s64 %rd7, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB115_23;

ld.global.f32 %f79, [%rd7];
fma.rn.f32 %f88, %f9, %f79, %f88;
st.shared.f32 [%rd16], %f88;

BB115_23:
st.global.f32 [%rd7], %f88;

BB115_24:
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 3;
add.s32 %r76, %r75, %r76;
setp.lt.s32	%p20, %r76, %r38;
@%p20 bra BB115_2;

BB115_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<136>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB116_27;

cvta.to.global.u64 %rd2, %rd35;
cvta.to.global.u64 %rd3, %rd36;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd37, %r58, 512;
mov.u64 %rd38, _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 4;
add.s64 %rd4, %rd39, %rd40;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd41, %r61, 4;
mov.u64 %rd42, _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd42, %rd41;
mul.wide.s32 %rd43, %r10, 4;
add.s64 %rd6, %rd42, %rd43;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
shl.b32 %r64, %r59, 7;
add.s32 %r11, %r63, %r64;
shl.b32 %r65, %r45, 2;
cvt.s64.s32	%rd7, %r65;
add.s32 %r66, %r8, 3;
mad.lo.s32 %r67, %r45, %r66, %r2;
add.s32 %r12, %r67, %r64;
add.s32 %r68, %r8, 2;
mad.lo.s32 %r69, %r45, %r68, %r2;
add.s32 %r13, %r69, %r64;
add.s32 %r70, %r8, 1;
mad.lo.s32 %r71, %r45, %r70, %r2;
add.s32 %r14, %r71, %r64;
neg.s32 %r15, %r10;
mov.u32 %r126, 0;
mov.u32 %r125, %r126;

BB116_2:
add.s32 %r74, %r64, %r126;
setp.ge.s32	%p4, %r74, %r47;
@%p4 bra BB116_27;

mov.u32 %r127, 0;
st.shared.u32 [%rd4], %r127;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB116_21;

mov.u32 %r128, %r8;

BB116_5:
mov.u32 %r19, %r128;
add.s32 %r77, %r19, 512;
min.s32 %r78, %r77, %r48;
min.s32 %r20, %r78, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r79, %r21, %r46;
add.s32 %r80, %r20, -384;
setp.lt.s32	%p6, %r21, %r80;
cvt.s64.s32	%rd44, %r79;
add.s64 %rd8, %rd2, %rd44;
@%p6 bra BB116_12;
bra.uni BB116_6;

BB116_12:
ld.global.s8 %rs15, [%rd8];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
ld.global.s8 %rs16, [%rd8+128];
ld.global.s8 %rs17, [%rd8+256];
ld.global.s8 %rs18, [%rd8+384];
st.shared.f32 [%rd5], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+512], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+1024], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB116_13;

BB116_6:
add.s32 %r81, %r20, -256;
setp.lt.s32	%p7, %r21, %r81;
@%p7 bra BB116_11;
bra.uni BB116_7;

BB116_11:
ld.global.s8 %rs12, [%rd8];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
ld.global.s8 %rs13, [%rd8+128];
ld.global.s8 %rs14, [%rd8+256];
st.shared.f32 [%rd5], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+512], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB116_13;

BB116_7:
add.s32 %r82, %r20, -128;
setp.lt.s32	%p8, %r21, %r82;
@%p8 bra BB116_10;
bra.uni BB116_8;

BB116_10:
ld.global.s8 %rs10, [%rd8];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
ld.global.s8 %rs11, [%rd8+128];
st.shared.f32 [%rd5], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB116_13;

BB116_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB116_13;

ld.global.s8 %rs9, [%rd8];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB116_13:
add.s32 %r86, %r74, %r2;
setp.lt.s32	%p1, %r86, %r47;
bar.sync 0;
@!%p1 bra BB116_20;
bra.uni BB116_14;

BB116_14:
mul.lo.s32 %r88, %r45, %r127;
shl.b32 %r89, %r88, 9;
mov.u32 %r90, %nctaid.x;
mul.lo.s32 %r91, %r90, %r125;
shl.b32 %r92, %r91, 7;
add.s32 %r93, %r11, %r92;
add.s32 %r94, %r93, %r89;
cvt.s64.s32	%rd45, %r94;
add.s64 %rd62, %rd1, %rd45;
add.s32 %r95, %r12, %r92;
add.s32 %r96, %r95, %r89;
cvt.s64.s32	%rd46, %r96;
add.s64 %rd61, %rd1, %rd46;
add.s32 %r97, %r13, %r92;
add.s32 %r98, %r97, %r89;
cvt.s64.s32	%rd47, %r98;
add.s64 %rd60, %rd1, %rd47;
add.s32 %r99, %r14, %r92;
add.s32 %r100, %r99, %r89;
cvt.s64.s32	%rd48, %r100;
add.s64 %rd59, %rd1, %rd48;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r134, %r19, %r45, %r86;
sub.s32 %r23, %r20, %r19;
add.s32 %r105, %r23, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r129, 0;
setp.lt.s32	%p10, %r105, 1;
mov.u32 %r132, %r10;
mov.u32 %r133, %r10;
@%p10 bra BB116_16;

BB116_15:
mov.u32 %r26, %r133;
ld.global.s8 %rs19, [%rd62];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd63];
fma.rn.f32 %f36, %f34, %f35, %f58;
ld.global.s8 %rs20, [%rd59];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd63+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd60];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd63+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd61];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd63+12];
fma.rn.f32 %f58, %f43, %f44, %f42;
add.s32 %r28, %r26, 4;
add.s32 %r134, %r134, %r65;
add.s64 %rd63, %rd63, 16;
add.s64 %rd62, %rd62, %rd7;
add.s64 %rd61, %rd61, %rd7;
add.s64 %rd60, %rd60, %rd7;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r129, %r129, 4;
setp.lt.s32	%p11, %r129, %r105;
mov.u32 %r132, %r28;
mov.u32 %r133, %r28;
mov.f32 %f57, %f58;
@%p11 bra BB116_15;

BB116_16:
mov.f32 %f55, %f57;
sub.s32 %r107, %r132, %r10;
setp.ge.s32	%p12, %r107, %r23;
@%p12 bra BB116_19;

mul.wide.s32 %rd49, %r132, 4;
add.s64 %rd65, %rd42, %rd49;
add.s32 %r135, %r15, %r132;
cvt.s64.s32	%rd51, %r134;
add.s64 %rd64, %rd1, %rd51;
cvt.s64.s32	%rd26, %r45;
mov.f32 %f56, %f55;

BB116_18:
ld.global.s8 %rs23, [%rd64];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd65];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd65, %rd65, 4;
add.s64 %rd64, %rd64, %rd26;
add.s32 %r135, %r135, 1;
setp.lt.s32	%p13, %r135, %r23;
mov.f32 %f55, %f56;
@%p13 bra BB116_18;

BB116_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB116_20:
setp.lt.s32	%p14, %r77, %r9;
add.s32 %r127, %r127, 1;
mov.u32 %r128, %r77;
@%p14 bra BB116_5;

BB116_21:
add.s32 %r109, %r1, 127;
setp.lt.u32	%p2, %r109, 255;
bar.sync 0;
add.s32 %r113, %r74, %r2;
setp.lt.s32	%p15, %r113, %r47;
and.pred %p16, %p15, %p2;
@!%p16 bra BB116_26;
bra.uni BB116_22;

BB116_22:
setp.neu.f32	%p17, %f11, 0f00000000;
mov.u32 %r118, 1;
sub.s32 %r119, %r118, %r47;
mul.lo.s32 %r120, %r119, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r121, 0, %r120, %p18;
mad.lo.s32 %r122, %r113, %r44, %r121;
mul.wide.s32 %rd52, %r122, 4;
add.s64 %rd31, %rd3, %rd52;
@%p17 bra BB116_24;
bra.uni BB116_23;

BB116_24:
ld.global.f32 %f49, [%rd31];
add.s64 %rd58, %rd38, %rd40;
ld.shared.f32 %f50, [%rd58];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd58], %f59;
bra.uni BB116_25;

BB116_23:
add.s64 %rd55, %rd38, %rd40;
ld.shared.f32 %f59, [%rd55];

BB116_25:
st.global.f32 [%rd31], %f59;

BB116_26:
bar.sync 0;
mov.u32 %r123, %nctaid.x;
shl.b32 %r124, %r123, 7;
add.s32 %r126, %r124, %r126;
setp.lt.s32	%p19, %r126, %r47;
add.s32 %r125, %r125, 1;
@%p19 bra BB116_2;

BB116_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<129>;
.reg .b64 %rd<72>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r50, %r51}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r47, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd36;
cvta.to.global.u64 %rd2, %rd37;
mov.u32 %r1, %tid.x;
shr.s32 %r52, %r1, 31;
shr.u32 %r53, %r52, 25;
add.s32 %r54, %r1, %r53;
and.b32 %r55, %r54, -128;
sub.s32 %r2, %r1, %r55;
setp.lt.s32	%p3, %r50, 1;
@%p3 bra BB117_27;

cvta.to.global.u64 %rd3, %rd38;
shr.s32 %r61, %r54, 7;
mov.u32 %r62, %ctaid.x;
mul.wide.s32 %rd39, %r61, 512;
mov.u64 %rd40, _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd4, %rd41, %rd42;
mul.lo.s32 %r8, %r61, %r51;
add.s32 %r63, %r61, 1;
mul.lo.s32 %r9, %r63, %r51;
shl.b32 %r10, %r61, 9;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd43, %r64, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd44, %rd43;
shl.b32 %r11, %r48, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd6, %rd44, %rd45;
mul.lo.s32 %r65, %r51, %r48;
mad.lo.s32 %r66, %r65, %r61, %r2;
shl.b32 %r67, %r62, 7;
add.s32 %r12, %r66, %r67;
cvt.s64.s32	%rd7, %r11;
add.s32 %r68, %r8, 3;
mad.lo.s32 %r69, %r48, %r68, %r2;
add.s32 %r13, %r69, %r67;
add.s32 %r70, %r8, 2;
mad.lo.s32 %r71, %r48, %r70, %r2;
add.s32 %r14, %r71, %r67;
add.s32 %r72, %r8, 1;
mad.lo.s32 %r73, %r48, %r72, %r2;
add.s32 %r15, %r73, %r67;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd8, %r48;
mov.u32 %r119, 0;
mov.u32 %r118, %r119;

BB117_2:
add.s32 %r19, %r67, %r119;
setp.ge.s32	%p4, %r19, %r50;
@%p4 bra BB117_27;

add.s32 %r20, %r19, %r2;
mov.u32 %r120, 0;
st.shared.u32 [%rd4], %r120;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB117_21;

mov.u32 %r121, %r8;

BB117_5:
mov.u32 %r22, %r121;
add.s32 %r78, %r22, 512;
min.s32 %r79, %r78, %r51;
min.s32 %r23, %r79, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mov.u32 %r80, 1;
sub.s32 %r81, %r80, %r51;
mul.lo.s32 %r82, %r81, %r49;
setp.gt.s32	%p6, %r49, -1;
selp.b32	%r83, 0, %r82, %p6;
mad.lo.s32 %r25, %r24, %r49, %r83;
add.s32 %r84, %r23, -384;
setp.lt.s32	%p7, %r24, %r84;
cvt.s64.s32	%rd46, %r25;
add.s64 %rd9, %rd2, %rd46;
shl.b32 %r85, %r49, 7;
add.s32 %r86, %r25, %r85;
cvt.s64.s32	%rd47, %r86;
add.s64 %rd10, %rd2, %rd47;
shl.b32 %r87, %r49, 8;
add.s32 %r88, %r25, %r87;
cvt.s64.s32	%rd48, %r88;
add.s64 %rd11, %rd2, %rd48;
@%p7 bra BB117_12;
bra.uni BB117_6;

BB117_12:
ld.global.s8 %rs15, [%rd9];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.s8 %rs16, [%rd10];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+512], %f27;
ld.global.s8 %rs17, [%rd11];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+1024], %f29;
mad.lo.s32 %r91, %r49, 384, %r25;
cvt.s64.s32	%rd49, %r91;
add.s64 %rd50, %rd2, %rd49;
ld.global.s8 %rs18, [%rd50];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB117_13;

BB117_6:
add.s32 %r89, %r23, -256;
setp.lt.s32	%p8, %r24, %r89;
@%p8 bra BB117_11;
bra.uni BB117_7;

BB117_11:
ld.global.s8 %rs12, [%rd9];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.s8 %rs13, [%rd10];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+512], %f21;
ld.global.s8 %rs14, [%rd11];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB117_13;

BB117_7:
add.s32 %r90, %r23, -128;
setp.lt.s32	%p9, %r24, %r90;
@%p9 bra BB117_10;
bra.uni BB117_8;

BB117_10:
ld.global.s8 %rs10, [%rd9];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
ld.global.s8 %rs11, [%rd10];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB117_13;

BB117_8:
setp.ge.s32	%p10, %r24, %r23;
@%p10 bra BB117_13;

ld.global.s8 %rs9, [%rd9];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB117_13:
setp.lt.s32	%p1, %r20, %r50;
bar.sync 0;
@!%p1 bra BB117_20;
bra.uni BB117_14;

BB117_14:
mul.lo.s32 %r93, %r48, %r120;
shl.b32 %r94, %r93, 9;
mov.u32 %r95, %nctaid.x;
mul.lo.s32 %r96, %r95, %r118;
shl.b32 %r97, %r96, 7;
add.s32 %r98, %r12, %r97;
add.s32 %r99, %r98, %r94;
cvt.s64.s32	%rd51, %r99;
add.s64 %rd68, %rd1, %rd51;
add.s32 %r100, %r13, %r97;
add.s32 %r101, %r100, %r94;
cvt.s64.s32	%rd52, %r101;
add.s64 %rd67, %rd1, %rd52;
add.s32 %r102, %r14, %r97;
add.s32 %r103, %r102, %r94;
cvt.s64.s32	%rd53, %r103;
add.s64 %rd66, %rd1, %rd53;
add.s32 %r104, %r15, %r97;
add.s32 %r105, %r104, %r94;
cvt.s64.s32	%rd54, %r105;
add.s64 %rd65, %rd1, %rd54;
mov.u64 %rd69, %rd6;
mad.lo.s32 %r127, %r22, %r48, %r20;
sub.s32 %r27, %r23, %r22;
add.s32 %r106, %r27, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r122, 0;
setp.lt.s32	%p11, %r106, 1;
mov.u32 %r125, %r10;
mov.u32 %r126, %r10;
@%p11 bra BB117_16;

BB117_15:
mov.u32 %r29, %r126;
ld.global.s8 %rs19, [%rd68];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd69];
fma.rn.f32 %f36, %f34, %f35, %f58;
ld.global.s8 %rs20, [%rd65];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd69+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd66];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd69+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd67];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd69+12];
fma.rn.f32 %f58, %f43, %f44, %f42;
add.s32 %r31, %r29, 4;
add.s32 %r127, %r127, %r11;
add.s64 %rd69, %rd69, 16;
add.s64 %rd68, %rd68, %rd7;
add.s64 %rd67, %rd67, %rd7;
add.s64 %rd66, %rd66, %rd7;
add.s64 %rd65, %rd65, %rd7;
add.s32 %r122, %r122, 4;
setp.lt.s32	%p12, %r122, %r106;
mov.u32 %r125, %r31;
mov.u32 %r126, %r31;
mov.f32 %f57, %f58;
@%p12 bra BB117_15;

BB117_16:
mov.f32 %f55, %f57;
sub.s32 %r108, %r125, %r10;
setp.ge.s32	%p13, %r108, %r27;
@%p13 bra BB117_19;

mul.wide.s32 %rd55, %r125, 4;
add.s64 %rd71, %rd44, %rd55;
add.s32 %r128, %r16, %r125;
cvt.s64.s32	%rd57, %r127;
add.s64 %rd70, %rd1, %rd57;
mov.f32 %f56, %f55;

BB117_18:
ld.global.s8 %rs23, [%rd70];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd71];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd71, %rd71, 4;
add.s64 %rd70, %rd70, %rd8;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p14, %r128, %r27;
mov.f32 %f55, %f56;
@%p14 bra BB117_18;

BB117_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB117_20:
setp.lt.s32	%p15, %r78, %r9;
add.s32 %r120, %r120, 1;
mov.u32 %r121, %r78;
@%p15 bra BB117_5;

BB117_21:
add.s32 %r110, %r1, 127;
setp.lt.u32	%p2, %r110, 255;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r50;
and.pred %p17, %p16, %p2;
@!%p17 bra BB117_26;
bra.uni BB117_22;

BB117_22:
setp.neu.f32	%p18, %f11, 0f00000000;
mov.u32 %r111, 1;
sub.s32 %r112, %r111, %r50;
mul.lo.s32 %r113, %r112, %r47;
setp.gt.s32	%p19, %r47, -1;
selp.b32	%r114, 0, %r113, %p19;
mad.lo.s32 %r115, %r20, %r47, %r114;
mul.wide.s32 %rd58, %r115, 4;
add.s64 %rd33, %rd3, %rd58;
@%p18 bra BB117_24;
bra.uni BB117_23;

BB117_24:
ld.global.f32 %f49, [%rd33];
add.s64 %rd64, %rd40, %rd42;
ld.shared.f32 %f50, [%rd64];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd64], %f59;
bra.uni BB117_25;

BB117_23:
add.s64 %rd61, %rd40, %rd42;
ld.shared.f32 %f59, [%rd61];

BB117_25:
st.global.f32 [%rd33], %f59;

BB117_26:
bar.sync 0;
mov.u32 %r116, %nctaid.x;
shl.b32 %r117, %r116, 7;
add.s32 %r119, %r117, %r119;
setp.lt.s32	%p20, %r119, %r50;
add.s32 %r118, %r118, 1;
@%p20 bra BB117_2;

BB117_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<120>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd33, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd1, %rd35;
ld.global.f32 %f1, [%rd38];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 25;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -128;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB118_27;

cvta.to.global.u64 %rd2, %rd34;
cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd37;
shr.s32 %r60, %r53, 7;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd39, %r60, 512;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd5, %rd41, %rd42;
mul.lo.s32 %r8, %r60, %r50;
add.s32 %r62, %r60, 1;
mul.lo.s32 %r9, %r62, %r50;
shl.b32 %r10, %r60, 9;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd43, %r63, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd44, %rd43;
shl.b32 %r11, %r47, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd7, %rd44, %rd45;
mul.lo.s32 %r64, %r50, %r47;
mad.lo.s32 %r65, %r64, %r60, %r2;
shl.b32 %r66, %r61, 7;
add.s32 %r12, %r65, %r66;
cvt.s64.s32	%rd8, %r11;
add.s32 %r67, %r8, 3;
mad.lo.s32 %r68, %r47, %r67, %r2;
add.s32 %r13, %r68, %r66;
add.s32 %r69, %r8, 2;
mad.lo.s32 %r70, %r47, %r69, %r2;
add.s32 %r14, %r70, %r66;
add.s32 %r71, %r8, 1;
mad.lo.s32 %r72, %r47, %r71, %r2;
add.s32 %r15, %r72, %r66;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r47;
mov.u32 %r110, 0;
mov.u32 %r109, %r110;

BB118_2:
add.s32 %r19, %r66, %r110;
setp.ge.s32	%p4, %r19, %r49;
@%p4 bra BB118_27;

add.s32 %r20, %r19, %r2;
mov.u32 %r111, 0;
st.shared.u32 [%rd5], %r111;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB118_21;

mov.u32 %r112, %r8;

BB118_5:
mov.u32 %r22, %r112;
add.s32 %r77, %r22, 512;
min.s32 %r78, %r77, %r50;
min.s32 %r23, %r78, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mul.lo.s32 %r79, %r24, %r48;
add.s32 %r80, %r23, -384;
setp.lt.s32	%p6, %r24, %r80;
cvt.s64.s32	%rd46, %r79;
add.s64 %rd10, %rd3, %rd46;
@%p6 bra BB118_12;
bra.uni BB118_6;

BB118_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
ld.global.s8 %rs16, [%rd10+128];
ld.global.s8 %rs17, [%rd10+256];
ld.global.s8 %rs18, [%rd10+384];
st.shared.f32 [%rd6], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+512], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+1024], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB118_13;

BB118_6:
add.s32 %r81, %r23, -256;
setp.lt.s32	%p7, %r24, %r81;
@%p7 bra BB118_11;
bra.uni BB118_7;

BB118_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
ld.global.s8 %rs13, [%rd10+128];
ld.global.s8 %rs14, [%rd10+256];
st.shared.f32 [%rd6], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+512], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB118_13;

BB118_7:
add.s32 %r82, %r23, -128;
setp.lt.s32	%p8, %r24, %r82;
@%p8 bra BB118_10;
bra.uni BB118_8;

BB118_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
ld.global.s8 %rs11, [%rd10+128];
st.shared.f32 [%rd6], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB118_13;

BB118_8:
setp.ge.s32	%p9, %r24, %r23;
@%p9 bra BB118_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB118_13:
setp.lt.s32	%p1, %r20, %r49;
bar.sync 0;
@!%p1 bra BB118_20;
bra.uni BB118_14;

BB118_14:
mul.lo.s32 %r84, %r47, %r111;
shl.b32 %r85, %r84, 9;
mov.u32 %r86, %nctaid.x;
mul.lo.s32 %r87, %r86, %r109;
shl.b32 %r88, %r87, 7;
add.s32 %r89, %r12, %r88;
add.s32 %r90, %r89, %r85;
cvt.s64.s32	%rd47, %r90;
add.s64 %rd64, %rd1, %rd47;
add.s32 %r91, %r13, %r88;
add.s32 %r92, %r91, %r85;
cvt.s64.s32	%rd48, %r92;
add.s64 %rd63, %rd1, %rd48;
add.s32 %r93, %r14, %r88;
add.s32 %r94, %r93, %r85;
cvt.s64.s32	%rd49, %r94;
add.s64 %rd62, %rd1, %rd49;
add.s32 %r95, %r15, %r88;
add.s32 %r96, %r95, %r85;
cvt.s64.s32	%rd50, %r96;
add.s64 %rd61, %rd1, %rd50;
mov.u64 %rd65, %rd7;
mad.lo.s32 %r118, %r22, %r47, %r20;
sub.s32 %r26, %r23, %r22;
add.s32 %r97, %r26, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r113, 0;
setp.lt.s32	%p10, %r97, 1;
mov.u32 %r116, %r10;
mov.u32 %r117, %r10;
@%p10 bra BB118_16;

BB118_15:
mov.u32 %r28, %r117;
ld.global.s8 %rs19, [%rd64];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd65];
fma.rn.f32 %f36, %f34, %f35, %f58;
ld.global.s8 %rs20, [%rd61];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd65+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd62];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd65+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd63];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd65+12];
fma.rn.f32 %f58, %f43, %f44, %f42;
add.s32 %r30, %r28, 4;
add.s32 %r118, %r118, %r11;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd8;
add.s64 %rd63, %rd63, %rd8;
add.s64 %rd62, %rd62, %rd8;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r113, %r113, 4;
setp.lt.s32	%p11, %r113, %r97;
mov.u32 %r116, %r30;
mov.u32 %r117, %r30;
mov.f32 %f57, %f58;
@%p11 bra BB118_15;

BB118_16:
mov.f32 %f55, %f57;
sub.s32 %r99, %r116, %r10;
setp.ge.s32	%p12, %r99, %r26;
@%p12 bra BB118_19;

mul.wide.s32 %rd51, %r116, 4;
add.s64 %rd67, %rd44, %rd51;
add.s32 %r119, %r16, %r116;
cvt.s64.s32	%rd53, %r118;
add.s64 %rd66, %rd1, %rd53;
mov.f32 %f56, %f55;

BB118_18:
ld.global.s8 %rs23, [%rd66];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd67];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd67, %rd67, 4;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r119, %r119, 1;
setp.lt.s32	%p13, %r119, %r26;
mov.f32 %f55, %f56;
@%p13 bra BB118_18;

BB118_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB118_20:
setp.lt.s32	%p14, %r77, %r9;
add.s32 %r111, %r111, 1;
mov.u32 %r112, %r77;
@%p14 bra BB118_5;

BB118_21:
add.s32 %r101, %r1, 127;
setp.lt.u32	%p2, %r101, 255;
bar.sync 0;
setp.lt.s32	%p15, %r20, %r49;
and.pred %p16, %p15, %p2;
@!%p16 bra BB118_26;
bra.uni BB118_22;

BB118_22:
mov.u32 %r102, 1;
sub.s32 %r103, %r102, %r49;
mul.lo.s32 %r104, %r103, %r46;
setp.gt.s32	%p17, %r46, -1;
selp.b32	%r105, 0, %r104, %p17;
mad.lo.s32 %r106, %r20, %r46, %r105;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p18, %f8, 0f00000000;
mul.wide.s32 %rd54, %r106, 4;
add.s64 %rd32, %rd4, %rd54;
@%p18 bra BB118_24;
bra.uni BB118_23;

BB118_24:
ld.global.f32 %f49, [%rd32];
add.s64 %rd60, %rd40, %rd42;
ld.shared.f32 %f50, [%rd60];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd60], %f59;
bra.uni BB118_25;

BB118_23:
add.s64 %rd57, %rd40, %rd42;
ld.shared.f32 %f59, [%rd57];

BB118_25:
st.global.f32 [%rd32], %f59;

BB118_26:
bar.sync 0;
mov.u32 %r107, %nctaid.x;
shl.b32 %r108, %r107, 7;
add.s32 %r110, %r108, %r110;
setp.lt.s32	%p19, %r110, %r49;
add.s32 %r109, %r109, 1;
@%p19 bra BB118_2;

BB118_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<60>;
.reg .b32 %r<130>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r52, %r53}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r54, %r55}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r51, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd39, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd40, %rd35;
cvta.to.global.u64 %rd1, %rd37;
cvta.to.global.u64 %rd2, %rd38;
ld.global.f32 %f1, [%rd40];
mov.u32 %r1, %tid.x;
shr.s32 %r56, %r1, 31;
shr.u32 %r57, %r56, 25;
add.s32 %r58, %r1, %r57;
and.b32 %r59, %r58, -128;
sub.s32 %r2, %r1, %r59;
setp.lt.s32	%p3, %r54, 1;
@%p3 bra BB119_27;

cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd39;
shr.s32 %r65, %r58, 7;
mov.u32 %r66, %ctaid.x;
mul.wide.s32 %rd41, %r65, 512;
mov.u64 %rd42, _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd43, %rd42, %rd41;
mul.wide.s32 %rd44, %r2, 4;
add.s64 %rd5, %rd43, %rd44;
mul.lo.s32 %r8, %r65, %r55;
add.s32 %r67, %r65, 1;
mul.lo.s32 %r9, %r67, %r55;
shl.b32 %r10, %r65, 9;
add.s32 %r68, %r10, %r2;
mul.wide.s32 %rd45, %r68, 4;
mov.u64 %rd46, _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd46, %rd45;
shl.b32 %r11, %r52, 2;
mul.wide.s32 %rd47, %r10, 4;
add.s64 %rd7, %rd46, %rd47;
mul.lo.s32 %r69, %r55, %r52;
mad.lo.s32 %r70, %r69, %r65, %r2;
shl.b32 %r71, %r66, 7;
add.s32 %r12, %r70, %r71;
cvt.s64.s32	%rd8, %r11;
add.s32 %r72, %r8, 3;
mad.lo.s32 %r73, %r52, %r72, %r2;
add.s32 %r13, %r73, %r71;
add.s32 %r74, %r8, 2;
mad.lo.s32 %r75, %r52, %r74, %r2;
add.s32 %r14, %r75, %r71;
add.s32 %r76, %r8, 1;
mad.lo.s32 %r77, %r52, %r76, %r2;
add.s32 %r15, %r77, %r71;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r52;
mov.u32 %r120, 0;
mov.u32 %r119, %r120;

BB119_2:
add.s32 %r19, %r71, %r120;
setp.ge.s32	%p4, %r19, %r54;
@%p4 bra BB119_27;

add.s32 %r20, %r19, %r2;
mov.u32 %r121, 0;
st.shared.u32 [%rd5], %r121;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB119_21;

mov.u32 %r82, %nctaid.x;
mul.lo.s32 %r83, %r82, %r119;
shl.b32 %r84, %r83, 7;
add.s32 %r21, %r12, %r84;
add.s32 %r22, %r13, %r84;
add.s32 %r23, %r14, %r84;
add.s32 %r24, %r15, %r84;
mov.u32 %r122, %r8;

BB119_5:
mov.u32 %r26, %r122;
add.s32 %r85, %r26, 512;
min.s32 %r86, %r85, %r55;
min.s32 %r27, %r86, %r9;
bar.sync 0;
add.s32 %r28, %r26, %r2;
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r55;
mul.lo.s32 %r89, %r88, %r53;
setp.gt.s32	%p6, %r53, -1;
selp.b32	%r90, 0, %r89, %p6;
mad.lo.s32 %r29, %r28, %r53, %r90;
add.s32 %r91, %r27, -384;
setp.lt.s32	%p7, %r28, %r91;
cvt.s64.s32	%rd48, %r29;
add.s64 %rd10, %rd2, %rd48;
shl.b32 %r92, %r53, 7;
add.s32 %r93, %r29, %r92;
cvt.s64.s32	%rd49, %r93;
add.s64 %rd11, %rd2, %rd49;
shl.b32 %r94, %r53, 8;
add.s32 %r95, %r29, %r94;
cvt.s64.s32	%rd50, %r95;
add.s64 %rd12, %rd2, %rd50;
@%p7 bra BB119_12;
bra.uni BB119_6;

BB119_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.s8 %rs16, [%rd11];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+512], %f27;
ld.global.s8 %rs17, [%rd12];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+1024], %f29;
mad.lo.s32 %r98, %r53, 384, %r29;
cvt.s64.s32	%rd51, %r98;
add.s64 %rd52, %rd2, %rd51;
ld.global.s8 %rs18, [%rd52];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB119_13;

BB119_6:
add.s32 %r96, %r27, -256;
setp.lt.s32	%p8, %r28, %r96;
@%p8 bra BB119_11;
bra.uni BB119_7;

BB119_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.s8 %rs13, [%rd11];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+512], %f21;
ld.global.s8 %rs14, [%rd12];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB119_13;

BB119_7:
add.s32 %r97, %r27, -128;
setp.lt.s32	%p9, %r28, %r97;
@%p9 bra BB119_10;
bra.uni BB119_8;

BB119_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
ld.global.s8 %rs11, [%rd11];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB119_13;

BB119_8:
setp.ge.s32	%p10, %r28, %r27;
@%p10 bra BB119_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB119_13:
setp.lt.s32	%p1, %r20, %r54;
bar.sync 0;
@!%p1 bra BB119_20;
bra.uni BB119_14;

BB119_14:
mul.lo.s32 %r100, %r52, %r121;
shl.b32 %r101, %r100, 9;
add.s32 %r102, %r21, %r101;
cvt.s64.s32	%rd53, %r102;
add.s64 %rd70, %rd1, %rd53;
add.s32 %r103, %r22, %r101;
cvt.s64.s32	%rd54, %r103;
add.s64 %rd69, %rd1, %rd54;
add.s32 %r104, %r23, %r101;
cvt.s64.s32	%rd55, %r104;
add.s64 %rd68, %rd1, %rd55;
add.s32 %r105, %r24, %r101;
cvt.s64.s32	%rd56, %r105;
add.s64 %rd67, %rd1, %rd56;
mov.u64 %rd71, %rd7;
mad.lo.s32 %r128, %r26, %r52, %r20;
sub.s32 %r31, %r27, %r26;
add.s32 %r106, %r31, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r123, 0;
setp.lt.s32	%p11, %r106, 1;
mov.u32 %r126, %r10;
mov.u32 %r127, %r10;
@%p11 bra BB119_16;

BB119_15:
mov.u32 %r33, %r127;
ld.global.s8 %rs19, [%rd70];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd71];
fma.rn.f32 %f36, %f34, %f35, %f58;
ld.global.s8 %rs20, [%rd67];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd71+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd68];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd71+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd69];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd71+12];
fma.rn.f32 %f58, %f43, %f44, %f42;
add.s32 %r35, %r33, 4;
add.s32 %r128, %r128, %r11;
add.s64 %rd71, %rd71, 16;
add.s64 %rd70, %rd70, %rd8;
add.s64 %rd69, %rd69, %rd8;
add.s64 %rd68, %rd68, %rd8;
add.s64 %rd67, %rd67, %rd8;
add.s32 %r123, %r123, 4;
setp.lt.s32	%p12, %r123, %r106;
mov.u32 %r126, %r35;
mov.u32 %r127, %r35;
mov.f32 %f57, %f58;
@%p12 bra BB119_15;

BB119_16:
mov.f32 %f55, %f57;
sub.s32 %r108, %r126, %r10;
setp.ge.s32	%p13, %r108, %r31;
@%p13 bra BB119_19;

mul.wide.s32 %rd57, %r126, 4;
add.s64 %rd73, %rd46, %rd57;
add.s32 %r129, %r16, %r126;
cvt.s64.s32	%rd59, %r128;
add.s64 %rd72, %rd1, %rd59;
mov.f32 %f56, %f55;

BB119_18:
ld.global.s8 %rs23, [%rd72];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd73];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd73, %rd73, 4;
add.s64 %rd72, %rd72, %rd9;
add.s32 %r129, %r129, 1;
setp.lt.s32	%p14, %r129, %r31;
mov.f32 %f55, %f56;
@%p14 bra BB119_18;

BB119_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB119_20:
add.s32 %r118, %r26, 512;
setp.lt.s32	%p15, %r118, %r9;
add.s32 %r121, %r121, 1;
mov.u32 %r122, %r118;
@%p15 bra BB119_5;

BB119_21:
add.s32 %r110, %r1, 127;
setp.lt.u32	%p2, %r110, 255;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r54;
and.pred %p17, %p16, %p2;
@!%p17 bra BB119_26;
bra.uni BB119_22;

BB119_22:
mov.u32 %r111, 1;
sub.s32 %r112, %r111, %r54;
mul.lo.s32 %r113, %r112, %r51;
setp.gt.s32	%p18, %r51, -1;
selp.b32	%r114, 0, %r113, %p18;
mad.lo.s32 %r115, %r20, %r51, %r114;
ld.global.f32 %f8, [%rd3];
setp.neu.f32	%p19, %f8, 0f00000000;
mul.wide.s32 %rd60, %r115, 4;
add.s64 %rd34, %rd4, %rd60;
@%p19 bra BB119_24;
bra.uni BB119_23;

BB119_24:
ld.global.f32 %f49, [%rd34];
add.s64 %rd66, %rd42, %rd44;
ld.shared.f32 %f50, [%rd66];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd66], %f59;
bra.uni BB119_25;

BB119_23:
add.s64 %rd63, %rd42, %rd44;
ld.shared.f32 %f59, [%rd63];

BB119_25:
st.global.f32 [%rd34], %f59;

BB119_26:
bar.sync 0;
mov.u32 %r116, %nctaid.x;
shl.b32 %r117, %r116, 7;
add.s32 %r120, %r117, %r120;
setp.lt.s32	%p20, %r120, %r54;
add.s32 %r119, %r119, 1;
@%p20 bra BB119_2;

BB119_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<140>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 26;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -64;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB120_26;

cvta.to.global.u64 %rd2, %rd35;
cvta.to.global.u64 %rd3, %rd36;
shr.s32 %r58, %r51, 6;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd37, %r58, 256;
mov.u64 %rd38, _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 4;
add.s64 %rd4, %rd39, %rd40;
add.s32 %r60, %r48, 1;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.s32 %r63, %r62, 1;
mul.lo.s32 %r8, %r63, %r58;
add.s32 %r64, %r58, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r58, 8;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd41, %r65, 4;
mov.u64 %rd42, _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd42, %rd41;
mul.wide.s32 %rd43, %r10, 4;
add.s64 %rd6, %rd42, %rd43;
mul.lo.s32 %r66, %r45, %r63;
mad.lo.s32 %r67, %r66, %r58, %r2;
shl.b32 %r68, %r59, 6;
add.s32 %r11, %r67, %r68;
shl.b32 %r69, %r45, 2;
cvt.s64.s32	%rd7, %r69;
add.s32 %r70, %r8, 3;
mad.lo.s32 %r71, %r45, %r70, %r2;
add.s32 %r12, %r71, %r68;
add.s32 %r72, %r8, 2;
mad.lo.s32 %r73, %r45, %r72, %r2;
add.s32 %r13, %r73, %r68;
add.s32 %r74, %r8, 1;
mad.lo.s32 %r75, %r45, %r74, %r2;
add.s32 %r14, %r75, %r68;
neg.s32 %r15, %r10;
mov.u32 %r130, 0;
mov.u32 %r129, %r130;

BB120_2:
add.s32 %r78, %r68, %r130;
setp.ge.s32	%p4, %r78, %r47;
@%p4 bra BB120_26;

mov.u32 %r131, 0;
st.shared.u32 [%rd4], %r131;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB120_21;

mov.u32 %r132, %r8;

BB120_5:
mov.u32 %r19, %r132;
add.s32 %r81, %r19, 256;
min.s32 %r82, %r81, %r48;
min.s32 %r20, %r82, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r83, %r21, %r46;
add.s32 %r84, %r20, -192;
setp.lt.s32	%p6, %r21, %r84;
cvt.s64.s32	%rd44, %r83;
add.s64 %rd8, %rd2, %rd44;
@%p6 bra BB120_12;
bra.uni BB120_6;

BB120_12:
ld.global.s8 %rs15, [%rd8];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
ld.global.s8 %rs16, [%rd8+64];
ld.global.s8 %rs17, [%rd8+128];
ld.global.s8 %rs18, [%rd8+192];
st.shared.f32 [%rd5], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+256], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+512], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB120_13;

BB120_6:
add.s32 %r85, %r20, -128;
setp.lt.s32	%p7, %r21, %r85;
@%p7 bra BB120_11;
bra.uni BB120_7;

BB120_11:
ld.global.s8 %rs12, [%rd8];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
ld.global.s8 %rs13, [%rd8+64];
ld.global.s8 %rs14, [%rd8+128];
st.shared.f32 [%rd5], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+256], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB120_13;

BB120_7:
add.s32 %r86, %r20, -64;
setp.lt.s32	%p8, %r21, %r86;
@%p8 bra BB120_10;
bra.uni BB120_8;

BB120_10:
ld.global.s8 %rs10, [%rd8];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
ld.global.s8 %rs11, [%rd8+64];
st.shared.f32 [%rd5], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB120_13;

BB120_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB120_13;

ld.global.s8 %rs9, [%rd8];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB120_13:
add.s32 %r90, %r78, %r2;
setp.lt.s32	%p1, %r90, %r47;
bar.sync 0;
@!%p1 bra BB120_20;
bra.uni BB120_14;

BB120_14:
mul.lo.s32 %r92, %r45, %r131;
shl.b32 %r93, %r92, 8;
mov.u32 %r94, %nctaid.x;
mul.lo.s32 %r95, %r94, %r129;
shl.b32 %r96, %r95, 6;
add.s32 %r97, %r11, %r96;
add.s32 %r98, %r97, %r93;
cvt.s64.s32	%rd45, %r98;
add.s64 %rd62, %rd1, %rd45;
add.s32 %r99, %r12, %r96;
add.s32 %r100, %r99, %r93;
cvt.s64.s32	%rd46, %r100;
add.s64 %rd61, %rd1, %rd46;
add.s32 %r101, %r13, %r96;
add.s32 %r102, %r101, %r93;
cvt.s64.s32	%rd47, %r102;
add.s64 %rd60, %rd1, %rd47;
add.s32 %r103, %r14, %r96;
add.s32 %r104, %r103, %r93;
cvt.s64.s32	%rd48, %r104;
add.s64 %rd59, %rd1, %rd48;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r138, %r19, %r45, %r90;
sub.s32 %r23, %r20, %r19;
add.s32 %r109, %r23, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r133, 0;
setp.lt.s32	%p10, %r109, 1;
mov.u32 %r136, %r10;
mov.u32 %r137, %r10;
@%p10 bra BB120_16;

BB120_15:
mov.u32 %r26, %r137;
ld.global.s8 %rs19, [%rd62];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd63];
fma.rn.f32 %f36, %f34, %f35, %f59;
ld.global.s8 %rs20, [%rd59];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd63+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd60];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd63+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd61];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd63+12];
fma.rn.f32 %f59, %f43, %f44, %f42;
add.s32 %r28, %r26, 4;
add.s32 %r138, %r138, %r69;
add.s64 %rd63, %rd63, 16;
add.s64 %rd62, %rd62, %rd7;
add.s64 %rd61, %rd61, %rd7;
add.s64 %rd60, %rd60, %rd7;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r133, %r133, 4;
setp.lt.s32	%p11, %r133, %r109;
mov.u32 %r136, %r28;
mov.u32 %r137, %r28;
mov.f32 %f58, %f59;
@%p11 bra BB120_15;

BB120_16:
mov.f32 %f56, %f58;
sub.s32 %r111, %r136, %r10;
setp.ge.s32	%p12, %r111, %r23;
@%p12 bra BB120_19;

mul.wide.s32 %rd49, %r136, 4;
add.s64 %rd65, %rd42, %rd49;
add.s32 %r139, %r15, %r136;
cvt.s64.s32	%rd51, %r138;
add.s64 %rd64, %rd1, %rd51;
cvt.s64.s32	%rd26, %r45;
mov.f32 %f57, %f56;

BB120_18:
ld.global.s8 %rs23, [%rd64];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd65];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd65, %rd65, 4;
add.s64 %rd64, %rd64, %rd26;
add.s32 %r139, %r139, 1;
setp.lt.s32	%p13, %r139, %r23;
mov.f32 %f56, %f57;
@%p13 bra BB120_18;

BB120_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB120_20:
setp.lt.s32	%p14, %r81, %r9;
add.s32 %r131, %r131, 1;
mov.u32 %r132, %r81;
@%p14 bra BB120_5;

BB120_21:
add.s32 %r113, %r1, 63;
setp.lt.u32	%p2, %r113, 127;
bar.sync 0;
add.s32 %r117, %r78, %r2;
setp.lt.s32	%p15, %r117, %r47;
and.pred %p16, %p15, %p2;
@!%p16 bra BB120_25;
bra.uni BB120_22;

BB120_22:
add.s64 %rd54, %rd38, %rd40;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd54], %f60;
mov.u32 %r122, 1;
sub.s32 %r123, %r122, %r47;
mul.lo.s32 %r124, %r123, %r44;
setp.gt.s32	%p17, %r44, -1;
selp.b32	%r125, 0, %r124, %p17;
mad.lo.s32 %r126, %r117, %r44, %r125;
mul.wide.s32 %rd55, %r126, 4;
add.s64 %rd31, %rd3, %rd55;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB120_24;

ld.global.f32 %f51, [%rd31];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd54], %f60;

BB120_24:
st.global.f32 [%rd31], %f60;

BB120_25:
bar.sync 0;
mov.u32 %r127, %nctaid.x;
shl.b32 %r128, %r127, 6;
add.s32 %r130, %r128, %r130;
setp.lt.s32	%p19, %r130, %r47;
add.s32 %r129, %r129, 1;
@%p19 bra BB120_2;

BB120_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<133>;
.reg .b64 %rd<72>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r50, %r51}, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r47, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd36;
cvta.to.global.u64 %rd2, %rd37;
mov.u32 %r1, %tid.x;
shr.s32 %r52, %r1, 31;
shr.u32 %r53, %r52, 26;
add.s32 %r54, %r1, %r53;
and.b32 %r55, %r54, -64;
sub.s32 %r2, %r1, %r55;
setp.lt.s32	%p3, %r50, 1;
@%p3 bra BB121_26;

cvta.to.global.u64 %rd3, %rd38;
shr.s32 %r61, %r54, 6;
mov.u32 %r62, %ctaid.x;
mul.wide.s32 %rd39, %r61, 256;
mov.u64 %rd40, _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd4, %rd41, %rd42;
add.s32 %r63, %r51, 1;
shr.u32 %r64, %r63, 31;
add.s32 %r65, %r63, %r64;
shr.s32 %r66, %r65, 1;
mul.lo.s32 %r8, %r66, %r61;
add.s32 %r67, %r61, 1;
mul.lo.s32 %r9, %r66, %r67;
shl.b32 %r10, %r61, 8;
add.s32 %r68, %r10, %r2;
mul.wide.s32 %rd43, %r68, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd44, %rd43;
shl.b32 %r11, %r48, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd6, %rd44, %rd45;
mul.lo.s32 %r69, %r48, %r66;
mad.lo.s32 %r70, %r69, %r61, %r2;
shl.b32 %r71, %r62, 6;
add.s32 %r12, %r70, %r71;
cvt.s64.s32	%rd7, %r11;
add.s32 %r72, %r8, 3;
mad.lo.s32 %r73, %r48, %r72, %r2;
add.s32 %r13, %r73, %r71;
add.s32 %r74, %r8, 2;
mad.lo.s32 %r75, %r48, %r74, %r2;
add.s32 %r14, %r75, %r71;
add.s32 %r76, %r8, 1;
mad.lo.s32 %r77, %r48, %r76, %r2;
add.s32 %r15, %r77, %r71;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd8, %r48;
mov.u32 %r123, 0;
mov.u32 %r122, %r123;

BB121_2:
add.s32 %r19, %r71, %r123;
setp.ge.s32	%p4, %r19, %r50;
@%p4 bra BB121_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r124, 0;
st.shared.u32 [%rd4], %r124;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB121_21;

mov.u32 %r125, %r8;

BB121_5:
mov.u32 %r22, %r125;
add.s32 %r82, %r22, 256;
min.s32 %r83, %r82, %r51;
min.s32 %r23, %r83, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mov.u32 %r84, 1;
sub.s32 %r85, %r84, %r51;
mul.lo.s32 %r86, %r85, %r49;
setp.gt.s32	%p6, %r49, -1;
selp.b32	%r87, 0, %r86, %p6;
mad.lo.s32 %r25, %r24, %r49, %r87;
add.s32 %r88, %r23, -192;
setp.lt.s32	%p7, %r24, %r88;
cvt.s64.s32	%rd46, %r25;
add.s64 %rd9, %rd2, %rd46;
shl.b32 %r89, %r49, 6;
add.s32 %r90, %r25, %r89;
cvt.s64.s32	%rd47, %r90;
add.s64 %rd10, %rd2, %rd47;
shl.b32 %r91, %r49, 7;
add.s32 %r92, %r25, %r91;
cvt.s64.s32	%rd48, %r92;
add.s64 %rd11, %rd2, %rd48;
@%p7 bra BB121_12;
bra.uni BB121_6;

BB121_12:
ld.global.s8 %rs15, [%rd9];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.s8 %rs16, [%rd10];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+256], %f27;
ld.global.s8 %rs17, [%rd11];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+512], %f29;
mad.lo.s32 %r95, %r49, 192, %r25;
cvt.s64.s32	%rd49, %r95;
add.s64 %rd50, %rd2, %rd49;
ld.global.s8 %rs18, [%rd50];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB121_13;

BB121_6:
add.s32 %r93, %r23, -128;
setp.lt.s32	%p8, %r24, %r93;
@%p8 bra BB121_11;
bra.uni BB121_7;

BB121_11:
ld.global.s8 %rs12, [%rd9];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.s8 %rs13, [%rd10];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+256], %f21;
ld.global.s8 %rs14, [%rd11];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB121_13;

BB121_7:
add.s32 %r94, %r23, -64;
setp.lt.s32	%p9, %r24, %r94;
@%p9 bra BB121_10;
bra.uni BB121_8;

BB121_10:
ld.global.s8 %rs10, [%rd9];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
ld.global.s8 %rs11, [%rd10];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB121_13;

BB121_8:
setp.ge.s32	%p10, %r24, %r23;
@%p10 bra BB121_13;

ld.global.s8 %rs9, [%rd9];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB121_13:
setp.lt.s32	%p1, %r20, %r50;
bar.sync 0;
@!%p1 bra BB121_20;
bra.uni BB121_14;

BB121_14:
mul.lo.s32 %r97, %r48, %r124;
shl.b32 %r98, %r97, 8;
mov.u32 %r99, %nctaid.x;
mul.lo.s32 %r100, %r99, %r122;
shl.b32 %r101, %r100, 6;
add.s32 %r102, %r12, %r101;
add.s32 %r103, %r102, %r98;
cvt.s64.s32	%rd51, %r103;
add.s64 %rd68, %rd1, %rd51;
add.s32 %r104, %r13, %r101;
add.s32 %r105, %r104, %r98;
cvt.s64.s32	%rd52, %r105;
add.s64 %rd67, %rd1, %rd52;
add.s32 %r106, %r14, %r101;
add.s32 %r107, %r106, %r98;
cvt.s64.s32	%rd53, %r107;
add.s64 %rd66, %rd1, %rd53;
add.s32 %r108, %r15, %r101;
add.s32 %r109, %r108, %r98;
cvt.s64.s32	%rd54, %r109;
add.s64 %rd65, %rd1, %rd54;
mov.u64 %rd69, %rd6;
mad.lo.s32 %r131, %r22, %r48, %r20;
sub.s32 %r27, %r23, %r22;
add.s32 %r110, %r27, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r126, 0;
setp.lt.s32	%p11, %r110, 1;
mov.u32 %r129, %r10;
mov.u32 %r130, %r10;
@%p11 bra BB121_16;

BB121_15:
mov.u32 %r29, %r130;
ld.global.s8 %rs19, [%rd68];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd69];
fma.rn.f32 %f36, %f34, %f35, %f59;
ld.global.s8 %rs20, [%rd65];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd69+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd66];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd69+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd67];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd69+12];
fma.rn.f32 %f59, %f43, %f44, %f42;
add.s32 %r31, %r29, 4;
add.s32 %r131, %r131, %r11;
add.s64 %rd69, %rd69, 16;
add.s64 %rd68, %rd68, %rd7;
add.s64 %rd67, %rd67, %rd7;
add.s64 %rd66, %rd66, %rd7;
add.s64 %rd65, %rd65, %rd7;
add.s32 %r126, %r126, 4;
setp.lt.s32	%p12, %r126, %r110;
mov.u32 %r129, %r31;
mov.u32 %r130, %r31;
mov.f32 %f58, %f59;
@%p12 bra BB121_15;

BB121_16:
mov.f32 %f56, %f58;
sub.s32 %r112, %r129, %r10;
setp.ge.s32	%p13, %r112, %r27;
@%p13 bra BB121_19;

mul.wide.s32 %rd55, %r129, 4;
add.s64 %rd71, %rd44, %rd55;
add.s32 %r132, %r16, %r129;
cvt.s64.s32	%rd57, %r131;
add.s64 %rd70, %rd1, %rd57;
mov.f32 %f57, %f56;

BB121_18:
ld.global.s8 %rs23, [%rd70];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd71];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd71, %rd71, 4;
add.s64 %rd70, %rd70, %rd8;
add.s32 %r132, %r132, 1;
setp.lt.s32	%p14, %r132, %r27;
mov.f32 %f56, %f57;
@%p14 bra BB121_18;

BB121_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd4], %f48;

BB121_20:
setp.lt.s32	%p15, %r82, %r9;
add.s32 %r124, %r124, 1;
mov.u32 %r125, %r82;
@%p15 bra BB121_5;

BB121_21:
add.s32 %r114, %r1, 63;
setp.lt.u32	%p2, %r114, 127;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r50;
and.pred %p17, %p16, %p2;
@!%p17 bra BB121_25;
bra.uni BB121_22;

BB121_22:
add.s64 %rd60, %rd40, %rd42;
ld.shared.f32 %f49, [%rd60];
ld.shared.f32 %f50, [%rd60+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd60], %f60;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r50;
mul.lo.s32 %r117, %r116, %r47;
setp.gt.s32	%p18, %r47, -1;
selp.b32	%r118, 0, %r117, %p18;
mad.lo.s32 %r119, %r20, %r47, %r118;
mul.wide.s32 %rd61, %r119, 4;
add.s64 %rd33, %rd3, %rd61;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB121_24;

ld.global.f32 %f51, [%rd33];
fma.rn.f32 %f60, %f51, %f11, %f60;
st.shared.f32 [%rd60], %f60;

BB121_24:
st.global.f32 [%rd33], %f60;

BB121_25:
bar.sync 0;
mov.u32 %r120, %nctaid.x;
shl.b32 %r121, %r120, 6;
add.s32 %r123, %r121, %r123;
setp.lt.s32	%p20, %r123, %r50;
add.s32 %r122, %r122, 1;
@%p20 bra BB121_2;

BB121_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<124>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd33, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd1, %rd35;
ld.global.f32 %f1, [%rd38];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 26;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -64;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB122_26;

cvta.to.global.u64 %rd2, %rd34;
cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd37;
shr.s32 %r60, %r53, 6;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd39, %r60, 256;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd5, %rd41, %rd42;
add.s32 %r62, %r50, 1;
shr.u32 %r63, %r62, 31;
add.s32 %r64, %r62, %r63;
shr.s32 %r65, %r64, 1;
mul.lo.s32 %r8, %r65, %r60;
add.s32 %r66, %r60, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r60, 8;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd43, %r67, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd44, %rd43;
shl.b32 %r11, %r47, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd7, %rd44, %rd45;
mul.lo.s32 %r68, %r47, %r65;
mad.lo.s32 %r69, %r68, %r60, %r2;
shl.b32 %r70, %r61, 6;
add.s32 %r12, %r69, %r70;
cvt.s64.s32	%rd8, %r11;
add.s32 %r71, %r8, 3;
mad.lo.s32 %r72, %r47, %r71, %r2;
add.s32 %r13, %r72, %r70;
add.s32 %r73, %r8, 2;
mad.lo.s32 %r74, %r47, %r73, %r2;
add.s32 %r14, %r74, %r70;
add.s32 %r75, %r8, 1;
mad.lo.s32 %r76, %r47, %r75, %r2;
add.s32 %r15, %r76, %r70;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r47;
mov.u32 %r114, 0;
mov.u32 %r113, %r114;

BB122_2:
add.s32 %r19, %r70, %r114;
setp.ge.s32	%p4, %r19, %r49;
@%p4 bra BB122_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r115, 0;
st.shared.u32 [%rd5], %r115;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB122_21;

mov.u32 %r116, %r8;

BB122_5:
mov.u32 %r22, %r116;
add.s32 %r81, %r22, 256;
min.s32 %r82, %r81, %r50;
min.s32 %r23, %r82, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mul.lo.s32 %r83, %r24, %r48;
add.s32 %r84, %r23, -192;
setp.lt.s32	%p6, %r24, %r84;
cvt.s64.s32	%rd46, %r83;
add.s64 %rd10, %rd3, %rd46;
@%p6 bra BB122_12;
bra.uni BB122_6;

BB122_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
ld.global.s8 %rs16, [%rd10+64];
ld.global.s8 %rs17, [%rd10+128];
ld.global.s8 %rs18, [%rd10+192];
st.shared.f32 [%rd6], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+256], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+512], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB122_13;

BB122_6:
add.s32 %r85, %r23, -128;
setp.lt.s32	%p7, %r24, %r85;
@%p7 bra BB122_11;
bra.uni BB122_7;

BB122_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
ld.global.s8 %rs13, [%rd10+64];
ld.global.s8 %rs14, [%rd10+128];
st.shared.f32 [%rd6], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+256], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB122_13;

BB122_7:
add.s32 %r86, %r23, -64;
setp.lt.s32	%p8, %r24, %r86;
@%p8 bra BB122_10;
bra.uni BB122_8;

BB122_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
ld.global.s8 %rs11, [%rd10+64];
st.shared.f32 [%rd6], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB122_13;

BB122_8:
setp.ge.s32	%p9, %r24, %r23;
@%p9 bra BB122_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB122_13:
setp.lt.s32	%p1, %r20, %r49;
bar.sync 0;
@!%p1 bra BB122_20;
bra.uni BB122_14;

BB122_14:
mul.lo.s32 %r88, %r47, %r115;
shl.b32 %r89, %r88, 8;
mov.u32 %r90, %nctaid.x;
mul.lo.s32 %r91, %r90, %r113;
shl.b32 %r92, %r91, 6;
add.s32 %r93, %r12, %r92;
add.s32 %r94, %r93, %r89;
cvt.s64.s32	%rd47, %r94;
add.s64 %rd64, %rd1, %rd47;
add.s32 %r95, %r13, %r92;
add.s32 %r96, %r95, %r89;
cvt.s64.s32	%rd48, %r96;
add.s64 %rd63, %rd1, %rd48;
add.s32 %r97, %r14, %r92;
add.s32 %r98, %r97, %r89;
cvt.s64.s32	%rd49, %r98;
add.s64 %rd62, %rd1, %rd49;
add.s32 %r99, %r15, %r92;
add.s32 %r100, %r99, %r89;
cvt.s64.s32	%rd50, %r100;
add.s64 %rd61, %rd1, %rd50;
mov.u64 %rd65, %rd7;
mad.lo.s32 %r122, %r22, %r47, %r20;
sub.s32 %r26, %r23, %r22;
add.s32 %r101, %r26, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r117, 0;
setp.lt.s32	%p10, %r101, 1;
mov.u32 %r120, %r10;
mov.u32 %r121, %r10;
@%p10 bra BB122_16;

BB122_15:
mov.u32 %r28, %r121;
ld.global.s8 %rs19, [%rd64];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd65];
fma.rn.f32 %f36, %f34, %f35, %f59;
ld.global.s8 %rs20, [%rd61];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd65+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd62];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd65+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd63];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd65+12];
fma.rn.f32 %f59, %f43, %f44, %f42;
add.s32 %r30, %r28, 4;
add.s32 %r122, %r122, %r11;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd8;
add.s64 %rd63, %rd63, %rd8;
add.s64 %rd62, %rd62, %rd8;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r117, %r117, 4;
setp.lt.s32	%p11, %r117, %r101;
mov.u32 %r120, %r30;
mov.u32 %r121, %r30;
mov.f32 %f58, %f59;
@%p11 bra BB122_15;

BB122_16:
mov.f32 %f56, %f58;
sub.s32 %r103, %r120, %r10;
setp.ge.s32	%p12, %r103, %r26;
@%p12 bra BB122_19;

mul.wide.s32 %rd51, %r120, 4;
add.s64 %rd67, %rd44, %rd51;
add.s32 %r123, %r16, %r120;
cvt.s64.s32	%rd53, %r122;
add.s64 %rd66, %rd1, %rd53;
mov.f32 %f57, %f56;

BB122_18:
ld.global.s8 %rs23, [%rd66];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd67];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd67, %rd67, 4;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r123, %r123, 1;
setp.lt.s32	%p13, %r123, %r26;
mov.f32 %f56, %f57;
@%p13 bra BB122_18;

BB122_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB122_20:
setp.lt.s32	%p14, %r81, %r9;
add.s32 %r115, %r115, 1;
mov.u32 %r116, %r81;
@%p14 bra BB122_5;

BB122_21:
add.s32 %r105, %r1, 63;
setp.lt.u32	%p2, %r105, 127;
bar.sync 0;
setp.lt.s32	%p15, %r20, %r49;
and.pred %p16, %p15, %p2;
@!%p16 bra BB122_25;
bra.uni BB122_22;

BB122_22:
add.s64 %rd56, %rd40, %rd42;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd56], %f60;
mov.u32 %r106, 1;
sub.s32 %r107, %r106, %r49;
mul.lo.s32 %r108, %r107, %r46;
setp.gt.s32	%p17, %r46, -1;
selp.b32	%r109, 0, %r108, %p17;
mad.lo.s32 %r110, %r20, %r46, %r109;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd57, %r110, 4;
add.s64 %rd32, %rd4, %rd57;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB122_24;

ld.global.f32 %f51, [%rd32];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd56], %f60;

BB122_24:
st.global.f32 [%rd32], %f60;

BB122_25:
bar.sync 0;
mov.u32 %r111, %nctaid.x;
shl.b32 %r112, %r111, 6;
add.s32 %r114, %r112, %r114;
setp.lt.s32	%p19, %r114, %r49;
add.s32 %r113, %r113, 1;
@%p19 bra BB122_2;

BB122_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<61>;
.reg .b32 %r<134>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r52, %r53}, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r54, %r55}, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r51, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd39, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd40, %rd35;
cvta.to.global.u64 %rd1, %rd37;
cvta.to.global.u64 %rd2, %rd38;
ld.global.f32 %f1, [%rd40];
mov.u32 %r1, %tid.x;
shr.s32 %r56, %r1, 31;
shr.u32 %r57, %r56, 26;
add.s32 %r58, %r1, %r57;
and.b32 %r59, %r58, -64;
sub.s32 %r2, %r1, %r59;
setp.lt.s32	%p3, %r54, 1;
@%p3 bra BB123_26;

cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd39;
shr.s32 %r65, %r58, 6;
mov.u32 %r66, %ctaid.x;
mul.wide.s32 %rd41, %r65, 256;
mov.u64 %rd42, _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd43, %rd42, %rd41;
mul.wide.s32 %rd44, %r2, 4;
add.s64 %rd5, %rd43, %rd44;
add.s32 %r67, %r55, 1;
shr.u32 %r68, %r67, 31;
add.s32 %r69, %r67, %r68;
shr.s32 %r70, %r69, 1;
mul.lo.s32 %r8, %r70, %r65;
add.s32 %r71, %r65, 1;
mul.lo.s32 %r9, %r70, %r71;
shl.b32 %r10, %r65, 8;
add.s32 %r72, %r10, %r2;
mul.wide.s32 %rd45, %r72, 4;
mov.u64 %rd46, _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd46, %rd45;
shl.b32 %r11, %r52, 2;
mul.wide.s32 %rd47, %r10, 4;
add.s64 %rd7, %rd46, %rd47;
mul.lo.s32 %r73, %r52, %r70;
mad.lo.s32 %r74, %r73, %r65, %r2;
shl.b32 %r75, %r66, 6;
add.s32 %r12, %r74, %r75;
cvt.s64.s32	%rd8, %r11;
add.s32 %r76, %r8, 3;
mad.lo.s32 %r77, %r52, %r76, %r2;
add.s32 %r13, %r77, %r75;
add.s32 %r78, %r8, 2;
mad.lo.s32 %r79, %r52, %r78, %r2;
add.s32 %r14, %r79, %r75;
add.s32 %r80, %r8, 1;
mad.lo.s32 %r81, %r52, %r80, %r2;
add.s32 %r15, %r81, %r75;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r52;
mov.u32 %r124, 0;
mov.u32 %r123, %r124;

BB123_2:
add.s32 %r19, %r75, %r124;
setp.ge.s32	%p4, %r19, %r54;
@%p4 bra BB123_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r125, 0;
st.shared.u32 [%rd5], %r125;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB123_21;

mov.u32 %r86, %nctaid.x;
mul.lo.s32 %r87, %r86, %r123;
shl.b32 %r88, %r87, 6;
add.s32 %r21, %r12, %r88;
add.s32 %r22, %r13, %r88;
add.s32 %r23, %r14, %r88;
add.s32 %r24, %r15, %r88;
mov.u32 %r126, %r8;

BB123_5:
mov.u32 %r26, %r126;
add.s32 %r89, %r26, 256;
min.s32 %r90, %r89, %r55;
min.s32 %r27, %r90, %r9;
bar.sync 0;
add.s32 %r28, %r26, %r2;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r55;
mul.lo.s32 %r93, %r92, %r53;
setp.gt.s32	%p6, %r53, -1;
selp.b32	%r94, 0, %r93, %p6;
mad.lo.s32 %r29, %r28, %r53, %r94;
add.s32 %r95, %r27, -192;
setp.lt.s32	%p7, %r28, %r95;
cvt.s64.s32	%rd48, %r29;
add.s64 %rd10, %rd2, %rd48;
shl.b32 %r96, %r53, 6;
add.s32 %r97, %r29, %r96;
cvt.s64.s32	%rd49, %r97;
add.s64 %rd11, %rd2, %rd49;
shl.b32 %r98, %r53, 7;
add.s32 %r99, %r29, %r98;
cvt.s64.s32	%rd50, %r99;
add.s64 %rd12, %rd2, %rd50;
@%p7 bra BB123_12;
bra.uni BB123_6;

BB123_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.s8 %rs16, [%rd11];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+256], %f27;
ld.global.s8 %rs17, [%rd12];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+512], %f29;
mad.lo.s32 %r102, %r53, 192, %r29;
cvt.s64.s32	%rd51, %r102;
add.s64 %rd52, %rd2, %rd51;
ld.global.s8 %rs18, [%rd52];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB123_13;

BB123_6:
add.s32 %r100, %r27, -128;
setp.lt.s32	%p8, %r28, %r100;
@%p8 bra BB123_11;
bra.uni BB123_7;

BB123_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.s8 %rs13, [%rd11];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+256], %f21;
ld.global.s8 %rs14, [%rd12];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB123_13;

BB123_7:
add.s32 %r101, %r27, -64;
setp.lt.s32	%p9, %r28, %r101;
@%p9 bra BB123_10;
bra.uni BB123_8;

BB123_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
ld.global.s8 %rs11, [%rd11];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB123_13;

BB123_8:
setp.ge.s32	%p10, %r28, %r27;
@%p10 bra BB123_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB123_13:
setp.lt.s32	%p1, %r20, %r54;
bar.sync 0;
@!%p1 bra BB123_20;
bra.uni BB123_14;

BB123_14:
mul.lo.s32 %r104, %r52, %r125;
shl.b32 %r105, %r104, 8;
add.s32 %r106, %r21, %r105;
cvt.s64.s32	%rd53, %r106;
add.s64 %rd70, %rd1, %rd53;
add.s32 %r107, %r22, %r105;
cvt.s64.s32	%rd54, %r107;
add.s64 %rd69, %rd1, %rd54;
add.s32 %r108, %r23, %r105;
cvt.s64.s32	%rd55, %r108;
add.s64 %rd68, %rd1, %rd55;
add.s32 %r109, %r24, %r105;
cvt.s64.s32	%rd56, %r109;
add.s64 %rd67, %rd1, %rd56;
mov.u64 %rd71, %rd7;
mad.lo.s32 %r132, %r26, %r52, %r20;
sub.s32 %r31, %r27, %r26;
add.s32 %r110, %r31, -3;
mov.f32 %f58, 0f00000000;
mov.f32 %f59, %f58;
mov.u32 %r127, 0;
setp.lt.s32	%p11, %r110, 1;
mov.u32 %r130, %r10;
mov.u32 %r131, %r10;
@%p11 bra BB123_16;

BB123_15:
mov.u32 %r33, %r131;
ld.global.s8 %rs19, [%rd70];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd71];
fma.rn.f32 %f36, %f34, %f35, %f59;
ld.global.s8 %rs20, [%rd67];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd71+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd68];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd71+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd69];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd71+12];
fma.rn.f32 %f59, %f43, %f44, %f42;
add.s32 %r35, %r33, 4;
add.s32 %r132, %r132, %r11;
add.s64 %rd71, %rd71, 16;
add.s64 %rd70, %rd70, %rd8;
add.s64 %rd69, %rd69, %rd8;
add.s64 %rd68, %rd68, %rd8;
add.s64 %rd67, %rd67, %rd8;
add.s32 %r127, %r127, 4;
setp.lt.s32	%p12, %r127, %r110;
mov.u32 %r130, %r35;
mov.u32 %r131, %r35;
mov.f32 %f58, %f59;
@%p12 bra BB123_15;

BB123_16:
mov.f32 %f56, %f58;
sub.s32 %r112, %r130, %r10;
setp.ge.s32	%p13, %r112, %r31;
@%p13 bra BB123_19;

mul.wide.s32 %rd57, %r130, 4;
add.s64 %rd73, %rd46, %rd57;
add.s32 %r133, %r16, %r130;
cvt.s64.s32	%rd59, %r132;
add.s64 %rd72, %rd1, %rd59;
mov.f32 %f57, %f56;

BB123_18:
ld.global.s8 %rs23, [%rd72];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd73];
fma.rn.f32 %f57, %f45, %f46, %f57;
add.s64 %rd73, %rd73, 4;
add.s64 %rd72, %rd72, %rd9;
add.s32 %r133, %r133, 1;
setp.lt.s32	%p14, %r133, %r31;
mov.f32 %f56, %f57;
@%p14 bra BB123_18;

BB123_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f56, %f47;
st.shared.f32 [%rd5], %f48;

BB123_20:
add.s32 %r122, %r26, 256;
setp.lt.s32	%p15, %r122, %r9;
add.s32 %r125, %r125, 1;
mov.u32 %r126, %r122;
@%p15 bra BB123_5;

BB123_21:
add.s32 %r114, %r1, 63;
setp.lt.u32	%p2, %r114, 127;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r54;
and.pred %p17, %p16, %p2;
@!%p17 bra BB123_25;
bra.uni BB123_22;

BB123_22:
add.s64 %rd62, %rd42, %rd44;
ld.shared.f32 %f49, [%rd62];
ld.shared.f32 %f50, [%rd62+256];
add.f32 %f60, %f50, %f49;
st.shared.f32 [%rd62], %f60;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r54;
mul.lo.s32 %r117, %r116, %r51;
setp.gt.s32	%p18, %r51, -1;
selp.b32	%r118, 0, %r117, %p18;
mad.lo.s32 %r119, %r20, %r51, %r118;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd63, %r119, 4;
add.s64 %rd34, %rd4, %rd63;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB123_24;

ld.global.f32 %f51, [%rd34];
fma.rn.f32 %f60, %f9, %f51, %f60;
st.shared.f32 [%rd62], %f60;

BB123_24:
st.global.f32 [%rd34], %f60;

BB123_25:
bar.sync 0;
mov.u32 %r120, %nctaid.x;
shl.b32 %r121, %r120, 6;
add.s32 %r124, %r121, %r124;
setp.lt.s32	%p20, %r124, %r54;
add.s32 %r123, %r123, 1;
@%p20 bra BB123_2;

BB123_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<141>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 27;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -32;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB124_26;

cvta.to.global.u64 %rd2, %rd35;
cvta.to.global.u64 %rd3, %rd36;
shr.s32 %r58, %r51, 5;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd37, %r58, 128;
mov.u64 %rd38, _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 4;
add.s64 %rd4, %rd39, %rd40;
add.s32 %r60, %r48, 3;
shr.s32 %r61, %r60, 31;
shr.u32 %r62, %r61, 30;
add.s32 %r63, %r60, %r62;
shr.s32 %r64, %r63, 2;
mul.lo.s32 %r8, %r64, %r58;
add.s32 %r65, %r58, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r58, 7;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd41, %r66, 4;
mov.u64 %rd42, _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd42, %rd41;
mul.wide.s32 %rd43, %r10, 4;
add.s64 %rd6, %rd42, %rd43;
mul.lo.s32 %r67, %r45, %r64;
mad.lo.s32 %r68, %r67, %r58, %r2;
shl.b32 %r69, %r59, 5;
add.s32 %r11, %r68, %r69;
shl.b32 %r70, %r45, 2;
cvt.s64.s32	%rd7, %r70;
add.s32 %r71, %r8, 3;
mad.lo.s32 %r72, %r45, %r71, %r2;
add.s32 %r12, %r72, %r69;
add.s32 %r73, %r8, 2;
mad.lo.s32 %r74, %r45, %r73, %r2;
add.s32 %r13, %r74, %r69;
add.s32 %r75, %r8, 1;
mad.lo.s32 %r76, %r45, %r75, %r2;
add.s32 %r14, %r76, %r69;
neg.s32 %r15, %r10;
mov.u32 %r131, 0;
mov.u32 %r130, %r131;

BB124_2:
add.s32 %r79, %r69, %r131;
setp.ge.s32	%p4, %r79, %r47;
@%p4 bra BB124_26;

mov.u32 %r132, 0;
st.shared.u32 [%rd4], %r132;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB124_21;

mov.u32 %r133, %r8;

BB124_5:
mov.u32 %r19, %r133;
add.s32 %r82, %r19, 128;
min.s32 %r83, %r82, %r48;
min.s32 %r20, %r83, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r84, %r21, %r46;
add.s32 %r85, %r20, -96;
setp.lt.s32	%p6, %r21, %r85;
cvt.s64.s32	%rd44, %r84;
add.s64 %rd8, %rd2, %rd44;
@%p6 bra BB124_12;
bra.uni BB124_6;

BB124_12:
ld.global.s8 %rs15, [%rd8];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
ld.global.s8 %rs16, [%rd8+32];
ld.global.s8 %rs17, [%rd8+64];
ld.global.s8 %rs18, [%rd8+96];
st.shared.f32 [%rd5], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+128], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+256], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB124_13;

BB124_6:
add.s32 %r86, %r20, -64;
setp.lt.s32	%p7, %r21, %r86;
@%p7 bra BB124_11;
bra.uni BB124_7;

BB124_11:
ld.global.s8 %rs12, [%rd8];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
ld.global.s8 %rs13, [%rd8+32];
ld.global.s8 %rs14, [%rd8+64];
st.shared.f32 [%rd5], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+128], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB124_13;

BB124_7:
add.s32 %r87, %r20, -32;
setp.lt.s32	%p8, %r21, %r87;
@%p8 bra BB124_10;
bra.uni BB124_8;

BB124_10:
ld.global.s8 %rs10, [%rd8];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
ld.global.s8 %rs11, [%rd8+32];
st.shared.f32 [%rd5], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB124_13;

BB124_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB124_13;

ld.global.s8 %rs9, [%rd8];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB124_13:
add.s32 %r91, %r79, %r2;
setp.lt.s32	%p1, %r91, %r47;
bar.sync 0;
@!%p1 bra BB124_20;
bra.uni BB124_14;

BB124_14:
mul.lo.s32 %r93, %r45, %r132;
shl.b32 %r94, %r93, 7;
mov.u32 %r95, %nctaid.x;
mul.lo.s32 %r96, %r95, %r130;
shl.b32 %r97, %r96, 5;
add.s32 %r98, %r11, %r97;
add.s32 %r99, %r98, %r94;
cvt.s64.s32	%rd45, %r99;
add.s64 %rd62, %rd1, %rd45;
add.s32 %r100, %r12, %r97;
add.s32 %r101, %r100, %r94;
cvt.s64.s32	%rd46, %r101;
add.s64 %rd61, %rd1, %rd46;
add.s32 %r102, %r13, %r97;
add.s32 %r103, %r102, %r94;
cvt.s64.s32	%rd47, %r103;
add.s64 %rd60, %rd1, %rd47;
add.s32 %r104, %r14, %r97;
add.s32 %r105, %r104, %r94;
cvt.s64.s32	%rd48, %r105;
add.s64 %rd59, %rd1, %rd48;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r139, %r19, %r45, %r91;
sub.s32 %r23, %r20, %r19;
add.s32 %r110, %r23, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r134, 0;
setp.lt.s32	%p10, %r110, 1;
mov.u32 %r137, %r10;
mov.u32 %r138, %r10;
@%p10 bra BB124_16;

BB124_15:
mov.u32 %r26, %r138;
ld.global.s8 %rs19, [%rd62];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd63];
fma.rn.f32 %f36, %f34, %f35, %f63;
ld.global.s8 %rs20, [%rd59];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd63+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd60];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd63+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd61];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd63+12];
fma.rn.f32 %f63, %f43, %f44, %f42;
add.s32 %r28, %r26, 4;
add.s32 %r139, %r139, %r70;
add.s64 %rd63, %rd63, 16;
add.s64 %rd62, %rd62, %rd7;
add.s64 %rd61, %rd61, %rd7;
add.s64 %rd60, %rd60, %rd7;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r134, %r134, 4;
setp.lt.s32	%p11, %r134, %r110;
mov.u32 %r137, %r28;
mov.u32 %r138, %r28;
mov.f32 %f62, %f63;
@%p11 bra BB124_15;

BB124_16:
mov.f32 %f60, %f62;
sub.s32 %r112, %r137, %r10;
setp.ge.s32	%p12, %r112, %r23;
@%p12 bra BB124_19;

mul.wide.s32 %rd49, %r137, 4;
add.s64 %rd65, %rd42, %rd49;
add.s32 %r140, %r15, %r137;
cvt.s64.s32	%rd51, %r139;
add.s64 %rd64, %rd1, %rd51;
cvt.s64.s32	%rd26, %r45;
mov.f32 %f61, %f60;

BB124_18:
ld.global.s8 %rs23, [%rd64];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd65];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd65, %rd65, 4;
add.s64 %rd64, %rd64, %rd26;
add.s32 %r140, %r140, 1;
setp.lt.s32	%p13, %r140, %r23;
mov.f32 %f60, %f61;
@%p13 bra BB124_18;

BB124_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB124_20:
setp.lt.s32	%p14, %r82, %r9;
add.s32 %r132, %r132, 1;
mov.u32 %r133, %r82;
@%p14 bra BB124_5;

BB124_21:
add.s32 %r114, %r1, 31;
setp.lt.u32	%p2, %r114, 63;
bar.sync 0;
add.s32 %r118, %r79, %r2;
setp.lt.s32	%p15, %r118, %r47;
and.pred %p16, %p15, %p2;
@!%p16 bra BB124_25;
bra.uni BB124_22;

BB124_22:
add.s64 %rd54, %rd38, %rd40;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd54+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd54+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd54], %f64;
mov.u32 %r123, 1;
sub.s32 %r124, %r123, %r47;
mul.lo.s32 %r125, %r124, %r44;
setp.gt.s32	%p17, %r44, -1;
selp.b32	%r126, 0, %r125, %p17;
mad.lo.s32 %r127, %r118, %r44, %r126;
mul.wide.s32 %rd55, %r127, 4;
add.s64 %rd31, %rd3, %rd55;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB124_24;

ld.global.f32 %f55, [%rd31];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd54], %f64;

BB124_24:
st.global.f32 [%rd31], %f64;

BB124_25:
bar.sync 0;
mov.u32 %r128, %nctaid.x;
shl.b32 %r129, %r128, 5;
add.s32 %r131, %r129, %r131;
setp.lt.s32	%p19, %r131, %r47;
add.s32 %r130, %r130, 1;
@%p19 bra BB124_2;

BB124_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<134>;
.reg .b64 %rd<72>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r50, %r51}, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r47, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd36;
cvta.to.global.u64 %rd2, %rd37;
mov.u32 %r1, %tid.x;
shr.s32 %r52, %r1, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r1, %r53;
and.b32 %r55, %r54, -32;
sub.s32 %r2, %r1, %r55;
setp.lt.s32	%p3, %r50, 1;
@%p3 bra BB125_26;

cvta.to.global.u64 %rd3, %rd38;
shr.s32 %r61, %r54, 5;
mov.u32 %r62, %ctaid.x;
mul.wide.s32 %rd39, %r61, 128;
mov.u64 %rd40, _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd4, %rd41, %rd42;
add.s32 %r63, %r51, 3;
shr.s32 %r64, %r63, 31;
shr.u32 %r65, %r64, 30;
add.s32 %r66, %r63, %r65;
shr.s32 %r67, %r66, 2;
mul.lo.s32 %r8, %r67, %r61;
add.s32 %r68, %r61, 1;
mul.lo.s32 %r9, %r67, %r68;
shl.b32 %r10, %r61, 7;
add.s32 %r69, %r10, %r2;
mul.wide.s32 %rd43, %r69, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd44, %rd43;
shl.b32 %r11, %r48, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd6, %rd44, %rd45;
mul.lo.s32 %r70, %r48, %r67;
mad.lo.s32 %r71, %r70, %r61, %r2;
shl.b32 %r72, %r62, 5;
add.s32 %r12, %r71, %r72;
cvt.s64.s32	%rd7, %r11;
add.s32 %r73, %r8, 3;
mad.lo.s32 %r74, %r48, %r73, %r2;
add.s32 %r13, %r74, %r72;
add.s32 %r75, %r8, 2;
mad.lo.s32 %r76, %r48, %r75, %r2;
add.s32 %r14, %r76, %r72;
add.s32 %r77, %r8, 1;
mad.lo.s32 %r78, %r48, %r77, %r2;
add.s32 %r15, %r78, %r72;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd8, %r48;
mov.u32 %r124, 0;
mov.u32 %r123, %r124;

BB125_2:
add.s32 %r19, %r72, %r124;
setp.ge.s32	%p4, %r19, %r50;
@%p4 bra BB125_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r125, 0;
st.shared.u32 [%rd4], %r125;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB125_21;

mov.u32 %r126, %r8;

BB125_5:
mov.u32 %r22, %r126;
add.s32 %r83, %r22, 128;
min.s32 %r84, %r83, %r51;
min.s32 %r23, %r84, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mov.u32 %r85, 1;
sub.s32 %r86, %r85, %r51;
mul.lo.s32 %r87, %r86, %r49;
setp.gt.s32	%p6, %r49, -1;
selp.b32	%r88, 0, %r87, %p6;
mad.lo.s32 %r25, %r24, %r49, %r88;
add.s32 %r89, %r23, -96;
setp.lt.s32	%p7, %r24, %r89;
cvt.s64.s32	%rd46, %r25;
add.s64 %rd9, %rd2, %rd46;
shl.b32 %r90, %r49, 5;
add.s32 %r91, %r25, %r90;
cvt.s64.s32	%rd47, %r91;
add.s64 %rd10, %rd2, %rd47;
shl.b32 %r92, %r49, 6;
add.s32 %r93, %r25, %r92;
cvt.s64.s32	%rd48, %r93;
add.s64 %rd11, %rd2, %rd48;
@%p7 bra BB125_12;
bra.uni BB125_6;

BB125_12:
ld.global.s8 %rs15, [%rd9];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.s8 %rs16, [%rd10];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+128], %f27;
ld.global.s8 %rs17, [%rd11];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+256], %f29;
mad.lo.s32 %r96, %r49, 96, %r25;
cvt.s64.s32	%rd49, %r96;
add.s64 %rd50, %rd2, %rd49;
ld.global.s8 %rs18, [%rd50];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB125_13;

BB125_6:
add.s32 %r94, %r23, -64;
setp.lt.s32	%p8, %r24, %r94;
@%p8 bra BB125_11;
bra.uni BB125_7;

BB125_11:
ld.global.s8 %rs12, [%rd9];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.s8 %rs13, [%rd10];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+128], %f21;
ld.global.s8 %rs14, [%rd11];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB125_13;

BB125_7:
add.s32 %r95, %r23, -32;
setp.lt.s32	%p9, %r24, %r95;
@%p9 bra BB125_10;
bra.uni BB125_8;

BB125_10:
ld.global.s8 %rs10, [%rd9];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
ld.global.s8 %rs11, [%rd10];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB125_13;

BB125_8:
setp.ge.s32	%p10, %r24, %r23;
@%p10 bra BB125_13;

ld.global.s8 %rs9, [%rd9];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB125_13:
setp.lt.s32	%p1, %r20, %r50;
bar.sync 0;
@!%p1 bra BB125_20;
bra.uni BB125_14;

BB125_14:
mul.lo.s32 %r98, %r48, %r125;
shl.b32 %r99, %r98, 7;
mov.u32 %r100, %nctaid.x;
mul.lo.s32 %r101, %r100, %r123;
shl.b32 %r102, %r101, 5;
add.s32 %r103, %r12, %r102;
add.s32 %r104, %r103, %r99;
cvt.s64.s32	%rd51, %r104;
add.s64 %rd68, %rd1, %rd51;
add.s32 %r105, %r13, %r102;
add.s32 %r106, %r105, %r99;
cvt.s64.s32	%rd52, %r106;
add.s64 %rd67, %rd1, %rd52;
add.s32 %r107, %r14, %r102;
add.s32 %r108, %r107, %r99;
cvt.s64.s32	%rd53, %r108;
add.s64 %rd66, %rd1, %rd53;
add.s32 %r109, %r15, %r102;
add.s32 %r110, %r109, %r99;
cvt.s64.s32	%rd54, %r110;
add.s64 %rd65, %rd1, %rd54;
mov.u64 %rd69, %rd6;
mad.lo.s32 %r132, %r22, %r48, %r20;
sub.s32 %r27, %r23, %r22;
add.s32 %r111, %r27, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r127, 0;
setp.lt.s32	%p11, %r111, 1;
mov.u32 %r130, %r10;
mov.u32 %r131, %r10;
@%p11 bra BB125_16;

BB125_15:
mov.u32 %r29, %r131;
ld.global.s8 %rs19, [%rd68];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd69];
fma.rn.f32 %f36, %f34, %f35, %f63;
ld.global.s8 %rs20, [%rd65];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd69+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd66];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd69+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd67];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd69+12];
fma.rn.f32 %f63, %f43, %f44, %f42;
add.s32 %r31, %r29, 4;
add.s32 %r132, %r132, %r11;
add.s64 %rd69, %rd69, 16;
add.s64 %rd68, %rd68, %rd7;
add.s64 %rd67, %rd67, %rd7;
add.s64 %rd66, %rd66, %rd7;
add.s64 %rd65, %rd65, %rd7;
add.s32 %r127, %r127, 4;
setp.lt.s32	%p12, %r127, %r111;
mov.u32 %r130, %r31;
mov.u32 %r131, %r31;
mov.f32 %f62, %f63;
@%p12 bra BB125_15;

BB125_16:
mov.f32 %f60, %f62;
sub.s32 %r113, %r130, %r10;
setp.ge.s32	%p13, %r113, %r27;
@%p13 bra BB125_19;

mul.wide.s32 %rd55, %r130, 4;
add.s64 %rd71, %rd44, %rd55;
add.s32 %r133, %r16, %r130;
cvt.s64.s32	%rd57, %r132;
add.s64 %rd70, %rd1, %rd57;
mov.f32 %f61, %f60;

BB125_18:
ld.global.s8 %rs23, [%rd70];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd71];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd71, %rd71, 4;
add.s64 %rd70, %rd70, %rd8;
add.s32 %r133, %r133, 1;
setp.lt.s32	%p14, %r133, %r27;
mov.f32 %f60, %f61;
@%p14 bra BB125_18;

BB125_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd4], %f48;

BB125_20:
setp.lt.s32	%p15, %r83, %r9;
add.s32 %r125, %r125, 1;
mov.u32 %r126, %r83;
@%p15 bra BB125_5;

BB125_21:
add.s32 %r115, %r1, 31;
setp.lt.u32	%p2, %r115, 63;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r50;
and.pred %p17, %p16, %p2;
@!%p17 bra BB125_25;
bra.uni BB125_22;

BB125_22:
add.s64 %rd60, %rd40, %rd42;
ld.shared.f32 %f49, [%rd60];
ld.shared.f32 %f50, [%rd60+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd60+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd60+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd60], %f64;
mov.u32 %r116, 1;
sub.s32 %r117, %r116, %r50;
mul.lo.s32 %r118, %r117, %r47;
setp.gt.s32	%p18, %r47, -1;
selp.b32	%r119, 0, %r118, %p18;
mad.lo.s32 %r120, %r20, %r47, %r119;
mul.wide.s32 %rd61, %r120, 4;
add.s64 %rd33, %rd3, %rd61;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB125_24;

ld.global.f32 %f55, [%rd33];
fma.rn.f32 %f64, %f55, %f11, %f64;
st.shared.f32 [%rd60], %f64;

BB125_24:
st.global.f32 [%rd33], %f64;

BB125_25:
bar.sync 0;
mov.u32 %r121, %nctaid.x;
shl.b32 %r122, %r121, 5;
add.s32 %r124, %r122, %r124;
setp.lt.s32	%p20, %r124, %r50;
add.s32 %r123, %r123, 1;
@%p20 bra BB125_2;

BB125_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<125>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd33, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd1, %rd35;
ld.global.f32 %f1, [%rd38];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -32;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB126_26;

cvta.to.global.u64 %rd2, %rd34;
cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd37;
shr.s32 %r60, %r53, 5;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd39, %r60, 128;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd5, %rd41, %rd42;
add.s32 %r62, %r50, 3;
shr.s32 %r63, %r62, 31;
shr.u32 %r64, %r63, 30;
add.s32 %r65, %r62, %r64;
shr.s32 %r66, %r65, 2;
mul.lo.s32 %r8, %r66, %r60;
add.s32 %r67, %r60, 1;
mul.lo.s32 %r9, %r66, %r67;
shl.b32 %r10, %r60, 7;
add.s32 %r68, %r10, %r2;
mul.wide.s32 %rd43, %r68, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd44, %rd43;
shl.b32 %r11, %r47, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd7, %rd44, %rd45;
mul.lo.s32 %r69, %r47, %r66;
mad.lo.s32 %r70, %r69, %r60, %r2;
shl.b32 %r71, %r61, 5;
add.s32 %r12, %r70, %r71;
cvt.s64.s32	%rd8, %r11;
add.s32 %r72, %r8, 3;
mad.lo.s32 %r73, %r47, %r72, %r2;
add.s32 %r13, %r73, %r71;
add.s32 %r74, %r8, 2;
mad.lo.s32 %r75, %r47, %r74, %r2;
add.s32 %r14, %r75, %r71;
add.s32 %r76, %r8, 1;
mad.lo.s32 %r77, %r47, %r76, %r2;
add.s32 %r15, %r77, %r71;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r47;
mov.u32 %r115, 0;
mov.u32 %r114, %r115;

BB126_2:
add.s32 %r19, %r71, %r115;
setp.ge.s32	%p4, %r19, %r49;
@%p4 bra BB126_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r116, 0;
st.shared.u32 [%rd5], %r116;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB126_21;

mov.u32 %r117, %r8;

BB126_5:
mov.u32 %r22, %r117;
add.s32 %r82, %r22, 128;
min.s32 %r83, %r82, %r50;
min.s32 %r23, %r83, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mul.lo.s32 %r84, %r24, %r48;
add.s32 %r85, %r23, -96;
setp.lt.s32	%p6, %r24, %r85;
cvt.s64.s32	%rd46, %r84;
add.s64 %rd10, %rd3, %rd46;
@%p6 bra BB126_12;
bra.uni BB126_6;

BB126_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
ld.global.s8 %rs16, [%rd10+32];
ld.global.s8 %rs17, [%rd10+64];
ld.global.s8 %rs18, [%rd10+96];
st.shared.f32 [%rd6], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+128], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+256], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB126_13;

BB126_6:
add.s32 %r86, %r23, -64;
setp.lt.s32	%p7, %r24, %r86;
@%p7 bra BB126_11;
bra.uni BB126_7;

BB126_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
ld.global.s8 %rs13, [%rd10+32];
ld.global.s8 %rs14, [%rd10+64];
st.shared.f32 [%rd6], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+128], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB126_13;

BB126_7:
add.s32 %r87, %r23, -32;
setp.lt.s32	%p8, %r24, %r87;
@%p8 bra BB126_10;
bra.uni BB126_8;

BB126_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
ld.global.s8 %rs11, [%rd10+32];
st.shared.f32 [%rd6], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB126_13;

BB126_8:
setp.ge.s32	%p9, %r24, %r23;
@%p9 bra BB126_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB126_13:
setp.lt.s32	%p1, %r20, %r49;
bar.sync 0;
@!%p1 bra BB126_20;
bra.uni BB126_14;

BB126_14:
mul.lo.s32 %r89, %r47, %r116;
shl.b32 %r90, %r89, 7;
mov.u32 %r91, %nctaid.x;
mul.lo.s32 %r92, %r91, %r114;
shl.b32 %r93, %r92, 5;
add.s32 %r94, %r12, %r93;
add.s32 %r95, %r94, %r90;
cvt.s64.s32	%rd47, %r95;
add.s64 %rd64, %rd1, %rd47;
add.s32 %r96, %r13, %r93;
add.s32 %r97, %r96, %r90;
cvt.s64.s32	%rd48, %r97;
add.s64 %rd63, %rd1, %rd48;
add.s32 %r98, %r14, %r93;
add.s32 %r99, %r98, %r90;
cvt.s64.s32	%rd49, %r99;
add.s64 %rd62, %rd1, %rd49;
add.s32 %r100, %r15, %r93;
add.s32 %r101, %r100, %r90;
cvt.s64.s32	%rd50, %r101;
add.s64 %rd61, %rd1, %rd50;
mov.u64 %rd65, %rd7;
mad.lo.s32 %r123, %r22, %r47, %r20;
sub.s32 %r26, %r23, %r22;
add.s32 %r102, %r26, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r118, 0;
setp.lt.s32	%p10, %r102, 1;
mov.u32 %r121, %r10;
mov.u32 %r122, %r10;
@%p10 bra BB126_16;

BB126_15:
mov.u32 %r28, %r122;
ld.global.s8 %rs19, [%rd64];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd65];
fma.rn.f32 %f36, %f34, %f35, %f63;
ld.global.s8 %rs20, [%rd61];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd65+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd62];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd65+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd63];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd65+12];
fma.rn.f32 %f63, %f43, %f44, %f42;
add.s32 %r30, %r28, 4;
add.s32 %r123, %r123, %r11;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd8;
add.s64 %rd63, %rd63, %rd8;
add.s64 %rd62, %rd62, %rd8;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r118, %r118, 4;
setp.lt.s32	%p11, %r118, %r102;
mov.u32 %r121, %r30;
mov.u32 %r122, %r30;
mov.f32 %f62, %f63;
@%p11 bra BB126_15;

BB126_16:
mov.f32 %f60, %f62;
sub.s32 %r104, %r121, %r10;
setp.ge.s32	%p12, %r104, %r26;
@%p12 bra BB126_19;

mul.wide.s32 %rd51, %r121, 4;
add.s64 %rd67, %rd44, %rd51;
add.s32 %r124, %r16, %r121;
cvt.s64.s32	%rd53, %r123;
add.s64 %rd66, %rd1, %rd53;
mov.f32 %f61, %f60;

BB126_18:
ld.global.s8 %rs23, [%rd66];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd67];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd67, %rd67, 4;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r124, %r124, 1;
setp.lt.s32	%p13, %r124, %r26;
mov.f32 %f60, %f61;
@%p13 bra BB126_18;

BB126_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB126_20:
setp.lt.s32	%p14, %r82, %r9;
add.s32 %r116, %r116, 1;
mov.u32 %r117, %r82;
@%p14 bra BB126_5;

BB126_21:
add.s32 %r106, %r1, 31;
setp.lt.u32	%p2, %r106, 63;
bar.sync 0;
setp.lt.s32	%p15, %r20, %r49;
and.pred %p16, %p15, %p2;
@!%p16 bra BB126_25;
bra.uni BB126_22;

BB126_22:
add.s64 %rd56, %rd40, %rd42;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd56], %f64;
mov.u32 %r107, 1;
sub.s32 %r108, %r107, %r49;
mul.lo.s32 %r109, %r108, %r46;
setp.gt.s32	%p17, %r46, -1;
selp.b32	%r110, 0, %r109, %p17;
mad.lo.s32 %r111, %r20, %r46, %r110;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd57, %r111, 4;
add.s64 %rd32, %rd4, %rd57;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB126_24;

ld.global.f32 %f55, [%rd32];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd56], %f64;

BB126_24:
st.global.f32 [%rd32], %f64;

BB126_25:
bar.sync 0;
mov.u32 %r112, %nctaid.x;
shl.b32 %r113, %r112, 5;
add.s32 %r115, %r113, %r115;
setp.lt.s32	%p19, %r115, %r49;
add.s32 %r114, %r114, 1;
@%p19 bra BB126_2;

BB126_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<65>;
.reg .b32 %r<135>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r52, %r53}, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r54, %r55}, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r51, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd39, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd40, %rd35;
cvta.to.global.u64 %rd1, %rd37;
cvta.to.global.u64 %rd2, %rd38;
ld.global.f32 %f1, [%rd40];
mov.u32 %r1, %tid.x;
shr.s32 %r56, %r1, 31;
shr.u32 %r57, %r56, 27;
add.s32 %r58, %r1, %r57;
and.b32 %r59, %r58, -32;
sub.s32 %r2, %r1, %r59;
setp.lt.s32	%p3, %r54, 1;
@%p3 bra BB127_26;

cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd39;
shr.s32 %r65, %r58, 5;
mov.u32 %r66, %ctaid.x;
mul.wide.s32 %rd41, %r65, 128;
mov.u64 %rd42, _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd43, %rd42, %rd41;
mul.wide.s32 %rd44, %r2, 4;
add.s64 %rd5, %rd43, %rd44;
add.s32 %r67, %r55, 3;
shr.s32 %r68, %r67, 31;
shr.u32 %r69, %r68, 30;
add.s32 %r70, %r67, %r69;
shr.s32 %r71, %r70, 2;
mul.lo.s32 %r8, %r71, %r65;
add.s32 %r72, %r65, 1;
mul.lo.s32 %r9, %r71, %r72;
shl.b32 %r10, %r65, 7;
add.s32 %r73, %r10, %r2;
mul.wide.s32 %rd45, %r73, 4;
mov.u64 %rd46, _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd46, %rd45;
shl.b32 %r11, %r52, 2;
mul.wide.s32 %rd47, %r10, 4;
add.s64 %rd7, %rd46, %rd47;
mul.lo.s32 %r74, %r52, %r71;
mad.lo.s32 %r75, %r74, %r65, %r2;
shl.b32 %r76, %r66, 5;
add.s32 %r12, %r75, %r76;
cvt.s64.s32	%rd8, %r11;
add.s32 %r77, %r8, 3;
mad.lo.s32 %r78, %r52, %r77, %r2;
add.s32 %r13, %r78, %r76;
add.s32 %r79, %r8, 2;
mad.lo.s32 %r80, %r52, %r79, %r2;
add.s32 %r14, %r80, %r76;
add.s32 %r81, %r8, 1;
mad.lo.s32 %r82, %r52, %r81, %r2;
add.s32 %r15, %r82, %r76;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r52;
mov.u32 %r125, 0;
mov.u32 %r124, %r125;

BB127_2:
add.s32 %r19, %r76, %r125;
setp.ge.s32	%p4, %r19, %r54;
@%p4 bra BB127_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r126, 0;
st.shared.u32 [%rd5], %r126;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB127_21;

mov.u32 %r87, %nctaid.x;
mul.lo.s32 %r88, %r87, %r124;
shl.b32 %r89, %r88, 5;
add.s32 %r21, %r12, %r89;
add.s32 %r22, %r13, %r89;
add.s32 %r23, %r14, %r89;
add.s32 %r24, %r15, %r89;
mov.u32 %r127, %r8;

BB127_5:
mov.u32 %r26, %r127;
add.s32 %r90, %r26, 128;
min.s32 %r91, %r90, %r55;
min.s32 %r27, %r91, %r9;
bar.sync 0;
add.s32 %r28, %r26, %r2;
mov.u32 %r92, 1;
sub.s32 %r93, %r92, %r55;
mul.lo.s32 %r94, %r93, %r53;
setp.gt.s32	%p6, %r53, -1;
selp.b32	%r95, 0, %r94, %p6;
mad.lo.s32 %r29, %r28, %r53, %r95;
add.s32 %r96, %r27, -96;
setp.lt.s32	%p7, %r28, %r96;
cvt.s64.s32	%rd48, %r29;
add.s64 %rd10, %rd2, %rd48;
shl.b32 %r97, %r53, 5;
add.s32 %r98, %r29, %r97;
cvt.s64.s32	%rd49, %r98;
add.s64 %rd11, %rd2, %rd49;
shl.b32 %r99, %r53, 6;
add.s32 %r100, %r29, %r99;
cvt.s64.s32	%rd50, %r100;
add.s64 %rd12, %rd2, %rd50;
@%p7 bra BB127_12;
bra.uni BB127_6;

BB127_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.s8 %rs16, [%rd11];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+128], %f27;
ld.global.s8 %rs17, [%rd12];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+256], %f29;
mad.lo.s32 %r103, %r53, 96, %r29;
cvt.s64.s32	%rd51, %r103;
add.s64 %rd52, %rd2, %rd51;
ld.global.s8 %rs18, [%rd52];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB127_13;

BB127_6:
add.s32 %r101, %r27, -64;
setp.lt.s32	%p8, %r28, %r101;
@%p8 bra BB127_11;
bra.uni BB127_7;

BB127_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.s8 %rs13, [%rd11];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+128], %f21;
ld.global.s8 %rs14, [%rd12];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB127_13;

BB127_7:
add.s32 %r102, %r27, -32;
setp.lt.s32	%p9, %r28, %r102;
@%p9 bra BB127_10;
bra.uni BB127_8;

BB127_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
ld.global.s8 %rs11, [%rd11];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB127_13;

BB127_8:
setp.ge.s32	%p10, %r28, %r27;
@%p10 bra BB127_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB127_13:
setp.lt.s32	%p1, %r20, %r54;
bar.sync 0;
@!%p1 bra BB127_20;
bra.uni BB127_14;

BB127_14:
mul.lo.s32 %r105, %r52, %r126;
shl.b32 %r106, %r105, 7;
add.s32 %r107, %r21, %r106;
cvt.s64.s32	%rd53, %r107;
add.s64 %rd70, %rd1, %rd53;
add.s32 %r108, %r22, %r106;
cvt.s64.s32	%rd54, %r108;
add.s64 %rd69, %rd1, %rd54;
add.s32 %r109, %r23, %r106;
cvt.s64.s32	%rd55, %r109;
add.s64 %rd68, %rd1, %rd55;
add.s32 %r110, %r24, %r106;
cvt.s64.s32	%rd56, %r110;
add.s64 %rd67, %rd1, %rd56;
mov.u64 %rd71, %rd7;
mad.lo.s32 %r133, %r26, %r52, %r20;
sub.s32 %r31, %r27, %r26;
add.s32 %r111, %r31, -3;
mov.f32 %f62, 0f00000000;
mov.f32 %f63, %f62;
mov.u32 %r128, 0;
setp.lt.s32	%p11, %r111, 1;
mov.u32 %r131, %r10;
mov.u32 %r132, %r10;
@%p11 bra BB127_16;

BB127_15:
mov.u32 %r33, %r132;
ld.global.s8 %rs19, [%rd70];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd71];
fma.rn.f32 %f36, %f34, %f35, %f63;
ld.global.s8 %rs20, [%rd67];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd71+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd68];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd71+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd69];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd71+12];
fma.rn.f32 %f63, %f43, %f44, %f42;
add.s32 %r35, %r33, 4;
add.s32 %r133, %r133, %r11;
add.s64 %rd71, %rd71, 16;
add.s64 %rd70, %rd70, %rd8;
add.s64 %rd69, %rd69, %rd8;
add.s64 %rd68, %rd68, %rd8;
add.s64 %rd67, %rd67, %rd8;
add.s32 %r128, %r128, 4;
setp.lt.s32	%p12, %r128, %r111;
mov.u32 %r131, %r35;
mov.u32 %r132, %r35;
mov.f32 %f62, %f63;
@%p12 bra BB127_15;

BB127_16:
mov.f32 %f60, %f62;
sub.s32 %r113, %r131, %r10;
setp.ge.s32	%p13, %r113, %r31;
@%p13 bra BB127_19;

mul.wide.s32 %rd57, %r131, 4;
add.s64 %rd73, %rd46, %rd57;
add.s32 %r134, %r16, %r131;
cvt.s64.s32	%rd59, %r133;
add.s64 %rd72, %rd1, %rd59;
mov.f32 %f61, %f60;

BB127_18:
ld.global.s8 %rs23, [%rd72];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd73];
fma.rn.f32 %f61, %f45, %f46, %f61;
add.s64 %rd73, %rd73, 4;
add.s64 %rd72, %rd72, %rd9;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p14, %r134, %r31;
mov.f32 %f60, %f61;
@%p14 bra BB127_18;

BB127_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f60, %f47;
st.shared.f32 [%rd5], %f48;

BB127_20:
add.s32 %r123, %r26, 128;
setp.lt.s32	%p15, %r123, %r9;
add.s32 %r126, %r126, 1;
mov.u32 %r127, %r123;
@%p15 bra BB127_5;

BB127_21:
add.s32 %r115, %r1, 31;
setp.lt.u32	%p2, %r115, 63;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r54;
and.pred %p17, %p16, %p2;
@!%p17 bra BB127_25;
bra.uni BB127_22;

BB127_22:
add.s64 %rd62, %rd42, %rd44;
ld.shared.f32 %f49, [%rd62];
ld.shared.f32 %f50, [%rd62+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd62+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd62+384];
add.f32 %f64, %f54, %f53;
st.shared.f32 [%rd62], %f64;
mov.u32 %r116, 1;
sub.s32 %r117, %r116, %r54;
mul.lo.s32 %r118, %r117, %r51;
setp.gt.s32	%p18, %r51, -1;
selp.b32	%r119, 0, %r118, %p18;
mad.lo.s32 %r120, %r20, %r51, %r119;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd63, %r120, 4;
add.s64 %rd34, %rd4, %rd63;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB127_24;

ld.global.f32 %f55, [%rd34];
fma.rn.f32 %f64, %f9, %f55, %f64;
st.shared.f32 [%rd62], %f64;

BB127_24:
st.global.f32 [%rd34], %f64;

BB127_25:
bar.sync 0;
mov.u32 %r121, %nctaid.x;
shl.b32 %r122, %r121, 5;
add.s32 %r125, %r122, %r125;
setp.lt.s32	%p20, %r125, %r54;
add.s32 %r124, %r124, 1;
@%p20 bra BB127_2;

BB127_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<112>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd9, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB128_25;

cvta.to.global.u64 %rd2, %rd10;
cvta.to.global.u64 %rd3, %rd11;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd12, %r49, 16;
mov.u64 %rd13, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd4, %rd14, %rd15;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
shl.b32 %r11, %r37, 2;
shl.b32 %r12, %r37, 1;
mul.lo.s32 %r13, %r37, 3;
mov.u32 %r103, 0;

BB128_2:
mov.u32 %r56, %ctaid.x;
shl.b32 %r57, %r56, 2;
add.s32 %r58, %r57, %r103;
setp.ge.s32	%p4, %r58, %r39;
@%p4 bra BB128_25;

mov.u32 %r59, 0;
st.shared.u32 [%rd4], %r59;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB128_20;

mov.u32 %r104, %r8;

BB128_5:
mov.u32 %r15, %r104;
add.s32 %r60, %r15, 16;
min.s32 %r61, %r60, %r40;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r62, %r17, %r38;
add.s32 %r63, %r16, -12;
setp.lt.s32	%p6, %r17, %r63;
cvt.s64.s32	%rd16, %r62;
add.s64 %rd5, %rd2, %rd16;
@%p6 bra BB128_12;
bra.uni BB128_6;

BB128_12:
ld.global.s8 %rs15, [%rd5];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
add.s32 %r69, %r10, %r3;
mul.wide.s32 %rd26, %r69, 4;
mov.u64 %rd27, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd28, %rd27, %rd26;
ld.global.s8 %rs16, [%rd5+4];
ld.global.s8 %rs17, [%rd5+8];
ld.global.s8 %rs18, [%rd5+12];
st.shared.f32 [%rd28], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd28+16], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd28+32], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd28+48], %f31;
bra.uni BB128_13;

BB128_6:
add.s32 %r64, %r16, -8;
setp.lt.s32	%p7, %r17, %r64;
@%p7 bra BB128_11;
bra.uni BB128_7;

BB128_11:
ld.global.s8 %rs12, [%rd5];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
add.s32 %r68, %r10, %r3;
mul.wide.s32 %rd23, %r68, 4;
mov.u64 %rd24, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd25, %rd24, %rd23;
ld.global.s8 %rs13, [%rd5+4];
ld.global.s8 %rs14, [%rd5+8];
st.shared.f32 [%rd25], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd25+16], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd25+32], %f23;
bra.uni BB128_13;

BB128_7:
add.s32 %r65, %r16, -4;
setp.lt.s32	%p8, %r17, %r65;
@%p8 bra BB128_10;
bra.uni BB128_8;

BB128_10:
ld.global.s8 %rs10, [%rd5];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd20, %r67, 4;
mov.u64 %rd21, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd22, %rd21, %rd20;
ld.global.s8 %rs11, [%rd5+4];
st.shared.f32 [%rd22], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd22+16], %f17;
bra.uni BB128_13;

BB128_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB128_13;

ld.global.s8 %rs9, [%rd5];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd17, %r66, 4;
mov.u64 %rd18, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd19, %rd18, %rd17;
st.shared.f32 [%rd19], %f13;

BB128_13:
add.s32 %r73, %r58, %r3;
setp.lt.s32	%p1, %r73, %r39;
bar.sync 0;
@!%p1 bra BB128_19;
bra.uni BB128_14;

BB128_14:
mad.lo.s32 %r111, %r15, %r37, %r73;
sub.s32 %r19, %r16, %r15;
add.s32 %r78, %r19, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r109, %r10;
mov.u32 %r110, %r10;
@%p10 bra BB128_16;

BB128_15:
mov.u32 %r20, %r110;
cvt.s64.s32	%rd29, %r111;
add.s64 %rd30, %rd1, %rd29;
ld.global.s8 %rs19, [%rd30];
cvt.rn.f32.s16	%f34, %rs19;
mul.wide.s32 %rd31, %r20, 4;
mov.u64 %rd32, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd33, %rd32, %rd31;
ld.shared.f32 %f35, [%rd33];
fma.rn.f32 %f36, %f34, %f35, %f119;
add.s32 %r79, %r37, %r111;
cvt.s64.s32	%rd34, %r79;
add.s64 %rd35, %rd1, %rd34;
ld.global.s8 %rs20, [%rd35];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd33+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
add.s32 %r80, %r12, %r111;
cvt.s64.s32	%rd36, %r80;
add.s64 %rd37, %rd1, %rd36;
ld.global.s8 %rs21, [%rd37];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd33+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
add.s32 %r81, %r13, %r111;
cvt.s64.s32	%rd38, %r81;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs22, [%rd39];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd33+12];
fma.rn.f32 %f119, %f43, %f44, %f42;
add.s32 %r111, %r111, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r82, %r23, %r10;
setp.lt.s32	%p11, %r82, %r78;
mov.u32 %r109, %r23;
mov.u32 %r110, %r23;
mov.f32 %f118, %f119;
@%p11 bra BB128_15;

BB128_16:
mov.f32 %f117, %f118;
mov.u32 %r108, %r109;
sub.s32 %r84, %r108, %r10;
setp.ge.s32	%p12, %r84, %r19;
mov.f32 %f116, %f117;
@%p12 bra BB128_18;

BB128_17:
cvt.s64.s32	%rd40, %r111;
add.s64 %rd41, %rd1, %rd40;
ld.global.s8 %rs23, [%rd41];
cvt.rn.f32.s16	%f45, %rs23;
mul.wide.s32 %rd42, %r108, 4;
mov.u64 %rd43, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd44, %rd43, %rd42;
ld.shared.f32 %f46, [%rd44];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r111, %r111, %r37;
add.s32 %r108, %r108, 1;
sub.s32 %r85, %r108, %r10;
setp.lt.s32	%p13, %r85, %r19;
mov.f32 %f116, %f117;
@%p13 bra BB128_17;

BB128_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB128_19:
setp.lt.s32	%p14, %r60, %r9;
mov.u32 %r104, %r60;
@%p14 bra BB128_5;

BB128_20:
add.s32 %r87, %r2, 3;
setp.lt.u32	%p2, %r87, 7;
bar.sync 0;
add.s32 %r91, %r58, %r3;
setp.lt.s32	%p15, %r91, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB128_24;
bra.uni BB128_21;

BB128_21:
add.s64 %rd47, %rd13, %rd15;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd47+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd47+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd47+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd47+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd47+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd47+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd47+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd47+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd47+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd47+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd47+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd47+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd47+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd47+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd47+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd47+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd47+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd47+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd47+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd47+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd47+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd47+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd47+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd47+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd47], %f120;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r39;
mul.lo.s32 %r98, %r97, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r99, 0, %r98, %p17;
mad.lo.s32 %r100, %r91, %r36, %r99;
mul.wide.s32 %rd48, %r100, 4;
add.s64 %rd6, %rd3, %rd48;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB128_23;

ld.global.f32 %f111, [%rd6];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd47], %f120;

BB128_23:
st.global.f32 [%rd6], %f120;

BB128_24:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 2;
add.s32 %r103, %r102, %r103;
setp.lt.s32	%p19, %r103, %r39;
@%p19 bra BB128_2;

BB128_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<103>;
.reg .b64 %rd<49>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r40, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd13;
mov.u32 %r2, %tid.x;
shr.s32 %r45, %r2, 31;
shr.u32 %r46, %r45, 30;
add.s32 %r47, %r2, %r46;
and.b32 %r48, %r47, -4;
sub.s32 %r3, %r2, %r48;
setp.lt.s32	%p3, %r43, 1;
@%p3 bra BB129_25;

cvta.to.global.u64 %rd3, %rd14;
shr.s32 %r53, %r47, 2;
setp.gt.s32	%p4, %r42, -1;
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r44;
mul.lo.s32 %r56, %r55, %r42;
selp.b32	%r7, 0, %r56, %p4;
mul.wide.s32 %rd15, %r53, 16;
mov.u64 %rd16, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd4, %rd17, %rd18;
add.s32 %r57, %r44, 31;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 27;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 5;
mul.lo.s32 %r9, %r61, %r53;
add.s32 %r62, %r53, 1;
mul.lo.s32 %r10, %r61, %r62;
shl.b32 %r11, %r53, 4;
add.s32 %r63, %r11, %r3;
mul.wide.s32 %rd19, %r63, 4;
mov.u64 %rd20, _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd20, %rd19;
shl.b32 %r12, %r41, 2;
shl.b32 %r13, %r41, 1;
mul.lo.s32 %r14, %r41, 3;
mov.u32 %r94, 0;

BB129_2:
mov.u32 %r64, %ctaid.x;
shl.b32 %r65, %r64, 2;
add.s32 %r16, %r65, %r94;
setp.ge.s32	%p5, %r16, %r43;
@%p5 bra BB129_25;

add.s32 %r17, %r16, %r3;
mov.u32 %r66, 0;
st.shared.u32 [%rd4], %r66;
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB129_20;

mov.u32 %r95, %r9;

BB129_5:
mov.u32 %r18, %r95;
add.s32 %r67, %r18, 16;
min.s32 %r68, %r67, %r44;
min.s32 %r19, %r68, %r10;
bar.sync 0;
add.s32 %r20, %r18, %r3;
mad.lo.s32 %r21, %r20, %r42, %r7;
add.s32 %r69, %r19, -12;
setp.lt.s32	%p7, %r20, %r69;
cvt.s64.s32	%rd21, %r21;
add.s64 %rd6, %rd2, %rd21;
shl.b32 %r70, %r42, 2;
add.s32 %r71, %r21, %r70;
cvt.s64.s32	%rd22, %r71;
add.s64 %rd7, %rd2, %rd22;
shl.b32 %r72, %r42, 3;
add.s32 %r73, %r21, %r72;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd8, %rd2, %rd23;
@%p7 bra BB129_12;
bra.uni BB129_6;

BB129_12:
ld.global.s8 %rs15, [%rd6];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.s8 %rs16, [%rd7];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+16], %f27;
ld.global.s8 %rs17, [%rd8];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+32], %f29;
mad.lo.s32 %r76, %r42, 12, %r21;
cvt.s64.s32	%rd24, %r76;
add.s64 %rd25, %rd2, %rd24;
ld.global.s8 %rs18, [%rd25];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+48], %f31;
bra.uni BB129_13;

BB129_6:
add.s32 %r74, %r19, -8;
setp.lt.s32	%p8, %r20, %r74;
@%p8 bra BB129_11;
bra.uni BB129_7;

BB129_11:
ld.global.s8 %rs12, [%rd6];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.s8 %rs13, [%rd7];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+16], %f21;
ld.global.s8 %rs14, [%rd8];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+32], %f23;
bra.uni BB129_13;

BB129_7:
add.s32 %r75, %r19, -4;
setp.lt.s32	%p9, %r20, %r75;
@%p9 bra BB129_10;
bra.uni BB129_8;

BB129_10:
ld.global.s8 %rs10, [%rd6];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
ld.global.s8 %rs11, [%rd7];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+16], %f17;
bra.uni BB129_13;

BB129_8:
setp.ge.s32	%p10, %r20, %r19;
@%p10 bra BB129_13;

ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB129_13:
setp.lt.s32	%p1, %r17, %r43;
bar.sync 0;
@!%p1 bra BB129_19;
bra.uni BB129_14;

BB129_14:
mad.lo.s32 %r102, %r18, %r41, %r17;
sub.s32 %r23, %r19, %r18;
add.s32 %r77, %r23, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r77, 1;
mov.u32 %r100, %r11;
mov.u32 %r101, %r11;
@%p11 bra BB129_16;

BB129_15:
mov.u32 %r24, %r101;
cvt.s64.s32	%rd26, %r102;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs19, [%rd27];
cvt.rn.f32.s16	%f34, %rs19;
mul.wide.s32 %rd28, %r24, 4;
add.s64 %rd30, %rd20, %rd28;
ld.shared.f32 %f35, [%rd30];
fma.rn.f32 %f36, %f34, %f35, %f119;
add.s32 %r78, %r41, %r102;
cvt.s64.s32	%rd31, %r78;
add.s64 %rd32, %rd1, %rd31;
ld.global.s8 %rs20, [%rd32];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd30+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
add.s32 %r79, %r13, %r102;
cvt.s64.s32	%rd33, %r79;
add.s64 %rd34, %rd1, %rd33;
ld.global.s8 %rs21, [%rd34];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd30+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
add.s32 %r80, %r14, %r102;
cvt.s64.s32	%rd35, %r80;
add.s64 %rd36, %rd1, %rd35;
ld.global.s8 %rs22, [%rd36];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd30+12];
fma.rn.f32 %f119, %f43, %f44, %f42;
add.s32 %r102, %r102, %r12;
add.s32 %r27, %r24, 4;
sub.s32 %r81, %r27, %r11;
setp.lt.s32	%p12, %r81, %r77;
mov.u32 %r100, %r27;
mov.u32 %r101, %r27;
mov.f32 %f118, %f119;
@%p12 bra BB129_15;

BB129_16:
mov.f32 %f117, %f118;
mov.u32 %r99, %r100;
sub.s32 %r83, %r99, %r11;
setp.ge.s32	%p13, %r83, %r23;
mov.f32 %f116, %f117;
@%p13 bra BB129_18;

BB129_17:
cvt.s64.s32	%rd37, %r102;
add.s64 %rd38, %rd1, %rd37;
ld.global.s8 %rs23, [%rd38];
cvt.rn.f32.s16	%f45, %rs23;
mul.wide.s32 %rd39, %r99, 4;
add.s64 %rd41, %rd20, %rd39;
ld.shared.f32 %f46, [%rd41];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r102, %r102, %r41;
add.s32 %r99, %r99, 1;
sub.s32 %r84, %r99, %r11;
setp.lt.s32	%p14, %r84, %r23;
mov.f32 %f116, %f117;
@%p14 bra BB129_17;

BB129_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd4], %f48;

BB129_19:
setp.lt.s32	%p15, %r67, %r10;
mov.u32 %r95, %r67;
@%p15 bra BB129_5;

BB129_20:
add.s32 %r86, %r2, 3;
setp.lt.u32	%p2, %r86, 7;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r43;
and.pred %p17, %p16, %p2;
@!%p17 bra BB129_24;
bra.uni BB129_21;

BB129_21:
add.s64 %rd44, %rd16, %rd18;
ld.shared.f32 %f49, [%rd44];
ld.shared.f32 %f50, [%rd44+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd44+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd44+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd44+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd44+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd44+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd44+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd44+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd44+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd44+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd44+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd44+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd44+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd44+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd44+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd44+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd44+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd44+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd44+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd44+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd44+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd44+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd44+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd44+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd44+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd44+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd44+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd44+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd44+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd44+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd44+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd44], %f120;
sub.s32 %r88, %r54, %r43;
mul.lo.s32 %r89, %r88, %r40;
setp.gt.s32	%p18, %r40, -1;
selp.b32	%r90, 0, %r89, %p18;
mad.lo.s32 %r91, %r17, %r40, %r90;
mul.wide.s32 %rd45, %r91, 4;
add.s64 %rd9, %rd3, %rd45;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB129_23;

ld.global.f32 %f111, [%rd9];
fma.rn.f32 %f120, %f111, %f11, %f120;
st.shared.f32 [%rd44], %f120;

BB129_23:
st.global.f32 [%rd9], %f120;

BB129_24:
bar.sync 0;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 2;
add.s32 %r94, %r93, %r94;
setp.lt.s32	%p20, %r94, %r43;
@%p20 bra BB129_2;

BB129_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<97>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r41, %r42}, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r38, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd8, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd13, %rd8;
cvta.to.global.u64 %rd1, %rd10;
ld.global.f32 %f1, [%rd13];
mov.u32 %r2, %tid.x;
shr.s32 %r43, %r2, 31;
shr.u32 %r44, %r43, 30;
add.s32 %r45, %r2, %r44;
and.b32 %r46, %r45, -4;
sub.s32 %r3, %r2, %r46;
setp.lt.s32	%p3, %r41, 1;
@%p3 bra BB130_25;

cvta.to.global.u64 %rd2, %rd9;
cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd4, %rd12;
shr.s32 %r51, %r45, 2;
mul.wide.s32 %rd14, %r51, 16;
mov.u64 %rd15, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd16, %rd15, %rd14;
mul.wide.s32 %rd17, %r3, 4;
add.s64 %rd5, %rd16, %rd17;
add.s32 %r52, %r42, 31;
shr.s32 %r53, %r52, 31;
shr.u32 %r54, %r53, 27;
add.s32 %r55, %r52, %r54;
shr.s32 %r56, %r55, 5;
mul.lo.s32 %r8, %r56, %r51;
add.s32 %r57, %r51, 1;
mul.lo.s32 %r9, %r56, %r57;
shl.b32 %r10, %r51, 4;
shl.b32 %r11, %r39, 2;
shl.b32 %r12, %r39, 1;
mul.lo.s32 %r13, %r39, 3;
mov.u32 %r88, 0;

BB130_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 2;
add.s32 %r15, %r59, %r88;
setp.ge.s32	%p4, %r15, %r41;
@%p4 bra BB130_25;

add.s32 %r16, %r15, %r3;
mov.u32 %r60, 0;
st.shared.u32 [%rd5], %r60;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB130_20;

mov.u32 %r89, %r8;

BB130_5:
mov.u32 %r17, %r89;
add.s32 %r61, %r17, 16;
min.s32 %r62, %r61, %r42;
min.s32 %r18, %r62, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r3;
mul.lo.s32 %r63, %r19, %r40;
add.s32 %r64, %r18, -12;
setp.lt.s32	%p6, %r19, %r64;
cvt.s64.s32	%rd18, %r63;
add.s64 %rd6, %rd3, %rd18;
@%p6 bra BB130_12;
bra.uni BB130_6;

BB130_12:
ld.global.s8 %rs15, [%rd6];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
add.s32 %r70, %r10, %r3;
mul.wide.s32 %rd28, %r70, 4;
mov.u64 %rd29, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd30, %rd29, %rd28;
ld.global.s8 %rs16, [%rd6+4];
ld.global.s8 %rs17, [%rd6+8];
ld.global.s8 %rs18, [%rd6+12];
st.shared.f32 [%rd30], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd30+16], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd30+32], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd30+48], %f31;
bra.uni BB130_13;

BB130_6:
add.s32 %r65, %r18, -8;
setp.lt.s32	%p7, %r19, %r65;
@%p7 bra BB130_11;
bra.uni BB130_7;

BB130_11:
ld.global.s8 %rs12, [%rd6];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
add.s32 %r69, %r10, %r3;
mul.wide.s32 %rd25, %r69, 4;
mov.u64 %rd26, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd27, %rd26, %rd25;
ld.global.s8 %rs13, [%rd6+4];
ld.global.s8 %rs14, [%rd6+8];
st.shared.f32 [%rd27], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd27+16], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd27+32], %f23;
bra.uni BB130_13;

BB130_7:
add.s32 %r66, %r18, -4;
setp.lt.s32	%p8, %r19, %r66;
@%p8 bra BB130_10;
bra.uni BB130_8;

BB130_10:
ld.global.s8 %rs10, [%rd6];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
add.s32 %r68, %r10, %r3;
mul.wide.s32 %rd22, %r68, 4;
mov.u64 %rd23, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd24, %rd23, %rd22;
ld.global.s8 %rs11, [%rd6+4];
st.shared.f32 [%rd24], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd24+16], %f17;
bra.uni BB130_13;

BB130_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB130_13;

ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd19, %r67, 4;
mov.u64 %rd20, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd21, %rd20, %rd19;
st.shared.f32 [%rd21], %f13;

BB130_13:
setp.lt.s32	%p1, %r16, %r41;
bar.sync 0;
@!%p1 bra BB130_19;
bra.uni BB130_14;

BB130_14:
mad.lo.s32 %r96, %r17, %r39, %r16;
sub.s32 %r21, %r18, %r17;
add.s32 %r71, %r21, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p10, %r71, 1;
mov.u32 %r94, %r10;
mov.u32 %r95, %r10;
@%p10 bra BB130_16;

BB130_15:
mov.u32 %r22, %r95;
cvt.s64.s32	%rd31, %r96;
add.s64 %rd32, %rd1, %rd31;
ld.global.s8 %rs19, [%rd32];
cvt.rn.f32.s16	%f34, %rs19;
mul.wide.s32 %rd33, %r22, 4;
mov.u64 %rd34, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd35, %rd34, %rd33;
ld.shared.f32 %f35, [%rd35];
fma.rn.f32 %f36, %f34, %f35, %f119;
add.s32 %r72, %r39, %r96;
cvt.s64.s32	%rd36, %r72;
add.s64 %rd37, %rd1, %rd36;
ld.global.s8 %rs20, [%rd37];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd35+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
add.s32 %r73, %r12, %r96;
cvt.s64.s32	%rd38, %r73;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs21, [%rd39];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd35+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
add.s32 %r74, %r13, %r96;
cvt.s64.s32	%rd40, %r74;
add.s64 %rd41, %rd1, %rd40;
ld.global.s8 %rs22, [%rd41];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd35+12];
fma.rn.f32 %f119, %f43, %f44, %f42;
add.s32 %r96, %r96, %r11;
add.s32 %r25, %r22, 4;
sub.s32 %r75, %r25, %r10;
setp.lt.s32	%p11, %r75, %r71;
mov.u32 %r94, %r25;
mov.u32 %r95, %r25;
mov.f32 %f118, %f119;
@%p11 bra BB130_15;

BB130_16:
mov.f32 %f117, %f118;
mov.u32 %r93, %r94;
sub.s32 %r77, %r93, %r10;
setp.ge.s32	%p12, %r77, %r21;
mov.f32 %f116, %f117;
@%p12 bra BB130_18;

BB130_17:
cvt.s64.s32	%rd42, %r96;
add.s64 %rd43, %rd1, %rd42;
ld.global.s8 %rs23, [%rd43];
cvt.rn.f32.s16	%f45, %rs23;
mul.wide.s32 %rd44, %r93, 4;
mov.u64 %rd45, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd46, %rd45, %rd44;
ld.shared.f32 %f46, [%rd46];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r96, %r96, %r39;
add.s32 %r93, %r93, 1;
sub.s32 %r78, %r93, %r10;
setp.lt.s32	%p13, %r78, %r21;
mov.f32 %f116, %f117;
@%p13 bra BB130_17;

BB130_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB130_19:
setp.lt.s32	%p14, %r61, %r9;
mov.u32 %r89, %r61;
@%p14 bra BB130_5;

BB130_20:
add.s32 %r80, %r2, 3;
setp.lt.u32	%p2, %r80, 7;
bar.sync 0;
setp.lt.s32	%p15, %r16, %r41;
and.pred %p16, %p15, %p2;
@!%p16 bra BB130_24;
bra.uni BB130_21;

BB130_21:
add.s64 %rd49, %rd15, %rd17;
ld.shared.f32 %f49, [%rd49];
ld.shared.f32 %f50, [%rd49+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd49+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd49+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd49+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd49+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd49+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd49+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd49+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd49+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd49+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd49+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd49+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd49+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd49+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd49+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd49+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd49+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd49+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd49+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd49+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd49+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd49+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd49+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd49+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd49+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd49+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd49+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd49+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd49+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd49+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd49+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd49], %f120;
mov.u32 %r81, 1;
sub.s32 %r82, %r81, %r41;
mul.lo.s32 %r83, %r82, %r38;
setp.gt.s32	%p17, %r38, -1;
selp.b32	%r84, 0, %r83, %p17;
mad.lo.s32 %r85, %r16, %r38, %r84;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd50, %r85, 4;
add.s64 %rd7, %rd4, %rd50;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB130_23;

ld.global.f32 %f111, [%rd7];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd49], %f120;

BB130_23:
st.global.f32 [%rd7], %f120;

BB130_24:
bar.sync 0;
mov.u32 %r86, %nctaid.x;
shl.b32 %r87, %r86, 2;
add.s32 %r88, %r87, %r88;
setp.lt.s32	%p19, %r88, %r41;
@%p19 bra BB130_2;

BB130_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<121>;
.reg .b32 %r<106>;
.reg .b64 %rd<60>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r39, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd15, %rd10;
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd13;
ld.global.f32 %f1, [%rd15];
mov.u32 %r2, %tid.x;
shr.s32 %r44, %r2, 31;
shr.u32 %r45, %r44, 30;
add.s32 %r46, %r2, %r45;
and.b32 %r47, %r46, -4;
sub.s32 %r3, %r2, %r47;
setp.lt.s32	%p3, %r42, 1;
@%p3 bra BB131_25;

cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd4, %rd14;
shr.s32 %r52, %r46, 2;
mul.wide.s32 %rd16, %r52, 16;
mov.u64 %rd17, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 4;
add.s64 %rd5, %rd18, %rd19;
add.s32 %r53, %r43, 31;
shr.s32 %r54, %r53, 31;
shr.u32 %r55, %r54, 27;
add.s32 %r56, %r53, %r55;
shr.s32 %r57, %r56, 5;
mul.lo.s32 %r8, %r57, %r52;
add.s32 %r58, %r52, 1;
mul.lo.s32 %r9, %r57, %r58;
shl.b32 %r10, %r52, 4;
shl.b32 %r11, %r40, 2;
shl.b32 %r12, %r40, 1;
mul.lo.s32 %r13, %r40, 3;
mov.u32 %r97, 0;

BB131_2:
mov.u32 %r59, %ctaid.x;
shl.b32 %r60, %r59, 2;
add.s32 %r15, %r60, %r97;
setp.ge.s32	%p4, %r15, %r42;
@%p4 bra BB131_25;

add.s32 %r16, %r15, %r3;
mov.u32 %r61, 0;
st.shared.u32 [%rd5], %r61;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB131_20;

mov.u32 %r98, %r8;

BB131_5:
mov.u32 %r17, %r98;
add.s32 %r62, %r17, 16;
min.s32 %r63, %r62, %r43;
min.s32 %r18, %r63, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r3;
mov.u32 %r64, 1;
sub.s32 %r65, %r64, %r43;
mul.lo.s32 %r66, %r65, %r41;
setp.gt.s32	%p6, %r41, -1;
selp.b32	%r67, 0, %r66, %p6;
mad.lo.s32 %r20, %r19, %r41, %r67;
add.s32 %r68, %r18, -12;
setp.lt.s32	%p7, %r19, %r68;
cvt.s64.s32	%rd20, %r20;
add.s64 %rd6, %rd2, %rd20;
shl.b32 %r69, %r41, 2;
add.s32 %r70, %r20, %r69;
cvt.s64.s32	%rd21, %r70;
add.s64 %rd7, %rd2, %rd21;
shl.b32 %r71, %r41, 3;
add.s32 %r72, %r20, %r71;
cvt.s64.s32	%rd22, %r72;
add.s64 %rd8, %rd2, %rd22;
@%p7 bra BB131_12;
bra.uni BB131_6;

BB131_12:
ld.global.s8 %rs15, [%rd6];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
add.s32 %r78, %r10, %r3;
mul.wide.s32 %rd32, %r78, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd34, %rd33, %rd32;
st.shared.f32 [%rd34], %f25;
ld.global.s8 %rs16, [%rd7];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd34+16], %f27;
ld.global.s8 %rs17, [%rd8];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd34+32], %f29;
mad.lo.s32 %r79, %r41, 12, %r20;
cvt.s64.s32	%rd35, %r79;
add.s64 %rd36, %rd2, %rd35;
ld.global.s8 %rs18, [%rd36];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd34+48], %f31;
bra.uni BB131_13;

BB131_6:
add.s32 %r73, %r18, -8;
setp.lt.s32	%p8, %r19, %r73;
@%p8 bra BB131_11;
bra.uni BB131_7;

BB131_11:
ld.global.s8 %rs12, [%rd6];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
add.s32 %r77, %r10, %r3;
mul.wide.s32 %rd29, %r77, 4;
mov.u64 %rd30, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd31, %rd30, %rd29;
st.shared.f32 [%rd31], %f19;
ld.global.s8 %rs13, [%rd7];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd31+16], %f21;
ld.global.s8 %rs14, [%rd8];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd31+32], %f23;
bra.uni BB131_13;

BB131_7:
add.s32 %r74, %r18, -4;
setp.lt.s32	%p9, %r19, %r74;
@%p9 bra BB131_10;
bra.uni BB131_8;

BB131_10:
ld.global.s8 %rs10, [%rd6];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
add.s32 %r76, %r10, %r3;
mul.wide.s32 %rd26, %r76, 4;
mov.u64 %rd27, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd28, %rd27, %rd26;
st.shared.f32 [%rd28], %f15;
ld.global.s8 %rs11, [%rd7];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd28+16], %f17;
bra.uni BB131_13;

BB131_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB131_13;

ld.global.s8 %rs9, [%rd6];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
add.s32 %r75, %r10, %r3;
mul.wide.s32 %rd23, %r75, 4;
mov.u64 %rd24, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd25, %rd24, %rd23;
st.shared.f32 [%rd25], %f13;

BB131_13:
setp.lt.s32	%p1, %r16, %r42;
bar.sync 0;
@!%p1 bra BB131_19;
bra.uni BB131_14;

BB131_14:
mad.lo.s32 %r105, %r17, %r40, %r16;
sub.s32 %r22, %r18, %r17;
add.s32 %r80, %r22, -3;
mov.f32 %f118, 0f00000000;
mov.f32 %f119, %f118;
setp.lt.s32	%p11, %r80, 1;
mov.u32 %r103, %r10;
mov.u32 %r104, %r10;
@%p11 bra BB131_16;

BB131_15:
mov.u32 %r23, %r104;
cvt.s64.s32	%rd37, %r105;
add.s64 %rd38, %rd1, %rd37;
ld.global.s8 %rs19, [%rd38];
cvt.rn.f32.s16	%f34, %rs19;
mul.wide.s32 %rd39, %r23, 4;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd41, %rd40, %rd39;
ld.shared.f32 %f35, [%rd41];
fma.rn.f32 %f36, %f34, %f35, %f119;
add.s32 %r81, %r40, %r105;
cvt.s64.s32	%rd42, %r81;
add.s64 %rd43, %rd1, %rd42;
ld.global.s8 %rs20, [%rd43];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd41+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
add.s32 %r82, %r12, %r105;
cvt.s64.s32	%rd44, %r82;
add.s64 %rd45, %rd1, %rd44;
ld.global.s8 %rs21, [%rd45];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd41+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
add.s32 %r83, %r13, %r105;
cvt.s64.s32	%rd46, %r83;
add.s64 %rd47, %rd1, %rd46;
ld.global.s8 %rs22, [%rd47];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd41+12];
fma.rn.f32 %f119, %f43, %f44, %f42;
add.s32 %r105, %r105, %r11;
add.s32 %r26, %r23, 4;
sub.s32 %r84, %r26, %r10;
setp.lt.s32	%p12, %r84, %r80;
mov.u32 %r103, %r26;
mov.u32 %r104, %r26;
mov.f32 %f118, %f119;
@%p12 bra BB131_15;

BB131_16:
mov.f32 %f117, %f118;
mov.u32 %r102, %r103;
sub.s32 %r86, %r102, %r10;
setp.ge.s32	%p13, %r86, %r22;
mov.f32 %f116, %f117;
@%p13 bra BB131_18;

BB131_17:
cvt.s64.s32	%rd48, %r105;
add.s64 %rd49, %rd1, %rd48;
ld.global.s8 %rs23, [%rd49];
cvt.rn.f32.s16	%f45, %rs23;
mul.wide.s32 %rd50, %r102, 4;
mov.u64 %rd51, _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd52, %rd51, %rd50;
ld.shared.f32 %f46, [%rd52];
fma.rn.f32 %f117, %f45, %f46, %f117;
add.s32 %r105, %r105, %r40;
add.s32 %r102, %r102, 1;
sub.s32 %r87, %r102, %r10;
setp.lt.s32	%p14, %r87, %r22;
mov.f32 %f116, %f117;
@%p14 bra BB131_17;

BB131_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f116, %f47;
st.shared.f32 [%rd5], %f48;

BB131_19:
setp.lt.s32	%p15, %r62, %r9;
mov.u32 %r98, %r62;
@%p15 bra BB131_5;

BB131_20:
add.s32 %r89, %r2, 3;
setp.lt.u32	%p2, %r89, 7;
bar.sync 0;
setp.lt.s32	%p16, %r16, %r42;
and.pred %p17, %p16, %p2;
@!%p17 bra BB131_24;
bra.uni BB131_21;

BB131_21:
add.s64 %rd55, %rd17, %rd19;
ld.shared.f32 %f49, [%rd55];
ld.shared.f32 %f50, [%rd55+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd55+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd55+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd55+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd55+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd55+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd55+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd55+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd55+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd55+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd55+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd55+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd55+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd55+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd55+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd55+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd55+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd55+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd55+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd55+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd55+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd55+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd55+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd55+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd55+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd55+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd55+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd55+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd55+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd55+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd55+496];
add.f32 %f120, %f110, %f109;
st.shared.f32 [%rd55], %f120;
mov.u32 %r90, 1;
sub.s32 %r91, %r90, %r42;
mul.lo.s32 %r92, %r91, %r39;
setp.gt.s32	%p18, %r39, -1;
selp.b32	%r93, 0, %r92, %p18;
mad.lo.s32 %r94, %r16, %r39, %r93;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd56, %r94, 4;
add.s64 %rd9, %rd4, %rd56;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB131_23;

ld.global.f32 %f111, [%rd9];
fma.rn.f32 %f120, %f9, %f111, %f120;
st.shared.f32 [%rd55], %f120;

BB131_23:
st.global.f32 [%rd9], %f120;

BB131_24:
bar.sync 0;
mov.u32 %r95, %nctaid.x;
shl.b32 %r96, %r95, 2;
add.s32 %r97, %r96, %r97;
setp.lt.s32	%p20, %r97, %r42;
@%p20 bra BB131_2;

BB131_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<141>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 28;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -16;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB132_26;

cvta.to.global.u64 %rd2, %rd35;
cvta.to.global.u64 %rd3, %rd36;
shr.s32 %r58, %r51, 4;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd37, %r58, 64;
mov.u64 %rd38, _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 4;
add.s64 %rd4, %rd39, %rd40;
add.s32 %r60, %r48, 7;
shr.s32 %r61, %r60, 31;
shr.u32 %r62, %r61, 29;
add.s32 %r63, %r60, %r62;
shr.s32 %r64, %r63, 3;
mul.lo.s32 %r8, %r64, %r58;
add.s32 %r65, %r58, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r58, 6;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd41, %r66, 4;
mov.u64 %rd42, _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd42, %rd41;
mul.wide.s32 %rd43, %r10, 4;
add.s64 %rd6, %rd42, %rd43;
mul.lo.s32 %r67, %r45, %r64;
mad.lo.s32 %r68, %r67, %r58, %r2;
shl.b32 %r69, %r59, 4;
add.s32 %r11, %r68, %r69;
shl.b32 %r70, %r45, 2;
cvt.s64.s32	%rd7, %r70;
add.s32 %r71, %r8, 3;
mad.lo.s32 %r72, %r45, %r71, %r2;
add.s32 %r12, %r72, %r69;
add.s32 %r73, %r8, 2;
mad.lo.s32 %r74, %r45, %r73, %r2;
add.s32 %r13, %r74, %r69;
add.s32 %r75, %r8, 1;
mad.lo.s32 %r76, %r45, %r75, %r2;
add.s32 %r14, %r76, %r69;
neg.s32 %r15, %r10;
mov.u32 %r131, 0;
mov.u32 %r130, %r131;

BB132_2:
add.s32 %r79, %r69, %r131;
setp.ge.s32	%p4, %r79, %r47;
@%p4 bra BB132_26;

mov.u32 %r132, 0;
st.shared.u32 [%rd4], %r132;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB132_21;

mov.u32 %r133, %r8;

BB132_5:
mov.u32 %r19, %r133;
add.s32 %r82, %r19, 64;
min.s32 %r83, %r82, %r48;
min.s32 %r20, %r83, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r84, %r21, %r46;
add.s32 %r85, %r20, -48;
setp.lt.s32	%p6, %r21, %r85;
cvt.s64.s32	%rd44, %r84;
add.s64 %rd8, %rd2, %rd44;
@%p6 bra BB132_12;
bra.uni BB132_6;

BB132_12:
ld.global.s8 %rs15, [%rd8];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
ld.global.s8 %rs16, [%rd8+16];
ld.global.s8 %rs17, [%rd8+32];
ld.global.s8 %rs18, [%rd8+48];
st.shared.f32 [%rd5], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+64], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+128], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB132_13;

BB132_6:
add.s32 %r86, %r20, -32;
setp.lt.s32	%p7, %r21, %r86;
@%p7 bra BB132_11;
bra.uni BB132_7;

BB132_11:
ld.global.s8 %rs12, [%rd8];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
ld.global.s8 %rs13, [%rd8+16];
ld.global.s8 %rs14, [%rd8+32];
st.shared.f32 [%rd5], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+64], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB132_13;

BB132_7:
add.s32 %r87, %r20, -16;
setp.lt.s32	%p8, %r21, %r87;
@%p8 bra BB132_10;
bra.uni BB132_8;

BB132_10:
ld.global.s8 %rs10, [%rd8];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
ld.global.s8 %rs11, [%rd8+16];
st.shared.f32 [%rd5], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB132_13;

BB132_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB132_13;

ld.global.s8 %rs9, [%rd8];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB132_13:
add.s32 %r91, %r79, %r2;
setp.lt.s32	%p1, %r91, %r47;
bar.sync 0;
@!%p1 bra BB132_20;
bra.uni BB132_14;

BB132_14:
mul.lo.s32 %r93, %r45, %r132;
shl.b32 %r94, %r93, 6;
mov.u32 %r95, %nctaid.x;
mul.lo.s32 %r96, %r95, %r130;
shl.b32 %r97, %r96, 4;
add.s32 %r98, %r11, %r97;
add.s32 %r99, %r98, %r94;
cvt.s64.s32	%rd45, %r99;
add.s64 %rd62, %rd1, %rd45;
add.s32 %r100, %r12, %r97;
add.s32 %r101, %r100, %r94;
cvt.s64.s32	%rd46, %r101;
add.s64 %rd61, %rd1, %rd46;
add.s32 %r102, %r13, %r97;
add.s32 %r103, %r102, %r94;
cvt.s64.s32	%rd47, %r103;
add.s64 %rd60, %rd1, %rd47;
add.s32 %r104, %r14, %r97;
add.s32 %r105, %r104, %r94;
cvt.s64.s32	%rd48, %r105;
add.s64 %rd59, %rd1, %rd48;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r139, %r19, %r45, %r91;
sub.s32 %r23, %r20, %r19;
add.s32 %r110, %r23, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r134, 0;
setp.lt.s32	%p10, %r110, 1;
mov.u32 %r137, %r10;
mov.u32 %r138, %r10;
@%p10 bra BB132_16;

BB132_15:
mov.u32 %r26, %r138;
ld.global.s8 %rs19, [%rd62];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd63];
fma.rn.f32 %f36, %f34, %f35, %f71;
ld.global.s8 %rs20, [%rd59];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd63+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd60];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd63+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd61];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd63+12];
fma.rn.f32 %f71, %f43, %f44, %f42;
add.s32 %r28, %r26, 4;
add.s32 %r139, %r139, %r70;
add.s64 %rd63, %rd63, 16;
add.s64 %rd62, %rd62, %rd7;
add.s64 %rd61, %rd61, %rd7;
add.s64 %rd60, %rd60, %rd7;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r134, %r134, 4;
setp.lt.s32	%p11, %r134, %r110;
mov.u32 %r137, %r28;
mov.u32 %r138, %r28;
mov.f32 %f70, %f71;
@%p11 bra BB132_15;

BB132_16:
mov.f32 %f68, %f70;
sub.s32 %r112, %r137, %r10;
setp.ge.s32	%p12, %r112, %r23;
@%p12 bra BB132_19;

mul.wide.s32 %rd49, %r137, 4;
add.s64 %rd65, %rd42, %rd49;
add.s32 %r140, %r15, %r137;
cvt.s64.s32	%rd51, %r139;
add.s64 %rd64, %rd1, %rd51;
cvt.s64.s32	%rd26, %r45;
mov.f32 %f69, %f68;

BB132_18:
ld.global.s8 %rs23, [%rd64];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd65];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd65, %rd65, 4;
add.s64 %rd64, %rd64, %rd26;
add.s32 %r140, %r140, 1;
setp.lt.s32	%p13, %r140, %r23;
mov.f32 %f68, %f69;
@%p13 bra BB132_18;

BB132_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB132_20:
setp.lt.s32	%p14, %r82, %r9;
add.s32 %r132, %r132, 1;
mov.u32 %r133, %r82;
@%p14 bra BB132_5;

BB132_21:
add.s32 %r114, %r1, 15;
setp.lt.u32	%p2, %r114, 31;
bar.sync 0;
add.s32 %r118, %r79, %r2;
setp.lt.s32	%p15, %r118, %r47;
and.pred %p16, %p15, %p2;
@!%p16 bra BB132_25;
bra.uni BB132_22;

BB132_22:
add.s64 %rd54, %rd38, %rd40;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd54+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd54+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd54+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd54+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd54+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd54+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd54], %f72;
mov.u32 %r123, 1;
sub.s32 %r124, %r123, %r47;
mul.lo.s32 %r125, %r124, %r44;
setp.gt.s32	%p17, %r44, -1;
selp.b32	%r126, 0, %r125, %p17;
mad.lo.s32 %r127, %r118, %r44, %r126;
mul.wide.s32 %rd55, %r127, 4;
add.s64 %rd31, %rd3, %rd55;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB132_24;

ld.global.f32 %f63, [%rd31];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd54], %f72;

BB132_24:
st.global.f32 [%rd31], %f72;

BB132_25:
bar.sync 0;
mov.u32 %r128, %nctaid.x;
shl.b32 %r129, %r128, 4;
add.s32 %r131, %r129, %r131;
setp.lt.s32	%p19, %r131, %r47;
add.s32 %r130, %r130, 1;
@%p19 bra BB132_2;

BB132_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<134>;
.reg .b64 %rd<72>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r50, %r51}, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r47, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd36;
cvta.to.global.u64 %rd2, %rd37;
mov.u32 %r1, %tid.x;
shr.s32 %r52, %r1, 31;
shr.u32 %r53, %r52, 28;
add.s32 %r54, %r1, %r53;
and.b32 %r55, %r54, -16;
sub.s32 %r2, %r1, %r55;
setp.lt.s32	%p3, %r50, 1;
@%p3 bra BB133_26;

cvta.to.global.u64 %rd3, %rd38;
shr.s32 %r61, %r54, 4;
mov.u32 %r62, %ctaid.x;
mul.wide.s32 %rd39, %r61, 64;
mov.u64 %rd40, _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd4, %rd41, %rd42;
add.s32 %r63, %r51, 7;
shr.s32 %r64, %r63, 31;
shr.u32 %r65, %r64, 29;
add.s32 %r66, %r63, %r65;
shr.s32 %r67, %r66, 3;
mul.lo.s32 %r8, %r67, %r61;
add.s32 %r68, %r61, 1;
mul.lo.s32 %r9, %r67, %r68;
shl.b32 %r10, %r61, 6;
add.s32 %r69, %r10, %r2;
mul.wide.s32 %rd43, %r69, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd44, %rd43;
shl.b32 %r11, %r48, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd6, %rd44, %rd45;
mul.lo.s32 %r70, %r48, %r67;
mad.lo.s32 %r71, %r70, %r61, %r2;
shl.b32 %r72, %r62, 4;
add.s32 %r12, %r71, %r72;
cvt.s64.s32	%rd7, %r11;
add.s32 %r73, %r8, 3;
mad.lo.s32 %r74, %r48, %r73, %r2;
add.s32 %r13, %r74, %r72;
add.s32 %r75, %r8, 2;
mad.lo.s32 %r76, %r48, %r75, %r2;
add.s32 %r14, %r76, %r72;
add.s32 %r77, %r8, 1;
mad.lo.s32 %r78, %r48, %r77, %r2;
add.s32 %r15, %r78, %r72;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd8, %r48;
mov.u32 %r124, 0;
mov.u32 %r123, %r124;

BB133_2:
add.s32 %r19, %r72, %r124;
setp.ge.s32	%p4, %r19, %r50;
@%p4 bra BB133_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r125, 0;
st.shared.u32 [%rd4], %r125;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB133_21;

mov.u32 %r126, %r8;

BB133_5:
mov.u32 %r22, %r126;
add.s32 %r83, %r22, 64;
min.s32 %r84, %r83, %r51;
min.s32 %r23, %r84, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mov.u32 %r85, 1;
sub.s32 %r86, %r85, %r51;
mul.lo.s32 %r87, %r86, %r49;
setp.gt.s32	%p6, %r49, -1;
selp.b32	%r88, 0, %r87, %p6;
mad.lo.s32 %r25, %r24, %r49, %r88;
add.s32 %r89, %r23, -48;
setp.lt.s32	%p7, %r24, %r89;
cvt.s64.s32	%rd46, %r25;
add.s64 %rd9, %rd2, %rd46;
shl.b32 %r90, %r49, 4;
add.s32 %r91, %r25, %r90;
cvt.s64.s32	%rd47, %r91;
add.s64 %rd10, %rd2, %rd47;
shl.b32 %r92, %r49, 5;
add.s32 %r93, %r25, %r92;
cvt.s64.s32	%rd48, %r93;
add.s64 %rd11, %rd2, %rd48;
@%p7 bra BB133_12;
bra.uni BB133_6;

BB133_12:
ld.global.s8 %rs15, [%rd9];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f24, %f10;
st.shared.f32 [%rd5], %f25;
ld.global.s8 %rs16, [%rd10];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f26, %f10;
st.shared.f32 [%rd5+64], %f27;
ld.global.s8 %rs17, [%rd11];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f28, %f10;
st.shared.f32 [%rd5+128], %f29;
mad.lo.s32 %r96, %r49, 48, %r25;
cvt.s64.s32	%rd49, %r96;
add.s64 %rd50, %rd2, %rd49;
ld.global.s8 %rs18, [%rd50];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f30, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB133_13;

BB133_6:
add.s32 %r94, %r23, -32;
setp.lt.s32	%p8, %r24, %r94;
@%p8 bra BB133_11;
bra.uni BB133_7;

BB133_11:
ld.global.s8 %rs12, [%rd9];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f18, %f10;
st.shared.f32 [%rd5], %f19;
ld.global.s8 %rs13, [%rd10];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f20, %f10;
st.shared.f32 [%rd5+64], %f21;
ld.global.s8 %rs14, [%rd11];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f22, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB133_13;

BB133_7:
add.s32 %r95, %r23, -16;
setp.lt.s32	%p9, %r24, %r95;
@%p9 bra BB133_10;
bra.uni BB133_8;

BB133_10:
ld.global.s8 %rs10, [%rd9];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
ld.global.s8 %rs11, [%rd10];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB133_13;

BB133_8:
setp.ge.s32	%p10, %r24, %r23;
@%p10 bra BB133_13;

ld.global.s8 %rs9, [%rd9];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB133_13:
setp.lt.s32	%p1, %r20, %r50;
bar.sync 0;
@!%p1 bra BB133_20;
bra.uni BB133_14;

BB133_14:
mul.lo.s32 %r98, %r48, %r125;
shl.b32 %r99, %r98, 6;
mov.u32 %r100, %nctaid.x;
mul.lo.s32 %r101, %r100, %r123;
shl.b32 %r102, %r101, 4;
add.s32 %r103, %r12, %r102;
add.s32 %r104, %r103, %r99;
cvt.s64.s32	%rd51, %r104;
add.s64 %rd68, %rd1, %rd51;
add.s32 %r105, %r13, %r102;
add.s32 %r106, %r105, %r99;
cvt.s64.s32	%rd52, %r106;
add.s64 %rd67, %rd1, %rd52;
add.s32 %r107, %r14, %r102;
add.s32 %r108, %r107, %r99;
cvt.s64.s32	%rd53, %r108;
add.s64 %rd66, %rd1, %rd53;
add.s32 %r109, %r15, %r102;
add.s32 %r110, %r109, %r99;
cvt.s64.s32	%rd54, %r110;
add.s64 %rd65, %rd1, %rd54;
mov.u64 %rd69, %rd6;
mad.lo.s32 %r132, %r22, %r48, %r20;
sub.s32 %r27, %r23, %r22;
add.s32 %r111, %r27, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r127, 0;
setp.lt.s32	%p11, %r111, 1;
mov.u32 %r130, %r10;
mov.u32 %r131, %r10;
@%p11 bra BB133_16;

BB133_15:
mov.u32 %r29, %r131;
ld.global.s8 %rs19, [%rd68];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd69];
fma.rn.f32 %f36, %f34, %f35, %f71;
ld.global.s8 %rs20, [%rd65];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd69+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd66];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd69+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd67];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd69+12];
fma.rn.f32 %f71, %f43, %f44, %f42;
add.s32 %r31, %r29, 4;
add.s32 %r132, %r132, %r11;
add.s64 %rd69, %rd69, 16;
add.s64 %rd68, %rd68, %rd7;
add.s64 %rd67, %rd67, %rd7;
add.s64 %rd66, %rd66, %rd7;
add.s64 %rd65, %rd65, %rd7;
add.s32 %r127, %r127, 4;
setp.lt.s32	%p12, %r127, %r111;
mov.u32 %r130, %r31;
mov.u32 %r131, %r31;
mov.f32 %f70, %f71;
@%p12 bra BB133_15;

BB133_16:
mov.f32 %f68, %f70;
sub.s32 %r113, %r130, %r10;
setp.ge.s32	%p13, %r113, %r27;
@%p13 bra BB133_19;

mul.wide.s32 %rd55, %r130, 4;
add.s64 %rd71, %rd44, %rd55;
add.s32 %r133, %r16, %r130;
cvt.s64.s32	%rd57, %r132;
add.s64 %rd70, %rd1, %rd57;
mov.f32 %f69, %f68;

BB133_18:
ld.global.s8 %rs23, [%rd70];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd71];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd71, %rd71, 4;
add.s64 %rd70, %rd70, %rd8;
add.s32 %r133, %r133, 1;
setp.lt.s32	%p14, %r133, %r27;
mov.f32 %f68, %f69;
@%p14 bra BB133_18;

BB133_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd4], %f48;

BB133_20:
setp.lt.s32	%p15, %r83, %r9;
add.s32 %r125, %r125, 1;
mov.u32 %r126, %r83;
@%p15 bra BB133_5;

BB133_21:
add.s32 %r115, %r1, 15;
setp.lt.u32	%p2, %r115, 31;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r50;
and.pred %p17, %p16, %p2;
@!%p17 bra BB133_25;
bra.uni BB133_22;

BB133_22:
add.s64 %rd60, %rd40, %rd42;
ld.shared.f32 %f49, [%rd60];
ld.shared.f32 %f50, [%rd60+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd60+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd60+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd60+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd60+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd60+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd60+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd60], %f72;
mov.u32 %r116, 1;
sub.s32 %r117, %r116, %r50;
mul.lo.s32 %r118, %r117, %r47;
setp.gt.s32	%p18, %r47, -1;
selp.b32	%r119, 0, %r118, %p18;
mad.lo.s32 %r120, %r20, %r47, %r119;
mul.wide.s32 %rd61, %r120, 4;
add.s64 %rd33, %rd3, %rd61;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB133_24;

ld.global.f32 %f63, [%rd33];
fma.rn.f32 %f72, %f63, %f11, %f72;
st.shared.f32 [%rd60], %f72;

BB133_24:
st.global.f32 [%rd33], %f72;

BB133_25:
bar.sync 0;
mov.u32 %r121, %nctaid.x;
shl.b32 %r122, %r121, 4;
add.s32 %r124, %r122, %r124;
setp.lt.s32	%p20, %r124, %r50;
add.s32 %r123, %r123, 1;
@%p20 bra BB133_2;

BB133_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<125>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd33, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd1, %rd35;
ld.global.f32 %f1, [%rd38];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 28;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -16;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB134_26;

cvta.to.global.u64 %rd2, %rd34;
cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd37;
shr.s32 %r60, %r53, 4;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd39, %r60, 64;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd5, %rd41, %rd42;
add.s32 %r62, %r50, 7;
shr.s32 %r63, %r62, 31;
shr.u32 %r64, %r63, 29;
add.s32 %r65, %r62, %r64;
shr.s32 %r66, %r65, 3;
mul.lo.s32 %r8, %r66, %r60;
add.s32 %r67, %r60, 1;
mul.lo.s32 %r9, %r66, %r67;
shl.b32 %r10, %r60, 6;
add.s32 %r68, %r10, %r2;
mul.wide.s32 %rd43, %r68, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd44, %rd43;
shl.b32 %r11, %r47, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd7, %rd44, %rd45;
mul.lo.s32 %r69, %r47, %r66;
mad.lo.s32 %r70, %r69, %r60, %r2;
shl.b32 %r71, %r61, 4;
add.s32 %r12, %r70, %r71;
cvt.s64.s32	%rd8, %r11;
add.s32 %r72, %r8, 3;
mad.lo.s32 %r73, %r47, %r72, %r2;
add.s32 %r13, %r73, %r71;
add.s32 %r74, %r8, 2;
mad.lo.s32 %r75, %r47, %r74, %r2;
add.s32 %r14, %r75, %r71;
add.s32 %r76, %r8, 1;
mad.lo.s32 %r77, %r47, %r76, %r2;
add.s32 %r15, %r77, %r71;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r47;
mov.u32 %r115, 0;
mov.u32 %r114, %r115;

BB134_2:
add.s32 %r19, %r71, %r115;
setp.ge.s32	%p4, %r19, %r49;
@%p4 bra BB134_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r116, 0;
st.shared.u32 [%rd5], %r116;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB134_21;

mov.u32 %r117, %r8;

BB134_5:
mov.u32 %r22, %r117;
add.s32 %r82, %r22, 64;
min.s32 %r83, %r82, %r50;
min.s32 %r23, %r83, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mul.lo.s32 %r84, %r24, %r48;
add.s32 %r85, %r23, -48;
setp.lt.s32	%p6, %r24, %r85;
cvt.s64.s32	%rd46, %r84;
add.s64 %rd10, %rd3, %rd46;
@%p6 bra BB134_12;
bra.uni BB134_6;

BB134_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
ld.global.s8 %rs16, [%rd10+16];
ld.global.s8 %rs17, [%rd10+32];
ld.global.s8 %rs18, [%rd10+48];
st.shared.f32 [%rd6], %f25;
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+64], %f27;
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+128], %f29;
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB134_13;

BB134_6:
add.s32 %r86, %r23, -32;
setp.lt.s32	%p7, %r24, %r86;
@%p7 bra BB134_11;
bra.uni BB134_7;

BB134_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
ld.global.s8 %rs13, [%rd10+16];
ld.global.s8 %rs14, [%rd10+32];
st.shared.f32 [%rd6], %f19;
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+64], %f21;
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB134_13;

BB134_7:
add.s32 %r87, %r23, -16;
setp.lt.s32	%p8, %r24, %r87;
@%p8 bra BB134_10;
bra.uni BB134_8;

BB134_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
ld.global.s8 %rs11, [%rd10+16];
st.shared.f32 [%rd6], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB134_13;

BB134_8:
setp.ge.s32	%p9, %r24, %r23;
@%p9 bra BB134_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB134_13:
setp.lt.s32	%p1, %r20, %r49;
bar.sync 0;
@!%p1 bra BB134_20;
bra.uni BB134_14;

BB134_14:
mul.lo.s32 %r89, %r47, %r116;
shl.b32 %r90, %r89, 6;
mov.u32 %r91, %nctaid.x;
mul.lo.s32 %r92, %r91, %r114;
shl.b32 %r93, %r92, 4;
add.s32 %r94, %r12, %r93;
add.s32 %r95, %r94, %r90;
cvt.s64.s32	%rd47, %r95;
add.s64 %rd64, %rd1, %rd47;
add.s32 %r96, %r13, %r93;
add.s32 %r97, %r96, %r90;
cvt.s64.s32	%rd48, %r97;
add.s64 %rd63, %rd1, %rd48;
add.s32 %r98, %r14, %r93;
add.s32 %r99, %r98, %r90;
cvt.s64.s32	%rd49, %r99;
add.s64 %rd62, %rd1, %rd49;
add.s32 %r100, %r15, %r93;
add.s32 %r101, %r100, %r90;
cvt.s64.s32	%rd50, %r101;
add.s64 %rd61, %rd1, %rd50;
mov.u64 %rd65, %rd7;
mad.lo.s32 %r123, %r22, %r47, %r20;
sub.s32 %r26, %r23, %r22;
add.s32 %r102, %r26, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r118, 0;
setp.lt.s32	%p10, %r102, 1;
mov.u32 %r121, %r10;
mov.u32 %r122, %r10;
@%p10 bra BB134_16;

BB134_15:
mov.u32 %r28, %r122;
ld.global.s8 %rs19, [%rd64];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd65];
fma.rn.f32 %f36, %f34, %f35, %f71;
ld.global.s8 %rs20, [%rd61];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd65+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd62];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd65+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd63];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd65+12];
fma.rn.f32 %f71, %f43, %f44, %f42;
add.s32 %r30, %r28, 4;
add.s32 %r123, %r123, %r11;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd8;
add.s64 %rd63, %rd63, %rd8;
add.s64 %rd62, %rd62, %rd8;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r118, %r118, 4;
setp.lt.s32	%p11, %r118, %r102;
mov.u32 %r121, %r30;
mov.u32 %r122, %r30;
mov.f32 %f70, %f71;
@%p11 bra BB134_15;

BB134_16:
mov.f32 %f68, %f70;
sub.s32 %r104, %r121, %r10;
setp.ge.s32	%p12, %r104, %r26;
@%p12 bra BB134_19;

mul.wide.s32 %rd51, %r121, 4;
add.s64 %rd67, %rd44, %rd51;
add.s32 %r124, %r16, %r121;
cvt.s64.s32	%rd53, %r123;
add.s64 %rd66, %rd1, %rd53;
mov.f32 %f69, %f68;

BB134_18:
ld.global.s8 %rs23, [%rd66];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd67];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd67, %rd67, 4;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r124, %r124, 1;
setp.lt.s32	%p13, %r124, %r26;
mov.f32 %f68, %f69;
@%p13 bra BB134_18;

BB134_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB134_20:
setp.lt.s32	%p14, %r82, %r9;
add.s32 %r116, %r116, 1;
mov.u32 %r117, %r82;
@%p14 bra BB134_5;

BB134_21:
add.s32 %r106, %r1, 15;
setp.lt.u32	%p2, %r106, 31;
bar.sync 0;
setp.lt.s32	%p15, %r20, %r49;
and.pred %p16, %p15, %p2;
@!%p16 bra BB134_25;
bra.uni BB134_22;

BB134_22:
add.s64 %rd56, %rd40, %rd42;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd56+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd56+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd56+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd56+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd56], %f72;
mov.u32 %r107, 1;
sub.s32 %r108, %r107, %r49;
mul.lo.s32 %r109, %r108, %r46;
setp.gt.s32	%p17, %r46, -1;
selp.b32	%r110, 0, %r109, %p17;
mad.lo.s32 %r111, %r20, %r46, %r110;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd57, %r111, 4;
add.s64 %rd32, %rd4, %rd57;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB134_24;

ld.global.f32 %f63, [%rd32];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd56], %f72;

BB134_24:
st.global.f32 [%rd32], %f72;

BB134_25:
bar.sync 0;
mov.u32 %r112, %nctaid.x;
shl.b32 %r113, %r112, 4;
add.s32 %r115, %r113, %r115;
setp.lt.s32	%p19, %r115, %r49;
add.s32 %r114, %r114, 1;
@%p19 bra BB134_2;

BB134_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<73>;
.reg .b32 %r<135>;
.reg .b64 %rd<74>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r52, %r53}, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r54, %r55}, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r51, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd39, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd38, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd40, %rd35;
cvta.to.global.u64 %rd1, %rd37;
cvta.to.global.u64 %rd2, %rd38;
ld.global.f32 %f1, [%rd40];
mov.u32 %r1, %tid.x;
shr.s32 %r56, %r1, 31;
shr.u32 %r57, %r56, 28;
add.s32 %r58, %r1, %r57;
and.b32 %r59, %r58, -16;
sub.s32 %r2, %r1, %r59;
setp.lt.s32	%p3, %r54, 1;
@%p3 bra BB135_26;

cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd39;
shr.s32 %r65, %r58, 4;
mov.u32 %r66, %ctaid.x;
mul.wide.s32 %rd41, %r65, 64;
mov.u64 %rd42, _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd43, %rd42, %rd41;
mul.wide.s32 %rd44, %r2, 4;
add.s64 %rd5, %rd43, %rd44;
add.s32 %r67, %r55, 7;
shr.s32 %r68, %r67, 31;
shr.u32 %r69, %r68, 29;
add.s32 %r70, %r67, %r69;
shr.s32 %r71, %r70, 3;
mul.lo.s32 %r8, %r71, %r65;
add.s32 %r72, %r65, 1;
mul.lo.s32 %r9, %r71, %r72;
shl.b32 %r10, %r65, 6;
add.s32 %r73, %r10, %r2;
mul.wide.s32 %rd45, %r73, 4;
mov.u64 %rd46, _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd46, %rd45;
shl.b32 %r11, %r52, 2;
mul.wide.s32 %rd47, %r10, 4;
add.s64 %rd7, %rd46, %rd47;
mul.lo.s32 %r74, %r52, %r71;
mad.lo.s32 %r75, %r74, %r65, %r2;
shl.b32 %r76, %r66, 4;
add.s32 %r12, %r75, %r76;
cvt.s64.s32	%rd8, %r11;
add.s32 %r77, %r8, 3;
mad.lo.s32 %r78, %r52, %r77, %r2;
add.s32 %r13, %r78, %r76;
add.s32 %r79, %r8, 2;
mad.lo.s32 %r80, %r52, %r79, %r2;
add.s32 %r14, %r80, %r76;
add.s32 %r81, %r8, 1;
mad.lo.s32 %r82, %r52, %r81, %r2;
add.s32 %r15, %r82, %r76;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r52;
mov.u32 %r125, 0;
mov.u32 %r124, %r125;

BB135_2:
add.s32 %r19, %r76, %r125;
setp.ge.s32	%p4, %r19, %r54;
@%p4 bra BB135_26;

add.s32 %r20, %r19, %r2;
mov.u32 %r126, 0;
st.shared.u32 [%rd5], %r126;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB135_21;

mov.u32 %r87, %nctaid.x;
mul.lo.s32 %r88, %r87, %r124;
shl.b32 %r89, %r88, 4;
add.s32 %r21, %r12, %r89;
add.s32 %r22, %r13, %r89;
add.s32 %r23, %r14, %r89;
add.s32 %r24, %r15, %r89;
mov.u32 %r127, %r8;

BB135_5:
mov.u32 %r26, %r127;
add.s32 %r90, %r26, 64;
min.s32 %r91, %r90, %r55;
min.s32 %r27, %r91, %r9;
bar.sync 0;
add.s32 %r28, %r26, %r2;
mov.u32 %r92, 1;
sub.s32 %r93, %r92, %r55;
mul.lo.s32 %r94, %r93, %r53;
setp.gt.s32	%p6, %r53, -1;
selp.b32	%r95, 0, %r94, %p6;
mad.lo.s32 %r29, %r28, %r53, %r95;
add.s32 %r96, %r27, -48;
setp.lt.s32	%p7, %r28, %r96;
cvt.s64.s32	%rd48, %r29;
add.s64 %rd10, %rd2, %rd48;
shl.b32 %r97, %r53, 4;
add.s32 %r98, %r29, %r97;
cvt.s64.s32	%rd49, %r98;
add.s64 %rd11, %rd2, %rd49;
shl.b32 %r99, %r53, 5;
add.s32 %r100, %r29, %r99;
cvt.s64.s32	%rd50, %r100;
add.s64 %rd12, %rd2, %rd50;
@%p7 bra BB135_12;
bra.uni BB135_6;

BB135_12:
ld.global.s8 %rs15, [%rd10];
cvt.rn.f32.s16	%f24, %rs15;
mul.f32 %f25, %f1, %f24;
st.shared.f32 [%rd6], %f25;
ld.global.s8 %rs16, [%rd11];
cvt.rn.f32.s16	%f26, %rs16;
mul.f32 %f27, %f1, %f26;
st.shared.f32 [%rd6+64], %f27;
ld.global.s8 %rs17, [%rd12];
cvt.rn.f32.s16	%f28, %rs17;
mul.f32 %f29, %f1, %f28;
st.shared.f32 [%rd6+128], %f29;
mad.lo.s32 %r103, %r53, 48, %r29;
cvt.s64.s32	%rd51, %r103;
add.s64 %rd52, %rd2, %rd51;
ld.global.s8 %rs18, [%rd52];
cvt.rn.f32.s16	%f30, %rs18;
mul.f32 %f31, %f1, %f30;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB135_13;

BB135_6:
add.s32 %r101, %r27, -32;
setp.lt.s32	%p8, %r28, %r101;
@%p8 bra BB135_11;
bra.uni BB135_7;

BB135_11:
ld.global.s8 %rs12, [%rd10];
cvt.rn.f32.s16	%f18, %rs12;
mul.f32 %f19, %f1, %f18;
st.shared.f32 [%rd6], %f19;
ld.global.s8 %rs13, [%rd11];
cvt.rn.f32.s16	%f20, %rs13;
mul.f32 %f21, %f1, %f20;
st.shared.f32 [%rd6+64], %f21;
ld.global.s8 %rs14, [%rd12];
cvt.rn.f32.s16	%f22, %rs14;
mul.f32 %f23, %f1, %f22;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB135_13;

BB135_7:
add.s32 %r102, %r27, -16;
setp.lt.s32	%p9, %r28, %r102;
@%p9 bra BB135_10;
bra.uni BB135_8;

BB135_10:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
ld.global.s8 %rs11, [%rd11];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB135_13;

BB135_8:
setp.ge.s32	%p10, %r28, %r27;
@%p10 bra BB135_13;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB135_13:
setp.lt.s32	%p1, %r20, %r54;
bar.sync 0;
@!%p1 bra BB135_20;
bra.uni BB135_14;

BB135_14:
mul.lo.s32 %r105, %r52, %r126;
shl.b32 %r106, %r105, 6;
add.s32 %r107, %r21, %r106;
cvt.s64.s32	%rd53, %r107;
add.s64 %rd70, %rd1, %rd53;
add.s32 %r108, %r22, %r106;
cvt.s64.s32	%rd54, %r108;
add.s64 %rd69, %rd1, %rd54;
add.s32 %r109, %r23, %r106;
cvt.s64.s32	%rd55, %r109;
add.s64 %rd68, %rd1, %rd55;
add.s32 %r110, %r24, %r106;
cvt.s64.s32	%rd56, %r110;
add.s64 %rd67, %rd1, %rd56;
mov.u64 %rd71, %rd7;
mad.lo.s32 %r133, %r26, %r52, %r20;
sub.s32 %r31, %r27, %r26;
add.s32 %r111, %r31, -3;
mov.f32 %f70, 0f00000000;
mov.f32 %f71, %f70;
mov.u32 %r128, 0;
setp.lt.s32	%p11, %r111, 1;
mov.u32 %r131, %r10;
mov.u32 %r132, %r10;
@%p11 bra BB135_16;

BB135_15:
mov.u32 %r33, %r132;
ld.global.s8 %rs19, [%rd70];
cvt.rn.f32.s16	%f34, %rs19;
ld.shared.f32 %f35, [%rd71];
fma.rn.f32 %f36, %f34, %f35, %f71;
ld.global.s8 %rs20, [%rd67];
cvt.rn.f32.s16	%f37, %rs20;
ld.shared.f32 %f38, [%rd71+4];
fma.rn.f32 %f39, %f37, %f38, %f36;
ld.global.s8 %rs21, [%rd68];
cvt.rn.f32.s16	%f40, %rs21;
ld.shared.f32 %f41, [%rd71+8];
fma.rn.f32 %f42, %f40, %f41, %f39;
ld.global.s8 %rs22, [%rd69];
cvt.rn.f32.s16	%f43, %rs22;
ld.shared.f32 %f44, [%rd71+12];
fma.rn.f32 %f71, %f43, %f44, %f42;
add.s32 %r35, %r33, 4;
add.s32 %r133, %r133, %r11;
add.s64 %rd71, %rd71, 16;
add.s64 %rd70, %rd70, %rd8;
add.s64 %rd69, %rd69, %rd8;
add.s64 %rd68, %rd68, %rd8;
add.s64 %rd67, %rd67, %rd8;
add.s32 %r128, %r128, 4;
setp.lt.s32	%p12, %r128, %r111;
mov.u32 %r131, %r35;
mov.u32 %r132, %r35;
mov.f32 %f70, %f71;
@%p12 bra BB135_15;

BB135_16:
mov.f32 %f68, %f70;
sub.s32 %r113, %r131, %r10;
setp.ge.s32	%p13, %r113, %r31;
@%p13 bra BB135_19;

mul.wide.s32 %rd57, %r131, 4;
add.s64 %rd73, %rd46, %rd57;
add.s32 %r134, %r16, %r131;
cvt.s64.s32	%rd59, %r133;
add.s64 %rd72, %rd1, %rd59;
mov.f32 %f69, %f68;

BB135_18:
ld.global.s8 %rs23, [%rd72];
cvt.rn.f32.s16	%f45, %rs23;
ld.shared.f32 %f46, [%rd73];
fma.rn.f32 %f69, %f45, %f46, %f69;
add.s64 %rd73, %rd73, 4;
add.s64 %rd72, %rd72, %rd9;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p14, %r134, %r31;
mov.f32 %f68, %f69;
@%p14 bra BB135_18;

BB135_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f68, %f47;
st.shared.f32 [%rd5], %f48;

BB135_20:
add.s32 %r123, %r26, 64;
setp.lt.s32	%p15, %r123, %r9;
add.s32 %r126, %r126, 1;
mov.u32 %r127, %r123;
@%p15 bra BB135_5;

BB135_21:
add.s32 %r115, %r1, 15;
setp.lt.u32	%p2, %r115, 31;
bar.sync 0;
setp.lt.s32	%p16, %r20, %r54;
and.pred %p17, %p16, %p2;
@!%p17 bra BB135_25;
bra.uni BB135_22;

BB135_22:
add.s64 %rd62, %rd42, %rd44;
ld.shared.f32 %f49, [%rd62];
ld.shared.f32 %f50, [%rd62+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd62+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd62+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd62+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd62+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd62+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd62+448];
add.f32 %f72, %f62, %f61;
st.shared.f32 [%rd62], %f72;
mov.u32 %r116, 1;
sub.s32 %r117, %r116, %r54;
mul.lo.s32 %r118, %r117, %r51;
setp.gt.s32	%p18, %r51, -1;
selp.b32	%r119, 0, %r118, %p18;
mad.lo.s32 %r120, %r20, %r51, %r119;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd63, %r120, 4;
add.s64 %rd34, %rd4, %rd63;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB135_24;

ld.global.f32 %f63, [%rd34];
fma.rn.f32 %f72, %f9, %f63, %f72;
st.shared.f32 [%rd62], %f72;

BB135_24:
st.global.f32 [%rd34], %f72;

BB135_25:
bar.sync 0;
mov.u32 %r121, %nctaid.x;
shl.b32 %r122, %r121, 4;
add.s32 %r125, %r122, %r125;
setp.lt.s32	%p20, %r125, %r54;
add.s32 %r124, %r124, 1;
@%p20 bra BB135_2;

BB135_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<77>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB136_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r71, 0;
cvta.to.global.u64 %rd34, %rd8;

BB136_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r71;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB136_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r72, 0;
st.shared.u32 [%rd2], %r72;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB136_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB136_5:
mov.u32 %r10, %r72;
add.s32 %r72, %r10, 256;
min.s32 %r11, %r72, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
cvt.s64.s32	%rd15, %r13;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB136_8;
bra.uni BB136_6;

BB136_8:
ld.global.s8 %rs2, [%rd5];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r53, %r5, %r13;
cvt.s64.s32	%rd16, %r53;
add.s64 %rd17, %rd1, %rd16;
ld.global.s8 %rs3, [%rd17];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB136_9;

BB136_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB136_9;

ld.global.s8 %rs1, [%rd5];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB136_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB136_15;
bra.uni BB136_10;

BB136_10:
add.s32 %r76, %r9, %r10;
add.s32 %r75, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r73, %r3;
@%p9 bra BB136_12;

BB136_11:
mov.u32 %r17, %r73;
cvt.s64.s32	%rd22, %r76;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.s8 %r55, [%rd18];

	cvt.u16.u32	%rs4, %r55;
cvt.s16.s8 %rs5, %rs4;
cvt.rn.f32.s16	%f20, %rs5;
mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f21, [%rd25];
fma.rn.f32 %f22, %f21, %f20, %f73;
add.s32 %r59, %r76, 16;
cvt.s64.s32	%rd26, %r59;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.s8 %r56, [%rd19];

	cvt.u16.u32	%rs6, %r56;
cvt.s16.s8 %rs7, %rs6;
cvt.rn.f32.s16	%f23, %rs7;
ld.shared.f32 %f24, [%rd25+64];
fma.rn.f32 %f25, %f24, %f23, %f22;
add.s32 %r60, %r76, 32;
cvt.s64.s32	%rd27, %r60;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.s8 %r57, [%rd20];

	cvt.u16.u32	%rs8, %r57;
cvt.s16.s8 %rs9, %rs8;
cvt.rn.f32.s16	%f26, %rs9;
ld.shared.f32 %f27, [%rd25+128];
fma.rn.f32 %f28, %f27, %f26, %f25;
add.s32 %r61, %r76, 48;
cvt.s64.s32	%rd28, %r61;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.s8 %r58, [%rd21];

	cvt.u16.u32	%rs10, %r58;
cvt.s16.s8 %rs11, %rs10;
cvt.rn.f32.s16	%f29, %rs11;
ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f73, %f30, %f29, %f28;
add.s32 %r76, %r76, 64;
add.s32 %r75, %r75, 64;
sub.s32 %r22, %r75, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r73, %r22;
mov.f32 %f72, %f73;
@%p10 bra BB136_11;

BB136_12:
mov.f32 %f71, %f72;
sub.s32 %r74, %r75, %r10;
setp.ge.s32	%p11, %r74, %r16;
mov.f32 %f70, %f71;
@%p11 bra BB136_14;

BB136_13:
cvt.s64.s32	%rd30, %r76;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.s8 %r63, [%rd29];

	cvt.u16.u32	%rs12, %r63;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f31, %rs13;
mul.wide.s32 %rd31, %r74, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f71, %f32, %f31, %f71;
add.s32 %r76, %r76, 16;
add.s32 %r75, %r75, 16;
sub.s32 %r74, %r75, %r10;
setp.lt.s32	%p12, %r74, %r16;
mov.f32 %f70, %f71;
@%p12 bra BB136_13;

BB136_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB136_15:
setp.lt.s32	%p13, %r72, %r34;
@%p13 bra BB136_5;

BB136_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB136_20;
bra.uni BB136_17;

BB136_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd4], %f74;
sub.s32 %r65, %r44, %r35;
mul.lo.s32 %r66, %r65, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r67, 0, %r66, %p16;
mad.lo.s32 %r68, %r8, %r38, %r67;
mul.wide.s32 %rd35, %r68, 4;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB136_19;

ld.global.f32 %f65, [%rd6];
fma.rn.f32 %f74, %f65, %f11, %f74;
st.shared.f32 [%rd4], %f74;

BB136_19:
st.global.f32 [%rd6], %f74;

BB136_20:
mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 3;
add.s32 %r71, %r70, %r71;
setp.lt.s32	%p18, %r71, %r35;
@%p18 bra BB136_2;

BB136_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB137_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r70, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB137_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r70;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB137_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r71, 0;
st.shared.u32 [%rd2], %r71;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB137_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB137_5:
mov.u32 %r11, %r71;
add.s32 %r71, %r11, 256;
min.s32 %r12, %r71, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
cvt.s64.s32	%rd18, %r14;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB137_8;
bra.uni BB137_6;

BB137_8:
ld.global.s8 %rs2, [%rd4];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r56, %r6, %r14;
cvt.s64.s32	%rd19, %r56;
add.s64 %rd20, %rd1, %rd19;
ld.global.s8 %rs3, [%rd20];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB137_9;

BB137_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB137_9;

ld.global.s8 %rs1, [%rd4];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB137_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB137_15;
bra.uni BB137_10;

BB137_10:
add.s32 %r75, %r10, %r11;
add.s32 %r74, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r72, %r3;
@%p10 bra BB137_12;

BB137_11:
mov.u32 %r18, %r72;
cvt.s64.s32	%rd25, %r75;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.s8 %r58, [%rd21];

	cvt.u16.u32	%rs4, %r58;
cvt.s16.s8 %rs5, %rs4;
cvt.rn.f32.s16	%f20, %rs5;
mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f21, [%rd28];
fma.rn.f32 %f22, %f21, %f20, %f73;
add.s32 %r62, %r75, 16;
cvt.s64.s32	%rd29, %r62;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.s8 %r59, [%rd22];

	cvt.u16.u32	%rs6, %r59;
cvt.s16.s8 %rs7, %rs6;
cvt.rn.f32.s16	%f23, %rs7;
ld.shared.f32 %f24, [%rd28+64];
fma.rn.f32 %f25, %f24, %f23, %f22;
add.s32 %r63, %r75, 32;
cvt.s64.s32	%rd30, %r63;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.s8 %r60, [%rd23];

	cvt.u16.u32	%rs8, %r60;
cvt.s16.s8 %rs9, %rs8;
cvt.rn.f32.s16	%f26, %rs9;
ld.shared.f32 %f27, [%rd28+128];
fma.rn.f32 %f28, %f27, %f26, %f25;
add.s32 %r64, %r75, 48;
cvt.s64.s32	%rd31, %r64;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.s8 %r61, [%rd24];

	cvt.u16.u32	%rs10, %r61;
cvt.s16.s8 %rs11, %rs10;
cvt.rn.f32.s16	%f29, %rs11;
ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f73, %f30, %f29, %f28;
add.s32 %r75, %r75, 64;
add.s32 %r74, %r74, 64;
sub.s32 %r23, %r74, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r72, %r23;
mov.f32 %f72, %f73;
@%p11 bra BB137_11;

BB137_12:
mov.f32 %f71, %f72;
sub.s32 %r73, %r74, %r11;
setp.ge.s32	%p12, %r73, %r17;
mov.f32 %f70, %f71;
@%p12 bra BB137_14;

BB137_13:
cvt.s64.s32	%rd33, %r75;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.s8 %r66, [%rd32];

	cvt.u16.u32	%rs12, %r66;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f31, %rs13;
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f71, %f32, %f31, %f71;
add.s32 %r75, %r75, 16;
add.s32 %r74, %r74, 16;
sub.s32 %r73, %r74, %r11;
setp.lt.s32	%p13, %r73, %r17;
mov.f32 %f70, %f71;
@%p13 bra BB137_13;

BB137_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB137_15:
setp.lt.s32	%p14, %r71, %r35;
@%p14 bra BB137_5;

BB137_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB137_20;
bra.uni BB137_17;

BB137_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd14], %f74;
mad.lo.s32 %r67, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r67, 4;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB137_19;

ld.global.f32 %f65, [%rd5];
fma.rn.f32 %f74, %f9, %f65, %f74;
st.shared.f32 [%rd14], %f74;

BB137_19:
st.global.f32 [%rd5], %f74;

BB137_20:
mov.u32 %r68, %nctaid.x;
shl.b32 %r69, %r68, 3;
add.s32 %r70, %r69, %r70;
setp.lt.s32	%p18, %r70, %r36;
@%p18 bra BB137_2;

BB137_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<77>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB138_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r71, 0;
cvta.to.global.u64 %rd34, %rd8;

BB138_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r71;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB138_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r72, 0;
st.shared.u32 [%rd2], %r72;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB138_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB138_5:
mov.u32 %r10, %r72;
add.s32 %r72, %r10, 256;
min.s32 %r11, %r72, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
cvt.s64.s32	%rd15, %r13;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB138_8;
bra.uni BB138_6;

BB138_8:
ld.global.s8 %rs2, [%rd5];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd3], %f15;
add.s32 %r53, %r5, %r13;
cvt.s64.s32	%rd16, %r53;
add.s64 %rd17, %rd1, %rd16;
ld.global.s8 %rs3, [%rd17];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB138_9;

BB138_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB138_9;

ld.global.s8 %rs1, [%rd5];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB138_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB138_15;
bra.uni BB138_10;

BB138_10:
add.s32 %r76, %r9, %r10;
add.s32 %r75, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r73, %r3;
@%p9 bra BB138_12;

BB138_11:
mov.u32 %r17, %r73;
cvt.s64.s32	%rd22, %r76;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.s8 %r55, [%rd18];

	cvt.u16.u32	%rs4, %r55;
cvt.s16.s8 %rs5, %rs4;
cvt.rn.f32.s16	%f20, %rs5;
mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f21, [%rd25];
fma.rn.f32 %f22, %f21, %f20, %f73;
add.s32 %r59, %r76, 16;
cvt.s64.s32	%rd26, %r59;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.s8 %r56, [%rd19];

	cvt.u16.u32	%rs6, %r56;
cvt.s16.s8 %rs7, %rs6;
cvt.rn.f32.s16	%f23, %rs7;
ld.shared.f32 %f24, [%rd25+64];
fma.rn.f32 %f25, %f24, %f23, %f22;
add.s32 %r60, %r76, 32;
cvt.s64.s32	%rd27, %r60;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.s8 %r57, [%rd20];

	cvt.u16.u32	%rs8, %r57;
cvt.s16.s8 %rs9, %rs8;
cvt.rn.f32.s16	%f26, %rs9;
ld.shared.f32 %f27, [%rd25+128];
fma.rn.f32 %f28, %f27, %f26, %f25;
add.s32 %r61, %r76, 48;
cvt.s64.s32	%rd28, %r61;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.s8 %r58, [%rd21];

	cvt.u16.u32	%rs10, %r58;
cvt.s16.s8 %rs11, %rs10;
cvt.rn.f32.s16	%f29, %rs11;
ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f73, %f30, %f29, %f28;
add.s32 %r76, %r76, 64;
add.s32 %r75, %r75, 64;
sub.s32 %r22, %r75, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r73, %r22;
mov.f32 %f72, %f73;
@%p10 bra BB138_11;

BB138_12:
mov.f32 %f71, %f72;
sub.s32 %r74, %r75, %r10;
setp.ge.s32	%p11, %r74, %r16;
mov.f32 %f70, %f71;
@%p11 bra BB138_14;

BB138_13:
cvt.s64.s32	%rd30, %r76;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.s8 %r63, [%rd29];

	cvt.u16.u32	%rs12, %r63;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f31, %rs13;
mul.wide.s32 %rd31, %r74, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f71, %f32, %f31, %f71;
add.s32 %r76, %r76, 16;
add.s32 %r75, %r75, 16;
sub.s32 %r74, %r75, %r10;
setp.lt.s32	%p12, %r74, %r16;
mov.f32 %f70, %f71;
@%p12 bra BB138_13;

BB138_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB138_15:
setp.lt.s32	%p13, %r72, %r34;
@%p13 bra BB138_5;

BB138_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB138_20;
bra.uni BB138_17;

BB138_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd4], %f74;
sub.s32 %r65, %r44, %r35;
mul.lo.s32 %r66, %r65, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r67, 0, %r66, %p16;
mad.lo.s32 %r68, %r8, %r38, %r67;
mul.wide.s32 %rd35, %r68, 4;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB138_19;

ld.global.f32 %f65, [%rd6];
fma.rn.f32 %f74, %f65, %f11, %f74;
st.shared.f32 [%rd4], %f74;

BB138_19:
st.global.f32 [%rd6], %f74;

BB138_20:
mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 3;
add.s32 %r71, %r70, %r71;
setp.lt.s32	%p18, %r71, %r35;
@%p18 bra BB138_2;

BB138_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<14>;
.reg .f32 %f<75>;
.reg .b32 %r<76>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB139_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r70, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB139_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r70;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB139_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r71, 0;
st.shared.u32 [%rd2], %r71;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB139_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB139_5:
mov.u32 %r11, %r71;
add.s32 %r71, %r11, 256;
min.s32 %r12, %r71, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
cvt.s64.s32	%rd18, %r14;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB139_8;
bra.uni BB139_6;

BB139_8:
ld.global.s8 %rs2, [%rd4];
cvt.rn.f32.s16	%f14, %rs2;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd3], %f15;
add.s32 %r56, %r6, %r14;
cvt.s64.s32	%rd19, %r56;
add.s64 %rd20, %rd1, %rd19;
ld.global.s8 %rs3, [%rd20];
cvt.rn.f32.s16	%f16, %rs3;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB139_9;

BB139_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB139_9;

ld.global.s8 %rs1, [%rd4];
cvt.rn.f32.s16	%f12, %rs1;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB139_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB139_15;
bra.uni BB139_10;

BB139_10:
add.s32 %r75, %r10, %r11;
add.s32 %r74, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f72, 0f00000000;
mov.f32 %f73, %f72;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r72, %r3;
@%p10 bra BB139_12;

BB139_11:
mov.u32 %r18, %r72;
cvt.s64.s32	%rd25, %r75;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.s8 %r58, [%rd21];

	cvt.u16.u32	%rs4, %r58;
cvt.s16.s8 %rs5, %rs4;
cvt.rn.f32.s16	%f20, %rs5;
mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f21, [%rd28];
fma.rn.f32 %f22, %f21, %f20, %f73;
add.s32 %r62, %r75, 16;
cvt.s64.s32	%rd29, %r62;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.s8 %r59, [%rd22];

	cvt.u16.u32	%rs6, %r59;
cvt.s16.s8 %rs7, %rs6;
cvt.rn.f32.s16	%f23, %rs7;
ld.shared.f32 %f24, [%rd28+64];
fma.rn.f32 %f25, %f24, %f23, %f22;
add.s32 %r63, %r75, 32;
cvt.s64.s32	%rd30, %r63;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.s8 %r60, [%rd23];

	cvt.u16.u32	%rs8, %r60;
cvt.s16.s8 %rs9, %rs8;
cvt.rn.f32.s16	%f26, %rs9;
ld.shared.f32 %f27, [%rd28+128];
fma.rn.f32 %f28, %f27, %f26, %f25;
add.s32 %r64, %r75, 48;
cvt.s64.s32	%rd31, %r64;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.s8 %r61, [%rd24];

	cvt.u16.u32	%rs10, %r61;
cvt.s16.s8 %rs11, %rs10;
cvt.rn.f32.s16	%f29, %rs11;
ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f73, %f30, %f29, %f28;
add.s32 %r75, %r75, 64;
add.s32 %r74, %r74, 64;
sub.s32 %r23, %r74, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r72, %r23;
mov.f32 %f72, %f73;
@%p11 bra BB139_11;

BB139_12:
mov.f32 %f71, %f72;
sub.s32 %r73, %r74, %r11;
setp.ge.s32	%p12, %r73, %r17;
mov.f32 %f70, %f71;
@%p12 bra BB139_14;

BB139_13:
cvt.s64.s32	%rd33, %r75;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.s8 %r66, [%rd32];

	cvt.u16.u32	%rs12, %r66;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f31, %rs13;
mul.wide.s32 %rd34, %r73, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f71, %f32, %f31, %f71;
add.s32 %r75, %r75, 16;
add.s32 %r74, %r74, 16;
sub.s32 %r73, %r74, %r11;
setp.lt.s32	%p13, %r73, %r17;
mov.f32 %f70, %f71;
@%p13 bra BB139_13;

BB139_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f70, %f33;
st.shared.f32 [%rd2], %f34;

BB139_15:
setp.lt.s32	%p14, %r71, %r35;
@%p14 bra BB139_5;

BB139_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB139_20;
bra.uni BB139_17;

BB139_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f74, %f64, %f63;
st.shared.f32 [%rd14], %f74;
mad.lo.s32 %r67, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r67, 4;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB139_19;

ld.global.f32 %f65, [%rd5];
fma.rn.f32 %f74, %f9, %f65, %f74;
st.shared.f32 [%rd14], %f74;

BB139_19:
st.global.f32 [%rd5], %f74;

BB139_20:
mov.u32 %r68, %nctaid.x;
shl.b32 %r69, %r68, 3;
add.s32 %r70, %r69, %r70;
setp.lt.s32	%p18, %r70, %r36;
@%p18 bra BB139_2;

BB139_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<134>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd34;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB140_23;

cvta.to.global.u64 %rd2, %rd35;
cvta.to.global.u64 %rd3, %rd36;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd37, %r58, 512;
mov.u64 %rd38, _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 4;
add.s64 %rd4, %rd39, %rd40;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 8;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd41, %r61, 4;
mov.u64 %rd42, _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd42, %rd41;
mul.wide.s32 %rd43, %r10, 4;
add.s64 %rd6, %rd42, %rd43;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
shl.b32 %r64, %r59, 7;
add.s32 %r11, %r63, %r64;
shl.b32 %r65, %r45, 2;
cvt.s64.s32	%rd7, %r65;
add.s32 %r66, %r8, 3;
mad.lo.s32 %r67, %r45, %r66, %r2;
add.s32 %r12, %r67, %r64;
add.s32 %r68, %r8, 2;
mad.lo.s32 %r69, %r45, %r68, %r2;
add.s32 %r13, %r69, %r64;
add.s32 %r70, %r8, 1;
mad.lo.s32 %r71, %r45, %r70, %r2;
add.s32 %r14, %r71, %r64;
neg.s32 %r15, %r10;
mov.u32 %r124, 0;
mov.u32 %r123, %r124;

BB140_2:
add.s32 %r74, %r64, %r124;
setp.ge.s32	%p4, %r74, %r47;
@%p4 bra BB140_23;

mov.u32 %r125, 0;
st.shared.u32 [%rd4], %r125;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB140_17;

mov.u32 %r126, %r8;

BB140_5:
mov.u32 %r19, %r126;
add.s32 %r77, %r19, 256;
min.s32 %r78, %r77, %r48;
min.s32 %r20, %r78, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r79, %r21, %r46;
add.s32 %r80, %r20, -128;
setp.lt.s32	%p6, %r21, %r80;
cvt.s64.s32	%rd44, %r79;
add.s64 %rd8, %rd2, %rd44;
@%p6 bra BB140_8;
bra.uni BB140_6;

BB140_8:
ld.global.s8 %rs10, [%rd8];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
ld.global.s8 %rs11, [%rd8+128];
st.shared.f32 [%rd5], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB140_9;

BB140_6:
setp.ge.s32	%p7, %r21, %r20;
@%p7 bra BB140_9;

ld.global.s8 %rs9, [%rd8];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB140_9:
add.s32 %r84, %r74, %r2;
setp.lt.s32	%p1, %r84, %r47;
bar.sync 0;
@!%p1 bra BB140_16;
bra.uni BB140_10;

BB140_10:
mul.lo.s32 %r86, %r45, %r125;
shl.b32 %r87, %r86, 8;
mov.u32 %r88, %nctaid.x;
mul.lo.s32 %r89, %r88, %r123;
shl.b32 %r90, %r89, 7;
add.s32 %r91, %r11, %r90;
add.s32 %r92, %r91, %r87;
cvt.s64.s32	%rd45, %r92;
add.s64 %rd62, %rd1, %rd45;
add.s32 %r93, %r12, %r90;
add.s32 %r94, %r93, %r87;
cvt.s64.s32	%rd46, %r94;
add.s64 %rd61, %rd1, %rd46;
add.s32 %r95, %r13, %r90;
add.s32 %r96, %r95, %r87;
cvt.s64.s32	%rd47, %r96;
add.s64 %rd60, %rd1, %rd47;
add.s32 %r97, %r14, %r90;
add.s32 %r98, %r97, %r87;
cvt.s64.s32	%rd48, %r98;
add.s64 %rd59, %rd1, %rd48;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r132, %r19, %r45, %r84;
sub.s32 %r23, %r20, %r19;
add.s32 %r103, %r23, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r127, 0;
setp.lt.s32	%p8, %r103, 1;
mov.u32 %r130, %r10;
mov.u32 %r131, %r10;
@%p8 bra BB140_12;

BB140_11:
mov.u32 %r26, %r131;
ld.global.s8 %rs12, [%rd62];
cvt.rn.f32.s16	%f20, %rs12;
ld.shared.f32 %f21, [%rd63];
fma.rn.f32 %f22, %f20, %f21, %f44;
ld.global.s8 %rs13, [%rd59];
cvt.rn.f32.s16	%f23, %rs13;
ld.shared.f32 %f24, [%rd63+4];
fma.rn.f32 %f25, %f23, %f24, %f22;
ld.global.s8 %rs14, [%rd60];
cvt.rn.f32.s16	%f26, %rs14;
ld.shared.f32 %f27, [%rd63+8];
fma.rn.f32 %f28, %f26, %f27, %f25;
ld.global.s8 %rs15, [%rd61];
cvt.rn.f32.s16	%f29, %rs15;
ld.shared.f32 %f30, [%rd63+12];
fma.rn.f32 %f44, %f29, %f30, %f28;
add.s32 %r28, %r26, 4;
add.s32 %r132, %r132, %r65;
add.s64 %rd63, %rd63, 16;
add.s64 %rd62, %rd62, %rd7;
add.s64 %rd61, %rd61, %rd7;
add.s64 %rd60, %rd60, %rd7;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r127, %r127, 4;
setp.lt.s32	%p9, %r127, %r103;
mov.u32 %r130, %r28;
mov.u32 %r131, %r28;
mov.f32 %f43, %f44;
@%p9 bra BB140_11;

BB140_12:
mov.f32 %f41, %f43;
sub.s32 %r105, %r130, %r10;
setp.ge.s32	%p10, %r105, %r23;
@%p10 bra BB140_15;

mul.wide.s32 %rd49, %r130, 4;
add.s64 %rd65, %rd42, %rd49;
add.s32 %r133, %r15, %r130;
cvt.s64.s32	%rd51, %r132;
add.s64 %rd64, %rd1, %rd51;
cvt.s64.s32	%rd26, %r45;
mov.f32 %f42, %f41;

BB140_14:
ld.global.s8 %rs16, [%rd64];
cvt.rn.f32.s16	%f31, %rs16;
ld.shared.f32 %f32, [%rd65];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd65, %rd65, 4;
add.s64 %rd64, %rd64, %rd26;
add.s32 %r133, %r133, 1;
setp.lt.s32	%p11, %r133, %r23;
mov.f32 %f41, %f42;
@%p11 bra BB140_14;

BB140_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB140_16:
setp.lt.s32	%p12, %r77, %r9;
add.s32 %r125, %r125, 1;
mov.u32 %r126, %r77;
@%p12 bra BB140_5;

BB140_17:
add.s32 %r107, %r1, 127;
setp.lt.u32	%p2, %r107, 255;
bar.sync 0;
add.s32 %r111, %r74, %r2;
setp.lt.s32	%p13, %r111, %r47;
and.pred %p14, %p13, %p2;
@!%p14 bra BB140_22;
bra.uni BB140_18;

BB140_18:
setp.neu.f32	%p15, %f11, 0f00000000;
mov.u32 %r116, 1;
sub.s32 %r117, %r116, %r47;
mul.lo.s32 %r118, %r117, %r44;
setp.gt.s32	%p16, %r44, -1;
selp.b32	%r119, 0, %r118, %p16;
mad.lo.s32 %r120, %r111, %r44, %r119;
mul.wide.s32 %rd52, %r120, 4;
add.s64 %rd31, %rd3, %rd52;
@%p15 bra BB140_20;
bra.uni BB140_19;

BB140_20:
ld.global.f32 %f35, [%rd31];
add.s64 %rd58, %rd38, %rd40;
ld.shared.f32 %f36, [%rd58];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd58], %f45;
bra.uni BB140_21;

BB140_19:
add.s64 %rd55, %rd38, %rd40;
ld.shared.f32 %f45, [%rd55];

BB140_21:
st.global.f32 [%rd31], %f45;

BB140_22:
bar.sync 0;
mov.u32 %r121, %nctaid.x;
shl.b32 %r122, %r121, 7;
add.s32 %r124, %r122, %r124;
setp.lt.s32	%p17, %r124, %r47;
add.s32 %r123, %r123, 1;
@%p17 bra BB140_2;

BB140_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<127>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r50, %r51}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r52, %r53}, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r49, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd34;
cvta.to.global.u64 %rd2, %rd35;
mov.u32 %r1, %tid.x;
shr.s32 %r54, %r1, 31;
shr.u32 %r55, %r54, 25;
add.s32 %r56, %r1, %r55;
and.b32 %r57, %r56, -128;
sub.s32 %r2, %r1, %r57;
setp.lt.s32	%p3, %r52, 1;
@%p3 bra BB141_23;

cvta.to.global.u64 %rd3, %rd36;
shr.s32 %r63, %r56, 7;
mov.u32 %r64, %ctaid.x;
mul.wide.s32 %rd37, %r63, 512;
mov.u64 %rd38, _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd39, %rd38, %rd37;
mul.wide.s32 %rd40, %r2, 4;
add.s64 %rd4, %rd39, %rd40;
mul.lo.s32 %r8, %r63, %r53;
add.s32 %r65, %r63, 1;
mul.lo.s32 %r9, %r65, %r53;
shl.b32 %r10, %r63, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd41, %r66, 4;
mov.u64 %rd42, _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd42, %rd41;
shl.b32 %r11, %r50, 2;
mul.wide.s32 %rd43, %r10, 4;
add.s64 %rd6, %rd42, %rd43;
mul.lo.s32 %r67, %r53, %r50;
mad.lo.s32 %r68, %r67, %r63, %r2;
shl.b32 %r69, %r64, 7;
add.s32 %r12, %r68, %r69;
cvt.s64.s32	%rd7, %r11;
add.s32 %r70, %r8, 3;
mad.lo.s32 %r71, %r50, %r70, %r2;
add.s32 %r13, %r71, %r69;
add.s32 %r72, %r8, 2;
mad.lo.s32 %r73, %r50, %r72, %r2;
add.s32 %r14, %r73, %r69;
add.s32 %r74, %r8, 1;
mad.lo.s32 %r75, %r50, %r74, %r2;
add.s32 %r15, %r75, %r69;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd8, %r50;
mov.u32 %r117, 0;
mov.u32 %r116, %r117;

BB141_2:
add.s32 %r19, %r69, %r117;
setp.ge.s32	%p4, %r19, %r52;
@%p4 bra BB141_23;

add.s32 %r20, %r19, %r2;
mov.u32 %r118, 0;
st.shared.u32 [%rd4], %r118;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB141_17;

mov.u32 %r80, %nctaid.x;
mul.lo.s32 %r81, %r80, %r116;
shl.b32 %r82, %r81, 7;
add.s32 %r21, %r14, %r82;
add.s32 %r22, %r15, %r82;
mov.u32 %r119, %r8;

BB141_5:
mov.u32 %r24, %r119;
add.s32 %r83, %r24, 256;
min.s32 %r84, %r83, %r53;
min.s32 %r25, %r84, %r9;
bar.sync 0;
add.s32 %r26, %r24, %r2;
mov.u32 %r85, 1;
sub.s32 %r86, %r85, %r53;
mul.lo.s32 %r87, %r86, %r51;
setp.gt.s32	%p6, %r51, -1;
selp.b32	%r88, 0, %r87, %p6;
mad.lo.s32 %r27, %r26, %r51, %r88;
add.s32 %r89, %r25, -128;
setp.lt.s32	%p7, %r26, %r89;
cvt.s64.s32	%rd44, %r27;
add.s64 %rd9, %rd2, %rd44;
@%p7 bra BB141_8;
bra.uni BB141_6;

BB141_8:
ld.global.s8 %rs10, [%rd9];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f14, %f10;
st.shared.f32 [%rd5], %f15;
shl.b32 %r90, %r51, 7;
add.s32 %r91, %r27, %r90;
cvt.s64.s32	%rd45, %r91;
add.s64 %rd46, %rd2, %rd45;
ld.global.s8 %rs11, [%rd46];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f16, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB141_9;

BB141_6:
setp.ge.s32	%p8, %r26, %r25;
@%p8 bra BB141_9;

ld.global.s8 %rs9, [%rd9];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB141_9:
setp.lt.s32	%p1, %r20, %r52;
bar.sync 0;
@!%p1 bra BB141_16;
bra.uni BB141_10;

BB141_10:
mul.lo.s32 %r93, %r50, %r118;
shl.b32 %r94, %r93, 8;
add.s32 %r98, %r12, %r82;
add.s32 %r99, %r98, %r94;
cvt.s64.s32	%rd47, %r99;
add.s64 %rd64, %rd1, %rd47;
add.s32 %r100, %r13, %r82;
add.s32 %r101, %r100, %r94;
cvt.s64.s32	%rd48, %r101;
add.s64 %rd63, %rd1, %rd48;
add.s32 %r102, %r21, %r94;
cvt.s64.s32	%rd49, %r102;
add.s64 %rd62, %rd1, %rd49;
add.s32 %r103, %r22, %r94;
cvt.s64.s32	%rd50, %r103;
add.s64 %rd61, %rd1, %rd50;
mov.u64 %rd65, %rd6;
mad.lo.s32 %r125, %r24, %r50, %r20;
sub.s32 %r29, %r25, %r24;
add.s32 %r104, %r29, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r120, 0;
setp.lt.s32	%p9, %r104, 1;
mov.u32 %r123, %r10;
mov.u32 %r124, %r10;
@%p9 bra BB141_12;

BB141_11:
mov.u32 %r31, %r124;
ld.global.s8 %rs12, [%rd64];
cvt.rn.f32.s16	%f20, %rs12;
ld.shared.f32 %f21, [%rd65];
fma.rn.f32 %f22, %f20, %f21, %f44;
ld.global.s8 %rs13, [%rd61];
cvt.rn.f32.s16	%f23, %rs13;
ld.shared.f32 %f24, [%rd65+4];
fma.rn.f32 %f25, %f23, %f24, %f22;
ld.global.s8 %rs14, [%rd62];
cvt.rn.f32.s16	%f26, %rs14;
ld.shared.f32 %f27, [%rd65+8];
fma.rn.f32 %f28, %f26, %f27, %f25;
ld.global.s8 %rs15, [%rd63];
cvt.rn.f32.s16	%f29, %rs15;
ld.shared.f32 %f30, [%rd65+12];
fma.rn.f32 %f44, %f29, %f30, %f28;
add.s32 %r33, %r31, 4;
add.s32 %r125, %r125, %r11;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd7;
add.s64 %rd63, %rd63, %rd7;
add.s64 %rd62, %rd62, %rd7;
add.s64 %rd61, %rd61, %rd7;
add.s32 %r120, %r120, 4;
setp.lt.s32	%p10, %r120, %r104;
mov.u32 %r123, %r33;
mov.u32 %r124, %r33;
mov.f32 %f43, %f44;
@%p10 bra BB141_11;

BB141_12:
mov.f32 %f41, %f43;
sub.s32 %r106, %r123, %r10;
setp.ge.s32	%p11, %r106, %r29;
@%p11 bra BB141_15;

mul.wide.s32 %rd51, %r123, 4;
add.s64 %rd67, %rd42, %rd51;
add.s32 %r126, %r16, %r123;
cvt.s64.s32	%rd53, %r125;
add.s64 %rd66, %rd1, %rd53;
mov.f32 %f42, %f41;

BB141_14:
ld.global.s8 %rs16, [%rd66];
cvt.rn.f32.s16	%f31, %rs16;
ld.shared.f32 %f32, [%rd67];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd67, %rd67, 4;
add.s64 %rd66, %rd66, %rd8;
add.s32 %r126, %r126, 1;
setp.lt.s32	%p12, %r126, %r29;
mov.f32 %f41, %f42;
@%p12 bra BB141_14;

BB141_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB141_16:
setp.lt.s32	%p13, %r83, %r9;
add.s32 %r118, %r118, 1;
mov.u32 %r119, %r83;
@%p13 bra BB141_5;

BB141_17:
add.s32 %r108, %r1, 127;
setp.lt.u32	%p2, %r108, 255;
bar.sync 0;
setp.lt.s32	%p14, %r20, %r52;
and.pred %p15, %p14, %p2;
@!%p15 bra BB141_22;
bra.uni BB141_18;

BB141_18:
setp.neu.f32	%p16, %f11, 0f00000000;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r52;
mul.lo.s32 %r111, %r110, %r49;
setp.gt.s32	%p17, %r49, -1;
selp.b32	%r112, 0, %r111, %p17;
mad.lo.s32 %r113, %r20, %r49, %r112;
mul.wide.s32 %rd54, %r113, 4;
add.s64 %rd31, %rd3, %rd54;
@%p16 bra BB141_20;
bra.uni BB141_19;

BB141_20:
ld.global.f32 %f35, [%rd31];
add.s64 %rd60, %rd38, %rd40;
ld.shared.f32 %f36, [%rd60];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd60], %f45;
bra.uni BB141_21;

BB141_19:
add.s64 %rd57, %rd38, %rd40;
ld.shared.f32 %f45, [%rd57];

BB141_21:
st.global.f32 [%rd31], %f45;

BB141_22:
bar.sync 0;
mov.u32 %r114, %nctaid.x;
shl.b32 %r115, %r114, 7;
add.s32 %r117, %r115, %r117;
setp.lt.s32	%p18, %r117, %r52;
add.s32 %r116, %r116, 1;
@%p18 bra BB141_2;

BB141_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<118>;
.reg .b64 %rd<68>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd33, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd1, %rd35;
ld.global.f32 %f1, [%rd38];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 25;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -128;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB142_23;

cvta.to.global.u64 %rd2, %rd34;
cvta.to.global.u64 %rd3, %rd36;
cvta.to.global.u64 %rd4, %rd37;
shr.s32 %r60, %r53, 7;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd39, %r60, 512;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd5, %rd41, %rd42;
mul.lo.s32 %r8, %r60, %r50;
add.s32 %r62, %r60, 1;
mul.lo.s32 %r9, %r62, %r50;
shl.b32 %r10, %r60, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd43, %r63, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd44, %rd43;
shl.b32 %r11, %r47, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd7, %rd44, %rd45;
mul.lo.s32 %r64, %r50, %r47;
mad.lo.s32 %r65, %r64, %r60, %r2;
shl.b32 %r66, %r61, 7;
add.s32 %r12, %r65, %r66;
cvt.s64.s32	%rd8, %r11;
add.s32 %r67, %r8, 3;
mad.lo.s32 %r68, %r47, %r67, %r2;
add.s32 %r13, %r68, %r66;
add.s32 %r69, %r8, 2;
mad.lo.s32 %r70, %r47, %r69, %r2;
add.s32 %r14, %r70, %r66;
add.s32 %r71, %r8, 1;
mad.lo.s32 %r72, %r47, %r71, %r2;
add.s32 %r15, %r72, %r66;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r47;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB142_2:
add.s32 %r19, %r66, %r108;
setp.ge.s32	%p4, %r19, %r49;
@%p4 bra BB142_23;

add.s32 %r20, %r19, %r2;
mov.u32 %r109, 0;
st.shared.u32 [%rd5], %r109;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB142_17;

mov.u32 %r110, %r8;

BB142_5:
mov.u32 %r22, %r110;
add.s32 %r77, %r22, 256;
min.s32 %r78, %r77, %r50;
min.s32 %r23, %r78, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mul.lo.s32 %r79, %r24, %r48;
add.s32 %r80, %r23, -128;
setp.lt.s32	%p6, %r24, %r80;
cvt.s64.s32	%rd46, %r79;
add.s64 %rd10, %rd3, %rd46;
@%p6 bra BB142_8;
bra.uni BB142_6;

BB142_8:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
ld.global.s8 %rs11, [%rd10+128];
st.shared.f32 [%rd6], %f15;
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB142_9;

BB142_6:
setp.ge.s32	%p7, %r24, %r23;
@%p7 bra BB142_9;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB142_9:
setp.lt.s32	%p1, %r20, %r49;
bar.sync 0;
@!%p1 bra BB142_16;
bra.uni BB142_10;

BB142_10:
mul.lo.s32 %r82, %r47, %r109;
shl.b32 %r83, %r82, 8;
mov.u32 %r84, %nctaid.x;
mul.lo.s32 %r85, %r84, %r107;
shl.b32 %r86, %r85, 7;
add.s32 %r87, %r12, %r86;
add.s32 %r88, %r87, %r83;
cvt.s64.s32	%rd47, %r88;
add.s64 %rd64, %rd1, %rd47;
add.s32 %r89, %r13, %r86;
add.s32 %r90, %r89, %r83;
cvt.s64.s32	%rd48, %r90;
add.s64 %rd63, %rd1, %rd48;
add.s32 %r91, %r14, %r86;
add.s32 %r92, %r91, %r83;
cvt.s64.s32	%rd49, %r92;
add.s64 %rd62, %rd1, %rd49;
add.s32 %r93, %r15, %r86;
add.s32 %r94, %r93, %r83;
cvt.s64.s32	%rd50, %r94;
add.s64 %rd61, %rd1, %rd50;
mov.u64 %rd65, %rd7;
mad.lo.s32 %r116, %r22, %r47, %r20;
sub.s32 %r26, %r23, %r22;
add.s32 %r95, %r26, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r111, 0;
setp.lt.s32	%p8, %r95, 1;
mov.u32 %r114, %r10;
mov.u32 %r115, %r10;
@%p8 bra BB142_12;

BB142_11:
mov.u32 %r28, %r115;
ld.global.s8 %rs12, [%rd64];
cvt.rn.f32.s16	%f20, %rs12;
ld.shared.f32 %f21, [%rd65];
fma.rn.f32 %f22, %f20, %f21, %f44;
ld.global.s8 %rs13, [%rd61];
cvt.rn.f32.s16	%f23, %rs13;
ld.shared.f32 %f24, [%rd65+4];
fma.rn.f32 %f25, %f23, %f24, %f22;
ld.global.s8 %rs14, [%rd62];
cvt.rn.f32.s16	%f26, %rs14;
ld.shared.f32 %f27, [%rd65+8];
fma.rn.f32 %f28, %f26, %f27, %f25;
ld.global.s8 %rs15, [%rd63];
cvt.rn.f32.s16	%f29, %rs15;
ld.shared.f32 %f30, [%rd65+12];
fma.rn.f32 %f44, %f29, %f30, %f28;
add.s32 %r30, %r28, 4;
add.s32 %r116, %r116, %r11;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd8;
add.s64 %rd63, %rd63, %rd8;
add.s64 %rd62, %rd62, %rd8;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p9, %r111, %r95;
mov.u32 %r114, %r30;
mov.u32 %r115, %r30;
mov.f32 %f43, %f44;
@%p9 bra BB142_11;

BB142_12:
mov.f32 %f41, %f43;
sub.s32 %r97, %r114, %r10;
setp.ge.s32	%p10, %r97, %r26;
@%p10 bra BB142_15;

mul.wide.s32 %rd51, %r114, 4;
add.s64 %rd67, %rd44, %rd51;
add.s32 %r117, %r16, %r114;
cvt.s64.s32	%rd53, %r116;
add.s64 %rd66, %rd1, %rd53;
mov.f32 %f42, %f41;

BB142_14:
ld.global.s8 %rs16, [%rd66];
cvt.rn.f32.s16	%f31, %rs16;
ld.shared.f32 %f32, [%rd67];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd67, %rd67, 4;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p11, %r117, %r26;
mov.f32 %f41, %f42;
@%p11 bra BB142_14;

BB142_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB142_16:
setp.lt.s32	%p12, %r77, %r9;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r77;
@%p12 bra BB142_5;

BB142_17:
add.s32 %r99, %r1, 127;
setp.lt.u32	%p2, %r99, 255;
bar.sync 0;
setp.lt.s32	%p13, %r20, %r49;
and.pred %p14, %p13, %p2;
@!%p14 bra BB142_22;
bra.uni BB142_18;

BB142_18:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r49;
mul.lo.s32 %r102, %r101, %r46;
setp.gt.s32	%p15, %r46, -1;
selp.b32	%r103, 0, %r102, %p15;
mad.lo.s32 %r104, %r20, %r46, %r103;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p16, %f8, 0f00000000;
mul.wide.s32 %rd54, %r104, 4;
add.s64 %rd32, %rd4, %rd54;
@%p16 bra BB142_20;
bra.uni BB142_19;

BB142_20:
ld.global.f32 %f35, [%rd32];
add.s64 %rd60, %rd40, %rd42;
ld.shared.f32 %f36, [%rd60];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd60], %f45;
bra.uni BB142_21;

BB142_19:
add.s64 %rd57, %rd40, %rd42;
ld.shared.f32 %f45, [%rd57];

BB142_21:
st.global.f32 [%rd32], %f45;

BB142_22:
bar.sync 0;
mov.u32 %r105, %nctaid.x;
shl.b32 %r106, %r105, 7;
add.s32 %r108, %r106, %r108;
setp.lt.s32	%p17, %r108, %r49;
add.s32 %r107, %r107, 1;
@%p17 bra BB142_2;

BB142_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<17>;
.reg .f32 %f<46>;
.reg .b32 %r<124>;
.reg .b64 %rd<70>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r50, %r51}, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r47, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd37, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd34, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd36, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd35, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd33, [_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd38, %rd33;
cvta.to.global.u64 %rd1, %rd35;
cvta.to.global.u64 %rd2, %rd36;
ld.global.f32 %f1, [%rd38];
mov.u32 %r1, %tid.x;
shr.s32 %r52, %r1, 31;
shr.u32 %r53, %r52, 25;
add.s32 %r54, %r1, %r53;
and.b32 %r55, %r54, -128;
sub.s32 %r2, %r1, %r55;
setp.lt.s32	%p3, %r50, 1;
@%p3 bra BB143_23;

cvta.to.global.u64 %rd3, %rd34;
cvta.to.global.u64 %rd4, %rd37;
shr.s32 %r61, %r54, 7;
mov.u32 %r62, %ctaid.x;
mul.wide.s32 %rd39, %r61, 512;
mov.u64 %rd40, _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd41, %rd40, %rd39;
mul.wide.s32 %rd42, %r2, 4;
add.s64 %rd5, %rd41, %rd42;
mul.lo.s32 %r8, %r61, %r51;
add.s32 %r63, %r61, 1;
mul.lo.s32 %r9, %r63, %r51;
shl.b32 %r10, %r61, 8;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd43, %r64, 4;
mov.u64 %rd44, _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd44, %rd43;
shl.b32 %r11, %r48, 2;
mul.wide.s32 %rd45, %r10, 4;
add.s64 %rd7, %rd44, %rd45;
mul.lo.s32 %r65, %r51, %r48;
mad.lo.s32 %r66, %r65, %r61, %r2;
shl.b32 %r67, %r62, 7;
add.s32 %r12, %r66, %r67;
cvt.s64.s32	%rd8, %r11;
add.s32 %r68, %r8, 3;
mad.lo.s32 %r69, %r48, %r68, %r2;
add.s32 %r13, %r69, %r67;
add.s32 %r70, %r8, 2;
mad.lo.s32 %r71, %r48, %r70, %r2;
add.s32 %r14, %r71, %r67;
add.s32 %r72, %r8, 1;
mad.lo.s32 %r73, %r48, %r72, %r2;
add.s32 %r15, %r73, %r67;
neg.s32 %r16, %r10;
cvt.s64.s32	%rd9, %r48;
mov.u32 %r114, 0;
mov.u32 %r113, %r114;

BB143_2:
add.s32 %r19, %r67, %r114;
setp.ge.s32	%p4, %r19, %r50;
@%p4 bra BB143_23;

add.s32 %r20, %r19, %r2;
mov.u32 %r115, 0;
st.shared.u32 [%rd5], %r115;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB143_17;

mov.u32 %r116, %r8;

BB143_5:
mov.u32 %r22, %r116;
add.s32 %r78, %r22, 256;
min.s32 %r79, %r78, %r51;
min.s32 %r23, %r79, %r9;
bar.sync 0;
add.s32 %r24, %r22, %r2;
mov.u32 %r80, 1;
sub.s32 %r81, %r80, %r51;
mul.lo.s32 %r82, %r81, %r49;
setp.gt.s32	%p6, %r49, -1;
selp.b32	%r83, 0, %r82, %p6;
mad.lo.s32 %r25, %r24, %r49, %r83;
add.s32 %r84, %r23, -128;
setp.lt.s32	%p7, %r24, %r84;
cvt.s64.s32	%rd46, %r25;
add.s64 %rd10, %rd2, %rd46;
@%p7 bra BB143_8;
bra.uni BB143_6;

BB143_8:
ld.global.s8 %rs10, [%rd10];
cvt.rn.f32.s16	%f14, %rs10;
mul.f32 %f15, %f1, %f14;
st.shared.f32 [%rd6], %f15;
shl.b32 %r85, %r49, 7;
add.s32 %r86, %r25, %r85;
cvt.s64.s32	%rd47, %r86;
add.s64 %rd48, %rd2, %rd47;
ld.global.s8 %rs11, [%rd48];
cvt.rn.f32.s16	%f16, %rs11;
mul.f32 %f17, %f1, %f16;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB143_9;

BB143_6:
setp.ge.s32	%p8, %r24, %r23;
@%p8 bra BB143_9;

ld.global.s8 %rs9, [%rd10];
cvt.rn.f32.s16	%f12, %rs9;
mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB143_9:
setp.lt.s32	%p1, %r20, %r50;
bar.sync 0;
@!%p1 bra BB143_16;
bra.uni BB143_10;

BB143_10:
mul.lo.s32 %r88, %r48, %r115;
shl.b32 %r89, %r88, 8;
mov.u32 %r90, %nctaid.x;
mul.lo.s32 %r91, %r90, %r113;
shl.b32 %r92, %r91, 7;
add.s32 %r93, %r12, %r92;
add.s32 %r94, %r93, %r89;
cvt.s64.s32	%rd49, %r94;
add.s64 %rd66, %rd1, %rd49;
add.s32 %r95, %r13, %r92;
add.s32 %r96, %r95, %r89;
cvt.s64.s32	%rd50, %r96;
add.s64 %rd65, %rd1, %rd50;
add.s32 %r97, %r14, %r92;
add.s32 %r98, %r97, %r89;
cvt.s64.s32	%rd51, %r98;
add.s64 %rd64, %rd1, %rd51;
add.s32 %r99, %r15, %r92;
add.s32 %r100, %r99, %r89;
cvt.s64.s32	%rd52, %r100;
add.s64 %rd63, %rd1, %rd52;
mov.u64 %rd67, %rd7;
mad.lo.s32 %r122, %r22, %r48, %r20;
sub.s32 %r27, %r23, %r22;
add.s32 %r101, %r27, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r117, 0;
setp.lt.s32	%p9, %r101, 1;
mov.u32 %r120, %r10;
mov.u32 %r121, %r10;
@%p9 bra BB143_12;

BB143_11:
mov.u32 %r29, %r121;
ld.global.s8 %rs12, [%rd66];
cvt.rn.f32.s16	%f20, %rs12;
ld.shared.f32 %f21, [%rd67];
fma.rn.f32 %f22, %f20, %f21, %f44;
ld.global.s8 %rs13, [%rd63];
cvt.rn.f32.s16	%f23, %rs13;
ld.shared.f32 %f24, [%rd67+4];
fma.rn.f32 %f25, %f23, %f24, %f22;
ld.global.s8 %rs14, [%rd64];
cvt.rn.f32.s16	%f26, %rs14;
ld.shared.f32 %f27, [%rd67+8];
fma.rn.f32 %f28, %f26, %f27, %f25;
ld.global.s8 %rs15, [%rd65];
cvt.rn.f32.s16	%f29, %rs15;
ld.shared.f32 %f30, [%rd67+12];
fma.rn.f32 %f44, %f29, %f30, %f28;
add.s32 %r31, %r29, 4;
add.s32 %r122, %r122, %r11;
add.s64 %rd67, %rd67, 16;
add.s64 %rd66, %rd66, %rd8;
add.s64 %rd65, %rd65, %rd8;
add.s64 %rd64, %rd64, %rd8;
add.s64 %rd63, %rd63, %rd8;
add.s32 %r117, %r117, 4;
setp.lt.s32	%p10, %r117, %r101;
mov.u32 %r120, %r31;
mov.u32 %r121, %r31;
mov.f32 %f43, %f44;
@%p10 bra BB143_11;

BB143_12:
mov.f32 %f41, %f43;
sub.s32 %r103, %r120, %r10;
setp.ge.s32	%p11, %r103, %r27;
@%p11 bra BB143_15;

mul.wide.s32 %rd53, %r120, 4;
add.s64 %rd69, %rd44, %rd53;
add.s32 %r123, %r16, %r120;
cvt.s64.s32	%rd55, %r122;
add.s64 %rd68, %rd1, %rd55;
mov.f32 %f42, %f41;

BB143_14:
ld.global.s8 %rs16, [%rd68];
cvt.rn.f32.s16	%f31, %rs16;
ld.shared.f32 %f32, [%rd69];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd69, %rd69, 4;
add.s64 %rd68, %rd68, %rd9;
add.s32 %r123, %r123, 1;
setp.lt.s32	%p12, %r123, %r27;
mov.f32 %f41, %f42;
@%p12 bra BB143_14;

BB143_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB143_16:
setp.lt.s32	%p13, %r78, %r9;
add.s32 %r115, %r115, 1;
mov.u32 %r116, %r78;
@%p13 bra BB143_5;

BB143_17:
add.s32 %r105, %r1, 127;
setp.lt.u32	%p2, %r105, 255;
bar.sync 0;
setp.lt.s32	%p14, %r20, %r50;
and.pred %p15, %p14, %p2;
@!%p15 bra BB143_22;
bra.uni BB143_18;

BB143_18:
mov.u32 %r106, 1;
sub.s32 %r107, %r106, %r50;
mul.lo.s32 %r108, %r107, %r47;
setp.gt.s32	%p16, %r47, -1;
selp.b32	%r109, 0, %r108, %p16;
mad.lo.s32 %r110, %r20, %r47, %r109;
ld.global.f32 %f8, [%rd3];
setp.neu.f32	%p17, %f8, 0f00000000;
mul.wide.s32 %rd56, %r110, 4;
add.s64 %rd32, %rd4, %rd56;
@%p17 bra BB143_20;
bra.uni BB143_19;

BB143_20:
ld.global.f32 %f35, [%rd32];
add.s64 %rd62, %rd40, %rd42;
ld.shared.f32 %f36, [%rd62];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd62], %f45;
bra.uni BB143_21;

BB143_19:
add.s64 %rd59, %rd40, %rd42;
ld.shared.f32 %f45, [%rd59];

BB143_21:
st.global.f32 [%rd32], %f45;

BB143_22:
bar.sync 0;
mov.u32 %r111, %nctaid.x;
shl.b32 %r112, %r111, 7;
add.s32 %r114, %r112, %r114;
setp.lt.s32	%p18, %r114, %r50;
add.s32 %r113, %r113, 1;
@%p18 bra BB143_2;

BB143_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<24>;
.reg .f32 %f<45>;
.reg .b32 %r<105>;
.reg .b64 %rd<49>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB144_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r103, %r28, 2;
setp.ge.s32	%p2, %r103, %r20;
@%p2 bra BB144_8;

mov.f32 %f43, 0f00000000;

BB144_3:
mov.u32 %r101, %r103;
mov.u32 %r5, %r101;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB144_5;
bra.uni BB144_4;

BB144_5:
mov.u32 %r104, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r102, %r5;
@%p4 bra BB144_7;

BB144_6:
mov.u32 %r7, %r102;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f43, %f25, %f26, %f43;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p5, %r104, 4;
add.s32 %r10, %r104, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r102, %r10;
@%p7 bra BB144_6;
bra.uni BB144_7;

BB144_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f14, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f15, %rs11;
fma.rn.f32 %f16, %f14, %f15, %f43;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f17, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f18, %rs14;
fma.rn.f32 %f19, %f17, %f18, %f16;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f22, %f20, %f21, %f19;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f43, %f23, %f24, %f22;

BB144_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r103, %r52, %r53, %r5;
setp.lt.s32	%p8, %r103, %r20;
@%p8 bra BB144_3;

BB144_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f43;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 8;
@%p9 bra BB144_11;

bar.sync 0;
add.s32 %r60, %r58, -8;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB144_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r63, %r55, 8;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f28, [%rd34];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB144_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 3;
@%p11 bra BB144_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r69, %r55, 4;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f31, [%rd37];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB144_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 1;
@%p12 bra BB144_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r75, %r55, 2;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f34, [%rd40];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB144_15:
bar.sync 0;
setp.gt.s32	%p13, %r55, 0;
@%p13 bra BB144_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r81, %r55, 1;
mad.lo.s32 %r84, %r81, %r21, %r23;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd43, %rd31, %rd41;
ld.shared.f32 %f37, [%rd43];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB144_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r55, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB144_21;
bra.uni BB144_18;

BB144_18:
shr.s32 %r90, %r16, 31;
cvta.to.global.u64 %rd44, %rd9;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r19;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r24, %r93;
mul.lo.s32 %r99, %r98, %r16;
mul.wide.s32 %rd45, %r99, 4;
add.s64 %rd4, %rd44, %rd45;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f10, 0f00000000;
@%p17 bra BB144_20;

ld.global.f32 %f40, [%rd4];
mul.f32 %f44, %f40, %f10;

BB144_20:
mul.wide.s32 %rd46, %r23, 4;
add.s64 %rd48, %rd31, %rd46;
ld.shared.f32 %f41, [%rd48];
fma.rn.f32 %f42, %f41, %f9, %f44;
st.global.f32 [%rd4], %f42;

BB144_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<24>;
.reg .f32 %f<45>;
.reg .b32 %r<105>;
.reg .b64 %rd<51>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB145_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r103, %r28, 2;
setp.ge.s32	%p2, %r103, %r20;
@%p2 bra BB145_8;

mov.f32 %f43, 0f00000000;

BB145_3:
mov.u32 %r101, %r103;
mov.u32 %r5, %r101;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB145_5;
bra.uni BB145_4;

BB145_5:
mov.u32 %r104, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r102, %r5;
@%p4 bra BB145_7;

BB145_6:
mov.u32 %r7, %r102;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f43, %f24, %f25, %f43;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p5, %r104, 4;
add.s32 %r10, %r104, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r102, %r10;
@%p7 bra BB145_6;
bra.uni BB145_7;

BB145_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f13, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f14, %rs11;
fma.rn.f32 %f15, %f13, %f14, %f43;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f16, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f17, %rs14;
fma.rn.f32 %f18, %f16, %f17, %f15;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f19, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f20, %rs17;
fma.rn.f32 %f21, %f19, %f20, %f18;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f43, %f22, %f23, %f21;

BB145_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r103, %r52, %r53, %r5;
setp.lt.s32	%p8, %r103, %r20;
@%p8 bra BB145_3;

BB145_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f43;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 8;
@%p9 bra BB145_11;

bar.sync 0;
add.s32 %r60, %r58, -8;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB145_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r63, %r55, 8;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f27, [%rd34];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB145_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 3;
@%p11 bra BB145_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r69, %r55, 4;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f30, [%rd37];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB145_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 1;
@%p12 bra BB145_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r75, %r55, 2;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f33, [%rd40];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB145_15:
bar.sync 0;
setp.gt.s32	%p13, %r55, 0;
@%p13 bra BB145_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r81, %r55, 1;
mad.lo.s32 %r84, %r81, %r21, %r23;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd43, %rd31, %rd41;
ld.shared.f32 %f36, [%rd43];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB145_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r55, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB145_21;
bra.uni BB145_18;

BB145_18:
shr.s32 %r90, %r16, 31;
cvta.to.global.u64 %rd44, %rd6;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r19;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r24, %r93;
mul.lo.s32 %r99, %r98, %r16;
ld.global.f32 %f7, [%rd44];
mul.wide.s32 %rd46, %r99, 4;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f7, 0f00000000;
@%p17 bra BB145_20;

ld.global.f32 %f39, [%rd4];
mul.f32 %f44, %f39, %f7;

BB145_20:
cvta.to.global.u64 %rd47, %rd5;
mul.wide.s32 %rd48, %r23, 4;
add.s64 %rd50, %rd31, %rd48;
ld.global.f32 %f40, [%rd47];
ld.shared.f32 %f41, [%rd50];
fma.rn.f32 %f42, %f41, %f40, %f44;
st.global.f32 [%rd4], %f42;

BB145_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<24>;
.reg .f32 %f<36>;
.reg .b32 %r<87>;
.reg .b64 %rd<40>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB146_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r85, %r28, 2;
setp.ge.s32	%p2, %r85, %r20;
@%p2 bra BB146_8;

mov.f32 %f34, 0f00000000;

BB146_3:
mov.u32 %r83, %r85;
mov.u32 %r5, %r83;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB146_5;
bra.uni BB146_4;

BB146_5:
mov.u32 %r86, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r84, %r5;
@%p4 bra BB146_7;

BB146_6:
mov.u32 %r7, %r84;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f34, %f25, %f26, %f34;
add.s32 %r86, %r86, 1;
setp.lt.s32	%p5, %r86, 4;
add.s32 %r10, %r86, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r84, %r10;
@%p7 bra BB146_6;
bra.uni BB146_7;

BB146_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f14, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f15, %rs11;
fma.rn.f32 %f16, %f14, %f15, %f34;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f17, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f18, %rs14;
fma.rn.f32 %f19, %f17, %f18, %f16;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f22, %f20, %f21, %f19;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f34, %f23, %f24, %f22;

BB146_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r85, %r52, %r53, %r5;
setp.lt.s32	%p8, %r85, %r20;
@%p8 bra BB146_3;

BB146_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f34;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 1;
@%p9 bra BB146_11;

bar.sync 0;
add.s32 %r60, %r58, -1;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB146_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r63, %r55, 1;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f28, [%rd34];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB146_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r55, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB146_15;
bra.uni BB146_12;

BB146_12:
shr.s32 %r72, %r16, 31;
cvta.to.global.u64 %rd35, %rd9;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r19;
and.b32 %r75, %r72, %r74;
add.s32 %r80, %r24, %r75;
mul.lo.s32 %r81, %r80, %r16;
mul.wide.s32 %rd36, %r81, 4;
add.s64 %rd4, %rd35, %rd36;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f10, 0f00000000;
@%p14 bra BB146_14;

ld.global.f32 %f31, [%rd4];
mul.f32 %f35, %f31, %f10;

BB146_14:
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd39, %rd31, %rd37;
ld.shared.f32 %f32, [%rd39];
fma.rn.f32 %f33, %f32, %f9, %f35;
st.global.f32 [%rd4], %f33;

BB146_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<36>;
.reg .b32 %r<150>;
.reg .b64 %rd<50>;


ld.param.f32 %f12, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f13, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB147_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r147, %r46, 2;
setp.ge.s32	%p2, %r147, %r38;
@%p2 bra BB147_23;

mov.f32 %f34, 0f00000000;

BB147_3:
mov.u32 %r145, %r147;
mov.u32 %r6, %r145;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB147_17;
bra.uni BB147_4;

BB147_17:
mov.u32 %r148, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r146, %r6;
@%p8 bra BB147_22;

BB147_18:
mov.u32 %r22, %r146;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB147_20;
bra.uni BB147_19;

BB147_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r149, [%rd36];

	bra.uni BB147_21;

BB147_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r149, [%rd34];


BB147_21:
cvt.u16.u32	%rs21, %r149;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f34, %f25, %f26, %f34;
add.s32 %r148, %r148, 1;
setp.lt.s32	%p10, %r148, 4;
add.s32 %r28, %r148, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r146, %r28;
@%p12 bra BB147_18;
bra.uni BB147_22;

BB147_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB147_6;
bra.uni BB147_5;

BB147_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r141, [%rd12];

	bra.uni BB147_7;

BB147_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r141, [%rd10];


BB147_7:
cvt.u16.u32	%rs9, %r141;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f17, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f18, %rs11;
fma.rn.f32 %f2, %f17, %f18, %f34;
add.s32 %r10, %r6, 1;
@%p4 bra BB147_9;
bra.uni BB147_8;

BB147_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r142, [%rd18];

	bra.uni BB147_10;

BB147_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r142, [%rd16];


BB147_10:
cvt.u16.u32	%rs12, %r142;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f19, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f20, %rs14;
fma.rn.f32 %f3, %f19, %f20, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB147_12;
bra.uni BB147_11;

BB147_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r143, [%rd24];

	bra.uni BB147_13;

BB147_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r143, [%rd22];


BB147_13:
cvt.u16.u32	%rs15, %r143;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f21, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f22, %rs17;
fma.rn.f32 %f4, %f21, %f22, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB147_15;
bra.uni BB147_14;

BB147_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r144, [%rd30];

	bra.uni BB147_16;

BB147_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r144, [%rd28];


BB147_16:
cvt.u16.u32	%rs18, %r144;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f34, %f23, %f24, %f4;

BB147_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r147, %r110, %r111, %r6;
setp.lt.s32	%p13, %r147, %r38;
@%p13 bra BB147_3;

BB147_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f34;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 1;
@%p14 bra BB147_26;

bar.sync 0;
add.s32 %r118, %r116, -1;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB147_26;

ld.shared.f32 %f27, [%rd3];
add.s32 %r121, %r113, 1;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f28, [%rd44];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB147_26:
setp.lt.s32	%p16, %r42, %r37;
setp.eq.s32	%p17, %r113, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB147_30;
bra.uni BB147_27;

BB147_27:
shr.s32 %r130, %r34, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r131, 1;
sub.s32 %r132, %r131, %r37;
and.b32 %r133, %r130, %r132;
add.s32 %r138, %r42, %r133;
mul.lo.s32 %r139, %r138, %r34;
mul.wide.s32 %rd46, %r139, 4;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p19, %f13, 0f00000000;
@%p19 bra BB147_29;

ld.global.f32 %f31, [%rd4];
mul.f32 %f35, %f31, %f13;

BB147_29:
mul.wide.s32 %rd47, %r41, 4;
add.s64 %rd49, %rd41, %rd47;
ld.shared.f32 %f32, [%rd49];
fma.rn.f32 %f33, %f32, %f12, %f35;
st.global.f32 [%rd4], %f33;

BB147_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<24>;
.reg .f32 %f<39>;
.reg .b32 %r<93>;
.reg .b64 %rd<43>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB148_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r91, %r28, 2;
setp.ge.s32	%p2, %r91, %r20;
@%p2 bra BB148_8;

mov.f32 %f37, 0f00000000;

BB148_3:
mov.u32 %r89, %r91;
mov.u32 %r5, %r89;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB148_5;
bra.uni BB148_4;

BB148_5:
mov.u32 %r92, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r90, %r5;
@%p4 bra BB148_7;

BB148_6:
mov.u32 %r7, %r90;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f37, %f25, %f26, %f37;
add.s32 %r92, %r92, 1;
setp.lt.s32	%p5, %r92, 4;
add.s32 %r10, %r92, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r90, %r10;
@%p7 bra BB148_6;
bra.uni BB148_7;

BB148_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f14, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f15, %rs11;
fma.rn.f32 %f16, %f14, %f15, %f37;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f17, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f18, %rs14;
fma.rn.f32 %f19, %f17, %f18, %f16;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f22, %f20, %f21, %f19;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f37, %f23, %f24, %f22;

BB148_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r91, %r52, %r53, %r5;
setp.lt.s32	%p8, %r91, %r20;
@%p8 bra BB148_3;

BB148_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f37;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 2;
@%p9 bra BB148_11;

bar.sync 0;
add.s32 %r60, %r58, -2;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB148_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r63, %r55, 2;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f28, [%rd34];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB148_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 0;
@%p11 bra BB148_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r69, %r55, 1;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f31, [%rd37];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB148_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r55, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB148_17;
bra.uni BB148_14;

BB148_14:
shr.s32 %r78, %r16, 31;
cvta.to.global.u64 %rd38, %rd9;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r19;
and.b32 %r81, %r78, %r80;
add.s32 %r86, %r24, %r81;
mul.lo.s32 %r87, %r86, %r16;
mul.wide.s32 %rd39, %r87, 4;
add.s64 %rd4, %rd38, %rd39;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f10, 0f00000000;
@%p15 bra BB148_16;

ld.global.f32 %f34, [%rd4];
mul.f32 %f38, %f34, %f10;

BB148_16:
mul.wide.s32 %rd40, %r23, 4;
add.s64 %rd42, %rd31, %rd40;
ld.shared.f32 %f35, [%rd42];
fma.rn.f32 %f36, %f35, %f9, %f38;
st.global.f32 [%rd4], %f36;

BB148_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<39>;
.reg .b32 %r<156>;
.reg .b64 %rd<53>;


ld.param.f32 %f12, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f13, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB149_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r153, %r46, 2;
setp.ge.s32	%p2, %r153, %r38;
@%p2 bra BB149_23;

mov.f32 %f37, 0f00000000;

BB149_3:
mov.u32 %r151, %r153;
mov.u32 %r6, %r151;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB149_17;
bra.uni BB149_4;

BB149_17:
mov.u32 %r154, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r152, %r6;
@%p8 bra BB149_22;

BB149_18:
mov.u32 %r22, %r152;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB149_20;
bra.uni BB149_19;

BB149_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r155, [%rd36];

	bra.uni BB149_21;

BB149_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r155, [%rd34];


BB149_21:
cvt.u16.u32	%rs21, %r155;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f37, %f25, %f26, %f37;
add.s32 %r154, %r154, 1;
setp.lt.s32	%p10, %r154, 4;
add.s32 %r28, %r154, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r152, %r28;
@%p12 bra BB149_18;
bra.uni BB149_22;

BB149_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB149_6;
bra.uni BB149_5;

BB149_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r147, [%rd12];

	bra.uni BB149_7;

BB149_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r147, [%rd10];


BB149_7:
cvt.u16.u32	%rs9, %r147;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f17, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f18, %rs11;
fma.rn.f32 %f2, %f17, %f18, %f37;
add.s32 %r10, %r6, 1;
@%p4 bra BB149_9;
bra.uni BB149_8;

BB149_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r148, [%rd18];

	bra.uni BB149_10;

BB149_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r148, [%rd16];


BB149_10:
cvt.u16.u32	%rs12, %r148;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f19, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f20, %rs14;
fma.rn.f32 %f3, %f19, %f20, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB149_12;
bra.uni BB149_11;

BB149_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r149, [%rd24];

	bra.uni BB149_13;

BB149_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r149, [%rd22];


BB149_13:
cvt.u16.u32	%rs15, %r149;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f21, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f22, %rs17;
fma.rn.f32 %f4, %f21, %f22, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB149_15;
bra.uni BB149_14;

BB149_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r150, [%rd30];

	bra.uni BB149_16;

BB149_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r150, [%rd28];


BB149_16:
cvt.u16.u32	%rs18, %r150;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f37, %f23, %f24, %f4;

BB149_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r153, %r110, %r111, %r6;
setp.lt.s32	%p13, %r153, %r38;
@%p13 bra BB149_3;

BB149_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f37;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 2;
@%p14 bra BB149_26;

bar.sync 0;
add.s32 %r118, %r116, -2;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB149_26;

ld.shared.f32 %f27, [%rd3];
add.s32 %r121, %r113, 2;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f28, [%rd44];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB149_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 0;
@%p16 bra BB149_28;

ld.shared.f32 %f30, [%rd3];
add.s32 %r127, %r113, 1;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f31, [%rd47];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB149_28:
setp.lt.s32	%p17, %r42, %r37;
setp.eq.s32	%p18, %r113, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB149_32;
bra.uni BB149_29;

BB149_29:
shr.s32 %r136, %r34, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r137, 1;
sub.s32 %r138, %r137, %r37;
and.b32 %r139, %r136, %r138;
add.s32 %r144, %r42, %r139;
mul.lo.s32 %r145, %r144, %r34;
mul.wide.s32 %rd49, %r145, 4;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p20, %f13, 0f00000000;
@%p20 bra BB149_31;

ld.global.f32 %f34, [%rd4];
mul.f32 %f38, %f34, %f13;

BB149_31:
mul.wide.s32 %rd50, %r41, 4;
add.s64 %rd52, %rd41, %rd50;
ld.shared.f32 %f35, [%rd52];
fma.rn.f32 %f36, %f35, %f12, %f38;
st.global.f32 [%rd4], %f36;

BB149_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<24>;
.reg .f32 %f<42>;
.reg .b32 %r<99>;
.reg .b64 %rd<46>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB150_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r97, %r28, 2;
setp.ge.s32	%p2, %r97, %r20;
@%p2 bra BB150_8;

mov.f32 %f40, 0f00000000;

BB150_3:
mov.u32 %r95, %r97;
mov.u32 %r5, %r95;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB150_5;
bra.uni BB150_4;

BB150_5:
mov.u32 %r98, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r96, %r5;
@%p4 bra BB150_7;

BB150_6:
mov.u32 %r7, %r96;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f40, %f25, %f26, %f40;
add.s32 %r98, %r98, 1;
setp.lt.s32	%p5, %r98, 4;
add.s32 %r10, %r98, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r96, %r10;
@%p7 bra BB150_6;
bra.uni BB150_7;

BB150_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f14, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f15, %rs11;
fma.rn.f32 %f16, %f14, %f15, %f40;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f17, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f18, %rs14;
fma.rn.f32 %f19, %f17, %f18, %f16;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f22, %f20, %f21, %f19;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f40, %f23, %f24, %f22;

BB150_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r97, %r52, %r53, %r5;
setp.lt.s32	%p8, %r97, %r20;
@%p8 bra BB150_3;

BB150_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f40;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 4;
@%p9 bra BB150_11;

bar.sync 0;
add.s32 %r60, %r58, -4;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB150_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r63, %r55, 4;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f28, [%rd34];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB150_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 1;
@%p11 bra BB150_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r69, %r55, 2;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f31, [%rd37];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB150_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 0;
@%p12 bra BB150_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r75, %r55, 1;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f34, [%rd40];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB150_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r55, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB150_19;
bra.uni BB150_16;

BB150_16:
shr.s32 %r84, %r16, 31;
cvta.to.global.u64 %rd41, %rd9;
mov.u32 %r85, 1;
sub.s32 %r86, %r85, %r19;
and.b32 %r87, %r84, %r86;
add.s32 %r92, %r24, %r87;
mul.lo.s32 %r93, %r92, %r16;
mul.wide.s32 %rd42, %r93, 4;
add.s64 %rd4, %rd41, %rd42;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f10, 0f00000000;
@%p16 bra BB150_18;

ld.global.f32 %f37, [%rd4];
mul.f32 %f41, %f37, %f10;

BB150_18:
mul.wide.s32 %rd43, %r23, 4;
add.s64 %rd45, %rd31, %rd43;
ld.shared.f32 %f38, [%rd45];
fma.rn.f32 %f39, %f38, %f9, %f41;
st.global.f32 [%rd4], %f39;

BB150_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<24>;
.reg .f32 %f<42>;
.reg .b32 %r<162>;
.reg .b64 %rd<56>;


ld.param.f32 %f12, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f13, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB151_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r159, %r46, 2;
setp.ge.s32	%p2, %r159, %r38;
@%p2 bra BB151_23;

mov.f32 %f40, 0f00000000;

BB151_3:
mov.u32 %r157, %r159;
mov.u32 %r6, %r157;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB151_17;
bra.uni BB151_4;

BB151_17:
mov.u32 %r160, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r158, %r6;
@%p8 bra BB151_22;

BB151_18:
mov.u32 %r22, %r158;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB151_20;
bra.uni BB151_19;

BB151_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r161, [%rd36];

	bra.uni BB151_21;

BB151_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r161, [%rd34];


BB151_21:
cvt.u16.u32	%rs21, %r161;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f40, %f25, %f26, %f40;
add.s32 %r160, %r160, 1;
setp.lt.s32	%p10, %r160, 4;
add.s32 %r28, %r160, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r158, %r28;
@%p12 bra BB151_18;
bra.uni BB151_22;

BB151_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB151_6;
bra.uni BB151_5;

BB151_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r153, [%rd12];

	bra.uni BB151_7;

BB151_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r153, [%rd10];


BB151_7:
cvt.u16.u32	%rs9, %r153;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f17, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f18, %rs11;
fma.rn.f32 %f2, %f17, %f18, %f40;
add.s32 %r10, %r6, 1;
@%p4 bra BB151_9;
bra.uni BB151_8;

BB151_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r154, [%rd18];

	bra.uni BB151_10;

BB151_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r154, [%rd16];


BB151_10:
cvt.u16.u32	%rs12, %r154;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f19, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f20, %rs14;
fma.rn.f32 %f3, %f19, %f20, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB151_12;
bra.uni BB151_11;

BB151_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r155, [%rd24];

	bra.uni BB151_13;

BB151_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r155, [%rd22];


BB151_13:
cvt.u16.u32	%rs15, %r155;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f21, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f22, %rs17;
fma.rn.f32 %f4, %f21, %f22, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB151_15;
bra.uni BB151_14;

BB151_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r156, [%rd30];

	bra.uni BB151_16;

BB151_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r156, [%rd28];


BB151_16:
cvt.u16.u32	%rs18, %r156;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f40, %f23, %f24, %f4;

BB151_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r159, %r110, %r111, %r6;
setp.lt.s32	%p13, %r159, %r38;
@%p13 bra BB151_3;

BB151_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f40;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 4;
@%p14 bra BB151_26;

bar.sync 0;
add.s32 %r118, %r116, -4;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB151_26;

ld.shared.f32 %f27, [%rd3];
add.s32 %r121, %r113, 4;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f28, [%rd44];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB151_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 1;
@%p16 bra BB151_28;

ld.shared.f32 %f30, [%rd3];
add.s32 %r127, %r113, 2;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f31, [%rd47];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB151_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 0;
@%p17 bra BB151_30;

ld.shared.f32 %f33, [%rd3];
add.s32 %r133, %r113, 1;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f34, [%rd50];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB151_30:
setp.lt.s32	%p18, %r42, %r37;
setp.eq.s32	%p19, %r113, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB151_34;
bra.uni BB151_31;

BB151_31:
shr.s32 %r142, %r34, 31;
cvta.to.global.u64 %rd51, %rd9;
mov.u32 %r143, 1;
sub.s32 %r144, %r143, %r37;
and.b32 %r145, %r142, %r144;
add.s32 %r150, %r42, %r145;
mul.lo.s32 %r151, %r150, %r34;
mul.wide.s32 %rd52, %r151, 4;
add.s64 %rd4, %rd51, %rd52;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p21, %f13, 0f00000000;
@%p21 bra BB151_33;

ld.global.f32 %f37, [%rd4];
mul.f32 %f41, %f37, %f13;

BB151_33:
mul.wide.s32 %rd53, %r41, 4;
add.s64 %rd55, %rd41, %rd53;
ld.shared.f32 %f38, [%rd55];
fma.rn.f32 %f39, %f38, %f12, %f41;
st.global.f32 [%rd4], %f39;

BB151_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<24>;
.reg .f32 %f<45>;
.reg .b32 %r<168>;
.reg .b64 %rd<59>;


ld.param.f32 %f12, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f13, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB152_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r165, %r46, 2;
setp.ge.s32	%p2, %r165, %r38;
@%p2 bra BB152_23;

mov.f32 %f43, 0f00000000;

BB152_3:
mov.u32 %r163, %r165;
mov.u32 %r6, %r163;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB152_17;
bra.uni BB152_4;

BB152_17:
mov.u32 %r166, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r164, %r6;
@%p8 bra BB152_22;

BB152_18:
mov.u32 %r22, %r164;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB152_20;
bra.uni BB152_19;

BB152_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r167, [%rd36];

	bra.uni BB152_21;

BB152_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r167, [%rd34];


BB152_21:
cvt.u16.u32	%rs21, %r167;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f43, %f25, %f26, %f43;
add.s32 %r166, %r166, 1;
setp.lt.s32	%p10, %r166, 4;
add.s32 %r28, %r166, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r164, %r28;
@%p12 bra BB152_18;
bra.uni BB152_22;

BB152_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB152_6;
bra.uni BB152_5;

BB152_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r159, [%rd12];

	bra.uni BB152_7;

BB152_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r159, [%rd10];


BB152_7:
cvt.u16.u32	%rs9, %r159;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f17, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f18, %rs11;
fma.rn.f32 %f2, %f17, %f18, %f43;
add.s32 %r10, %r6, 1;
@%p4 bra BB152_9;
bra.uni BB152_8;

BB152_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r160, [%rd18];

	bra.uni BB152_10;

BB152_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r160, [%rd16];


BB152_10:
cvt.u16.u32	%rs12, %r160;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f19, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f20, %rs14;
fma.rn.f32 %f3, %f19, %f20, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB152_12;
bra.uni BB152_11;

BB152_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r161, [%rd24];

	bra.uni BB152_13;

BB152_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r161, [%rd22];


BB152_13:
cvt.u16.u32	%rs15, %r161;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f21, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f22, %rs17;
fma.rn.f32 %f4, %f21, %f22, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB152_15;
bra.uni BB152_14;

BB152_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r162, [%rd30];

	bra.uni BB152_16;

BB152_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r162, [%rd28];


BB152_16:
cvt.u16.u32	%rs18, %r162;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f43, %f23, %f24, %f4;

BB152_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r165, %r110, %r111, %r6;
setp.lt.s32	%p13, %r165, %r38;
@%p13 bra BB152_3;

BB152_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f43;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 8;
@%p14 bra BB152_26;

bar.sync 0;
add.s32 %r118, %r116, -8;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB152_26;

ld.shared.f32 %f27, [%rd3];
add.s32 %r121, %r113, 8;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f28, [%rd44];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB152_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 3;
@%p16 bra BB152_28;

ld.shared.f32 %f30, [%rd3];
add.s32 %r127, %r113, 4;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f31, [%rd47];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB152_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 1;
@%p17 bra BB152_30;

ld.shared.f32 %f33, [%rd3];
add.s32 %r133, %r113, 2;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f34, [%rd50];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB152_30:
bar.sync 0;
setp.gt.s32	%p18, %r113, 0;
@%p18 bra BB152_32;

ld.shared.f32 %f36, [%rd3];
add.s32 %r139, %r113, 1;
mad.lo.s32 %r142, %r139, %r39, %r41;
mul.wide.u32 %rd51, %r142, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f37, [%rd53];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB152_32:
setp.lt.s32	%p19, %r42, %r37;
setp.eq.s32	%p20, %r113, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB152_36;
bra.uni BB152_33;

BB152_33:
shr.s32 %r148, %r34, 31;
cvta.to.global.u64 %rd54, %rd9;
mov.u32 %r149, 1;
sub.s32 %r150, %r149, %r37;
and.b32 %r151, %r148, %r150;
add.s32 %r156, %r42, %r151;
mul.lo.s32 %r157, %r156, %r34;
mul.wide.s32 %rd55, %r157, 4;
add.s64 %rd4, %rd54, %rd55;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p22, %f13, 0f00000000;
@%p22 bra BB152_35;

ld.global.f32 %f40, [%rd4];
mul.f32 %f44, %f40, %f13;

BB152_35:
mul.wide.s32 %rd56, %r41, 4;
add.s64 %rd58, %rd41, %rd56;
ld.shared.f32 %f41, [%rd58];
fma.rn.f32 %f42, %f41, %f12, %f44;
st.global.f32 [%rd4], %f42;

BB152_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<24>;
.reg .f32 %f<48>;
.reg .b32 %r<111>;
.reg .b64 %rd<52>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB153_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r109, %r28, 2;
setp.ge.s32	%p2, %r109, %r20;
@%p2 bra BB153_8;

mov.f32 %f46, 0f00000000;

BB153_3:
mov.u32 %r107, %r109;
mov.u32 %r5, %r107;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB153_5;
bra.uni BB153_4;

BB153_5:
mov.u32 %r110, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r108, %r5;
@%p4 bra BB153_7;

BB153_6:
mov.u32 %r7, %r108;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f46, %f25, %f26, %f46;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p5, %r110, 4;
add.s32 %r10, %r110, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r108, %r10;
@%p7 bra BB153_6;
bra.uni BB153_7;

BB153_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f14, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f15, %rs11;
fma.rn.f32 %f16, %f14, %f15, %f46;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f17, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f18, %rs14;
fma.rn.f32 %f19, %f17, %f18, %f16;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f22, %f20, %f21, %f19;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f46, %f23, %f24, %f22;

BB153_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r109, %r52, %r53, %r5;
setp.lt.s32	%p8, %r109, %r20;
@%p8 bra BB153_3;

BB153_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f46;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 16;
@%p9 bra BB153_11;

bar.sync 0;
add.s32 %r60, %r58, -16;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB153_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r63, %r55, 16;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f28, [%rd34];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB153_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 7;
@%p11 bra BB153_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r69, %r55, 8;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f31, [%rd37];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB153_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 3;
@%p12 bra BB153_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r75, %r55, 4;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f34, [%rd40];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB153_15:
bar.sync 0;
setp.gt.s32	%p13, %r55, 1;
@%p13 bra BB153_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r81, %r55, 2;
mad.lo.s32 %r84, %r81, %r21, %r23;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd43, %rd31, %rd41;
ld.shared.f32 %f37, [%rd43];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB153_17:
bar.sync 0;
setp.gt.s32	%p14, %r55, 0;
@%p14 bra BB153_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r87, %r55, 1;
mad.lo.s32 %r90, %r87, %r21, %r23;
mul.wide.u32 %rd44, %r90, 4;
add.s64 %rd46, %rd31, %rd44;
ld.shared.f32 %f40, [%rd46];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB153_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r55, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB153_23;
bra.uni BB153_20;

BB153_20:
shr.s32 %r96, %r16, 31;
cvta.to.global.u64 %rd47, %rd9;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r19;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r24, %r99;
mul.lo.s32 %r105, %r104, %r16;
mul.wide.s32 %rd48, %r105, 4;
add.s64 %rd4, %rd47, %rd48;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f10, 0f00000000;
@%p18 bra BB153_22;

ld.global.f32 %f43, [%rd4];
mul.f32 %f47, %f43, %f10;

BB153_22:
mul.wide.s32 %rd49, %r23, 4;
add.s64 %rd51, %rd31, %rd49;
ld.shared.f32 %f44, [%rd51];
fma.rn.f32 %f45, %f44, %f9, %f47;
st.global.f32 [%rd4], %f45;

BB153_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<24>;
.reg .f32 %f<48>;
.reg .b32 %r<174>;
.reg .b64 %rd<62>;


ld.param.f32 %f12, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f13, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB154_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r171, %r46, 2;
setp.ge.s32	%p2, %r171, %r38;
@%p2 bra BB154_23;

mov.f32 %f46, 0f00000000;

BB154_3:
mov.u32 %r169, %r171;
mov.u32 %r6, %r169;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB154_17;
bra.uni BB154_4;

BB154_17:
mov.u32 %r172, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r170, %r6;
@%p8 bra BB154_22;

BB154_18:
mov.u32 %r22, %r170;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB154_20;
bra.uni BB154_19;

BB154_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r173, [%rd36];

	bra.uni BB154_21;

BB154_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r173, [%rd34];


BB154_21:
cvt.u16.u32	%rs21, %r173;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f46, %f25, %f26, %f46;
add.s32 %r172, %r172, 1;
setp.lt.s32	%p10, %r172, 4;
add.s32 %r28, %r172, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r170, %r28;
@%p12 bra BB154_18;
bra.uni BB154_22;

BB154_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB154_6;
bra.uni BB154_5;

BB154_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r165, [%rd12];

	bra.uni BB154_7;

BB154_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r165, [%rd10];


BB154_7:
cvt.u16.u32	%rs9, %r165;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f17, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f18, %rs11;
fma.rn.f32 %f2, %f17, %f18, %f46;
add.s32 %r10, %r6, 1;
@%p4 bra BB154_9;
bra.uni BB154_8;

BB154_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r166, [%rd18];

	bra.uni BB154_10;

BB154_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r166, [%rd16];


BB154_10:
cvt.u16.u32	%rs12, %r166;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f19, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f20, %rs14;
fma.rn.f32 %f3, %f19, %f20, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB154_12;
bra.uni BB154_11;

BB154_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r167, [%rd24];

	bra.uni BB154_13;

BB154_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r167, [%rd22];


BB154_13:
cvt.u16.u32	%rs15, %r167;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f21, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f22, %rs17;
fma.rn.f32 %f4, %f21, %f22, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB154_15;
bra.uni BB154_14;

BB154_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r168, [%rd30];

	bra.uni BB154_16;

BB154_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r168, [%rd28];


BB154_16:
cvt.u16.u32	%rs18, %r168;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f46, %f23, %f24, %f4;

BB154_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r171, %r110, %r111, %r6;
setp.lt.s32	%p13, %r171, %r38;
@%p13 bra BB154_3;

BB154_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f46;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 16;
@%p14 bra BB154_26;

bar.sync 0;
add.s32 %r118, %r116, -16;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB154_26;

ld.shared.f32 %f27, [%rd3];
add.s32 %r121, %r113, 16;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f28, [%rd44];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB154_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 7;
@%p16 bra BB154_28;

ld.shared.f32 %f30, [%rd3];
add.s32 %r127, %r113, 8;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f31, [%rd47];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB154_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 3;
@%p17 bra BB154_30;

ld.shared.f32 %f33, [%rd3];
add.s32 %r133, %r113, 4;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f34, [%rd50];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB154_30:
bar.sync 0;
setp.gt.s32	%p18, %r113, 1;
@%p18 bra BB154_32;

ld.shared.f32 %f36, [%rd3];
add.s32 %r139, %r113, 2;
mad.lo.s32 %r142, %r139, %r39, %r41;
mul.wide.u32 %rd51, %r142, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f37, [%rd53];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB154_32:
bar.sync 0;
setp.gt.s32	%p19, %r113, 0;
@%p19 bra BB154_34;

ld.shared.f32 %f39, [%rd3];
add.s32 %r145, %r113, 1;
mad.lo.s32 %r148, %r145, %r39, %r41;
mul.wide.u32 %rd54, %r148, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f40, [%rd56];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB154_34:
setp.lt.s32	%p20, %r42, %r37;
setp.eq.s32	%p21, %r113, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB154_38;
bra.uni BB154_35;

BB154_35:
shr.s32 %r154, %r34, 31;
cvta.to.global.u64 %rd57, %rd9;
mov.u32 %r155, 1;
sub.s32 %r156, %r155, %r37;
and.b32 %r157, %r154, %r156;
add.s32 %r162, %r42, %r157;
mul.lo.s32 %r163, %r162, %r34;
mul.wide.s32 %rd58, %r163, 4;
add.s64 %rd4, %rd57, %rd58;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p23, %f13, 0f00000000;
@%p23 bra BB154_37;

ld.global.f32 %f43, [%rd4];
mul.f32 %f47, %f43, %f13;

BB154_37:
mul.wide.s32 %rd59, %r41, 4;
add.s64 %rd61, %rd41, %rd59;
ld.shared.f32 %f44, [%rd61];
fma.rn.f32 %f45, %f44, %f12, %f47;
st.global.f32 [%rd4], %f45;

BB154_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<51>;
.reg .b32 %r<117>;
.reg .b64 %rd<55>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB155_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r115, %r28, 2;
setp.ge.s32	%p2, %r115, %r20;
@%p2 bra BB155_8;

mov.f32 %f49, 0f00000000;

BB155_3:
mov.u32 %r113, %r115;
mov.u32 %r5, %r113;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB155_5;
bra.uni BB155_4;

BB155_5:
mov.u32 %r116, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r114, %r5;
@%p4 bra BB155_7;

BB155_6:
mov.u32 %r7, %r114;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f49, %f25, %f26, %f49;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p5, %r116, 4;
add.s32 %r10, %r116, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r114, %r10;
@%p7 bra BB155_6;
bra.uni BB155_7;

BB155_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f14, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f15, %rs11;
fma.rn.f32 %f16, %f14, %f15, %f49;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f17, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f18, %rs14;
fma.rn.f32 %f19, %f17, %f18, %f16;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f22, %f20, %f21, %f19;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f49, %f23, %f24, %f22;

BB155_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r115, %r52, %r53, %r5;
setp.lt.s32	%p8, %r115, %r20;
@%p8 bra BB155_3;

BB155_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f49;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 32;
@%p9 bra BB155_11;

bar.sync 0;
add.s32 %r60, %r58, -32;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB155_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r63, %r55, 32;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f28, [%rd34];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB155_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 15;
@%p11 bra BB155_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r69, %r55, 16;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f31, [%rd37];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB155_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 7;
@%p12 bra BB155_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r75, %r55, 8;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f34, [%rd40];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB155_15:
bar.sync 0;
setp.gt.s32	%p13, %r55, 3;
@%p13 bra BB155_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r81, %r55, 4;
mad.lo.s32 %r84, %r81, %r21, %r23;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd43, %rd31, %rd41;
ld.shared.f32 %f37, [%rd43];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB155_17:
bar.sync 0;
setp.gt.s32	%p14, %r55, 1;
@%p14 bra BB155_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r87, %r55, 2;
mad.lo.s32 %r90, %r87, %r21, %r23;
mul.wide.u32 %rd44, %r90, 4;
add.s64 %rd46, %rd31, %rd44;
ld.shared.f32 %f40, [%rd46];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB155_19:
bar.sync 0;
setp.gt.s32	%p15, %r55, 0;
@%p15 bra BB155_21;

ld.shared.f32 %f42, [%rd3];
add.s32 %r93, %r55, 1;
mad.lo.s32 %r96, %r93, %r21, %r23;
mul.wide.u32 %rd47, %r96, 4;
add.s64 %rd49, %rd31, %rd47;
ld.shared.f32 %f43, [%rd49];
add.f32 %f44, %f42, %f43;
st.shared.f32 [%rd3], %f44;

BB155_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r55, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB155_25;
bra.uni BB155_22;

BB155_22:
shr.s32 %r102, %r16, 31;
cvta.to.global.u64 %rd50, %rd9;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r19;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r24, %r105;
mul.lo.s32 %r111, %r110, %r16;
mul.wide.s32 %rd51, %r111, 4;
add.s64 %rd4, %rd50, %rd51;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f10, 0f00000000;
@%p19 bra BB155_24;

ld.global.f32 %f46, [%rd4];
mul.f32 %f50, %f46, %f10;

BB155_24:
mul.wide.s32 %rd52, %r23, 4;
add.s64 %rd54, %rd31, %rd52;
ld.shared.f32 %f47, [%rd54];
fma.rn.f32 %f48, %f47, %f9, %f50;
st.global.f32 [%rd4], %f48;

BB155_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<24>;
.reg .f32 %f<51>;
.reg .b32 %r<180>;
.reg .b64 %rd<65>;


ld.param.f32 %f12, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f32 %f13, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB156_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r177, %r46, 2;
setp.ge.s32	%p2, %r177, %r38;
@%p2 bra BB156_23;

mov.f32 %f49, 0f00000000;

BB156_3:
mov.u32 %r175, %r177;
mov.u32 %r6, %r175;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB156_17;
bra.uni BB156_4;

BB156_17:
mov.u32 %r178, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r176, %r6;
@%p8 bra BB156_22;

BB156_18:
mov.u32 %r22, %r176;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB156_20;
bra.uni BB156_19;

BB156_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r179, [%rd36];

	bra.uni BB156_21;

BB156_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r179, [%rd34];


BB156_21:
cvt.u16.u32	%rs21, %r179;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f25, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f26, %rs23;
fma.rn.f32 %f49, %f25, %f26, %f49;
add.s32 %r178, %r178, 1;
setp.lt.s32	%p10, %r178, 4;
add.s32 %r28, %r178, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r176, %r28;
@%p12 bra BB156_18;
bra.uni BB156_22;

BB156_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB156_6;
bra.uni BB156_5;

BB156_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r171, [%rd12];

	bra.uni BB156_7;

BB156_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r171, [%rd10];


BB156_7:
cvt.u16.u32	%rs9, %r171;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f17, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f18, %rs11;
fma.rn.f32 %f2, %f17, %f18, %f49;
add.s32 %r10, %r6, 1;
@%p4 bra BB156_9;
bra.uni BB156_8;

BB156_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r172, [%rd18];

	bra.uni BB156_10;

BB156_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r172, [%rd16];


BB156_10:
cvt.u16.u32	%rs12, %r172;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f19, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f20, %rs14;
fma.rn.f32 %f3, %f19, %f20, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB156_12;
bra.uni BB156_11;

BB156_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r173, [%rd24];

	bra.uni BB156_13;

BB156_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r173, [%rd22];


BB156_13:
cvt.u16.u32	%rs15, %r173;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f21, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f22, %rs17;
fma.rn.f32 %f4, %f21, %f22, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB156_15;
bra.uni BB156_14;

BB156_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r174, [%rd30];

	bra.uni BB156_16;

BB156_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r174, [%rd28];


BB156_16:
cvt.u16.u32	%rs18, %r174;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f23, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f24, %rs20;
fma.rn.f32 %f49, %f23, %f24, %f4;

BB156_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r177, %r110, %r111, %r6;
setp.lt.s32	%p13, %r177, %r38;
@%p13 bra BB156_3;

BB156_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f49;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 32;
@%p14 bra BB156_26;

bar.sync 0;
add.s32 %r118, %r116, -32;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB156_26;

ld.shared.f32 %f27, [%rd3];
add.s32 %r121, %r113, 32;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f28, [%rd44];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB156_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 15;
@%p16 bra BB156_28;

ld.shared.f32 %f30, [%rd3];
add.s32 %r127, %r113, 16;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f31, [%rd47];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB156_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 7;
@%p17 bra BB156_30;

ld.shared.f32 %f33, [%rd3];
add.s32 %r133, %r113, 8;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f34, [%rd50];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB156_30:
bar.sync 0;
setp.gt.s32	%p18, %r113, 3;
@%p18 bra BB156_32;

ld.shared.f32 %f36, [%rd3];
add.s32 %r139, %r113, 4;
mad.lo.s32 %r142, %r139, %r39, %r41;
mul.wide.u32 %rd51, %r142, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f37, [%rd53];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB156_32:
bar.sync 0;
setp.gt.s32	%p19, %r113, 1;
@%p19 bra BB156_34;

ld.shared.f32 %f39, [%rd3];
add.s32 %r145, %r113, 2;
mad.lo.s32 %r148, %r145, %r39, %r41;
mul.wide.u32 %rd54, %r148, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f40, [%rd56];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB156_34:
bar.sync 0;
setp.gt.s32	%p20, %r113, 0;
@%p20 bra BB156_36;

ld.shared.f32 %f42, [%rd3];
add.s32 %r151, %r113, 1;
mad.lo.s32 %r154, %r151, %r39, %r41;
mul.wide.u32 %rd57, %r154, 4;
add.s64 %rd59, %rd41, %rd57;
ld.shared.f32 %f43, [%rd59];
add.f32 %f44, %f42, %f43;
st.shared.f32 [%rd3], %f44;

BB156_36:
setp.lt.s32	%p21, %r42, %r37;
setp.eq.s32	%p22, %r113, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB156_40;
bra.uni BB156_37;

BB156_37:
shr.s32 %r160, %r34, 31;
cvta.to.global.u64 %rd60, %rd9;
mov.u32 %r161, 1;
sub.s32 %r162, %r161, %r37;
and.b32 %r163, %r160, %r162;
add.s32 %r168, %r42, %r163;
mul.lo.s32 %r169, %r168, %r34;
mul.wide.s32 %rd61, %r169, 4;
add.s64 %rd4, %rd60, %rd61;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p24, %f13, 0f00000000;
@%p24 bra BB156_39;

ld.global.f32 %f46, [%rd4];
mul.f32 %f50, %f46, %f13;

BB156_39:
mul.wide.s32 %rd62, %r41, 4;
add.s64 %rd64, %rd41, %rd62;
ld.shared.f32 %f47, [%rd64];
fma.rn.f32 %f48, %f47, %f12, %f50;
st.global.f32 [%rd4], %f48;

BB156_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<24>;
.reg .f32 %f<36>;
.reg .b32 %r<87>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB157_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r85, %r28, 2;
setp.ge.s32	%p2, %r85, %r20;
@%p2 bra BB157_8;

mov.f32 %f34, 0f00000000;

BB157_3:
mov.u32 %r83, %r85;
mov.u32 %r5, %r83;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB157_5;
bra.uni BB157_4;

BB157_5:
mov.u32 %r86, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r84, %r5;
@%p4 bra BB157_7;

BB157_6:
mov.u32 %r7, %r84;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f34, %f24, %f25, %f34;
add.s32 %r86, %r86, 1;
setp.lt.s32	%p5, %r86, 4;
add.s32 %r10, %r86, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r84, %r10;
@%p7 bra BB157_6;
bra.uni BB157_7;

BB157_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f13, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f14, %rs11;
fma.rn.f32 %f15, %f13, %f14, %f34;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f16, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f17, %rs14;
fma.rn.f32 %f18, %f16, %f17, %f15;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f19, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f20, %rs17;
fma.rn.f32 %f21, %f19, %f20, %f18;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f34, %f22, %f23, %f21;

BB157_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r85, %r52, %r53, %r5;
setp.lt.s32	%p8, %r85, %r20;
@%p8 bra BB157_3;

BB157_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f34;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 1;
@%p9 bra BB157_11;

bar.sync 0;
add.s32 %r60, %r58, -1;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB157_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r63, %r55, 1;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f27, [%rd34];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB157_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r55, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB157_15;
bra.uni BB157_12;

BB157_12:
shr.s32 %r72, %r16, 31;
cvta.to.global.u64 %rd35, %rd6;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r19;
and.b32 %r75, %r72, %r74;
add.s32 %r80, %r24, %r75;
mul.lo.s32 %r81, %r80, %r16;
ld.global.f32 %f7, [%rd35];
mul.wide.s32 %rd37, %r81, 4;
add.s64 %rd4, %rd36, %rd37;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f7, 0f00000000;
@%p14 bra BB157_14;

ld.global.f32 %f30, [%rd4];
mul.f32 %f35, %f30, %f7;

BB157_14:
cvta.to.global.u64 %rd38, %rd5;
mul.wide.s32 %rd39, %r23, 4;
add.s64 %rd41, %rd31, %rd39;
ld.global.f32 %f31, [%rd38];
ld.shared.f32 %f32, [%rd41];
fma.rn.f32 %f33, %f32, %f31, %f35;
st.global.f32 [%rd4], %f33;

BB157_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<36>;
.reg .b32 %r<150>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB158_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r147, %r46, 2;
setp.ge.s32	%p2, %r147, %r38;
@%p2 bra BB158_23;

mov.f32 %f34, 0f00000000;

BB158_3:
mov.u32 %r145, %r147;
mov.u32 %r6, %r145;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB158_17;
bra.uni BB158_4;

BB158_17:
mov.u32 %r148, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r146, %r6;
@%p8 bra BB158_22;

BB158_18:
mov.u32 %r22, %r146;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB158_20;
bra.uni BB158_19;

BB158_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r149, [%rd36];

	bra.uni BB158_21;

BB158_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r149, [%rd34];


BB158_21:
cvt.u16.u32	%rs21, %r149;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f34, %f24, %f25, %f34;
add.s32 %r148, %r148, 1;
setp.lt.s32	%p10, %r148, 4;
add.s32 %r28, %r148, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r146, %r28;
@%p12 bra BB158_18;
bra.uni BB158_22;

BB158_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB158_6;
bra.uni BB158_5;

BB158_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r141, [%rd12];

	bra.uni BB158_7;

BB158_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r141, [%rd10];


BB158_7:
cvt.u16.u32	%rs9, %r141;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f16, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f17, %rs11;
fma.rn.f32 %f2, %f16, %f17, %f34;
add.s32 %r10, %r6, 1;
@%p4 bra BB158_9;
bra.uni BB158_8;

BB158_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r142, [%rd18];

	bra.uni BB158_10;

BB158_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r142, [%rd16];


BB158_10:
cvt.u16.u32	%rs12, %r142;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f18, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f19, %rs14;
fma.rn.f32 %f3, %f18, %f19, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB158_12;
bra.uni BB158_11;

BB158_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r143, [%rd24];

	bra.uni BB158_13;

BB158_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r143, [%rd22];


BB158_13:
cvt.u16.u32	%rs15, %r143;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f4, %f20, %f21, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB158_15;
bra.uni BB158_14;

BB158_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r144, [%rd30];

	bra.uni BB158_16;

BB158_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r144, [%rd28];


BB158_16:
cvt.u16.u32	%rs18, %r144;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f34, %f22, %f23, %f4;

BB158_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r147, %r110, %r111, %r6;
setp.lt.s32	%p13, %r147, %r38;
@%p13 bra BB158_3;

BB158_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f34;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 1;
@%p14 bra BB158_26;

bar.sync 0;
add.s32 %r118, %r116, -1;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB158_26;

ld.shared.f32 %f26, [%rd3];
add.s32 %r121, %r113, 1;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f27, [%rd44];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB158_26:
setp.lt.s32	%p16, %r42, %r37;
setp.eq.s32	%p17, %r113, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB158_30;
bra.uni BB158_27;

BB158_27:
shr.s32 %r130, %r34, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r131, 1;
sub.s32 %r132, %r131, %r37;
and.b32 %r133, %r130, %r132;
add.s32 %r138, %r42, %r133;
mul.lo.s32 %r139, %r138, %r34;
ld.global.f32 %f10, [%rd45];
mul.wide.s32 %rd47, %r139, 4;
add.s64 %rd4, %rd46, %rd47;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p19, %f10, 0f00000000;
@%p19 bra BB158_29;

ld.global.f32 %f30, [%rd4];
mul.f32 %f35, %f30, %f10;

BB158_29:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r41, 4;
add.s64 %rd51, %rd41, %rd49;
ld.global.f32 %f31, [%rd48];
ld.shared.f32 %f32, [%rd51];
fma.rn.f32 %f33, %f32, %f31, %f35;
st.global.f32 [%rd4], %f33;

BB158_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<24>;
.reg .f32 %f<39>;
.reg .b32 %r<93>;
.reg .b64 %rd<45>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB159_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r91, %r28, 2;
setp.ge.s32	%p2, %r91, %r20;
@%p2 bra BB159_8;

mov.f32 %f37, 0f00000000;

BB159_3:
mov.u32 %r89, %r91;
mov.u32 %r5, %r89;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB159_5;
bra.uni BB159_4;

BB159_5:
mov.u32 %r92, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r90, %r5;
@%p4 bra BB159_7;

BB159_6:
mov.u32 %r7, %r90;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f37, %f24, %f25, %f37;
add.s32 %r92, %r92, 1;
setp.lt.s32	%p5, %r92, 4;
add.s32 %r10, %r92, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r90, %r10;
@%p7 bra BB159_6;
bra.uni BB159_7;

BB159_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f13, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f14, %rs11;
fma.rn.f32 %f15, %f13, %f14, %f37;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f16, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f17, %rs14;
fma.rn.f32 %f18, %f16, %f17, %f15;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f19, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f20, %rs17;
fma.rn.f32 %f21, %f19, %f20, %f18;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f37, %f22, %f23, %f21;

BB159_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r91, %r52, %r53, %r5;
setp.lt.s32	%p8, %r91, %r20;
@%p8 bra BB159_3;

BB159_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f37;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 2;
@%p9 bra BB159_11;

bar.sync 0;
add.s32 %r60, %r58, -2;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB159_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r63, %r55, 2;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f27, [%rd34];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB159_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 0;
@%p11 bra BB159_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r69, %r55, 1;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f30, [%rd37];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB159_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r55, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB159_17;
bra.uni BB159_14;

BB159_14:
shr.s32 %r78, %r16, 31;
cvta.to.global.u64 %rd38, %rd6;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r19;
and.b32 %r81, %r78, %r80;
add.s32 %r86, %r24, %r81;
mul.lo.s32 %r87, %r86, %r16;
ld.global.f32 %f7, [%rd38];
mul.wide.s32 %rd40, %r87, 4;
add.s64 %rd4, %rd39, %rd40;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f7, 0f00000000;
@%p15 bra BB159_16;

ld.global.f32 %f33, [%rd4];
mul.f32 %f38, %f33, %f7;

BB159_16:
cvta.to.global.u64 %rd41, %rd5;
mul.wide.s32 %rd42, %r23, 4;
add.s64 %rd44, %rd31, %rd42;
ld.global.f32 %f34, [%rd41];
ld.shared.f32 %f35, [%rd44];
fma.rn.f32 %f36, %f35, %f34, %f38;
st.global.f32 [%rd4], %f36;

BB159_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<24>;
.reg .f32 %f<39>;
.reg .b32 %r<156>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB160_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r153, %r46, 2;
setp.ge.s32	%p2, %r153, %r38;
@%p2 bra BB160_23;

mov.f32 %f37, 0f00000000;

BB160_3:
mov.u32 %r151, %r153;
mov.u32 %r6, %r151;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB160_17;
bra.uni BB160_4;

BB160_17:
mov.u32 %r154, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r152, %r6;
@%p8 bra BB160_22;

BB160_18:
mov.u32 %r22, %r152;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB160_20;
bra.uni BB160_19;

BB160_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r155, [%rd36];

	bra.uni BB160_21;

BB160_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r155, [%rd34];


BB160_21:
cvt.u16.u32	%rs21, %r155;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f37, %f24, %f25, %f37;
add.s32 %r154, %r154, 1;
setp.lt.s32	%p10, %r154, 4;
add.s32 %r28, %r154, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r152, %r28;
@%p12 bra BB160_18;
bra.uni BB160_22;

BB160_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB160_6;
bra.uni BB160_5;

BB160_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r147, [%rd12];

	bra.uni BB160_7;

BB160_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r147, [%rd10];


BB160_7:
cvt.u16.u32	%rs9, %r147;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f16, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f17, %rs11;
fma.rn.f32 %f2, %f16, %f17, %f37;
add.s32 %r10, %r6, 1;
@%p4 bra BB160_9;
bra.uni BB160_8;

BB160_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r148, [%rd18];

	bra.uni BB160_10;

BB160_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r148, [%rd16];


BB160_10:
cvt.u16.u32	%rs12, %r148;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f18, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f19, %rs14;
fma.rn.f32 %f3, %f18, %f19, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB160_12;
bra.uni BB160_11;

BB160_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r149, [%rd24];

	bra.uni BB160_13;

BB160_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r149, [%rd22];


BB160_13:
cvt.u16.u32	%rs15, %r149;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f4, %f20, %f21, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB160_15;
bra.uni BB160_14;

BB160_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r150, [%rd30];

	bra.uni BB160_16;

BB160_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r150, [%rd28];


BB160_16:
cvt.u16.u32	%rs18, %r150;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f37, %f22, %f23, %f4;

BB160_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r153, %r110, %r111, %r6;
setp.lt.s32	%p13, %r153, %r38;
@%p13 bra BB160_3;

BB160_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f37;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 2;
@%p14 bra BB160_26;

bar.sync 0;
add.s32 %r118, %r116, -2;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB160_26;

ld.shared.f32 %f26, [%rd3];
add.s32 %r121, %r113, 2;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f27, [%rd44];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB160_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 0;
@%p16 bra BB160_28;

ld.shared.f32 %f29, [%rd3];
add.s32 %r127, %r113, 1;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f30, [%rd47];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB160_28:
setp.lt.s32	%p17, %r42, %r37;
setp.eq.s32	%p18, %r113, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB160_32;
bra.uni BB160_29;

BB160_29:
shr.s32 %r136, %r34, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r137, 1;
sub.s32 %r138, %r137, %r37;
and.b32 %r139, %r136, %r138;
add.s32 %r144, %r42, %r139;
mul.lo.s32 %r145, %r144, %r34;
ld.global.f32 %f10, [%rd48];
mul.wide.s32 %rd50, %r145, 4;
add.s64 %rd4, %rd49, %rd50;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p20, %f10, 0f00000000;
@%p20 bra BB160_31;

ld.global.f32 %f33, [%rd4];
mul.f32 %f38, %f33, %f10;

BB160_31:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r41, 4;
add.s64 %rd54, %rd41, %rd52;
ld.global.f32 %f34, [%rd51];
ld.shared.f32 %f35, [%rd54];
fma.rn.f32 %f36, %f35, %f34, %f38;
st.global.f32 [%rd4], %f36;

BB160_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<24>;
.reg .f32 %f<42>;
.reg .b32 %r<99>;
.reg .b64 %rd<48>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB161_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r97, %r28, 2;
setp.ge.s32	%p2, %r97, %r20;
@%p2 bra BB161_8;

mov.f32 %f40, 0f00000000;

BB161_3:
mov.u32 %r95, %r97;
mov.u32 %r5, %r95;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB161_5;
bra.uni BB161_4;

BB161_5:
mov.u32 %r98, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r96, %r5;
@%p4 bra BB161_7;

BB161_6:
mov.u32 %r7, %r96;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f40, %f24, %f25, %f40;
add.s32 %r98, %r98, 1;
setp.lt.s32	%p5, %r98, 4;
add.s32 %r10, %r98, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r96, %r10;
@%p7 bra BB161_6;
bra.uni BB161_7;

BB161_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f13, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f14, %rs11;
fma.rn.f32 %f15, %f13, %f14, %f40;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f16, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f17, %rs14;
fma.rn.f32 %f18, %f16, %f17, %f15;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f19, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f20, %rs17;
fma.rn.f32 %f21, %f19, %f20, %f18;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f40, %f22, %f23, %f21;

BB161_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r97, %r52, %r53, %r5;
setp.lt.s32	%p8, %r97, %r20;
@%p8 bra BB161_3;

BB161_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f40;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 4;
@%p9 bra BB161_11;

bar.sync 0;
add.s32 %r60, %r58, -4;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB161_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r63, %r55, 4;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f27, [%rd34];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB161_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 1;
@%p11 bra BB161_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r69, %r55, 2;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f30, [%rd37];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB161_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 0;
@%p12 bra BB161_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r75, %r55, 1;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f33, [%rd40];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB161_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r55, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB161_19;
bra.uni BB161_16;

BB161_16:
shr.s32 %r84, %r16, 31;
cvta.to.global.u64 %rd41, %rd6;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r85, 1;
sub.s32 %r86, %r85, %r19;
and.b32 %r87, %r84, %r86;
add.s32 %r92, %r24, %r87;
mul.lo.s32 %r93, %r92, %r16;
ld.global.f32 %f7, [%rd41];
mul.wide.s32 %rd43, %r93, 4;
add.s64 %rd4, %rd42, %rd43;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f7, 0f00000000;
@%p16 bra BB161_18;

ld.global.f32 %f36, [%rd4];
mul.f32 %f41, %f36, %f7;

BB161_18:
cvta.to.global.u64 %rd44, %rd5;
mul.wide.s32 %rd45, %r23, 4;
add.s64 %rd47, %rd31, %rd45;
ld.global.f32 %f37, [%rd44];
ld.shared.f32 %f38, [%rd47];
fma.rn.f32 %f39, %f38, %f37, %f41;
st.global.f32 [%rd4], %f39;

BB161_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<24>;
.reg .f32 %f<42>;
.reg .b32 %r<162>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB162_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r159, %r46, 2;
setp.ge.s32	%p2, %r159, %r38;
@%p2 bra BB162_23;

mov.f32 %f40, 0f00000000;

BB162_3:
mov.u32 %r157, %r159;
mov.u32 %r6, %r157;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB162_17;
bra.uni BB162_4;

BB162_17:
mov.u32 %r160, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r158, %r6;
@%p8 bra BB162_22;

BB162_18:
mov.u32 %r22, %r158;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB162_20;
bra.uni BB162_19;

BB162_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r161, [%rd36];

	bra.uni BB162_21;

BB162_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r161, [%rd34];


BB162_21:
cvt.u16.u32	%rs21, %r161;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f40, %f24, %f25, %f40;
add.s32 %r160, %r160, 1;
setp.lt.s32	%p10, %r160, 4;
add.s32 %r28, %r160, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r158, %r28;
@%p12 bra BB162_18;
bra.uni BB162_22;

BB162_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB162_6;
bra.uni BB162_5;

BB162_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r153, [%rd12];

	bra.uni BB162_7;

BB162_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r153, [%rd10];


BB162_7:
cvt.u16.u32	%rs9, %r153;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f16, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f17, %rs11;
fma.rn.f32 %f2, %f16, %f17, %f40;
add.s32 %r10, %r6, 1;
@%p4 bra BB162_9;
bra.uni BB162_8;

BB162_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r154, [%rd18];

	bra.uni BB162_10;

BB162_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r154, [%rd16];


BB162_10:
cvt.u16.u32	%rs12, %r154;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f18, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f19, %rs14;
fma.rn.f32 %f3, %f18, %f19, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB162_12;
bra.uni BB162_11;

BB162_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r155, [%rd24];

	bra.uni BB162_13;

BB162_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r155, [%rd22];


BB162_13:
cvt.u16.u32	%rs15, %r155;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f4, %f20, %f21, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB162_15;
bra.uni BB162_14;

BB162_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r156, [%rd30];

	bra.uni BB162_16;

BB162_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r156, [%rd28];


BB162_16:
cvt.u16.u32	%rs18, %r156;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f40, %f22, %f23, %f4;

BB162_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r159, %r110, %r111, %r6;
setp.lt.s32	%p13, %r159, %r38;
@%p13 bra BB162_3;

BB162_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f40;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 4;
@%p14 bra BB162_26;

bar.sync 0;
add.s32 %r118, %r116, -4;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB162_26;

ld.shared.f32 %f26, [%rd3];
add.s32 %r121, %r113, 4;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f27, [%rd44];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB162_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 1;
@%p16 bra BB162_28;

ld.shared.f32 %f29, [%rd3];
add.s32 %r127, %r113, 2;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f30, [%rd47];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB162_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 0;
@%p17 bra BB162_30;

ld.shared.f32 %f32, [%rd3];
add.s32 %r133, %r113, 1;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f33, [%rd50];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB162_30:
setp.lt.s32	%p18, %r42, %r37;
setp.eq.s32	%p19, %r113, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB162_34;
bra.uni BB162_31;

BB162_31:
shr.s32 %r142, %r34, 31;
cvta.to.global.u64 %rd51, %rd6;
cvta.to.global.u64 %rd52, %rd9;
mov.u32 %r143, 1;
sub.s32 %r144, %r143, %r37;
and.b32 %r145, %r142, %r144;
add.s32 %r150, %r42, %r145;
mul.lo.s32 %r151, %r150, %r34;
ld.global.f32 %f10, [%rd51];
mul.wide.s32 %rd53, %r151, 4;
add.s64 %rd4, %rd52, %rd53;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p21, %f10, 0f00000000;
@%p21 bra BB162_33;

ld.global.f32 %f36, [%rd4];
mul.f32 %f41, %f36, %f10;

BB162_33:
cvta.to.global.u64 %rd54, %rd5;
mul.wide.s32 %rd55, %r41, 4;
add.s64 %rd57, %rd41, %rd55;
ld.global.f32 %f37, [%rd54];
ld.shared.f32 %f38, [%rd57];
fma.rn.f32 %f39, %f38, %f37, %f41;
st.global.f32 [%rd4], %f39;

BB162_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<24>;
.reg .f32 %f<45>;
.reg .b32 %r<168>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB163_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r165, %r46, 2;
setp.ge.s32	%p2, %r165, %r38;
@%p2 bra BB163_23;

mov.f32 %f43, 0f00000000;

BB163_3:
mov.u32 %r163, %r165;
mov.u32 %r6, %r163;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB163_17;
bra.uni BB163_4;

BB163_17:
mov.u32 %r166, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r164, %r6;
@%p8 bra BB163_22;

BB163_18:
mov.u32 %r22, %r164;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB163_20;
bra.uni BB163_19;

BB163_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r167, [%rd36];

	bra.uni BB163_21;

BB163_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r167, [%rd34];


BB163_21:
cvt.u16.u32	%rs21, %r167;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f43, %f24, %f25, %f43;
add.s32 %r166, %r166, 1;
setp.lt.s32	%p10, %r166, 4;
add.s32 %r28, %r166, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r164, %r28;
@%p12 bra BB163_18;
bra.uni BB163_22;

BB163_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB163_6;
bra.uni BB163_5;

BB163_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r159, [%rd12];

	bra.uni BB163_7;

BB163_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r159, [%rd10];


BB163_7:
cvt.u16.u32	%rs9, %r159;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f16, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f17, %rs11;
fma.rn.f32 %f2, %f16, %f17, %f43;
add.s32 %r10, %r6, 1;
@%p4 bra BB163_9;
bra.uni BB163_8;

BB163_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r160, [%rd18];

	bra.uni BB163_10;

BB163_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r160, [%rd16];


BB163_10:
cvt.u16.u32	%rs12, %r160;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f18, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f19, %rs14;
fma.rn.f32 %f3, %f18, %f19, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB163_12;
bra.uni BB163_11;

BB163_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r161, [%rd24];

	bra.uni BB163_13;

BB163_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r161, [%rd22];


BB163_13:
cvt.u16.u32	%rs15, %r161;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f4, %f20, %f21, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB163_15;
bra.uni BB163_14;

BB163_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r162, [%rd30];

	bra.uni BB163_16;

BB163_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r162, [%rd28];


BB163_16:
cvt.u16.u32	%rs18, %r162;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f43, %f22, %f23, %f4;

BB163_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r165, %r110, %r111, %r6;
setp.lt.s32	%p13, %r165, %r38;
@%p13 bra BB163_3;

BB163_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f43;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 8;
@%p14 bra BB163_26;

bar.sync 0;
add.s32 %r118, %r116, -8;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB163_26;

ld.shared.f32 %f26, [%rd3];
add.s32 %r121, %r113, 8;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f27, [%rd44];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB163_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 3;
@%p16 bra BB163_28;

ld.shared.f32 %f29, [%rd3];
add.s32 %r127, %r113, 4;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f30, [%rd47];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB163_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 1;
@%p17 bra BB163_30;

ld.shared.f32 %f32, [%rd3];
add.s32 %r133, %r113, 2;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f33, [%rd50];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB163_30:
bar.sync 0;
setp.gt.s32	%p18, %r113, 0;
@%p18 bra BB163_32;

ld.shared.f32 %f35, [%rd3];
add.s32 %r139, %r113, 1;
mad.lo.s32 %r142, %r139, %r39, %r41;
mul.wide.u32 %rd51, %r142, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f36, [%rd53];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB163_32:
setp.lt.s32	%p19, %r42, %r37;
setp.eq.s32	%p20, %r113, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB163_36;
bra.uni BB163_33;

BB163_33:
shr.s32 %r148, %r34, 31;
cvta.to.global.u64 %rd54, %rd6;
cvta.to.global.u64 %rd55, %rd9;
mov.u32 %r149, 1;
sub.s32 %r150, %r149, %r37;
and.b32 %r151, %r148, %r150;
add.s32 %r156, %r42, %r151;
mul.lo.s32 %r157, %r156, %r34;
ld.global.f32 %f10, [%rd54];
mul.wide.s32 %rd56, %r157, 4;
add.s64 %rd4, %rd55, %rd56;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p22, %f10, 0f00000000;
@%p22 bra BB163_35;

ld.global.f32 %f39, [%rd4];
mul.f32 %f44, %f39, %f10;

BB163_35:
cvta.to.global.u64 %rd57, %rd5;
mul.wide.s32 %rd58, %r41, 4;
add.s64 %rd60, %rd41, %rd58;
ld.global.f32 %f40, [%rd57];
ld.shared.f32 %f41, [%rd60];
fma.rn.f32 %f42, %f41, %f40, %f44;
st.global.f32 [%rd4], %f42;

BB163_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<24>;
.reg .f32 %f<48>;
.reg .b32 %r<111>;
.reg .b64 %rd<54>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB164_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r109, %r28, 2;
setp.ge.s32	%p2, %r109, %r20;
@%p2 bra BB164_8;

mov.f32 %f46, 0f00000000;

BB164_3:
mov.u32 %r107, %r109;
mov.u32 %r5, %r107;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB164_5;
bra.uni BB164_4;

BB164_5:
mov.u32 %r110, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r108, %r5;
@%p4 bra BB164_7;

BB164_6:
mov.u32 %r7, %r108;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f46, %f24, %f25, %f46;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p5, %r110, 4;
add.s32 %r10, %r110, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r108, %r10;
@%p7 bra BB164_6;
bra.uni BB164_7;

BB164_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f13, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f14, %rs11;
fma.rn.f32 %f15, %f13, %f14, %f46;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f16, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f17, %rs14;
fma.rn.f32 %f18, %f16, %f17, %f15;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f19, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f20, %rs17;
fma.rn.f32 %f21, %f19, %f20, %f18;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f46, %f22, %f23, %f21;

BB164_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r109, %r52, %r53, %r5;
setp.lt.s32	%p8, %r109, %r20;
@%p8 bra BB164_3;

BB164_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f46;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 16;
@%p9 bra BB164_11;

bar.sync 0;
add.s32 %r60, %r58, -16;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB164_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r63, %r55, 16;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f27, [%rd34];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB164_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 7;
@%p11 bra BB164_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r69, %r55, 8;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f30, [%rd37];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB164_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 3;
@%p12 bra BB164_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r75, %r55, 4;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f33, [%rd40];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB164_15:
bar.sync 0;
setp.gt.s32	%p13, %r55, 1;
@%p13 bra BB164_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r81, %r55, 2;
mad.lo.s32 %r84, %r81, %r21, %r23;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd43, %rd31, %rd41;
ld.shared.f32 %f36, [%rd43];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB164_17:
bar.sync 0;
setp.gt.s32	%p14, %r55, 0;
@%p14 bra BB164_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r87, %r55, 1;
mad.lo.s32 %r90, %r87, %r21, %r23;
mul.wide.u32 %rd44, %r90, 4;
add.s64 %rd46, %rd31, %rd44;
ld.shared.f32 %f39, [%rd46];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB164_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r55, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB164_23;
bra.uni BB164_20;

BB164_20:
shr.s32 %r96, %r16, 31;
cvta.to.global.u64 %rd47, %rd6;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r19;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r24, %r99;
mul.lo.s32 %r105, %r104, %r16;
ld.global.f32 %f7, [%rd47];
mul.wide.s32 %rd49, %r105, 4;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f7, 0f00000000;
@%p18 bra BB164_22;

ld.global.f32 %f42, [%rd4];
mul.f32 %f47, %f42, %f7;

BB164_22:
cvta.to.global.u64 %rd50, %rd5;
mul.wide.s32 %rd51, %r23, 4;
add.s64 %rd53, %rd31, %rd51;
ld.global.f32 %f43, [%rd50];
ld.shared.f32 %f44, [%rd53];
fma.rn.f32 %f45, %f44, %f43, %f47;
st.global.f32 [%rd4], %f45;

BB164_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<24>;
.reg .f32 %f<48>;
.reg .b32 %r<174>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB165_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r171, %r46, 2;
setp.ge.s32	%p2, %r171, %r38;
@%p2 bra BB165_23;

mov.f32 %f46, 0f00000000;

BB165_3:
mov.u32 %r169, %r171;
mov.u32 %r6, %r169;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB165_17;
bra.uni BB165_4;

BB165_17:
mov.u32 %r172, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r170, %r6;
@%p8 bra BB165_22;

BB165_18:
mov.u32 %r22, %r170;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB165_20;
bra.uni BB165_19;

BB165_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r173, [%rd36];

	bra.uni BB165_21;

BB165_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r173, [%rd34];


BB165_21:
cvt.u16.u32	%rs21, %r173;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f46, %f24, %f25, %f46;
add.s32 %r172, %r172, 1;
setp.lt.s32	%p10, %r172, 4;
add.s32 %r28, %r172, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r170, %r28;
@%p12 bra BB165_18;
bra.uni BB165_22;

BB165_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB165_6;
bra.uni BB165_5;

BB165_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r165, [%rd12];

	bra.uni BB165_7;

BB165_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r165, [%rd10];


BB165_7:
cvt.u16.u32	%rs9, %r165;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f16, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f17, %rs11;
fma.rn.f32 %f2, %f16, %f17, %f46;
add.s32 %r10, %r6, 1;
@%p4 bra BB165_9;
bra.uni BB165_8;

BB165_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r166, [%rd18];

	bra.uni BB165_10;

BB165_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r166, [%rd16];


BB165_10:
cvt.u16.u32	%rs12, %r166;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f18, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f19, %rs14;
fma.rn.f32 %f3, %f18, %f19, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB165_12;
bra.uni BB165_11;

BB165_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r167, [%rd24];

	bra.uni BB165_13;

BB165_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r167, [%rd22];


BB165_13:
cvt.u16.u32	%rs15, %r167;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f4, %f20, %f21, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB165_15;
bra.uni BB165_14;

BB165_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r168, [%rd30];

	bra.uni BB165_16;

BB165_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r168, [%rd28];


BB165_16:
cvt.u16.u32	%rs18, %r168;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f46, %f22, %f23, %f4;

BB165_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r171, %r110, %r111, %r6;
setp.lt.s32	%p13, %r171, %r38;
@%p13 bra BB165_3;

BB165_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f46;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 16;
@%p14 bra BB165_26;

bar.sync 0;
add.s32 %r118, %r116, -16;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB165_26;

ld.shared.f32 %f26, [%rd3];
add.s32 %r121, %r113, 16;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f27, [%rd44];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB165_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 7;
@%p16 bra BB165_28;

ld.shared.f32 %f29, [%rd3];
add.s32 %r127, %r113, 8;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f30, [%rd47];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB165_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 3;
@%p17 bra BB165_30;

ld.shared.f32 %f32, [%rd3];
add.s32 %r133, %r113, 4;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f33, [%rd50];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB165_30:
bar.sync 0;
setp.gt.s32	%p18, %r113, 1;
@%p18 bra BB165_32;

ld.shared.f32 %f35, [%rd3];
add.s32 %r139, %r113, 2;
mad.lo.s32 %r142, %r139, %r39, %r41;
mul.wide.u32 %rd51, %r142, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f36, [%rd53];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB165_32:
bar.sync 0;
setp.gt.s32	%p19, %r113, 0;
@%p19 bra BB165_34;

ld.shared.f32 %f38, [%rd3];
add.s32 %r145, %r113, 1;
mad.lo.s32 %r148, %r145, %r39, %r41;
mul.wide.u32 %rd54, %r148, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f39, [%rd56];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB165_34:
setp.lt.s32	%p20, %r42, %r37;
setp.eq.s32	%p21, %r113, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB165_38;
bra.uni BB165_35;

BB165_35:
shr.s32 %r154, %r34, 31;
cvta.to.global.u64 %rd57, %rd6;
cvta.to.global.u64 %rd58, %rd9;
mov.u32 %r155, 1;
sub.s32 %r156, %r155, %r37;
and.b32 %r157, %r154, %r156;
add.s32 %r162, %r42, %r157;
mul.lo.s32 %r163, %r162, %r34;
ld.global.f32 %f10, [%rd57];
mul.wide.s32 %rd59, %r163, 4;
add.s64 %rd4, %rd58, %rd59;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p23, %f10, 0f00000000;
@%p23 bra BB165_37;

ld.global.f32 %f42, [%rd4];
mul.f32 %f47, %f42, %f10;

BB165_37:
cvta.to.global.u64 %rd60, %rd5;
mul.wide.s32 %rd61, %r41, 4;
add.s64 %rd63, %rd41, %rd61;
ld.global.f32 %f43, [%rd60];
ld.shared.f32 %f44, [%rd63];
fma.rn.f32 %f45, %f44, %f43, %f47;
st.global.f32 [%rd4], %f45;

BB165_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<24>;
.reg .f32 %f<51>;
.reg .b32 %r<117>;
.reg .b64 %rd<57>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB166_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r115, %r28, 2;
setp.ge.s32	%p2, %r115, %r20;
@%p2 bra BB166_8;

mov.f32 %f49, 0f00000000;

BB166_3:
mov.u32 %r113, %r115;
mov.u32 %r5, %r113;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB166_5;
bra.uni BB166_4;

BB166_5:
mov.u32 %r116, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r114, %r5;
@%p4 bra BB166_7;

BB166_6:
mov.u32 %r7, %r114;
cvt.s64.s32	%rd27, %r7;
add.s64 %rd26, %rd2, %rd27;

	ld.global.nc.s8 %r49, [%rd26];

	cvt.u16.u32	%rs21, %r49;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r50, %r7, %r17, %r24;
cvt.s64.s32	%rd28, %r50;
add.s64 %rd29, %rd1, %rd28;
ld.global.s8 %rs23, [%rd29];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f49, %f24, %f25, %f49;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p5, %r116, 4;
add.s32 %r10, %r116, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r114, %r10;
@%p7 bra BB166_6;
bra.uni BB166_7;

BB166_4:
cvt.s64.s32	%rd14, %r5;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.s8 %r30, [%rd10];

	cvt.u16.u32	%rs9, %r30;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f13, %rs10;
mad.lo.s32 %r38, %r5, %r17, %r24;
cvt.s64.s32	%rd15, %r38;
add.s64 %rd16, %rd1, %rd15;
ld.global.s8 %rs11, [%rd16];
cvt.rn.f32.s16	%f14, %rs11;
fma.rn.f32 %f15, %f13, %f14, %f49;
add.s32 %r39, %r5, 1;
cvt.s64.s32	%rd17, %r39;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.s8 %r31, [%rd11];

	cvt.u16.u32	%rs12, %r31;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f16, %rs13;
mad.lo.s32 %r40, %r39, %r17, %r24;
cvt.s64.s32	%rd18, %r40;
add.s64 %rd19, %rd1, %rd18;
ld.global.s8 %rs14, [%rd19];
cvt.rn.f32.s16	%f17, %rs14;
fma.rn.f32 %f18, %f16, %f17, %f15;
add.s32 %r41, %r5, 2;
cvt.s64.s32	%rd20, %r41;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.s8 %r32, [%rd12];

	cvt.u16.u32	%rs15, %r32;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f19, %rs16;
mad.lo.s32 %r42, %r41, %r17, %r24;
cvt.s64.s32	%rd21, %r42;
add.s64 %rd22, %rd1, %rd21;
ld.global.s8 %rs17, [%rd22];
cvt.rn.f32.s16	%f20, %rs17;
fma.rn.f32 %f21, %f19, %f20, %f18;
add.s32 %r43, %r5, 3;
cvt.s64.s32	%rd23, %r43;
add.s64 %rd13, %rd2, %rd23;

	ld.global.nc.s8 %r33, [%rd13];

	cvt.u16.u32	%rs18, %r33;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r44, %r43, %r17, %r24;
cvt.s64.s32	%rd24, %r44;
add.s64 %rd25, %rd1, %rd24;
ld.global.s8 %rs20, [%rd25];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f49, %f22, %f23, %f21;

BB166_7:
shl.b32 %r52, %r25, 2;
mov.u32 %r53, %nctaid.y;
mad.lo.s32 %r115, %r52, %r53, %r5;
setp.lt.s32	%p8, %r115, %r20;
@%p8 bra BB166_3;

BB166_8:
mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r57, 4;
mov.u64 %rd31, partialSumExtern;
add.s64 %rd3, %rd31, %rd30;
st.shared.f32 [%rd3], %f49;
mov.u32 %r58, %ntid.y;
setp.eq.s32	%p9, %r58, 32;
@%p9 bra BB166_11;

bar.sync 0;
add.s32 %r60, %r58, -32;
setp.ge.u32	%p10, %r55, %r60;
@%p10 bra BB166_11;

ld.shared.f32 %f26, [%rd3];
add.s32 %r63, %r55, 32;
mad.lo.s32 %r66, %r63, %r21, %r23;
mul.wide.u32 %rd32, %r66, 4;
add.s64 %rd34, %rd31, %rd32;
ld.shared.f32 %f27, [%rd34];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB166_11:
bar.sync 0;
setp.gt.s32	%p11, %r55, 15;
@%p11 bra BB166_13;

ld.shared.f32 %f29, [%rd3];
add.s32 %r69, %r55, 16;
mad.lo.s32 %r72, %r69, %r21, %r23;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd37, %rd31, %rd35;
ld.shared.f32 %f30, [%rd37];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB166_13:
bar.sync 0;
setp.gt.s32	%p12, %r55, 7;
@%p12 bra BB166_15;

ld.shared.f32 %f32, [%rd3];
add.s32 %r75, %r55, 8;
mad.lo.s32 %r78, %r75, %r21, %r23;
mul.wide.u32 %rd38, %r78, 4;
add.s64 %rd40, %rd31, %rd38;
ld.shared.f32 %f33, [%rd40];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB166_15:
bar.sync 0;
setp.gt.s32	%p13, %r55, 3;
@%p13 bra BB166_17;

ld.shared.f32 %f35, [%rd3];
add.s32 %r81, %r55, 4;
mad.lo.s32 %r84, %r81, %r21, %r23;
mul.wide.u32 %rd41, %r84, 4;
add.s64 %rd43, %rd31, %rd41;
ld.shared.f32 %f36, [%rd43];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB166_17:
bar.sync 0;
setp.gt.s32	%p14, %r55, 1;
@%p14 bra BB166_19;

ld.shared.f32 %f38, [%rd3];
add.s32 %r87, %r55, 2;
mad.lo.s32 %r90, %r87, %r21, %r23;
mul.wide.u32 %rd44, %r90, 4;
add.s64 %rd46, %rd31, %rd44;
ld.shared.f32 %f39, [%rd46];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB166_19:
bar.sync 0;
setp.gt.s32	%p15, %r55, 0;
@%p15 bra BB166_21;

ld.shared.f32 %f41, [%rd3];
add.s32 %r93, %r55, 1;
mad.lo.s32 %r96, %r93, %r21, %r23;
mul.wide.u32 %rd47, %r96, 4;
add.s64 %rd49, %rd31, %rd47;
ld.shared.f32 %f42, [%rd49];
add.f32 %f43, %f41, %f42;
st.shared.f32 [%rd3], %f43;

BB166_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r55, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB166_25;
bra.uni BB166_22;

BB166_22:
shr.s32 %r102, %r16, 31;
cvta.to.global.u64 %rd50, %rd6;
cvta.to.global.u64 %rd51, %rd9;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r19;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r24, %r105;
mul.lo.s32 %r111, %r110, %r16;
ld.global.f32 %f7, [%rd50];
mul.wide.s32 %rd52, %r111, 4;
add.s64 %rd4, %rd51, %rd52;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f7, 0f00000000;
@%p19 bra BB166_24;

ld.global.f32 %f45, [%rd4];
mul.f32 %f50, %f45, %f7;

BB166_24:
cvta.to.global.u64 %rd53, %rd5;
mul.wide.s32 %rd54, %r23, 4;
add.s64 %rd56, %rd31, %rd54;
ld.global.f32 %f46, [%rd53];
ld.shared.f32 %f47, [%rd56];
fma.rn.f32 %f48, %f47, %f46, %f50;
st.global.f32 [%rd4], %f48;

BB166_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<24>;
.reg .f32 %f<51>;
.reg .b32 %r<180>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r35, %r36}, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r37, %r38}, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r34, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r42, %r39, %r40, %r41;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r42, %r37;
@%p1 bra BB167_23;

mov.u32 %r43, %ntid.y;
mov.u32 %r44, %ctaid.y;
mov.u32 %r45, %tid.y;
mad.lo.s32 %r46, %r43, %r44, %r45;
shl.b32 %r177, %r46, 2;
setp.ge.s32	%p2, %r177, %r38;
@%p2 bra BB167_23;

mov.f32 %f49, 0f00000000;

BB167_3:
mov.u32 %r175, %r177;
mov.u32 %r6, %r175;
add.s32 %r47, %r6, 4;
setp.gt.s32	%p3, %r47, %r38;
@%p3 bra BB167_17;
bra.uni BB167_4;

BB167_17:
mov.u32 %r178, 0;
setp.ge.s32	%p8, %r6, %r38;
mov.u32 %r176, %r6;
@%p8 bra BB167_22;

BB167_18:
mov.u32 %r22, %r176;
setp.lt.s32	%p9, %r36, 0;
@%p9 bra BB167_20;
bra.uni BB167_19;

BB167_20:
mov.u32 %r100, 1;
sub.s32 %r101, %r100, %r38;
add.s32 %r102, %r101, %r22;
mul.lo.s32 %r103, %r102, %r36;
cvt.s64.s32	%rd37, %r103;
add.s64 %rd36, %rd8, %rd37;

	ld.global.nc.s8 %r179, [%rd36];

	bra.uni BB167_21;

BB167_19:
mul.lo.s32 %r98, %r22, %r36;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd34, %rd8, %rd35;

	ld.global.nc.s8 %r179, [%rd34];


BB167_21:
cvt.u16.u32	%rs21, %r179;
cvt.s16.s8 %rs22, %rs21;
cvt.rn.f32.s16	%f24, %rs22;
mad.lo.s32 %r108, %r22, %r35, %r42;
cvt.s64.s32	%rd38, %r108;
add.s64 %rd39, %rd1, %rd38;
ld.global.s8 %rs23, [%rd39];
cvt.rn.f32.s16	%f25, %rs23;
fma.rn.f32 %f49, %f24, %f25, %f49;
add.s32 %r178, %r178, 1;
setp.lt.s32	%p10, %r178, 4;
add.s32 %r28, %r178, %r6;
setp.lt.s32	%p11, %r28, %r38;
and.pred %p12, %p10, %p11;
mov.u32 %r176, %r28;
@%p12 bra BB167_18;
bra.uni BB167_22;

BB167_4:
setp.lt.s32	%p4, %r36, 0;
@%p4 bra BB167_6;
bra.uni BB167_5;

BB167_6:
mov.u32 %r51, 1;
sub.s32 %r52, %r51, %r38;
add.s32 %r53, %r52, %r6;
mul.lo.s32 %r54, %r53, %r36;
cvt.s64.s32	%rd13, %r54;
add.s64 %rd12, %rd8, %rd13;

	ld.global.nc.s8 %r171, [%rd12];

	bra.uni BB167_7;

BB167_5:
mul.lo.s32 %r49, %r6, %r36;
cvt.s64.s32	%rd11, %r49;
add.s64 %rd10, %rd8, %rd11;

	ld.global.nc.s8 %r171, [%rd10];


BB167_7:
cvt.u16.u32	%rs9, %r171;
cvt.s16.s8 %rs10, %rs9;
cvt.rn.f32.s16	%f16, %rs10;
mad.lo.s32 %r59, %r6, %r35, %r42;
cvt.s64.s32	%rd14, %r59;
add.s64 %rd15, %rd1, %rd14;
ld.global.s8 %rs11, [%rd15];
cvt.rn.f32.s16	%f17, %rs11;
fma.rn.f32 %f2, %f16, %f17, %f49;
add.s32 %r10, %r6, 1;
@%p4 bra BB167_9;
bra.uni BB167_8;

BB167_9:
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r38;
add.s32 %r65, %r64, %r10;
mul.lo.s32 %r66, %r65, %r36;
cvt.s64.s32	%rd19, %r66;
add.s64 %rd18, %rd8, %rd19;

	ld.global.nc.s8 %r172, [%rd18];

	bra.uni BB167_10;

BB167_8:
mul.lo.s32 %r61, %r10, %r36;
cvt.s64.s32	%rd17, %r61;
add.s64 %rd16, %rd8, %rd17;

	ld.global.nc.s8 %r172, [%rd16];


BB167_10:
cvt.u16.u32	%rs12, %r172;
cvt.s16.s8 %rs13, %rs12;
cvt.rn.f32.s16	%f18, %rs13;
mad.lo.s32 %r71, %r10, %r35, %r42;
cvt.s64.s32	%rd20, %r71;
add.s64 %rd21, %rd1, %rd20;
ld.global.s8 %rs14, [%rd21];
cvt.rn.f32.s16	%f19, %rs14;
fma.rn.f32 %f3, %f18, %f19, %f2;
add.s32 %r14, %r6, 2;
@%p4 bra BB167_12;
bra.uni BB167_11;

BB167_12:
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r38;
add.s32 %r77, %r76, %r14;
mul.lo.s32 %r78, %r77, %r36;
cvt.s64.s32	%rd25, %r78;
add.s64 %rd24, %rd8, %rd25;

	ld.global.nc.s8 %r173, [%rd24];

	bra.uni BB167_13;

BB167_11:
mul.lo.s32 %r73, %r14, %r36;
cvt.s64.s32	%rd23, %r73;
add.s64 %rd22, %rd8, %rd23;

	ld.global.nc.s8 %r173, [%rd22];


BB167_13:
cvt.u16.u32	%rs15, %r173;
cvt.s16.s8 %rs16, %rs15;
cvt.rn.f32.s16	%f20, %rs16;
mad.lo.s32 %r83, %r14, %r35, %r42;
cvt.s64.s32	%rd26, %r83;
add.s64 %rd27, %rd1, %rd26;
ld.global.s8 %rs17, [%rd27];
cvt.rn.f32.s16	%f21, %rs17;
fma.rn.f32 %f4, %f20, %f21, %f3;
add.s32 %r18, %r6, 3;
@%p4 bra BB167_15;
bra.uni BB167_14;

BB167_15:
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r38;
add.s32 %r89, %r88, %r18;
mul.lo.s32 %r90, %r89, %r36;
cvt.s64.s32	%rd31, %r90;
add.s64 %rd30, %rd8, %rd31;

	ld.global.nc.s8 %r174, [%rd30];

	bra.uni BB167_16;

BB167_14:
mul.lo.s32 %r85, %r18, %r36;
cvt.s64.s32	%rd29, %r85;
add.s64 %rd28, %rd8, %rd29;

	ld.global.nc.s8 %r174, [%rd28];


BB167_16:
cvt.u16.u32	%rs18, %r174;
cvt.s16.s8 %rs19, %rs18;
cvt.rn.f32.s16	%f22, %rs19;
mad.lo.s32 %r95, %r18, %r35, %r42;
cvt.s64.s32	%rd32, %r95;
add.s64 %rd33, %rd1, %rd32;
ld.global.s8 %rs20, [%rd33];
cvt.rn.f32.s16	%f23, %rs20;
fma.rn.f32 %f49, %f22, %f23, %f4;

BB167_22:
shl.b32 %r110, %r43, 2;
mov.u32 %r111, %nctaid.y;
mad.lo.s32 %r177, %r110, %r111, %r6;
setp.lt.s32	%p13, %r177, %r38;
@%p13 bra BB167_3;

BB167_23:
mov.u32 %r113, %tid.y;
mad.lo.s32 %r115, %r113, %r39, %r41;
mul.wide.u32 %rd40, %r115, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd3, %rd41, %rd40;
st.shared.f32 [%rd3], %f49;
mov.u32 %r116, %ntid.y;
setp.eq.s32	%p14, %r116, 32;
@%p14 bra BB167_26;

bar.sync 0;
add.s32 %r118, %r116, -32;
setp.ge.u32	%p15, %r113, %r118;
@%p15 bra BB167_26;

ld.shared.f32 %f26, [%rd3];
add.s32 %r121, %r113, 32;
mad.lo.s32 %r124, %r121, %r39, %r41;
mul.wide.u32 %rd42, %r124, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f27, [%rd44];
add.f32 %f28, %f26, %f27;
st.shared.f32 [%rd3], %f28;

BB167_26:
bar.sync 0;
setp.gt.s32	%p16, %r113, 15;
@%p16 bra BB167_28;

ld.shared.f32 %f29, [%rd3];
add.s32 %r127, %r113, 16;
mad.lo.s32 %r130, %r127, %r39, %r41;
mul.wide.u32 %rd45, %r130, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f30, [%rd47];
add.f32 %f31, %f29, %f30;
st.shared.f32 [%rd3], %f31;

BB167_28:
bar.sync 0;
setp.gt.s32	%p17, %r113, 7;
@%p17 bra BB167_30;

ld.shared.f32 %f32, [%rd3];
add.s32 %r133, %r113, 8;
mad.lo.s32 %r136, %r133, %r39, %r41;
mul.wide.u32 %rd48, %r136, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f33, [%rd50];
add.f32 %f34, %f32, %f33;
st.shared.f32 [%rd3], %f34;

BB167_30:
bar.sync 0;
setp.gt.s32	%p18, %r113, 3;
@%p18 bra BB167_32;

ld.shared.f32 %f35, [%rd3];
add.s32 %r139, %r113, 4;
mad.lo.s32 %r142, %r139, %r39, %r41;
mul.wide.u32 %rd51, %r142, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f36, [%rd53];
add.f32 %f37, %f35, %f36;
st.shared.f32 [%rd3], %f37;

BB167_32:
bar.sync 0;
setp.gt.s32	%p19, %r113, 1;
@%p19 bra BB167_34;

ld.shared.f32 %f38, [%rd3];
add.s32 %r145, %r113, 2;
mad.lo.s32 %r148, %r145, %r39, %r41;
mul.wide.u32 %rd54, %r148, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f39, [%rd56];
add.f32 %f40, %f38, %f39;
st.shared.f32 [%rd3], %f40;

BB167_34:
bar.sync 0;
setp.gt.s32	%p20, %r113, 0;
@%p20 bra BB167_36;

ld.shared.f32 %f41, [%rd3];
add.s32 %r151, %r113, 1;
mad.lo.s32 %r154, %r151, %r39, %r41;
mul.wide.u32 %rd57, %r154, 4;
add.s64 %rd59, %rd41, %rd57;
ld.shared.f32 %f42, [%rd59];
add.f32 %f43, %f41, %f42;
st.shared.f32 [%rd3], %f43;

BB167_36:
setp.lt.s32	%p21, %r42, %r37;
setp.eq.s32	%p22, %r113, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB167_40;
bra.uni BB167_37;

BB167_37:
shr.s32 %r160, %r34, 31;
cvta.to.global.u64 %rd60, %rd6;
cvta.to.global.u64 %rd61, %rd9;
mov.u32 %r161, 1;
sub.s32 %r162, %r161, %r37;
and.b32 %r163, %r160, %r162;
add.s32 %r168, %r42, %r163;
mul.lo.s32 %r169, %r168, %r34;
ld.global.f32 %f10, [%rd60];
mul.wide.s32 %rd62, %r169, 4;
add.s64 %rd4, %rd61, %rd62;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p24, %f10, 0f00000000;
@%p24 bra BB167_39;

ld.global.f32 %f45, [%rd4];
mul.f32 %f50, %f45, %f10;

BB167_39:
cvta.to.global.u64 %rd63, %rd5;
mul.wide.s32 %rd64, %r41, 4;
add.s64 %rd66, %rd41, %rd64;
ld.global.f32 %f46, [%rd63];
ld.shared.f32 %f47, [%rd66];
fma.rn.f32 %f48, %f47, %f46, %f50;
st.global.f32 [%rd4], %f48;

BB167_40:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<23>;
.reg .f32 %f<90>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB168_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 2;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB168_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB168_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB168_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB168_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 2;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB168_12;
bra.uni BB168_6;

BB168_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd21, %rd7, %rd4;
ld.global.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB168_13;

BB168_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB168_11;
bra.uni BB168_7;

BB168_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB168_13;

BB168_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB168_10;
bra.uni BB168_8;

BB168_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB168_13;

BB168_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB168_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB168_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB168_19;
bra.uni BB168_14;

BB168_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f87, 0f00000000;
mov.f32 %f88, %f87;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB168_16;

BB168_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 2;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.b16 %rs11, [%rd22];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f88;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 2;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.b16 %rs13, [%rd23];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 2;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.b16 %rs15, [%rd24];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 2;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.b16 %rs17, [%rd25];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f88, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f87, %f88;
@%p12 bra BB168_15;

BB168_16:
mov.f32 %f86, %f87;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f85, %f86;
@%p13 bra BB168_18;

BB168_17:
mul.wide.s32 %rd34, %r73, 2;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.b16 %rs19, [%rd33];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f86, %f45, %f46, %f86;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f85, %f86;
@%p14 bra BB168_17;

BB168_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f85, %f47;
st.shared.f32 [%rd2], %f48;

BB168_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB168_5;

BB168_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB168_24;
bra.uni BB168_21;

BB168_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f89, %f78, %f77;
st.shared.f32 [%rd14], %f89;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 2;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB168_23;

ld.global.u16 %rs21, [%rd8];

	{ cvt.f32.f16 %f79, %rs21;}


	ld.shared.f32 %f80, [%rd14];
fma.rn.f32 %f89, %f79, %f11, %f80;
st.shared.f32 [%rd14], %f89;

BB168_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f89;
mov.b16 %rs22, %temp;
}
st.global.u16 [%rd8], %rs22;

BB168_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB168_2;

BB168_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<23>;
.reg .f32 %f<90>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB169_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 2;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB169_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB169_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB169_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB169_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 2;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB169_12;
bra.uni BB169_6;

BB169_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd24, %rd7, %rd4;
ld.global.u16 %rs10, [%rd24];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB169_13;

BB169_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB169_11;
bra.uni BB169_7;

BB169_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB169_13;

BB169_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB169_10;
bra.uni BB169_8;

BB169_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 2;
add.s64 %rd23, %rd1, %rd22;
ld.global.u16 %rs3, [%rd23];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB169_13;

BB169_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB169_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB169_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB169_19;
bra.uni BB169_14;

BB169_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f87, 0f00000000;
mov.f32 %f88, %f87;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB169_16;

BB169_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 2;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.b16 %rs11, [%rd25];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f88;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 2;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.b16 %rs13, [%rd26];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 2;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.b16 %rs15, [%rd27];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 2;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.b16 %rs17, [%rd28];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f88, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f87, %f88;
@%p13 bra BB169_15;

BB169_16:
mov.f32 %f86, %f87;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f85, %f86;
@%p14 bra BB169_18;

BB169_17:
mul.wide.s32 %rd37, %r72, 2;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.b16 %rs19, [%rd36];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f86, %f45, %f46, %f86;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f85, %f86;
@%p15 bra BB169_17;

BB169_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f85, %f47;
st.shared.f32 [%rd2], %f48;

BB169_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB169_5;

BB169_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB169_24;
bra.uni BB169_21;

BB169_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f89, %f78, %f77;
st.shared.f32 [%rd17], %f89;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 2;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB169_23;

ld.global.u16 %rs21, [%rd8];

	{ cvt.f32.f16 %f79, %rs21;}


	ld.shared.f32 %f80, [%rd17];
fma.rn.f32 %f89, %f9, %f79, %f80;
st.shared.f32 [%rd17], %f89;

BB169_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f89;
mov.b16 %rs22, %temp;
}
st.global.u16 [%rd8], %rs22;

BB169_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB169_2;

BB169_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<23>;
.reg .f32 %f<90>;
.reg .b32 %r<74>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB170_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 2;
mov.u32 %r68, 0;
cvta.to.global.u64 %rd41, %rd10;

BB170_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r68;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB170_25;

add.s32 %r8, %r7, %r2;
mov.u32 %r69, 0;
st.shared.u32 [%rd2], %r69;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB170_20;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB170_5:
mov.u32 %r10, %r69;
add.s32 %r69, %r10, 512;
min.s32 %r11, %r69, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -384;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd18, %r13, 2;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB170_12;
bra.uni BB170_6;

BB170_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd21, %rd7, %rd4;
ld.global.u16 %rs10, [%rd21];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB170_13;

BB170_6:
add.s32 %r53, %r11, -256;
setp.lt.s32	%p8, %r12, %r53;
@%p8 bra BB170_11;
bra.uni BB170_7;

BB170_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB170_13;

BB170_7:
add.s32 %r54, %r11, -128;
setp.lt.s32	%p9, %r12, %r54;
@%p9 bra BB170_10;
bra.uni BB170_8;

BB170_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r55, %r5, %r13;
mul.wide.s32 %rd19, %r55, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB170_13;

BB170_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB170_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB170_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB170_19;
bra.uni BB170_14;

BB170_14:
add.s32 %r73, %r9, %r10;
add.s32 %r72, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r56, %r16, -48;
mov.f32 %f87, 0f00000000;
mov.f32 %f88, %f87;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r70, %r3;
@%p11 bra BB170_16;

BB170_15:
mov.u32 %r17, %r70;
mul.wide.s32 %rd26, %r73, 2;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.b16 %rs11, [%rd22];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd27, %r17, 4;
add.s64 %rd29, %rd17, %rd27;
ld.shared.f32 %f38, [%rd29];
fma.rn.f32 %f39, %f34, %f38, %f88;
add.s32 %r57, %r73, 16;
mul.wide.s32 %rd30, %r57, 2;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.b16 %rs13, [%rd23];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd29+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r58, %r73, 32;
mul.wide.s32 %rd31, %r58, 2;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.b16 %rs15, [%rd24];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd29+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r59, %r73, 48;
mul.wide.s32 %rd32, %r59, 2;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.b16 %rs17, [%rd25];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd29+192];
fma.rn.f32 %f88, %f37, %f44, %f43;
add.s32 %r73, %r73, 64;
add.s32 %r72, %r72, 64;
sub.s32 %r22, %r72, %r10;
setp.lt.s32	%p12, %r22, %r56;
mov.u32 %r70, %r22;
mov.f32 %f87, %f88;
@%p12 bra BB170_15;

BB170_16:
mov.f32 %f86, %f87;
sub.s32 %r71, %r72, %r10;
setp.ge.s32	%p13, %r71, %r16;
mov.f32 %f85, %f86;
@%p13 bra BB170_18;

BB170_17:
mul.wide.s32 %rd34, %r73, 2;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.b16 %rs19, [%rd33];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd35, %r71, 4;
add.s64 %rd37, %rd17, %rd35;
ld.shared.f32 %f46, [%rd37];
fma.rn.f32 %f86, %f45, %f46, %f86;
add.s32 %r73, %r73, 16;
add.s32 %r72, %r72, 16;
sub.s32 %r71, %r72, %r10;
setp.lt.s32	%p14, %r71, %r16;
mov.f32 %f85, %f86;
@%p14 bra BB170_17;

BB170_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f85, %f47;
st.shared.f32 [%rd2], %f48;

BB170_19:
setp.lt.s32	%p15, %r69, %r34;
@%p15 bra BB170_5;

BB170_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB170_24;
bra.uni BB170_21;

BB170_21:
ld.shared.f32 %f49, [%rd14];
ld.shared.f32 %f50, [%rd14+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd14+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd14+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd14+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd14+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd14+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd14+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd14+60];
add.f32 %f89, %f78, %f77;
st.shared.f32 [%rd14], %f89;
sub.s32 %r62, %r44, %r35;
mul.lo.s32 %r63, %r62, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r8, %r38, %r64;
mul.wide.s32 %rd42, %r65, 2;
add.s64 %rd8, %rd41, %rd42;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB170_23;

ld.global.u16 %rs21, [%rd8];

	{ cvt.f32.f16 %f79, %rs21;}


	ld.shared.f32 %f80, [%rd14];
fma.rn.f32 %f89, %f79, %f11, %f80;
st.shared.f32 [%rd14], %f89;

BB170_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f89;
mov.b16 %rs22, %temp;
}
st.global.u16 [%rd8], %rs22;

BB170_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r68, %r67, %r68;
setp.lt.s32	%p20, %r68, %r35;
@%p20 bra BB170_2;

BB170_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<23>;
.reg .f32 %f<90>;
.reg .b32 %r<73>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f32 %f1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB171_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 64;
mov.u64 %rd16, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 4;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 4;
mov.u64 %rd20, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 2;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd44, %rd10;
cvta.to.global.u64 %rd45, %rd11;

BB171_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r67;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB171_25;

add.s32 %r9, %r8, %r2;
mov.u32 %r68, 0;
st.shared.u32 [%rd2], %r68;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB171_20;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB171_5:
mov.u32 %r11, %r68;
add.s32 %r68, %r11, 512;
min.s32 %r12, %r68, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -384;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd21, %r14, 2;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB171_12;
bra.uni BB171_6;

BB171_12:
ld.global.u16 %rs7, [%rd5];

	{ cvt.f32.f16 %f24, %rs7;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd3], %f28;
ld.global.u16 %rs8, [%rd6];

	{ cvt.f32.f16 %f25, %rs8;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd3+512], %f29;
ld.global.u16 %rs9, [%rd7];

	{ cvt.f32.f16 %f26, %rs9;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd3+1024], %f30;
add.s64 %rd24, %rd7, %rd4;
ld.global.u16 %rs10, [%rd24];

	{ cvt.f32.f16 %f27, %rs10;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd3+1536], %f31;
bra.uni BB171_13;

BB171_6:
add.s32 %r56, %r12, -256;
setp.lt.s32	%p9, %r13, %r56;
@%p9 bra BB171_11;
bra.uni BB171_7;

BB171_11:
ld.global.u16 %rs4, [%rd5];

	{ cvt.f32.f16 %f18, %rs4;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd3], %f21;
ld.global.u16 %rs5, [%rd6];

	{ cvt.f32.f16 %f19, %rs5;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd3+512], %f22;
ld.global.u16 %rs6, [%rd7];

	{ cvt.f32.f16 %f20, %rs6;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd3+1024], %f23;
bra.uni BB171_13;

BB171_7:
add.s32 %r57, %r12, -128;
setp.lt.s32	%p10, %r13, %r57;
@%p10 bra BB171_10;
bra.uni BB171_8;

BB171_10:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r58, %r6, %r14;
mul.wide.s32 %rd22, %r58, 2;
add.s64 %rd23, %rd1, %rd22;
ld.global.u16 %rs3, [%rd23];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB171_13;

BB171_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB171_13;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB171_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB171_19;
bra.uni BB171_14;

BB171_14:
add.s32 %r72, %r10, %r11;
add.s32 %r71, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r59, %r17, -48;
mov.f32 %f87, 0f00000000;
mov.f32 %f88, %f87;
setp.ge.s32	%p12, %r3, %r59;
mov.u32 %r69, %r3;
@%p12 bra BB171_16;

BB171_15:
mov.u32 %r18, %r69;
mul.wide.s32 %rd29, %r72, 2;
add.s64 %rd25, %rd9, %rd29;

	ld.global.nc.b16 %rs11, [%rd25];

	
	{ cvt.f32.f16 %f34, %rs11;}


	mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd32, %rd20, %rd30;
ld.shared.f32 %f38, [%rd32];
fma.rn.f32 %f39, %f34, %f38, %f88;
add.s32 %r60, %r72, 16;
mul.wide.s32 %rd33, %r60, 2;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.b16 %rs13, [%rd26];

	
	{ cvt.f32.f16 %f35, %rs13;}


	ld.shared.f32 %f40, [%rd32+64];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s32 %r61, %r72, 32;
mul.wide.s32 %rd34, %r61, 2;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.b16 %rs15, [%rd27];

	
	{ cvt.f32.f16 %f36, %rs15;}


	ld.shared.f32 %f42, [%rd32+128];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s32 %r62, %r72, 48;
mul.wide.s32 %rd35, %r62, 2;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.b16 %rs17, [%rd28];

	
	{ cvt.f32.f16 %f37, %rs17;}


	ld.shared.f32 %f44, [%rd32+192];
fma.rn.f32 %f88, %f37, %f44, %f43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r23, %r71, %r11;
setp.lt.s32	%p13, %r23, %r59;
mov.u32 %r69, %r23;
mov.f32 %f87, %f88;
@%p13 bra BB171_15;

BB171_16:
mov.f32 %f86, %f87;
sub.s32 %r70, %r71, %r11;
setp.ge.s32	%p14, %r70, %r17;
mov.f32 %f85, %f86;
@%p14 bra BB171_18;

BB171_17:
mul.wide.s32 %rd37, %r72, 2;
add.s64 %rd36, %rd9, %rd37;

	ld.global.nc.b16 %rs19, [%rd36];

	
	{ cvt.f32.f16 %f45, %rs19;}


	mul.wide.s32 %rd38, %r70, 4;
add.s64 %rd40, %rd20, %rd38;
ld.shared.f32 %f46, [%rd40];
fma.rn.f32 %f86, %f45, %f46, %f86;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r11;
setp.lt.s32	%p15, %r70, %r17;
mov.f32 %f85, %f86;
@%p15 bra BB171_17;

BB171_18:
ld.shared.f32 %f47, [%rd2];
add.f32 %f48, %f85, %f47;
st.shared.f32 [%rd2], %f48;

BB171_19:
setp.lt.s32	%p16, %r68, %r35;
@%p16 bra BB171_5;

BB171_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB171_24;
bra.uni BB171_21;

BB171_21:
ld.shared.f32 %f49, [%rd17];
ld.shared.f32 %f50, [%rd17+4];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd17+8];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd17+12];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd17+16];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd17+20];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd17+24];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd17+28];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd17+32];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd17+36];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd17+40];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd17+44];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd17+48];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd17+52];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd17+56];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd17+60];
add.f32 %f89, %f78, %f77;
st.shared.f32 [%rd17], %f89;
mad.lo.s32 %r64, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd44];
mul.wide.s32 %rd46, %r64, 2;
add.s64 %rd8, %rd45, %rd46;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB171_23;

ld.global.u16 %rs21, [%rd8];

	{ cvt.f32.f16 %f79, %rs21;}


	ld.shared.f32 %f80, [%rd17];
fma.rn.f32 %f89, %f9, %f79, %f80;
st.shared.f32 [%rd17], %f89;

BB171_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f89;
mov.b16 %rs22, %temp;
}
st.global.u16 [%rd8], %rs22;

BB171_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r36;
@%p20 bra BB171_2;

BB171_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<60>;
.reg .b32 %r<117>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB172_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd32, %r58, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r12, %r56, 128, %r60;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB172_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r107;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB172_27;

mov.u32 %r108, 0;
st.shared.u32 [%rd4], %r108;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB172_21;

mov.u32 %r109, %r8;

BB172_5:
mov.u32 %r17, %r109;
add.s32 %r66, %r17, 512;
min.s32 %r67, %r66, %r45;
min.s32 %r18, %r67, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r68, %r19, %r43;
add.s32 %r69, %r18, -384;
setp.lt.s32	%p6, %r19, %r69;
mul.wide.s32 %rd35, %r68, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB172_12;
bra.uni BB172_6;

BB172_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+256];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+512], %f29;
ld.global.u16 %rs17, [%rd9+512];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+1024], %f30;
ld.global.u16 %rs18, [%rd9+768];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB172_13;

BB172_6:
add.s32 %r70, %r18, -256;
setp.lt.s32	%p7, %r19, %r70;
@%p7 bra BB172_11;
bra.uni BB172_7;

BB172_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+256];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+512], %f22;
ld.global.u16 %rs14, [%rd9+512];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB172_13;

BB172_7:
add.s32 %r71, %r18, -128;
setp.lt.s32	%p8, %r19, %r71;
@%p8 bra BB172_10;
bra.uni BB172_8;

BB172_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB172_13;

BB172_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB172_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB172_13:
add.s32 %r75, %r63, %r2;
setp.lt.s32	%p1, %r75, %r44;
bar.sync 0;
@!%p1 bra BB172_20;
bra.uni BB172_14;

BB172_14:
shl.b32 %r77, %r42, 9;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 7;
mad.lo.s32 %r80, %r79, %r106, %r12;
mad.lo.s32 %r81, %r77, %r108, %r80;
mul.wide.s32 %rd36, %r81, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r115, %r17, %r42, %r75;
sub.s32 %r21, %r18, %r17;
add.s32 %r86, %r21, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r110, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r113, %r10;
mov.u32 %r114, %r10;
@%p10 bra BB172_16;

BB172_15:
mov.u32 %r23, %r114;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r115, %r115, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p11, %r110, %r86;
mov.u32 %r113, %r25;
mov.u32 %r114, %r25;
mov.f32 %f57, %f58;
@%p11 bra BB172_15;

BB172_16:
mov.f32 %f55, %f57;
sub.s32 %r88, %r113, %r10;
setp.ge.s32	%p12, %r88, %r21;
@%p12 bra BB172_19;

mul.wide.s32 %rd40, %r113, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r116, %r13, %r113;
mul.wide.s32 %rd42, %r115, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f56, %f55;

BB172_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p13, %r116, %r21;
mov.f32 %f55, %f56;
@%p13 bra BB172_18;

BB172_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB172_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r66;
@%p14 bra BB172_5;

BB172_21:
add.s32 %r90, %r1, 127;
setp.lt.u32	%p2, %r90, 255;
bar.sync 0;
add.s32 %r94, %r63, %r2;
setp.lt.s32	%p15, %r94, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB172_26;
bra.uni BB172_22;

BB172_22:
setp.neu.f32	%p17, %f11, 0f00000000;
mov.u32 %r99, 1;
sub.s32 %r100, %r99, %r44;
mul.lo.s32 %r101, %r100, %r41;
setp.gt.s32	%p18, %r41, -1;
selp.b32	%r102, 0, %r101, %p18;
mad.lo.s32 %r103, %r94, %r41, %r102;
mul.wide.s32 %rd43, %r103, 2;
add.s64 %rd22, %rd3, %rd43;
@%p17 bra BB172_24;
bra.uni BB172_23;

BB172_24:
ld.global.u16 %rs24, [%rd22];

	{ cvt.f32.f16 %f49, %rs24;}


	add.s64 %rd49, %rd29, %rd31;
ld.shared.f32 %f50, [%rd49];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd49], %f59;
bra.uni BB172_25;

BB172_23:
add.s64 %rd46, %rd29, %rd31;
ld.shared.f32 %f59, [%rd46];

BB172_25:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f59;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd22], %rs25;

BB172_26:
bar.sync 0;
mov.u32 %r104, %nctaid.x;
shl.b32 %r105, %r104, 7;
add.s32 %r107, %r105, %r107;
setp.lt.s32	%p19, %r107, %r44;
add.s32 %r106, %r106, 1;
@%p19 bra BB172_2;

BB172_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<60>;
.reg .b32 %r<111>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB173_27;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd34, %r61, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r64, %r46, 7;
mul.wide.s32 %rd9, %r64, 2;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB173_2:
shl.b32 %r66, %r59, 7;
add.s32 %r16, %r66, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB173_27;

add.s32 %r17, %r16, %r2;
mov.u32 %r102, 0;
st.shared.u32 [%rd4], %r102;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB173_21;

mov.u32 %r103, %r8;

BB173_5:
mov.u32 %r19, %r103;
add.s32 %r69, %r19, 512;
min.s32 %r70, %r69, %r48;
min.s32 %r20, %r70, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r74, 0, %r73, %p6;
mad.lo.s32 %r22, %r21, %r46, %r74;
add.s32 %r75, %r20, -384;
setp.lt.s32	%p7, %r21, %r75;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB173_12;
bra.uni BB173_6;

BB173_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+512], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+1024], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+1536], %f31;
bra.uni BB173_13;

BB173_6:
add.s32 %r76, %r20, -256;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB173_11;
bra.uni BB173_7;

BB173_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+512], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+1024], %f23;
bra.uni BB173_13;

BB173_7:
add.s32 %r77, %r20, -128;
setp.lt.s32	%p9, %r21, %r77;
@%p9 bra BB173_10;
bra.uni BB173_8;

BB173_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r79, %r22, %r64;
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB173_13;

BB173_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB173_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB173_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB173_20;
bra.uni BB173_14;

BB173_14:
shl.b32 %r83, %r45, 9;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 7;
mad.lo.s32 %r86, %r85, %r100, %r12;
mad.lo.s32 %r87, %r83, %r102, %r86;
mul.wide.s32 %rd45, %r87, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r88, %r24, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB173_16;

BB173_15:
mov.u32 %r26, %r108;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r88;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f32 %f57, %f58;
@%p12 bra BB173_15;

BB173_16:
mov.f32 %f55, %f57;
sub.s32 %r90, %r107, %r10;
setp.ge.s32	%p13, %r90, %r24;
@%p13 bra BB173_19;

mul.wide.s32 %rd49, %r107, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd51, %r109, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f56, %f55;

BB173_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f32 %f55, %f56;
@%p14 bra BB173_18;

BB173_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd4], %f48;

BB173_20:
setp.lt.s32	%p15, %r69, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r69;
@%p15 bra BB173_5;

BB173_21:
add.s32 %r92, %r1, 127;
setp.lt.u32	%p2, %r92, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB173_26;
bra.uni BB173_22;

BB173_22:
setp.neu.f32	%p18, %f11, 0f00000000;
mov.u32 %r93, 1;
sub.s32 %r94, %r93, %r47;
mul.lo.s32 %r95, %r94, %r44;
setp.gt.s32	%p19, %r44, -1;
selp.b32	%r96, 0, %r95, %p19;
mad.lo.s32 %r97, %r17, %r44, %r96;
mul.wide.s32 %rd52, %r97, 2;
add.s64 %rd24, %rd3, %rd52;
@%p18 bra BB173_24;
bra.uni BB173_23;

BB173_24:
ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f49, %rs24;}


	add.s64 %rd58, %rd31, %rd33;
ld.shared.f32 %f50, [%rd58];
fma.rn.f32 %f59, %f49, %f11, %f50;
st.shared.f32 [%rd58], %f59;
bra.uni BB173_25;

BB173_23:
add.s64 %rd55, %rd31, %rd33;
ld.shared.f32 %f59, [%rd55];

BB173_25:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f59;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB173_26:
bar.sync 0;
mov.u32 %r98, %nctaid.x;
shl.b32 %r99, %r98, 7;
add.s32 %r101, %r99, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB173_2;

BB173_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<60>;
.reg .b32 %r<117>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB174_27;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB174_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r107;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB174_27;

mov.u32 %r108, 0;
st.shared.u32 [%rd5], %r108;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB174_21;

mov.u32 %r109, %r8;

BB174_5:
mov.u32 %r16, %r109;
add.s32 %r66, %r16, 512;
min.s32 %r67, %r66, %r45;
min.s32 %r17, %r67, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r68, %r18, %r43;
add.s32 %r69, %r17, -384;
setp.lt.s32	%p6, %r18, %r69;
mul.wide.s32 %rd37, %r68, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB174_12;
bra.uni BB174_6;

BB174_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+256];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+512], %f29;
ld.global.u16 %rs17, [%rd9+512];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+1024], %f30;
ld.global.u16 %rs18, [%rd9+768];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB174_13;

BB174_6:
add.s32 %r70, %r17, -256;
setp.lt.s32	%p7, %r18, %r70;
@%p7 bra BB174_11;
bra.uni BB174_7;

BB174_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+256];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+512], %f22;
ld.global.u16 %rs14, [%rd9+512];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB174_13;

BB174_7:
add.s32 %r71, %r17, -128;
setp.lt.s32	%p8, %r18, %r71;
@%p8 bra BB174_10;
bra.uni BB174_8;

BB174_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB174_13;

BB174_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB174_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB174_13:
add.s32 %r75, %r63, %r2;
setp.lt.s32	%p1, %r75, %r44;
bar.sync 0;
@!%p1 bra BB174_20;
bra.uni BB174_14;

BB174_14:
shl.b32 %r77, %r42, 9;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 7;
mad.lo.s32 %r80, %r79, %r106, %r11;
mad.lo.s32 %r81, %r77, %r108, %r80;
mul.wide.s32 %rd38, %r81, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r115, %r16, %r42, %r75;
sub.s32 %r20, %r17, %r16;
add.s32 %r86, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r110, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r113, %r10;
mov.u32 %r114, %r10;
@%p10 bra BB174_16;

BB174_15:
mov.u32 %r23, %r114;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r115, %r115, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p11, %r110, %r86;
mov.u32 %r113, %r25;
mov.u32 %r114, %r25;
mov.f32 %f57, %f58;
@%p11 bra BB174_15;

BB174_16:
mov.f32 %f55, %f57;
sub.s32 %r88, %r113, %r10;
setp.ge.s32	%p12, %r88, %r20;
@%p12 bra BB174_19;

mul.wide.s32 %rd42, %r113, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r116, %r12, %r113;
mul.wide.s32 %rd44, %r115, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f56, %f55;

BB174_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p13, %r116, %r20;
mov.f32 %f55, %f56;
@%p13 bra BB174_18;

BB174_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB174_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r66;
@%p14 bra BB174_5;

BB174_21:
add.s32 %r90, %r1, 127;
setp.lt.u32	%p2, %r90, 255;
bar.sync 0;
add.s32 %r94, %r63, %r2;
setp.lt.s32	%p15, %r94, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB174_26;
bra.uni BB174_22;

BB174_22:
mov.u32 %r99, 1;
sub.s32 %r100, %r99, %r44;
mul.lo.s32 %r101, %r100, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r102, 0, %r101, %p17;
mad.lo.s32 %r103, %r94, %r41, %r102;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p18, %f8, 0f00000000;
mul.wide.s32 %rd45, %r103, 2;
add.s64 %rd23, %rd4, %rd45;
@%p18 bra BB174_24;
bra.uni BB174_23;

BB174_24:
ld.global.u16 %rs24, [%rd23];

	{ cvt.f32.f16 %f49, %rs24;}


	add.s64 %rd51, %rd31, %rd33;
ld.shared.f32 %f50, [%rd51];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd51], %f59;
bra.uni BB174_25;

BB174_23:
add.s64 %rd48, %rd31, %rd33;
ld.shared.f32 %f59, [%rd48];

BB174_25:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f59;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd23], %rs25;

BB174_26:
bar.sync 0;
mov.u32 %r104, %nctaid.x;
shl.b32 %r105, %r104, 7;
add.s32 %r107, %r105, %r107;
setp.lt.s32	%p19, %r107, %r44;
add.s32 %r106, %r106, 1;
@%p19 bra BB174_2;

BB174_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<60>;
.reg .b32 %r<126>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB175_27;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r56, %r46;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 9;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd35, %r59, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
mad.lo.s32 %r12, %r57, 128, %r61;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r116, 0;
mov.u32 %r115, %r116;

BB175_2:
shl.b32 %r63, %r57, 7;
add.s32 %r64, %r63, %r116;
setp.ge.s32	%p4, %r64, %r45;
@%p4 bra BB175_27;

mov.u32 %r117, 0;
st.shared.u32 [%rd5], %r117;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB175_21;

mov.u32 %r118, %r8;

BB175_5:
mov.u32 %r17, %r118;
add.s32 %r67, %r17, 512;
min.s32 %r68, %r67, %r46;
min.s32 %r18, %r68, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r20, %r19, %r44, %r72;
add.s32 %r73, %r18, -384;
setp.lt.s32	%p7, %r19, %r73;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r74, %r44, 7;
mul.wide.s32 %rd39, %r74, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB175_12;
bra.uni BB175_6;

BB175_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+512], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+1024], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+1536], %f31;
bra.uni BB175_13;

BB175_6:
add.s32 %r75, %r18, -256;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB175_11;
bra.uni BB175_7;

BB175_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+512], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+1024], %f23;
bra.uni BB175_13;

BB175_7:
add.s32 %r76, %r18, -128;
setp.lt.s32	%p9, %r19, %r76;
@%p9 bra BB175_10;
bra.uni BB175_8;

BB175_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r78, %r20, %r74;
mul.wide.s32 %rd40, %r78, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB175_13;

BB175_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB175_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB175_13:
add.s32 %r84, %r64, %r2;
setp.lt.s32	%p1, %r84, %r45;
bar.sync 0;
@!%p1 bra BB175_20;
bra.uni BB175_14;

BB175_14:
shl.b32 %r86, %r43, 9;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 7;
mad.lo.s32 %r89, %r88, %r115, %r12;
mad.lo.s32 %r90, %r86, %r117, %r89;
mul.wide.s32 %rd47, %r90, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r124, %r17, %r43, %r84;
sub.s32 %r22, %r18, %r17;
add.s32 %r95, %r22, -3;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.u32 %r119, 0;
setp.lt.s32	%p11, %r95, 1;
mov.u32 %r122, %r10;
mov.u32 %r123, %r10;
@%p11 bra BB175_16;

BB175_15:
mov.u32 %r24, %r123;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f58;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f58, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r124, %r124, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r119, %r119, 4;
setp.lt.s32	%p12, %r119, %r95;
mov.u32 %r122, %r26;
mov.u32 %r123, %r26;
mov.f32 %f57, %f58;
@%p12 bra BB175_15;

BB175_16:
mov.f32 %f55, %f57;
sub.s32 %r97, %r122, %r10;
setp.ge.s32	%p13, %r97, %r22;
@%p13 bra BB175_19;

mul.wide.s32 %rd51, %r122, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r125, %r13, %r122;
mul.wide.s32 %rd53, %r124, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f56, %f55;

BB175_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f56, %f45, %f46, %f56;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r125, %r125, 1;
setp.lt.s32	%p14, %r125, %r22;
mov.f32 %f55, %f56;
@%p14 bra BB175_18;

BB175_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f55, %f47;
st.shared.f32 [%rd5], %f48;

BB175_20:
setp.lt.s32	%p15, %r67, %r9;
add.s32 %r117, %r117, 1;
mov.u32 %r118, %r67;
@%p15 bra BB175_5;

BB175_21:
add.s32 %r99, %r1, 127;
setp.lt.u32	%p2, %r99, 255;
bar.sync 0;
add.s32 %r103, %r64, %r2;
setp.lt.s32	%p16, %r103, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB175_26;
bra.uni BB175_22;

BB175_22:
mov.u32 %r108, 1;
sub.s32 %r109, %r108, %r45;
mul.lo.s32 %r110, %r109, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r111, 0, %r110, %p18;
mad.lo.s32 %r112, %r103, %r42, %r111;
ld.global.f32 %f8, [%rd3];
setp.neu.f32	%p19, %f8, 0f00000000;
mul.wide.s32 %rd54, %r112, 2;
add.s64 %rd24, %rd4, %rd54;
@%p19 bra BB175_24;
bra.uni BB175_23;

BB175_24:
ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f49, %rs24;}


	add.s64 %rd60, %rd32, %rd34;
ld.shared.f32 %f50, [%rd60];
fma.rn.f32 %f59, %f8, %f49, %f50;
st.shared.f32 [%rd60], %f59;
bra.uni BB175_25;

BB175_23:
add.s64 %rd57, %rd32, %rd34;
ld.shared.f32 %f59, [%rd57];

BB175_25:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f59;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB175_26:
bar.sync 0;
mov.u32 %r113, %nctaid.x;
shl.b32 %r114, %r113, 7;
add.s32 %r116, %r114, %r116;
setp.lt.s32	%p20, %r116, %r45;
add.s32 %r115, %r115, 1;
@%p20 bra BB175_2;

BB175_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<62>;
.reg .b32 %r<121>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB176_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 256;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd32, %r62, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r12, %r56, 64, %r64;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB176_2:
shl.b32 %r66, %r56, 6;
add.s32 %r67, %r66, %r111;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB176_26;

mov.u32 %r112, 0;
st.shared.u32 [%rd4], %r112;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB176_21;

mov.u32 %r113, %r8;

BB176_5:
mov.u32 %r17, %r113;
add.s32 %r70, %r17, 256;
min.s32 %r71, %r70, %r45;
min.s32 %r18, %r71, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r72, %r19, %r43;
add.s32 %r73, %r18, -192;
setp.lt.s32	%p6, %r19, %r73;
mul.wide.s32 %rd35, %r72, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB176_12;
bra.uni BB176_6;

BB176_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+128];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+256], %f29;
ld.global.u16 %rs17, [%rd9+256];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+512], %f30;
ld.global.u16 %rs18, [%rd9+384];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB176_13;

BB176_6:
add.s32 %r74, %r18, -128;
setp.lt.s32	%p7, %r19, %r74;
@%p7 bra BB176_11;
bra.uni BB176_7;

BB176_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+128];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+256], %f22;
ld.global.u16 %rs14, [%rd9+256];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB176_13;

BB176_7:
add.s32 %r75, %r18, -64;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB176_10;
bra.uni BB176_8;

BB176_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+128];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB176_13;

BB176_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB176_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB176_13:
add.s32 %r79, %r67, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB176_20;
bra.uni BB176_14;

BB176_14:
shl.b32 %r81, %r42, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 6;
mad.lo.s32 %r84, %r83, %r110, %r12;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd36, %r85, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r119, %r17, %r42, %r79;
sub.s32 %r21, %r18, %r17;
add.s32 %r90, %r21, -3;
mov.f32 %f59, 0f00000000;
mov.f32 %f60, %f59;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB176_16;

BB176_15:
mov.u32 %r23, %r118;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f60;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f60, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r90;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f32 %f59, %f60;
@%p11 bra BB176_15;

BB176_16:
mov.f32 %f57, %f59;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p12, %r92, %r21;
@%p12 bra BB176_19;

mul.wide.s32 %rd40, %r117, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r120, %r13, %r117;
mul.wide.s32 %rd42, %r119, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f58, %f57;

BB176_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f58, %f45, %f46, %f58;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r21;
mov.f32 %f57, %f58;
@%p13 bra BB176_18;

BB176_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f57, %f47;
st.shared.f32 [%rd4], %f48;

BB176_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB176_5;

BB176_21:
add.s32 %r94, %r1, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
add.s32 %r98, %r67, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB176_25;
bra.uni BB176_22;

BB176_22:
add.s64 %rd45, %rd29, %rd31;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+256];
add.f32 %f61, %f50, %f49;
st.shared.f32 [%rd45], %f61;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
mul.wide.s32 %rd46, %r107, 2;
add.s64 %rd22, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB176_24;

ld.global.u16 %rs24, [%rd22];

	{ cvt.f32.f16 %f51, %rs24;}


	ld.shared.f32 %f52, [%rd45];
fma.rn.f32 %f61, %f51, %f11, %f52;
st.shared.f32 [%rd45], %f61;

BB176_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f61;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd22], %rs25;

BB176_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 6;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p19, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p19 bra BB176_2;

BB176_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<62>;
.reg .b32 %r<115>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 26;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -64;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB177_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 6;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r60, %r48, 1;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.s32 %r63, %r62, 1;
mul.lo.s32 %r8, %r63, %r58;
add.s32 %r64, %r58, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r58, 8;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd34, %r65, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r66, %r45, %r63;
mad.lo.s32 %r67, %r66, %r58, %r2;
mad.lo.s32 %r12, %r59, 64, %r67;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r68, %r46, 6;
mul.wide.s32 %rd9, %r68, 2;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB177_2:
shl.b32 %r70, %r59, 6;
add.s32 %r16, %r70, %r105;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB177_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB177_21;

mov.u32 %r107, %r8;

BB177_5:
mov.u32 %r19, %r107;
add.s32 %r73, %r19, 256;
min.s32 %r74, %r73, %r48;
min.s32 %r20, %r74, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r48;
mul.lo.s32 %r77, %r76, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r78, 0, %r77, %p6;
mad.lo.s32 %r22, %r21, %r46, %r78;
add.s32 %r79, %r20, -192;
setp.lt.s32	%p7, %r21, %r79;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB177_12;
bra.uni BB177_6;

BB177_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+256], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+512], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+768], %f31;
bra.uni BB177_13;

BB177_6:
add.s32 %r80, %r20, -128;
setp.lt.s32	%p8, %r21, %r80;
@%p8 bra BB177_11;
bra.uni BB177_7;

BB177_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+256], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+512], %f23;
bra.uni BB177_13;

BB177_7:
add.s32 %r81, %r20, -64;
setp.lt.s32	%p9, %r21, %r81;
@%p9 bra BB177_10;
bra.uni BB177_8;

BB177_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r83, %r22, %r68;
mul.wide.s32 %rd38, %r83, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+256], %f17;
bra.uni BB177_13;

BB177_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB177_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB177_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB177_20;
bra.uni BB177_14;

BB177_14:
shl.b32 %r87, %r45, 8;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 6;
mad.lo.s32 %r90, %r89, %r104, %r12;
mad.lo.s32 %r91, %r87, %r106, %r90;
mul.wide.s32 %rd45, %r91, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r113, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r92, %r24, -3;
mov.f32 %f59, 0f00000000;
mov.f32 %f60, %f59;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r92, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB177_16;

BB177_15:
mov.u32 %r26, %r112;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f60;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f60, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r92;
mov.u32 %r111, %r28;
mov.u32 %r112, %r28;
mov.f32 %f59, %f60;
@%p12 bra BB177_15;

BB177_16:
mov.f32 %f57, %f59;
sub.s32 %r94, %r111, %r10;
setp.ge.s32	%p13, %r94, %r24;
@%p13 bra BB177_19;

mul.wide.s32 %rd49, %r111, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd51, %r113, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f58, %f57;

BB177_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f58, %f45, %f46, %f58;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r24;
mov.f32 %f57, %f58;
@%p14 bra BB177_18;

BB177_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f57, %f47;
st.shared.f32 [%rd4], %f48;

BB177_20:
setp.lt.s32	%p15, %r73, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r73;
@%p15 bra BB177_5;

BB177_21:
add.s32 %r96, %r1, 63;
setp.lt.u32	%p2, %r96, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB177_25;
bra.uni BB177_22;

BB177_22:
add.s64 %rd54, %rd31, %rd33;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+256];
add.f32 %f61, %f50, %f49;
st.shared.f32 [%rd54], %f61;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r47;
mul.lo.s32 %r99, %r98, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r17, %r44, %r100;
mul.wide.s32 %rd55, %r101, 2;
add.s64 %rd24, %rd3, %rd55;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB177_24;

ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f51, %rs24;}


	ld.shared.f32 %f52, [%rd54];
fma.rn.f32 %f61, %f51, %f11, %f52;
st.shared.f32 [%rd54], %f61;

BB177_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f61;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB177_25:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 6;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p20, %r105, %r47;
add.s32 %r104, %r104, 1;
@%p20 bra BB177_2;

BB177_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<62>;
.reg .b32 %r<121>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB178_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r11, %r56, 64, %r64;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB178_2:
shl.b32 %r66, %r56, 6;
add.s32 %r67, %r66, %r111;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB178_26;

mov.u32 %r112, 0;
st.shared.u32 [%rd5], %r112;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB178_21;

mov.u32 %r113, %r8;

BB178_5:
mov.u32 %r16, %r113;
add.s32 %r70, %r16, 256;
min.s32 %r71, %r70, %r45;
min.s32 %r17, %r71, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r72, %r18, %r43;
add.s32 %r73, %r17, -192;
setp.lt.s32	%p6, %r18, %r73;
mul.wide.s32 %rd37, %r72, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB178_12;
bra.uni BB178_6;

BB178_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+128];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+256], %f29;
ld.global.u16 %rs17, [%rd9+256];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+512], %f30;
ld.global.u16 %rs18, [%rd9+384];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB178_13;

BB178_6:
add.s32 %r74, %r17, -128;
setp.lt.s32	%p7, %r18, %r74;
@%p7 bra BB178_11;
bra.uni BB178_7;

BB178_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+128];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+256], %f22;
ld.global.u16 %rs14, [%rd9+256];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB178_13;

BB178_7:
add.s32 %r75, %r17, -64;
setp.lt.s32	%p8, %r18, %r75;
@%p8 bra BB178_10;
bra.uni BB178_8;

BB178_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+128];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB178_13;

BB178_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB178_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB178_13:
add.s32 %r79, %r67, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB178_20;
bra.uni BB178_14;

BB178_14:
shl.b32 %r81, %r42, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 6;
mad.lo.s32 %r84, %r83, %r110, %r11;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd38, %r85, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r119, %r16, %r42, %r79;
sub.s32 %r20, %r17, %r16;
add.s32 %r90, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f59, 0f00000000;
mov.f32 %f60, %f59;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB178_16;

BB178_15:
mov.u32 %r23, %r118;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f60;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f60, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r90;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f32 %f59, %f60;
@%p11 bra BB178_15;

BB178_16:
mov.f32 %f57, %f59;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p12, %r92, %r20;
@%p12 bra BB178_19;

mul.wide.s32 %rd42, %r117, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r120, %r12, %r117;
mul.wide.s32 %rd44, %r119, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f58, %f57;

BB178_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f58, %f45, %f46, %f58;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r20;
mov.f32 %f57, %f58;
@%p13 bra BB178_18;

BB178_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f57, %f47;
st.shared.f32 [%rd5], %f48;

BB178_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB178_5;

BB178_21:
add.s32 %r94, %r1, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
add.s32 %r98, %r67, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB178_25;
bra.uni BB178_22;

BB178_22:
add.s64 %rd47, %rd31, %rd33;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+256];
add.f32 %f61, %f50, %f49;
st.shared.f32 [%rd47], %f61;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd48, %r107, 2;
add.s64 %rd23, %rd4, %rd48;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB178_24;

ld.global.u16 %rs24, [%rd23];

	{ cvt.f32.f16 %f51, %rs24;}


	ld.shared.f32 %f52, [%rd47];
fma.rn.f32 %f61, %f9, %f51, %f52;
st.shared.f32 [%rd47], %f61;

BB178_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f61;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd23], %rs25;

BB178_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 6;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p19, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p19 bra BB178_2;

BB178_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<62>;
.reg .b32 %r<130>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 26;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -64;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB179_26;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 6;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 256;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
add.s32 %r58, %r46, 1;
shr.u32 %r59, %r58, 31;
add.s32 %r60, %r58, %r59;
shr.s32 %r61, %r60, 1;
mul.lo.s32 %r8, %r61, %r56;
add.s32 %r62, %r56, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r56, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd35, %r63, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r64, %r43, %r61;
mad.lo.s32 %r65, %r64, %r56, %r2;
mad.lo.s32 %r12, %r57, 64, %r65;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r120, 0;
mov.u32 %r119, %r120;

BB179_2:
shl.b32 %r67, %r57, 6;
add.s32 %r68, %r67, %r120;
setp.ge.s32	%p4, %r68, %r45;
@%p4 bra BB179_26;

mov.u32 %r121, 0;
st.shared.u32 [%rd5], %r121;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB179_21;

mov.u32 %r122, %r8;

BB179_5:
mov.u32 %r17, %r122;
add.s32 %r71, %r17, 256;
min.s32 %r72, %r71, %r46;
min.s32 %r18, %r72, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r46;
mul.lo.s32 %r75, %r74, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r20, %r19, %r44, %r76;
add.s32 %r77, %r18, -192;
setp.lt.s32	%p7, %r19, %r77;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r78, %r44, 6;
mul.wide.s32 %rd39, %r78, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB179_12;
bra.uni BB179_6;

BB179_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+256], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+512], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+768], %f31;
bra.uni BB179_13;

BB179_6:
add.s32 %r79, %r18, -128;
setp.lt.s32	%p8, %r19, %r79;
@%p8 bra BB179_11;
bra.uni BB179_7;

BB179_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+256], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+512], %f23;
bra.uni BB179_13;

BB179_7:
add.s32 %r80, %r18, -64;
setp.lt.s32	%p9, %r19, %r80;
@%p9 bra BB179_10;
bra.uni BB179_8;

BB179_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r82, %r20, %r78;
mul.wide.s32 %rd40, %r82, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+256], %f17;
bra.uni BB179_13;

BB179_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB179_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB179_13:
add.s32 %r88, %r68, %r2;
setp.lt.s32	%p1, %r88, %r45;
bar.sync 0;
@!%p1 bra BB179_20;
bra.uni BB179_14;

BB179_14:
shl.b32 %r90, %r43, 8;
mov.u32 %r91, %nctaid.x;
shl.b32 %r92, %r91, 6;
mad.lo.s32 %r93, %r92, %r119, %r12;
mad.lo.s32 %r94, %r90, %r121, %r93;
mul.wide.s32 %rd47, %r94, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r128, %r17, %r43, %r88;
sub.s32 %r22, %r18, %r17;
add.s32 %r99, %r22, -3;
mov.f32 %f59, 0f00000000;
mov.f32 %f60, %f59;
mov.u32 %r123, 0;
setp.lt.s32	%p11, %r99, 1;
mov.u32 %r126, %r10;
mov.u32 %r127, %r10;
@%p11 bra BB179_16;

BB179_15:
mov.u32 %r24, %r127;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f60;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f60, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r128, %r128, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r123, %r123, 4;
setp.lt.s32	%p12, %r123, %r99;
mov.u32 %r126, %r26;
mov.u32 %r127, %r26;
mov.f32 %f59, %f60;
@%p12 bra BB179_15;

BB179_16:
mov.f32 %f57, %f59;
sub.s32 %r101, %r126, %r10;
setp.ge.s32	%p13, %r101, %r22;
@%p13 bra BB179_19;

mul.wide.s32 %rd51, %r126, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r129, %r13, %r126;
mul.wide.s32 %rd53, %r128, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f58, %f57;

BB179_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f58, %f45, %f46, %f58;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r129, %r129, 1;
setp.lt.s32	%p14, %r129, %r22;
mov.f32 %f57, %f58;
@%p14 bra BB179_18;

BB179_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f57, %f47;
st.shared.f32 [%rd5], %f48;

BB179_20:
setp.lt.s32	%p15, %r71, %r9;
add.s32 %r121, %r121, 1;
mov.u32 %r122, %r71;
@%p15 bra BB179_5;

BB179_21:
add.s32 %r103, %r1, 63;
setp.lt.u32	%p2, %r103, 127;
bar.sync 0;
add.s32 %r107, %r68, %r2;
setp.lt.s32	%p16, %r107, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB179_25;
bra.uni BB179_22;

BB179_22:
add.s64 %rd56, %rd32, %rd34;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+256];
add.f32 %f61, %f50, %f49;
st.shared.f32 [%rd56], %f61;
mov.u32 %r112, 1;
sub.s32 %r113, %r112, %r45;
mul.lo.s32 %r114, %r113, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r115, 0, %r114, %p18;
mad.lo.s32 %r116, %r107, %r42, %r115;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd57, %r116, 2;
add.s64 %rd24, %rd4, %rd57;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB179_24;

ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f51, %rs24;}


	ld.shared.f32 %f52, [%rd56];
fma.rn.f32 %f61, %f9, %f51, %f52;
st.shared.f32 [%rd56], %f61;

BB179_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f61;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB179_25:
bar.sync 0;
mov.u32 %r117, %nctaid.x;
shl.b32 %r118, %r117, 6;
add.s32 %r120, %r118, %r120;
setp.lt.s32	%p20, %r120, %r45;
add.s32 %r119, %r119, 1;
@%p20 bra BB179_2;

BB179_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<66>;
.reg .b32 %r<122>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB180_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 128;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 32, %r65;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB180_2:
shl.b32 %r67, %r56, 5;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB180_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd4], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB180_21;

mov.u32 %r114, %r8;

BB180_5:
mov.u32 %r17, %r114;
add.s32 %r71, %r17, 128;
min.s32 %r72, %r71, %r45;
min.s32 %r18, %r72, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r73, %r19, %r43;
add.s32 %r74, %r18, -96;
setp.lt.s32	%p6, %r19, %r74;
mul.wide.s32 %rd35, %r73, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB180_12;
bra.uni BB180_6;

BB180_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+64];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+128], %f29;
ld.global.u16 %rs17, [%rd9+128];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+256], %f30;
ld.global.u16 %rs18, [%rd9+192];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB180_13;

BB180_6:
add.s32 %r75, %r18, -64;
setp.lt.s32	%p7, %r19, %r75;
@%p7 bra BB180_11;
bra.uni BB180_7;

BB180_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+64];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+128], %f22;
ld.global.u16 %rs14, [%rd9+128];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB180_13;

BB180_7:
add.s32 %r76, %r18, -32;
setp.lt.s32	%p8, %r19, %r76;
@%p8 bra BB180_10;
bra.uni BB180_8;

BB180_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+64];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB180_13;

BB180_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB180_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB180_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB180_20;
bra.uni BB180_14;

BB180_14:
shl.b32 %r82, %r42, 7;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 5;
mad.lo.s32 %r85, %r84, %r111, %r12;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd36, %r86, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r120, %r17, %r42, %r80;
sub.s32 %r21, %r18, %r17;
add.s32 %r91, %r21, -3;
mov.f32 %f63, 0f00000000;
mov.f32 %f64, %f63;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB180_16;

BB180_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f64;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f64, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f63, %f64;
@%p11 bra BB180_15;

BB180_16:
mov.f32 %f61, %f63;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r21;
@%p12 bra BB180_19;

mul.wide.s32 %rd40, %r118, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r121, %r13, %r118;
mul.wide.s32 %rd42, %r120, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f62, %f61;

BB180_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f62, %f45, %f46, %f62;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r21;
mov.f32 %f61, %f62;
@%p13 bra BB180_18;

BB180_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f61, %f47;
st.shared.f32 [%rd4], %f48;

BB180_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB180_5;

BB180_21:
add.s32 %r95, %r1, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB180_25;
bra.uni BB180_22;

BB180_22:
add.s64 %rd45, %rd29, %rd31;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+384];
add.f32 %f65, %f54, %f53;
st.shared.f32 [%rd45], %f65;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
mul.wide.s32 %rd46, %r108, 2;
add.s64 %rd22, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB180_24;

ld.global.u16 %rs24, [%rd22];

	{ cvt.f32.f16 %f55, %rs24;}


	ld.shared.f32 %f56, [%rd45];
fma.rn.f32 %f65, %f55, %f11, %f56;
st.shared.f32 [%rd45], %f65;

BB180_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f65;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd22], %rs25;

BB180_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 5;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB180_2;

BB180_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<66>;
.reg .b32 %r<116>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 27;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -32;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB181_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 5;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r60, %r48, 3;
shr.s32 %r61, %r60, 31;
shr.u32 %r62, %r61, 30;
add.s32 %r63, %r60, %r62;
shr.s32 %r64, %r63, 2;
mul.lo.s32 %r8, %r64, %r58;
add.s32 %r65, %r58, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r58, 7;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r45, %r64;
mad.lo.s32 %r68, %r67, %r58, %r2;
mad.lo.s32 %r12, %r59, 32, %r68;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r69, %r46, 5;
mul.wide.s32 %rd9, %r69, 2;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB181_2:
shl.b32 %r71, %r59, 5;
add.s32 %r16, %r71, %r106;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB181_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB181_21;

mov.u32 %r108, %r8;

BB181_5:
mov.u32 %r19, %r108;
add.s32 %r74, %r19, 128;
min.s32 %r75, %r74, %r48;
min.s32 %r20, %r75, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r48;
mul.lo.s32 %r78, %r77, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r22, %r21, %r46, %r79;
add.s32 %r80, %r20, -96;
setp.lt.s32	%p7, %r21, %r80;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB181_12;
bra.uni BB181_6;

BB181_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+128], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+256], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+384], %f31;
bra.uni BB181_13;

BB181_6:
add.s32 %r81, %r20, -64;
setp.lt.s32	%p8, %r21, %r81;
@%p8 bra BB181_11;
bra.uni BB181_7;

BB181_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+128], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+256], %f23;
bra.uni BB181_13;

BB181_7:
add.s32 %r82, %r20, -32;
setp.lt.s32	%p9, %r21, %r82;
@%p9 bra BB181_10;
bra.uni BB181_8;

BB181_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r84, %r22, %r69;
mul.wide.s32 %rd38, %r84, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+128], %f17;
bra.uni BB181_13;

BB181_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB181_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB181_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB181_20;
bra.uni BB181_14;

BB181_14:
shl.b32 %r88, %r45, 7;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 5;
mad.lo.s32 %r91, %r90, %r105, %r12;
mad.lo.s32 %r92, %r88, %r107, %r91;
mul.wide.s32 %rd45, %r92, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r114, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r93, %r24, -3;
mov.f32 %f63, 0f00000000;
mov.f32 %f64, %f63;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r93, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB181_16;

BB181_15:
mov.u32 %r26, %r113;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f64;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f64, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r93;
mov.u32 %r112, %r28;
mov.u32 %r113, %r28;
mov.f32 %f63, %f64;
@%p12 bra BB181_15;

BB181_16:
mov.f32 %f61, %f63;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r24;
@%p13 bra BB181_19;

mul.wide.s32 %rd49, %r112, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd51, %r114, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f62, %f61;

BB181_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f62, %f45, %f46, %f62;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r24;
mov.f32 %f61, %f62;
@%p14 bra BB181_18;

BB181_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f61, %f47;
st.shared.f32 [%rd4], %f48;

BB181_20:
setp.lt.s32	%p15, %r74, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r74;
@%p15 bra BB181_5;

BB181_21:
add.s32 %r97, %r1, 31;
setp.lt.u32	%p2, %r97, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB181_25;
bra.uni BB181_22;

BB181_22:
add.s64 %rd54, %rd31, %rd33;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd54+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd54+384];
add.f32 %f65, %f54, %f53;
st.shared.f32 [%rd54], %f65;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r47;
mul.lo.s32 %r100, %r99, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r17, %r44, %r101;
mul.wide.s32 %rd55, %r102, 2;
add.s64 %rd24, %rd3, %rd55;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB181_24;

ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f55, %rs24;}


	ld.shared.f32 %f56, [%rd54];
fma.rn.f32 %f65, %f55, %f11, %f56;
st.shared.f32 [%rd54], %f65;

BB181_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f65;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB181_25:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 5;
add.s32 %r106, %r104, %r106;
setp.lt.s32	%p20, %r106, %r47;
add.s32 %r105, %r105, 1;
@%p20 bra BB181_2;

BB181_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<66>;
.reg .b32 %r<122>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB182_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 32, %r65;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB182_2:
shl.b32 %r67, %r56, 5;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB182_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd5], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB182_21;

mov.u32 %r114, %r8;

BB182_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 128;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -96;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd37, %r73, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB182_12;
bra.uni BB182_6;

BB182_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+64];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+128], %f29;
ld.global.u16 %rs17, [%rd9+128];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+256], %f30;
ld.global.u16 %rs18, [%rd9+192];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB182_13;

BB182_6:
add.s32 %r75, %r17, -64;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB182_11;
bra.uni BB182_7;

BB182_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+64];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+128], %f22;
ld.global.u16 %rs14, [%rd9+128];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB182_13;

BB182_7:
add.s32 %r76, %r17, -32;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB182_10;
bra.uni BB182_8;

BB182_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+64];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB182_13;

BB182_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB182_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB182_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB182_20;
bra.uni BB182_14;

BB182_14:
shl.b32 %r82, %r42, 7;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 5;
mad.lo.s32 %r85, %r84, %r111, %r11;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd38, %r86, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r91, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f63, 0f00000000;
mov.f32 %f64, %f63;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB182_16;

BB182_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f64;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f64, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f63, %f64;
@%p11 bra BB182_15;

BB182_16:
mov.f32 %f61, %f63;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB182_19;

mul.wide.s32 %rd42, %r118, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd44, %r120, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f62, %f61;

BB182_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f62, %f45, %f46, %f62;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f32 %f61, %f62;
@%p13 bra BB182_18;

BB182_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f61, %f47;
st.shared.f32 [%rd5], %f48;

BB182_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB182_5;

BB182_21:
add.s32 %r95, %r1, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB182_25;
bra.uni BB182_22;

BB182_22:
add.s64 %rd47, %rd31, %rd33;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+384];
add.f32 %f65, %f54, %f53;
st.shared.f32 [%rd47], %f65;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd48, %r108, 2;
add.s64 %rd23, %rd4, %rd48;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB182_24;

ld.global.u16 %rs24, [%rd23];

	{ cvt.f32.f16 %f55, %rs24;}


	ld.shared.f32 %f56, [%rd47];
fma.rn.f32 %f65, %f9, %f55, %f56;
st.shared.f32 [%rd47], %f65;

BB182_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f65;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd23], %rs25;

BB182_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 5;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB182_2;

BB182_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<66>;
.reg .b32 %r<131>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 27;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -32;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB183_26;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 5;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 128;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
add.s32 %r58, %r46, 3;
shr.s32 %r59, %r58, 31;
shr.u32 %r60, %r59, 30;
add.s32 %r61, %r58, %r60;
shr.s32 %r62, %r61, 2;
mul.lo.s32 %r8, %r62, %r56;
add.s32 %r63, %r56, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r56, 7;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd35, %r64, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r65, %r43, %r62;
mad.lo.s32 %r66, %r65, %r56, %r2;
mad.lo.s32 %r12, %r57, 32, %r66;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r121, 0;
mov.u32 %r120, %r121;

BB183_2:
shl.b32 %r68, %r57, 5;
add.s32 %r69, %r68, %r121;
setp.ge.s32	%p4, %r69, %r45;
@%p4 bra BB183_26;

mov.u32 %r122, 0;
st.shared.u32 [%rd5], %r122;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB183_21;

mov.u32 %r123, %r8;

BB183_5:
mov.u32 %r17, %r123;
add.s32 %r72, %r17, 128;
min.s32 %r73, %r72, %r46;
min.s32 %r18, %r73, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r74, 1;
sub.s32 %r75, %r74, %r46;
mul.lo.s32 %r76, %r75, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r77, 0, %r76, %p6;
mad.lo.s32 %r20, %r19, %r44, %r77;
add.s32 %r78, %r18, -96;
setp.lt.s32	%p7, %r19, %r78;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r79, %r44, 5;
mul.wide.s32 %rd39, %r79, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB183_12;
bra.uni BB183_6;

BB183_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+128], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+256], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+384], %f31;
bra.uni BB183_13;

BB183_6:
add.s32 %r80, %r18, -64;
setp.lt.s32	%p8, %r19, %r80;
@%p8 bra BB183_11;
bra.uni BB183_7;

BB183_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+128], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+256], %f23;
bra.uni BB183_13;

BB183_7:
add.s32 %r81, %r18, -32;
setp.lt.s32	%p9, %r19, %r81;
@%p9 bra BB183_10;
bra.uni BB183_8;

BB183_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r83, %r20, %r79;
mul.wide.s32 %rd40, %r83, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+128], %f17;
bra.uni BB183_13;

BB183_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB183_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB183_13:
add.s32 %r89, %r69, %r2;
setp.lt.s32	%p1, %r89, %r45;
bar.sync 0;
@!%p1 bra BB183_20;
bra.uni BB183_14;

BB183_14:
shl.b32 %r91, %r43, 7;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 5;
mad.lo.s32 %r94, %r93, %r120, %r12;
mad.lo.s32 %r95, %r91, %r122, %r94;
mul.wide.s32 %rd47, %r95, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r129, %r17, %r43, %r89;
sub.s32 %r22, %r18, %r17;
add.s32 %r100, %r22, -3;
mov.f32 %f63, 0f00000000;
mov.f32 %f64, %f63;
mov.u32 %r124, 0;
setp.lt.s32	%p11, %r100, 1;
mov.u32 %r127, %r10;
mov.u32 %r128, %r10;
@%p11 bra BB183_16;

BB183_15:
mov.u32 %r24, %r128;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f64;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f64, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r129, %r129, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r124, %r124, 4;
setp.lt.s32	%p12, %r124, %r100;
mov.u32 %r127, %r26;
mov.u32 %r128, %r26;
mov.f32 %f63, %f64;
@%p12 bra BB183_15;

BB183_16:
mov.f32 %f61, %f63;
sub.s32 %r102, %r127, %r10;
setp.ge.s32	%p13, %r102, %r22;
@%p13 bra BB183_19;

mul.wide.s32 %rd51, %r127, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r130, %r13, %r127;
mul.wide.s32 %rd53, %r129, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f62, %f61;

BB183_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f62, %f45, %f46, %f62;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r130, %r130, 1;
setp.lt.s32	%p14, %r130, %r22;
mov.f32 %f61, %f62;
@%p14 bra BB183_18;

BB183_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f61, %f47;
st.shared.f32 [%rd5], %f48;

BB183_20:
setp.lt.s32	%p15, %r72, %r9;
add.s32 %r122, %r122, 1;
mov.u32 %r123, %r72;
@%p15 bra BB183_5;

BB183_21:
add.s32 %r104, %r1, 31;
setp.lt.u32	%p2, %r104, 63;
bar.sync 0;
add.s32 %r108, %r69, %r2;
setp.lt.s32	%p16, %r108, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB183_25;
bra.uni BB183_22;

BB183_22:
add.s64 %rd56, %rd32, %rd34;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+128];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+256];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+384];
add.f32 %f65, %f54, %f53;
st.shared.f32 [%rd56], %f65;
mov.u32 %r113, 1;
sub.s32 %r114, %r113, %r45;
mul.lo.s32 %r115, %r114, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r116, 0, %r115, %p18;
mad.lo.s32 %r117, %r108, %r42, %r116;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd57, %r117, 2;
add.s64 %rd24, %rd4, %rd57;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB183_24;

ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f55, %rs24;}


	ld.shared.f32 %f56, [%rd56];
fma.rn.f32 %f65, %f9, %f55, %f56;
st.shared.f32 [%rd56], %f65;

BB183_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f65;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB183_25:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
shl.b32 %r119, %r118, 5;
add.s32 %r121, %r119, %r121;
setp.lt.s32	%p20, %r121, %r45;
add.s32 %r120, %r120, 1;
@%p20 bra BB183_2;

BB183_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<122>;
.reg .b32 %r<92>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB184_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd12;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd13, %r49, 16;
mov.u64 %rd14, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd15, %rd14, %rd13;
mul.wide.s32 %rd16, %r3, 4;
add.s64 %rd4, %rd15, %rd16;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd5, %r37, 2;
mov.u32 %r83, 0;

BB184_2:
mov.u32 %r56, %ctaid.x;
shl.b32 %r57, %r56, 2;
add.s32 %r13, %r57, %r83;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB184_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r58, 0;
st.shared.u32 [%rd4], %r58;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB184_20;

mov.u32 %r84, %r8;

BB184_5:
mov.u32 %r15, %r84;
add.s32 %r59, %r15, 16;
min.s32 %r60, %r59, %r40;
min.s32 %r16, %r60, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r61, %r17, %r38;
add.s32 %r62, %r16, -12;
setp.lt.s32	%p6, %r17, %r62;
mul.wide.s32 %rd17, %r61, 2;
add.s64 %rd6, %rd2, %rd17;
@%p6 bra BB184_12;
bra.uni BB184_6;

BB184_12:
ld.global.u16 %rs15, [%rd6];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
add.s32 %r68, %r10, %r3;
mul.wide.s32 %rd27, %r68, 4;
mov.u64 %rd28, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd29, %rd28, %rd27;
st.shared.f32 [%rd29], %f28;
ld.global.u16 %rs16, [%rd6+8];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd29+16], %f29;
ld.global.u16 %rs17, [%rd6+16];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd29+32], %f30;
ld.global.u16 %rs18, [%rd6+24];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd29+48], %f31;
bra.uni BB184_13;

BB184_6:
add.s32 %r63, %r16, -8;
setp.lt.s32	%p7, %r17, %r63;
@%p7 bra BB184_11;
bra.uni BB184_7;

BB184_11:
ld.global.u16 %rs12, [%rd6];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd24, %r67, 4;
mov.u64 %rd25, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd26, %rd25, %rd24;
st.shared.f32 [%rd26], %f21;
ld.global.u16 %rs13, [%rd6+8];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd26+16], %f22;
ld.global.u16 %rs14, [%rd6+16];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd26+32], %f23;
bra.uni BB184_13;

BB184_7:
add.s32 %r64, %r16, -4;
setp.lt.s32	%p8, %r17, %r64;
@%p8 bra BB184_10;
bra.uni BB184_8;

BB184_10:
ld.global.u16 %rs10, [%rd6];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd21, %r66, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd23, %rd22, %rd21;
st.shared.f32 [%rd23], %f16;
ld.global.u16 %rs11, [%rd6+8];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd23+16], %f17;
bra.uni BB184_13;

BB184_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB184_13;

ld.global.u16 %rs9, [%rd6];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
add.s32 %r65, %r10, %r3;
mul.wide.s32 %rd18, %r65, 4;
mov.u64 %rd19, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd20, %rd19, %rd18;
st.shared.f32 [%rd20], %f13;

BB184_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB184_19;
bra.uni BB184_14;

BB184_14:
mad.lo.s32 %r91, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r69, %r19, -3;
mov.f32 %f119, 0f00000000;
mov.f32 %f120, %f119;
setp.lt.s32	%p10, %r69, 1;
mov.u32 %r89, %r10;
mov.u32 %r90, %r10;
@%p10 bra BB184_16;

BB184_15:
mov.u32 %r20, %r90;
mul.wide.s32 %rd30, %r91, 2;
add.s64 %rd31, %rd1, %rd30;
ld.global.u16 %rs19, [%rd31];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd32, %r20, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd34, %rd33, %rd32;
ld.shared.f32 %f38, [%rd34];
fma.rn.f32 %f39, %f34, %f38, %f120;
add.s64 %rd35, %rd31, %rd5;
ld.global.u16 %rs20, [%rd35];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd34+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd36, %rd35, %rd5;
ld.global.u16 %rs21, [%rd36];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd34+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd37, %rd36, %rd5;
ld.global.u16 %rs22, [%rd37];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd34+12];
fma.rn.f32 %f120, %f37, %f44, %f43;
add.s32 %r91, %r91, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r70, %r23, %r10;
setp.lt.s32	%p11, %r70, %r69;
mov.u32 %r89, %r23;
mov.u32 %r90, %r23;
mov.f32 %f119, %f120;
@%p11 bra BB184_15;

BB184_16:
mov.f32 %f118, %f119;
mov.u32 %r88, %r89;
sub.s32 %r72, %r88, %r10;
setp.ge.s32	%p12, %r72, %r19;
mov.f32 %f117, %f118;
@%p12 bra BB184_18;

BB184_17:
mul.wide.s32 %rd38, %r91, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs23, [%rd39];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd40, %r88, 4;
mov.u64 %rd41, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd42, %rd41, %rd40;
ld.shared.f32 %f46, [%rd42];
fma.rn.f32 %f118, %f45, %f46, %f118;
add.s32 %r91, %r91, %r37;
add.s32 %r88, %r88, 1;
sub.s32 %r73, %r88, %r10;
setp.lt.s32	%p13, %r73, %r19;
mov.f32 %f117, %f118;
@%p13 bra BB184_17;

BB184_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f117, %f47;
st.shared.f32 [%rd4], %f48;

BB184_19:
setp.lt.s32	%p14, %r59, %r9;
mov.u32 %r84, %r59;
@%p14 bra BB184_5;

BB184_20:
add.s32 %r75, %r2, 3;
setp.lt.u32	%p2, %r75, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB184_24;
bra.uni BB184_21;

BB184_21:
add.s64 %rd45, %rd14, %rd16;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd45+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd45+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd45+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd45+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd45+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd45+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd45+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd45+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd45+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd45+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd45+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd45+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd45+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd45+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd45+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd45+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd45+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd45+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd45+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd45+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd45+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd45+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd45+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd45+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd45+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd45+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd45+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd45+496];
add.f32 %f121, %f110, %f109;
st.shared.f32 [%rd45], %f121;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r39;
mul.lo.s32 %r78, %r77, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r79, 0, %r78, %p17;
mad.lo.s32 %r80, %r14, %r36, %r79;
mul.wide.s32 %rd46, %r80, 2;
add.s64 %rd7, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB184_23;

ld.global.u16 %rs24, [%rd7];

	{ cvt.f32.f16 %f111, %rs24;}


	ld.shared.f32 %f112, [%rd45];
fma.rn.f32 %f121, %f111, %f11, %f112;
st.shared.f32 [%rd45], %f121;

BB184_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f121;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd7], %rs25;

BB184_24:
bar.sync 0;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 2;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p19, %r83, %r39;
@%p19 bra BB184_2;

BB184_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<122>;
.reg .b32 %r<96>;
.reg .b64 %rd<47>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd16, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB185_25;

cvta.to.global.u64 %rd3, %rd16;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd4, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd6, %r38, 2;
shl.b32 %r58, %r39, 2;
mul.wide.s32 %rd7, %r58, 2;
mov.u32 %r87, 0;

BB185_2:
mov.u32 %r59, %ctaid.x;
shl.b32 %r60, %r59, 2;
add.s32 %r13, %r60, %r87;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB185_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r61, 0;
st.shared.u32 [%rd4], %r61;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB185_20;

mov.u32 %r88, %r8;

BB185_5:
mov.u32 %r15, %r88;
add.s32 %r62, %r15, 16;
min.s32 %r63, %r62, %r41;
min.s32 %r16, %r63, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r64, 1;
sub.s32 %r65, %r64, %r41;
mul.lo.s32 %r66, %r65, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r67, 0, %r66, %p6;
mad.lo.s32 %r18, %r17, %r39, %r67;
add.s32 %r68, %r16, -12;
setp.lt.s32	%p7, %r17, %r68;
mul.wide.s32 %rd23, %r18, 2;
add.s64 %rd8, %rd2, %rd23;
add.s64 %rd9, %rd8, %rd7;
add.s64 %rd10, %rd9, %rd7;
@%p7 bra BB185_12;
bra.uni BB185_6;

BB185_12:
ld.global.u16 %rs15, [%rd8];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+16], %f29;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+32], %f30;
add.s64 %rd26, %rd10, %rd7;
ld.global.u16 %rs18, [%rd26];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+48], %f31;
bra.uni BB185_13;

BB185_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB185_11;
bra.uni BB185_7;

BB185_11:
ld.global.u16 %rs12, [%rd8];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+16], %f22;
ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+32], %f23;
bra.uni BB185_13;

BB185_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB185_10;
bra.uni BB185_8;

BB185_10:
ld.global.u16 %rs10, [%rd8];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r72, %r18, %r58;
mul.wide.s32 %rd24, %r72, 2;
add.s64 %rd25, %rd2, %rd24;
ld.global.u16 %rs11, [%rd25];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+16], %f17;
bra.uni BB185_13;

BB185_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB185_13;

ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB185_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB185_19;
bra.uni BB185_14;

BB185_14:
mad.lo.s32 %r95, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r73, %r20, -3;
mov.f32 %f119, 0f00000000;
mov.f32 %f120, %f119;
setp.lt.s32	%p11, %r73, 1;
mov.u32 %r93, %r10;
mov.u32 %r94, %r10;
@%p11 bra BB185_16;

BB185_15:
mov.u32 %r21, %r94;
mul.wide.s32 %rd27, %r95, 2;
add.s64 %rd28, %rd1, %rd27;
ld.global.u16 %rs19, [%rd28];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd29, %r21, 4;
add.s64 %rd31, %rd22, %rd29;
ld.shared.f32 %f38, [%rd31];
fma.rn.f32 %f39, %f34, %f38, %f120;
add.s64 %rd32, %rd28, %rd6;
ld.global.u16 %rs20, [%rd32];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd31+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd33, %rd32, %rd6;
ld.global.u16 %rs21, [%rd33];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd31+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd34, %rd33, %rd6;
ld.global.u16 %rs22, [%rd34];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd31+12];
fma.rn.f32 %f120, %f37, %f44, %f43;
add.s32 %r95, %r95, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r74, %r24, %r10;
setp.lt.s32	%p12, %r74, %r73;
mov.u32 %r93, %r24;
mov.u32 %r94, %r24;
mov.f32 %f119, %f120;
@%p12 bra BB185_15;

BB185_16:
mov.f32 %f118, %f119;
mov.u32 %r92, %r93;
sub.s32 %r76, %r92, %r10;
setp.ge.s32	%p13, %r76, %r20;
mov.f32 %f117, %f118;
@%p13 bra BB185_18;

BB185_17:
mul.wide.s32 %rd35, %r95, 2;
add.s64 %rd36, %rd1, %rd35;
ld.global.u16 %rs23, [%rd36];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd37, %r92, 4;
add.s64 %rd39, %rd22, %rd37;
ld.shared.f32 %f46, [%rd39];
fma.rn.f32 %f118, %f45, %f46, %f118;
add.s32 %r95, %r95, %r38;
add.s32 %r92, %r92, 1;
sub.s32 %r77, %r92, %r10;
setp.lt.s32	%p14, %r77, %r20;
mov.f32 %f117, %f118;
@%p14 bra BB185_17;

BB185_18:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f117, %f47;
st.shared.f32 [%rd4], %f48;

BB185_19:
setp.lt.s32	%p15, %r62, %r9;
mov.u32 %r88, %r62;
@%p15 bra BB185_5;

BB185_20:
add.s32 %r79, %r2, 3;
setp.lt.u32	%p2, %r79, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB185_24;
bra.uni BB185_21;

BB185_21:
add.s64 %rd42, %rd18, %rd20;
ld.shared.f32 %f49, [%rd42];
ld.shared.f32 %f50, [%rd42+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd42+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd42+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd42+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd42+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd42+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd42+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd42+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd42+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd42+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd42+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd42+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd42+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd42+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd42+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd42+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd42+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd42+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd42+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd42+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd42+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd42+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd42+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd42+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd42+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd42+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd42+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd42+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd42+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd42+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd42+496];
add.f32 %f121, %f110, %f109;
st.shared.f32 [%rd42], %f121;
mov.u32 %r80, 1;
sub.s32 %r81, %r80, %r40;
mul.lo.s32 %r82, %r81, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r83, 0, %r82, %p18;
mad.lo.s32 %r84, %r14, %r37, %r83;
mul.wide.s32 %rd43, %r84, 2;
add.s64 %rd11, %rd3, %rd43;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB185_23;

ld.global.u16 %rs24, [%rd11];

	{ cvt.f32.f16 %f111, %rs24;}


	ld.shared.f32 %f112, [%rd42];
fma.rn.f32 %f121, %f111, %f11, %f112;
st.shared.f32 [%rd42], %f121;

BB185_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f121;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd11], %rs25;

BB185_24:
bar.sync 0;
mov.u32 %r85, %nctaid.x;
shl.b32 %r86, %r85, 2;
add.s32 %r87, %r86, %r87;
setp.lt.s32	%p20, %r87, %r40;
@%p20 bra BB185_2;

BB185_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<122>;
.reg .b32 %r<89>;
.reg .b64 %rd<43>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd15, %rd10;
cvta.to.global.u64 %rd1, %rd12;
ld.global.f32 %f1, [%rd15];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB186_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd14;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd16, %r49, 16;
mov.u64 %rd17, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 4;
add.s64 %rd5, %rd18, %rd19;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
add.s32 %r56, %r10, %r3;
mul.wide.s32 %rd20, %r56, 4;
mov.u64 %rd21, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd21, %rd20;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd7, %r37, 2;
mov.u32 %r80, 0;

BB186_2:
mov.u32 %r57, %ctaid.x;
shl.b32 %r58, %r57, 2;
add.s32 %r13, %r58, %r80;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB186_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r59, 0;
st.shared.u32 [%rd5], %r59;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB186_20;

mov.u32 %r81, %r8;

BB186_5:
mov.u32 %r15, %r81;
add.s32 %r60, %r15, 16;
min.s32 %r61, %r60, %r40;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r62, %r17, %r38;
add.s32 %r63, %r16, -12;
setp.lt.s32	%p6, %r17, %r63;
mul.wide.s32 %rd22, %r62, 2;
add.s64 %rd8, %rd3, %rd22;
@%p6 bra BB186_12;
bra.uni BB186_6;

BB186_12:
ld.global.u16 %rs15, [%rd8];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd8+8];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+16], %f29;
ld.global.u16 %rs17, [%rd8+16];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+32], %f30;
ld.global.u16 %rs18, [%rd8+24];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB186_13;

BB186_6:
add.s32 %r64, %r16, -8;
setp.lt.s32	%p7, %r17, %r64;
@%p7 bra BB186_11;
bra.uni BB186_7;

BB186_11:
ld.global.u16 %rs12, [%rd8];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd8+8];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+16], %f22;
ld.global.u16 %rs14, [%rd8+16];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB186_13;

BB186_7:
add.s32 %r65, %r16, -4;
setp.lt.s32	%p8, %r17, %r65;
@%p8 bra BB186_10;
bra.uni BB186_8;

BB186_10:
ld.global.u16 %rs10, [%rd8];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd8+8];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB186_13;

BB186_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB186_13;

ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB186_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB186_19;
bra.uni BB186_14;

BB186_14:
mad.lo.s32 %r88, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r66, %r19, -3;
mov.f32 %f119, 0f00000000;
mov.f32 %f120, %f119;
setp.lt.s32	%p10, %r66, 1;
mov.u32 %r86, %r10;
mov.u32 %r87, %r10;
@%p10 bra BB186_16;

BB186_15:
mov.u32 %r20, %r87;
mul.wide.s32 %rd23, %r88, 2;
add.s64 %rd24, %rd1, %rd23;
ld.global.u16 %rs19, [%rd24];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd25, %r20, 4;
add.s64 %rd27, %rd21, %rd25;
ld.shared.f32 %f38, [%rd27];
fma.rn.f32 %f39, %f34, %f38, %f120;
add.s64 %rd28, %rd24, %rd7;
ld.global.u16 %rs20, [%rd28];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd27+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd29, %rd28, %rd7;
ld.global.u16 %rs21, [%rd29];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd27+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd30, %rd29, %rd7;
ld.global.u16 %rs22, [%rd30];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd27+12];
fma.rn.f32 %f120, %f37, %f44, %f43;
add.s32 %r88, %r88, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r67, %r23, %r10;
setp.lt.s32	%p11, %r67, %r66;
mov.u32 %r86, %r23;
mov.u32 %r87, %r23;
mov.f32 %f119, %f120;
@%p11 bra BB186_15;

BB186_16:
mov.f32 %f118, %f119;
mov.u32 %r85, %r86;
sub.s32 %r69, %r85, %r10;
setp.ge.s32	%p12, %r69, %r19;
mov.f32 %f117, %f118;
@%p12 bra BB186_18;

BB186_17:
mul.wide.s32 %rd31, %r88, 2;
add.s64 %rd32, %rd1, %rd31;
ld.global.u16 %rs23, [%rd32];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd33, %r85, 4;
add.s64 %rd35, %rd21, %rd33;
ld.shared.f32 %f46, [%rd35];
fma.rn.f32 %f118, %f45, %f46, %f118;
add.s32 %r88, %r88, %r37;
add.s32 %r85, %r85, 1;
sub.s32 %r70, %r85, %r10;
setp.lt.s32	%p13, %r70, %r19;
mov.f32 %f117, %f118;
@%p13 bra BB186_17;

BB186_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f117, %f47;
st.shared.f32 [%rd5], %f48;

BB186_19:
setp.lt.s32	%p14, %r60, %r9;
mov.u32 %r81, %r60;
@%p14 bra BB186_5;

BB186_20:
add.s32 %r72, %r2, 3;
setp.lt.u32	%p2, %r72, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB186_24;
bra.uni BB186_21;

BB186_21:
add.s64 %rd38, %rd17, %rd19;
ld.shared.f32 %f49, [%rd38];
ld.shared.f32 %f50, [%rd38+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd38+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd38+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd38+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd38+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd38+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd38+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd38+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd38+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd38+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd38+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd38+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd38+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd38+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd38+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd38+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd38+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd38+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd38+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd38+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd38+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd38+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd38+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd38+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd38+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd38+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd38+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd38+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd38+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd38+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd38+496];
add.f32 %f121, %f110, %f109;
st.shared.f32 [%rd38], %f121;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r39;
mul.lo.s32 %r75, %r74, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r76, 0, %r75, %p17;
mad.lo.s32 %r77, %r14, %r36, %r76;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd39, %r77, 2;
add.s64 %rd9, %rd4, %rd39;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB186_23;

ld.global.u16 %rs24, [%rd9];

	{ cvt.f32.f16 %f111, %rs24;}


	ld.shared.f32 %f112, [%rd38];
fma.rn.f32 %f121, %f9, %f111, %f112;
st.shared.f32 [%rd38], %f121;

BB186_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f121;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd9], %rs25;

BB186_24:
bar.sync 0;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 2;
add.s32 %r80, %r79, %r80;
setp.lt.s32	%p19, %r80, %r39;
@%p19 bra BB186_2;

BB186_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<122>;
.reg .b32 %r<98>;
.reg .b64 %rd<52>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd16, %rd11;
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd14;
ld.global.f32 %f1, [%rd16];
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB187_25;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd4, %rd15;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 16;
mov.u64 %rd18, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 4;
add.s64 %rd5, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 4;
mov.u64 %rd22, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd7, %r38, 2;
mov.u32 %r89, 0;

BB187_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 2;
add.s32 %r13, %r59, %r89;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB187_25;

add.s32 %r14, %r13, %r3;
mov.u32 %r60, 0;
st.shared.u32 [%rd5], %r60;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB187_20;

mov.u32 %r90, %r8;

BB187_5:
mov.u32 %r15, %r90;
add.s32 %r61, %r15, 16;
min.s32 %r62, %r61, %r41;
min.s32 %r16, %r62, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r41;
mul.lo.s32 %r65, %r64, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r66, 0, %r65, %p6;
mad.lo.s32 %r18, %r17, %r39, %r66;
add.s32 %r67, %r16, -12;
setp.lt.s32	%p7, %r17, %r67;
mul.wide.s32 %rd23, %r18, 2;
add.s64 %rd8, %rd2, %rd23;
shl.b32 %r68, %r39, 2;
mul.wide.s32 %rd24, %r68, 2;
add.s64 %rd9, %rd8, %rd24;
@%p7 bra BB187_12;
bra.uni BB187_6;

BB187_12:
ld.global.u16 %rs15, [%rd8];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+16], %f29;
add.s64 %rd30, %rd9, %rd24;
ld.global.u16 %rs17, [%rd30];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+32], %f30;
add.s64 %rd31, %rd30, %rd24;
ld.global.u16 %rs18, [%rd31];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+48], %f31;
bra.uni BB187_13;

BB187_6:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p8, %r17, %r69;
@%p8 bra BB187_11;
bra.uni BB187_7;

BB187_11:
ld.global.u16 %rs12, [%rd8];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+16], %f22;
add.s64 %rd28, %rd9, %rd24;
ld.global.u16 %rs14, [%rd28];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+32], %f23;
bra.uni BB187_13;

BB187_7:
add.s32 %r70, %r16, -4;
setp.lt.s32	%p9, %r17, %r70;
@%p9 bra BB187_10;
bra.uni BB187_8;

BB187_10:
ld.global.u16 %rs10, [%rd8];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r72, %r18, %r68;
mul.wide.s32 %rd25, %r72, 2;
add.s64 %rd26, %rd2, %rd25;
ld.global.u16 %rs11, [%rd26];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+16], %f17;
bra.uni BB187_13;

BB187_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB187_13;

ld.global.u16 %rs9, [%rd8];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB187_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB187_19;
bra.uni BB187_14;

BB187_14:
mad.lo.s32 %r97, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r75, %r20, -3;
mov.f32 %f119, 0f00000000;
mov.f32 %f120, %f119;
setp.lt.s32	%p11, %r75, 1;
mov.u32 %r95, %r10;
mov.u32 %r96, %r10;
@%p11 bra BB187_16;

BB187_15:
mov.u32 %r21, %r96;
mul.wide.s32 %rd32, %r97, 2;
add.s64 %rd33, %rd1, %rd32;
ld.global.u16 %rs19, [%rd33];

	{ cvt.f32.f16 %f34, %rs19;}


	mul.wide.s32 %rd34, %r21, 4;
add.s64 %rd36, %rd22, %rd34;
ld.shared.f32 %f38, [%rd36];
fma.rn.f32 %f39, %f34, %f38, %f120;
add.s64 %rd37, %rd33, %rd7;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd36+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd7;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd36+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd7;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd36+12];
fma.rn.f32 %f120, %f37, %f44, %f43;
add.s32 %r97, %r97, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r76, %r24, %r10;
setp.lt.s32	%p12, %r76, %r75;
mov.u32 %r95, %r24;
mov.u32 %r96, %r24;
mov.f32 %f119, %f120;
@%p12 bra BB187_15;

BB187_16:
mov.f32 %f118, %f119;
mov.u32 %r94, %r95;
sub.s32 %r78, %r94, %r10;
setp.ge.s32	%p13, %r78, %r20;
mov.f32 %f117, %f118;
@%p13 bra BB187_18;

BB187_17:
mul.wide.s32 %rd40, %r97, 2;
add.s64 %rd41, %rd1, %rd40;
ld.global.u16 %rs23, [%rd41];

	{ cvt.f32.f16 %f45, %rs23;}


	mul.wide.s32 %rd42, %r94, 4;
add.s64 %rd44, %rd22, %rd42;
ld.shared.f32 %f46, [%rd44];
fma.rn.f32 %f118, %f45, %f46, %f118;
add.s32 %r97, %r97, %r38;
add.s32 %r94, %r94, 1;
sub.s32 %r79, %r94, %r10;
setp.lt.s32	%p14, %r79, %r20;
mov.f32 %f117, %f118;
@%p14 bra BB187_17;

BB187_18:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f117, %f47;
st.shared.f32 [%rd5], %f48;

BB187_19:
setp.lt.s32	%p15, %r61, %r9;
mov.u32 %r90, %r61;
@%p15 bra BB187_5;

BB187_20:
add.s32 %r81, %r2, 3;
setp.lt.u32	%p2, %r81, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB187_24;
bra.uni BB187_21;

BB187_21:
add.s64 %rd47, %rd18, %rd20;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+16];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+32];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+48];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+64];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+80];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+96];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+112];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd47+128];
add.f32 %f65, %f64, %f63;
ld.shared.f32 %f66, [%rd47+144];
add.f32 %f67, %f66, %f65;
ld.shared.f32 %f68, [%rd47+160];
add.f32 %f69, %f68, %f67;
ld.shared.f32 %f70, [%rd47+176];
add.f32 %f71, %f70, %f69;
ld.shared.f32 %f72, [%rd47+192];
add.f32 %f73, %f72, %f71;
ld.shared.f32 %f74, [%rd47+208];
add.f32 %f75, %f74, %f73;
ld.shared.f32 %f76, [%rd47+224];
add.f32 %f77, %f76, %f75;
ld.shared.f32 %f78, [%rd47+240];
add.f32 %f79, %f78, %f77;
ld.shared.f32 %f80, [%rd47+256];
add.f32 %f81, %f80, %f79;
ld.shared.f32 %f82, [%rd47+272];
add.f32 %f83, %f82, %f81;
ld.shared.f32 %f84, [%rd47+288];
add.f32 %f85, %f84, %f83;
ld.shared.f32 %f86, [%rd47+304];
add.f32 %f87, %f86, %f85;
ld.shared.f32 %f88, [%rd47+320];
add.f32 %f89, %f88, %f87;
ld.shared.f32 %f90, [%rd47+336];
add.f32 %f91, %f90, %f89;
ld.shared.f32 %f92, [%rd47+352];
add.f32 %f93, %f92, %f91;
ld.shared.f32 %f94, [%rd47+368];
add.f32 %f95, %f94, %f93;
ld.shared.f32 %f96, [%rd47+384];
add.f32 %f97, %f96, %f95;
ld.shared.f32 %f98, [%rd47+400];
add.f32 %f99, %f98, %f97;
ld.shared.f32 %f100, [%rd47+416];
add.f32 %f101, %f100, %f99;
ld.shared.f32 %f102, [%rd47+432];
add.f32 %f103, %f102, %f101;
ld.shared.f32 %f104, [%rd47+448];
add.f32 %f105, %f104, %f103;
ld.shared.f32 %f106, [%rd47+464];
add.f32 %f107, %f106, %f105;
ld.shared.f32 %f108, [%rd47+480];
add.f32 %f109, %f108, %f107;
ld.shared.f32 %f110, [%rd47+496];
add.f32 %f121, %f110, %f109;
st.shared.f32 [%rd47], %f121;
mov.u32 %r82, 1;
sub.s32 %r83, %r82, %r40;
mul.lo.s32 %r84, %r83, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r85, 0, %r84, %p18;
mad.lo.s32 %r86, %r14, %r37, %r85;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd48, %r86, 2;
add.s64 %rd10, %rd4, %rd48;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB187_23;

ld.global.u16 %rs24, [%rd10];

	{ cvt.f32.f16 %f111, %rs24;}


	ld.shared.f32 %f112, [%rd47];
fma.rn.f32 %f121, %f9, %f111, %f112;
st.shared.f32 [%rd47], %f121;

BB187_23:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f121;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd10], %rs25;

BB187_24:
bar.sync 0;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 2;
add.s32 %r89, %r88, %r89;
setp.lt.s32	%p20, %r89, %r40;
@%p20 bra BB187_2;

BB187_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<74>;
.reg .b32 %r<122>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB188_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 64;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 16, %r65;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB188_2:
shl.b32 %r67, %r56, 4;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB188_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd4], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB188_21;

mov.u32 %r114, %r8;

BB188_5:
mov.u32 %r17, %r114;
add.s32 %r71, %r17, 64;
min.s32 %r72, %r71, %r45;
min.s32 %r18, %r72, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r73, %r19, %r43;
add.s32 %r74, %r18, -48;
setp.lt.s32	%p6, %r19, %r74;
mul.wide.s32 %rd35, %r73, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB188_12;
bra.uni BB188_6;

BB188_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd9+32];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+64], %f29;
ld.global.u16 %rs17, [%rd9+64];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+128], %f30;
ld.global.u16 %rs18, [%rd9+96];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB188_13;

BB188_6:
add.s32 %r75, %r18, -32;
setp.lt.s32	%p7, %r19, %r75;
@%p7 bra BB188_11;
bra.uni BB188_7;

BB188_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd9+32];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+64], %f22;
ld.global.u16 %rs14, [%rd9+64];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB188_13;

BB188_7:
add.s32 %r76, %r18, -16;
setp.lt.s32	%p8, %r19, %r76;
@%p8 bra BB188_10;
bra.uni BB188_8;

BB188_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+32];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB188_13;

BB188_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB188_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB188_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB188_20;
bra.uni BB188_14;

BB188_14:
shl.b32 %r82, %r42, 6;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 4;
mad.lo.s32 %r85, %r84, %r111, %r12;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd36, %r86, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r120, %r17, %r42, %r80;
sub.s32 %r21, %r18, %r17;
add.s32 %r91, %r21, -3;
mov.f32 %f71, 0f00000000;
mov.f32 %f72, %f71;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB188_16;

BB188_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd50];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd51];
fma.rn.f32 %f39, %f34, %f38, %f72;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs20, [%rd37];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd51+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs21, [%rd38];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd51+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs22, [%rd39];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd51+12];
fma.rn.f32 %f72, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f71, %f72;
@%p11 bra BB188_15;

BB188_16:
mov.f32 %f69, %f71;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r21;
@%p12 bra BB188_19;

mul.wide.s32 %rd40, %r118, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r121, %r13, %r118;
mul.wide.s32 %rd42, %r120, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f70, %f69;

BB188_18:
ld.global.u16 %rs23, [%rd52];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd53];
fma.rn.f32 %f70, %f45, %f46, %f70;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r21;
mov.f32 %f69, %f70;
@%p13 bra BB188_18;

BB188_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f69, %f47;
st.shared.f32 [%rd4], %f48;

BB188_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB188_5;

BB188_21:
add.s32 %r95, %r1, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB188_25;
bra.uni BB188_22;

BB188_22:
add.s64 %rd45, %rd29, %rd31;
ld.shared.f32 %f49, [%rd45];
ld.shared.f32 %f50, [%rd45+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd45+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd45+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd45+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd45+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd45+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd45+448];
add.f32 %f73, %f62, %f61;
st.shared.f32 [%rd45], %f73;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
mul.wide.s32 %rd46, %r108, 2;
add.s64 %rd22, %rd3, %rd46;
setp.eq.f32	%p18, %f11, 0f00000000;
@%p18 bra BB188_24;

ld.global.u16 %rs24, [%rd22];

	{ cvt.f32.f16 %f63, %rs24;}


	ld.shared.f32 %f64, [%rd45];
fma.rn.f32 %f73, %f63, %f11, %f64;
st.shared.f32 [%rd45], %f73;

BB188_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f73;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd22], %rs25;

BB188_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 4;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB188_2;

BB188_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<74>;
.reg .b32 %r<116>;
.reg .b64 %rd<63>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 28;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -16;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB189_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 4;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r60, %r48, 7;
shr.s32 %r61, %r60, 31;
shr.u32 %r62, %r61, 29;
add.s32 %r63, %r60, %r62;
shr.s32 %r64, %r63, 3;
mul.lo.s32 %r8, %r64, %r58;
add.s32 %r65, %r58, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r58, 6;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r45, %r64;
mad.lo.s32 %r68, %r67, %r58, %r2;
mad.lo.s32 %r12, %r59, 16, %r68;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 2;
shl.b32 %r69, %r46, 4;
mul.wide.s32 %rd9, %r69, 2;
mov.u32 %r106, 0;
mov.u32 %r105, %r106;

BB189_2:
shl.b32 %r71, %r59, 4;
add.s32 %r16, %r71, %r106;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB189_26;

add.s32 %r17, %r16, %r2;
mov.u32 %r107, 0;
st.shared.u32 [%rd4], %r107;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB189_21;

mov.u32 %r108, %r8;

BB189_5:
mov.u32 %r19, %r108;
add.s32 %r74, %r19, 64;
min.s32 %r75, %r74, %r48;
min.s32 %r20, %r75, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r48;
mul.lo.s32 %r78, %r77, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r22, %r21, %r46, %r79;
add.s32 %r80, %r20, -48;
setp.lt.s32	%p7, %r21, %r80;
mul.wide.s32 %rd37, %r22, 2;
add.s64 %rd10, %rd2, %rd37;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB189_12;
bra.uni BB189_6;

BB189_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f24, %f10;
st.shared.f32 [%rd5], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f25, %f10;
st.shared.f32 [%rd5+64], %f29;
add.s64 %rd43, %rd11, %rd9;
ld.global.u16 %rs17, [%rd43];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f26, %f10;
st.shared.f32 [%rd5+128], %f30;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs18, [%rd44];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f27, %f10;
st.shared.f32 [%rd5+192], %f31;
bra.uni BB189_13;

BB189_6:
add.s32 %r81, %r20, -32;
setp.lt.s32	%p8, %r21, %r81;
@%p8 bra BB189_11;
bra.uni BB189_7;

BB189_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f18, %f10;
st.shared.f32 [%rd5], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f19, %f10;
st.shared.f32 [%rd5+64], %f22;
add.s64 %rd41, %rd11, %rd9;
ld.global.u16 %rs14, [%rd41];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f20, %f10;
st.shared.f32 [%rd5+128], %f23;
bra.uni BB189_13;

BB189_7:
add.s32 %r82, %r20, -16;
setp.lt.s32	%p9, %r21, %r82;
@%p9 bra BB189_10;
bra.uni BB189_8;

BB189_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
add.s32 %r84, %r22, %r69;
mul.wide.s32 %rd38, %r84, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+64], %f17;
bra.uni BB189_13;

BB189_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB189_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB189_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB189_20;
bra.uni BB189_14;

BB189_14:
shl.b32 %r88, %r45, 6;
mov.u32 %r89, %nctaid.x;
shl.b32 %r90, %r89, 4;
mad.lo.s32 %r91, %r90, %r105, %r12;
mad.lo.s32 %r92, %r88, %r107, %r91;
mul.wide.s32 %rd45, %r92, 2;
add.s64 %rd59, %rd1, %rd45;
mov.u64 %rd60, %rd6;
mad.lo.s32 %r114, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r93, %r24, -3;
mov.f32 %f71, 0f00000000;
mov.f32 %f72, %f71;
mov.u32 %r109, 0;
setp.lt.s32	%p11, %r93, 1;
mov.u32 %r112, %r10;
mov.u32 %r113, %r10;
@%p11 bra BB189_16;

BB189_15:
mov.u32 %r26, %r113;
ld.global.u16 %rs19, [%rd59];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd60];
fma.rn.f32 %f39, %f34, %f38, %f72;
add.s64 %rd46, %rd59, %rd8;
ld.global.u16 %rs20, [%rd46];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd60+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd47, %rd46, %rd8;
ld.global.u16 %rs21, [%rd47];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd60+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd48, %rd47, %rd8;
ld.global.u16 %rs22, [%rd48];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd60+12];
fma.rn.f32 %f72, %f37, %f44, %f43;
add.s32 %r28, %r26, 4;
add.s32 %r114, %r114, %r11;
add.s64 %rd60, %rd60, 16;
add.s64 %rd59, %rd59, %rd7;
add.s32 %r109, %r109, 4;
setp.lt.s32	%p12, %r109, %r93;
mov.u32 %r112, %r28;
mov.u32 %r113, %r28;
mov.f32 %f71, %f72;
@%p12 bra BB189_15;

BB189_16:
mov.f32 %f69, %f71;
sub.s32 %r95, %r112, %r10;
setp.ge.s32	%p13, %r95, %r24;
@%p13 bra BB189_19;

mul.wide.s32 %rd49, %r112, 4;
add.s64 %rd62, %rd35, %rd49;
add.s32 %r115, %r13, %r112;
mul.wide.s32 %rd51, %r114, 2;
add.s64 %rd61, %rd1, %rd51;
mov.f32 %f70, %f69;

BB189_18:
ld.global.u16 %rs23, [%rd61];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd62];
fma.rn.f32 %f70, %f45, %f46, %f70;
add.s64 %rd62, %rd62, 4;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r115, %r115, 1;
setp.lt.s32	%p14, %r115, %r24;
mov.f32 %f69, %f70;
@%p14 bra BB189_18;

BB189_19:
ld.shared.f32 %f47, [%rd4];
add.f32 %f48, %f69, %f47;
st.shared.f32 [%rd4], %f48;

BB189_20:
setp.lt.s32	%p15, %r74, %r9;
add.s32 %r107, %r107, 1;
mov.u32 %r108, %r74;
@%p15 bra BB189_5;

BB189_21:
add.s32 %r97, %r1, 15;
setp.lt.u32	%p2, %r97, 31;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB189_25;
bra.uni BB189_22;

BB189_22:
add.s64 %rd54, %rd31, %rd33;
ld.shared.f32 %f49, [%rd54];
ld.shared.f32 %f50, [%rd54+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd54+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd54+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd54+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd54+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd54+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd54+448];
add.f32 %f73, %f62, %f61;
st.shared.f32 [%rd54], %f73;
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r47;
mul.lo.s32 %r100, %r99, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r101, 0, %r100, %p18;
mad.lo.s32 %r102, %r17, %r44, %r101;
mul.wide.s32 %rd55, %r102, 2;
add.s64 %rd24, %rd3, %rd55;
setp.eq.f32	%p19, %f11, 0f00000000;
@%p19 bra BB189_24;

ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f63, %rs24;}


	ld.shared.f32 %f64, [%rd54];
fma.rn.f32 %f73, %f63, %f11, %f64;
st.shared.f32 [%rd54], %f73;

BB189_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f73;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB189_25:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 4;
add.s32 %r106, %r104, %r106;
setp.lt.s32	%p20, %r106, %r47;
add.s32 %r105, %r105, 1;
@%p20 bra BB189_2;

BB189_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<74>;
.reg .b32 %r<122>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB190_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 64;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 16, %r65;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB190_2:
shl.b32 %r67, %r56, 4;
add.s32 %r68, %r67, %r112;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB190_26;

mov.u32 %r113, 0;
st.shared.u32 [%rd5], %r113;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB190_21;

mov.u32 %r114, %r8;

BB190_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 64;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -48;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd37, %r73, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB190_12;
bra.uni BB190_6;

BB190_12:
ld.global.u16 %rs15, [%rd9];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd9+32];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+64], %f29;
ld.global.u16 %rs17, [%rd9+64];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+128], %f30;
ld.global.u16 %rs18, [%rd9+96];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB190_13;

BB190_6:
add.s32 %r75, %r17, -32;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB190_11;
bra.uni BB190_7;

BB190_11:
ld.global.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd9+32];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+64], %f22;
ld.global.u16 %rs14, [%rd9+64];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB190_13;

BB190_7:
add.s32 %r76, %r17, -16;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB190_10;
bra.uni BB190_8;

BB190_10:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+32];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB190_13;

BB190_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB190_13;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB190_13:
add.s32 %r80, %r68, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB190_20;
bra.uni BB190_14;

BB190_14:
shl.b32 %r82, %r42, 6;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 4;
mad.lo.s32 %r85, %r84, %r111, %r11;
mad.lo.s32 %r86, %r82, %r113, %r85;
mul.wide.s32 %rd38, %r86, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r91, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f71, 0f00000000;
mov.f32 %f72, %f71;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r91, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB190_16;

BB190_15:
mov.u32 %r23, %r119;
ld.global.u16 %rs19, [%rd52];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd53];
fma.rn.f32 %f39, %f34, %f38, %f72;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs20, [%rd39];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd53+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs21, [%rd40];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd53+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs22, [%rd41];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd53+12];
fma.rn.f32 %f72, %f37, %f44, %f43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r91;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f32 %f71, %f72;
@%p11 bra BB190_15;

BB190_16:
mov.f32 %f69, %f71;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB190_19;

mul.wide.s32 %rd42, %r118, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd44, %r120, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f70, %f69;

BB190_18:
ld.global.u16 %rs23, [%rd54];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd55];
fma.rn.f32 %f70, %f45, %f46, %f70;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f32 %f69, %f70;
@%p13 bra BB190_18;

BB190_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f69, %f47;
st.shared.f32 [%rd5], %f48;

BB190_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB190_5;

BB190_21:
add.s32 %r95, %r1, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
add.s32 %r99, %r68, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB190_25;
bra.uni BB190_22;

BB190_22:
add.s64 %rd47, %rd31, %rd33;
ld.shared.f32 %f49, [%rd47];
ld.shared.f32 %f50, [%rd47+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd47+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd47+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd47+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd47+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd47+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd47+448];
add.f32 %f73, %f62, %f61;
st.shared.f32 [%rd47], %f73;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f32 %f9, [%rd2];
mul.wide.s32 %rd48, %r108, 2;
add.s64 %rd23, %rd4, %rd48;
setp.eq.f32	%p18, %f9, 0f00000000;
@%p18 bra BB190_24;

ld.global.u16 %rs24, [%rd23];

	{ cvt.f32.f16 %f63, %rs24;}


	ld.shared.f32 %f64, [%rd47];
fma.rn.f32 %f73, %f9, %f63, %f64;
st.shared.f32 [%rd47], %f73;

BB190_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f73;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd23], %rs25;

BB190_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 4;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB190_2;

BB190_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<26>;
.reg .f32 %f<74>;
.reg .b32 %r<131>;
.reg .b64 %rd<65>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[2048];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd27;
cvta.to.global.u64 %rd2, %rd28;
ld.global.f32 %f1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 28;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -16;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB191_26;

cvta.to.global.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r56, %r49, 4;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 64;
mov.u64 %rd32, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 4;
add.s64 %rd5, %rd33, %rd34;
add.s32 %r58, %r46, 7;
shr.s32 %r59, %r58, 31;
shr.u32 %r60, %r59, 29;
add.s32 %r61, %r58, %r60;
shr.s32 %r62, %r61, 3;
mul.lo.s32 %r8, %r62, %r56;
add.s32 %r63, %r56, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r56, 6;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd35, %r64, 4;
mov.u64 %rd36, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd37, %r10, 4;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r65, %r43, %r62;
mad.lo.s32 %r66, %r65, %r56, %r2;
mad.lo.s32 %r12, %r57, 16, %r66;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r43, 2;
mov.u32 %r121, 0;
mov.u32 %r120, %r121;

BB191_2:
shl.b32 %r68, %r57, 4;
add.s32 %r69, %r68, %r121;
setp.ge.s32	%p4, %r69, %r45;
@%p4 bra BB191_26;

mov.u32 %r122, 0;
st.shared.u32 [%rd5], %r122;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB191_21;

mov.u32 %r123, %r8;

BB191_5:
mov.u32 %r17, %r123;
add.s32 %r72, %r17, 64;
min.s32 %r73, %r72, %r46;
min.s32 %r18, %r73, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r74, 1;
sub.s32 %r75, %r74, %r46;
mul.lo.s32 %r76, %r75, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r77, 0, %r76, %p6;
mad.lo.s32 %r20, %r19, %r44, %r77;
add.s32 %r78, %r18, -48;
setp.lt.s32	%p7, %r19, %r78;
mul.wide.s32 %rd38, %r20, 2;
add.s64 %rd10, %rd2, %rd38;
shl.b32 %r79, %r44, 4;
mul.wide.s32 %rd39, %r79, 2;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB191_12;
bra.uni BB191_6;

BB191_12:
ld.global.u16 %rs15, [%rd10];

	{ cvt.f32.f16 %f24, %rs15;}


	mul.f32 %f28, %f1, %f24;
st.shared.f32 [%rd6], %f28;
ld.global.u16 %rs16, [%rd11];

	{ cvt.f32.f16 %f25, %rs16;}


	mul.f32 %f29, %f1, %f25;
st.shared.f32 [%rd6+64], %f29;
add.s64 %rd45, %rd11, %rd39;
ld.global.u16 %rs17, [%rd45];

	{ cvt.f32.f16 %f26, %rs17;}


	mul.f32 %f30, %f1, %f26;
st.shared.f32 [%rd6+128], %f30;
add.s64 %rd46, %rd45, %rd39;
ld.global.u16 %rs18, [%rd46];

	{ cvt.f32.f16 %f27, %rs18;}


	mul.f32 %f31, %f1, %f27;
st.shared.f32 [%rd6+192], %f31;
bra.uni BB191_13;

BB191_6:
add.s32 %r80, %r18, -32;
setp.lt.s32	%p8, %r19, %r80;
@%p8 bra BB191_11;
bra.uni BB191_7;

BB191_11:
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f18, %rs12;}


	mul.f32 %f21, %f1, %f18;
st.shared.f32 [%rd6], %f21;
ld.global.u16 %rs13, [%rd11];

	{ cvt.f32.f16 %f19, %rs13;}


	mul.f32 %f22, %f1, %f19;
st.shared.f32 [%rd6+64], %f22;
add.s64 %rd43, %rd11, %rd39;
ld.global.u16 %rs14, [%rd43];

	{ cvt.f32.f16 %f20, %rs14;}


	mul.f32 %f23, %f1, %f20;
st.shared.f32 [%rd6+128], %f23;
bra.uni BB191_13;

BB191_7:
add.s32 %r81, %r18, -16;
setp.lt.s32	%p9, %r19, %r81;
@%p9 bra BB191_10;
bra.uni BB191_8;

BB191_10:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
add.s32 %r83, %r20, %r79;
mul.wide.s32 %rd40, %r83, 2;
add.s64 %rd41, %rd2, %rd40;
ld.global.u16 %rs11, [%rd41];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+64], %f17;
bra.uni BB191_13;

BB191_8:
setp.ge.s32	%p10, %r19, %r18;
@%p10 bra BB191_13;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB191_13:
add.s32 %r89, %r69, %r2;
setp.lt.s32	%p1, %r89, %r45;
bar.sync 0;
@!%p1 bra BB191_20;
bra.uni BB191_14;

BB191_14:
shl.b32 %r91, %r43, 6;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 4;
mad.lo.s32 %r94, %r93, %r120, %r12;
mad.lo.s32 %r95, %r91, %r122, %r94;
mul.wide.s32 %rd47, %r95, 2;
add.s64 %rd61, %rd1, %rd47;
mov.u64 %rd62, %rd7;
mad.lo.s32 %r129, %r17, %r43, %r89;
sub.s32 %r22, %r18, %r17;
add.s32 %r100, %r22, -3;
mov.f32 %f71, 0f00000000;
mov.f32 %f72, %f71;
mov.u32 %r124, 0;
setp.lt.s32	%p11, %r100, 1;
mov.u32 %r127, %r10;
mov.u32 %r128, %r10;
@%p11 bra BB191_16;

BB191_15:
mov.u32 %r24, %r128;
ld.global.u16 %rs19, [%rd61];

	{ cvt.f32.f16 %f34, %rs19;}


	ld.shared.f32 %f38, [%rd62];
fma.rn.f32 %f39, %f34, %f38, %f72;
add.s64 %rd48, %rd61, %rd9;
ld.global.u16 %rs20, [%rd48];

	{ cvt.f32.f16 %f35, %rs20;}


	ld.shared.f32 %f40, [%rd62+4];
fma.rn.f32 %f41, %f35, %f40, %f39;
add.s64 %rd49, %rd48, %rd9;
ld.global.u16 %rs21, [%rd49];

	{ cvt.f32.f16 %f36, %rs21;}


	ld.shared.f32 %f42, [%rd62+8];
fma.rn.f32 %f43, %f36, %f42, %f41;
add.s64 %rd50, %rd49, %rd9;
ld.global.u16 %rs22, [%rd50];

	{ cvt.f32.f16 %f37, %rs22;}


	ld.shared.f32 %f44, [%rd62+12];
fma.rn.f32 %f72, %f37, %f44, %f43;
add.s32 %r26, %r24, 4;
add.s32 %r129, %r129, %r11;
add.s64 %rd62, %rd62, 16;
add.s64 %rd61, %rd61, %rd8;
add.s32 %r124, %r124, 4;
setp.lt.s32	%p12, %r124, %r100;
mov.u32 %r127, %r26;
mov.u32 %r128, %r26;
mov.f32 %f71, %f72;
@%p12 bra BB191_15;

BB191_16:
mov.f32 %f69, %f71;
sub.s32 %r102, %r127, %r10;
setp.ge.s32	%p13, %r102, %r22;
@%p13 bra BB191_19;

mul.wide.s32 %rd51, %r127, 4;
add.s64 %rd64, %rd36, %rd51;
add.s32 %r130, %r13, %r127;
mul.wide.s32 %rd53, %r129, 2;
add.s64 %rd63, %rd1, %rd53;
mov.f32 %f70, %f69;

BB191_18:
ld.global.u16 %rs23, [%rd63];

	{ cvt.f32.f16 %f45, %rs23;}


	ld.shared.f32 %f46, [%rd64];
fma.rn.f32 %f70, %f45, %f46, %f70;
add.s64 %rd64, %rd64, 4;
add.s64 %rd63, %rd63, %rd9;
add.s32 %r130, %r130, 1;
setp.lt.s32	%p14, %r130, %r22;
mov.f32 %f69, %f70;
@%p14 bra BB191_18;

BB191_19:
ld.shared.f32 %f47, [%rd5];
add.f32 %f48, %f69, %f47;
st.shared.f32 [%rd5], %f48;

BB191_20:
setp.lt.s32	%p15, %r72, %r9;
add.s32 %r122, %r122, 1;
mov.u32 %r123, %r72;
@%p15 bra BB191_5;

BB191_21:
add.s32 %r104, %r1, 15;
setp.lt.u32	%p2, %r104, 31;
bar.sync 0;
add.s32 %r108, %r69, %r2;
setp.lt.s32	%p16, %r108, %r45;
and.pred %p17, %p16, %p2;
@!%p17 bra BB191_25;
bra.uni BB191_22;

BB191_22:
add.s64 %rd56, %rd32, %rd34;
ld.shared.f32 %f49, [%rd56];
ld.shared.f32 %f50, [%rd56+64];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd56+128];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd56+192];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd56+256];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd56+320];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd56+384];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd56+448];
add.f32 %f73, %f62, %f61;
st.shared.f32 [%rd56], %f73;
mov.u32 %r113, 1;
sub.s32 %r114, %r113, %r45;
mul.lo.s32 %r115, %r114, %r42;
setp.gt.s32	%p18, %r42, -1;
selp.b32	%r116, 0, %r115, %p18;
mad.lo.s32 %r117, %r108, %r42, %r116;
ld.global.f32 %f9, [%rd3];
mul.wide.s32 %rd57, %r117, 2;
add.s64 %rd24, %rd4, %rd57;
setp.eq.f32	%p19, %f9, 0f00000000;
@%p19 bra BB191_24;

ld.global.u16 %rs24, [%rd24];

	{ cvt.f32.f16 %f63, %rs24;}


	ld.shared.f32 %f64, [%rd56];
fma.rn.f32 %f73, %f9, %f63, %f64;
st.shared.f32 [%rd56], %f73;

BB191_24:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f73;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd24], %rs25;

BB191_25:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
shl.b32 %r119, %r118, 4;
add.s32 %r121, %r119, %r121;
setp.lt.s32	%p20, %r121, %r45;
add.s32 %r120, %r120, 1;
@%p20 bra BB191_2;

BB191_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<16>;
.reg .f32 %f<76>;
.reg .b32 %r<72>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB192_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd34, %rd8;

BB192_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r66;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB192_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r67, 0;
st.shared.u32 [%rd2], %r67;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB192_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB192_5:
mov.u32 %r10, %r67;
add.s32 %r67, %r10, 256;
min.s32 %r11, %r67, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 2;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB192_8;
bra.uni BB192_6;

BB192_8:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 2;
add.s64 %rd17, %rd1, %rd16;
ld.global.u16 %rs3, [%rd17];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB192_9;

BB192_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB192_9;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB192_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB192_15;
bra.uni BB192_10;

BB192_10:
add.s32 %r71, %r9, %r10;
add.s32 %r70, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f73, 0f00000000;
mov.f32 %f74, %f73;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r68, %r3;
@%p9 bra BB192_12;

BB192_11:
mov.u32 %r17, %r68;
mul.wide.s32 %rd22, %r71, 2;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.b16 %rs4, [%rd18];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f24, [%rd25];
fma.rn.f32 %f25, %f20, %f24, %f74;
add.s32 %r55, %r71, 16;
mul.wide.s32 %rd26, %r55, 2;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.b16 %rs6, [%rd19];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd25+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r56, %r71, 32;
mul.wide.s32 %rd27, %r56, 2;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.b16 %rs8, [%rd20];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd25+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r57, %r71, 48;
mul.wide.s32 %rd28, %r57, 2;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.b16 %rs10, [%rd21];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f74, %f23, %f30, %f29;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r22, %r70, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r68, %r22;
mov.f32 %f73, %f74;
@%p10 bra BB192_11;

BB192_12:
mov.f32 %f72, %f73;
sub.s32 %r69, %r70, %r10;
setp.ge.s32	%p11, %r69, %r16;
mov.f32 %f71, %f72;
@%p11 bra BB192_14;

BB192_13:
mul.wide.s32 %rd30, %r71, 2;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.b16 %rs12, [%rd29];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd31, %r69, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f72, %f31, %f32, %f72;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r10;
setp.lt.s32	%p12, %r69, %r16;
mov.f32 %f71, %f72;
@%p12 bra BB192_13;

BB192_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f71, %f33;
st.shared.f32 [%rd2], %f34;

BB192_15:
setp.lt.s32	%p13, %r67, %r34;
@%p13 bra BB192_5;

BB192_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB192_20;
bra.uni BB192_17;

BB192_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f75, %f64, %f63;
st.shared.f32 [%rd4], %f75;
sub.s32 %r60, %r44, %r35;
mul.lo.s32 %r61, %r60, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r62, 0, %r61, %p16;
mad.lo.s32 %r63, %r8, %r38, %r62;
mul.wide.s32 %rd35, %r63, 2;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB192_19;

ld.global.u16 %rs14, [%rd6];

	{ cvt.f32.f16 %f65, %rs14;}


	ld.shared.f32 %f66, [%rd4];
fma.rn.f32 %f75, %f65, %f11, %f66;
st.shared.f32 [%rd4], %f75;

BB192_19:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f75;
mov.b16 %rs15, %temp;
}
st.global.u16 [%rd6], %rs15;

BB192_20:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p18, %r66, %r35;
@%p18 bra BB192_2;

BB192_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<16>;
.reg .f32 %f<76>;
.reg .b32 %r<71>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB193_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r65, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB193_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r65;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB193_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r66, 0;
st.shared.u32 [%rd2], %r66;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB193_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB193_5:
mov.u32 %r11, %r66;
add.s32 %r66, %r11, 256;
min.s32 %r12, %r66, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 2;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB193_8;
bra.uni BB193_6;

BB193_8:
ld.global.u16 %rs2, [%rd4];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB193_9;

BB193_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB193_9;

ld.global.u16 %rs1, [%rd4];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB193_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB193_15;
bra.uni BB193_10;

BB193_10:
add.s32 %r70, %r10, %r11;
add.s32 %r69, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f73, 0f00000000;
mov.f32 %f74, %f73;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r67, %r3;
@%p10 bra BB193_12;

BB193_11:
mov.u32 %r18, %r67;
mul.wide.s32 %rd25, %r70, 2;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.b16 %rs4, [%rd21];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f24, [%rd28];
fma.rn.f32 %f25, %f20, %f24, %f74;
add.s32 %r58, %r70, 16;
mul.wide.s32 %rd29, %r58, 2;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.b16 %rs6, [%rd22];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd28+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r59, %r70, 32;
mul.wide.s32 %rd30, %r59, 2;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.b16 %rs8, [%rd23];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd28+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r60, %r70, 48;
mul.wide.s32 %rd31, %r60, 2;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.b16 %rs10, [%rd24];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f74, %f23, %f30, %f29;
add.s32 %r70, %r70, 64;
add.s32 %r69, %r69, 64;
sub.s32 %r23, %r69, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r67, %r23;
mov.f32 %f73, %f74;
@%p11 bra BB193_11;

BB193_12:
mov.f32 %f72, %f73;
sub.s32 %r68, %r69, %r11;
setp.ge.s32	%p12, %r68, %r17;
mov.f32 %f71, %f72;
@%p12 bra BB193_14;

BB193_13:
mul.wide.s32 %rd33, %r70, 2;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.b16 %rs12, [%rd32];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd34, %r68, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f72, %f31, %f32, %f72;
add.s32 %r70, %r70, 16;
add.s32 %r69, %r69, 16;
sub.s32 %r68, %r69, %r11;
setp.lt.s32	%p13, %r68, %r17;
mov.f32 %f71, %f72;
@%p13 bra BB193_13;

BB193_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f71, %f33;
st.shared.f32 [%rd2], %f34;

BB193_15:
setp.lt.s32	%p14, %r66, %r35;
@%p14 bra BB193_5;

BB193_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB193_20;
bra.uni BB193_17;

BB193_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f75, %f64, %f63;
st.shared.f32 [%rd14], %f75;
mad.lo.s32 %r62, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r62, 2;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB193_19;

ld.global.u16 %rs14, [%rd5];

	{ cvt.f32.f16 %f65, %rs14;}


	ld.shared.f32 %f66, [%rd14];
fma.rn.f32 %f75, %f9, %f65, %f66;
st.shared.f32 [%rd14], %f75;

BB193_19:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f75;
mov.b16 %rs15, %temp;
}
st.global.u16 [%rd5], %rs15;

BB193_20:
mov.u32 %r63, %nctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p18, %r65, %r36;
@%p18 bra BB193_2;

BB193_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .f32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<16>;
.reg .f32 %f<76>;
.reg .b32 %r<72>;
.reg .b64 %rd<36>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT[512];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f32 %f10, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f32 %f11, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB194_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 64;
mov.u64 %rd11, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24188_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 4;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 4;
mov.u64 %rd14, _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24187_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd34, %rd8;

BB194_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r66;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB194_21;

add.s32 %r8, %r7, %r2;
mov.u32 %r67, 0;
st.shared.u32 [%rd2], %r67;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB194_16;

mad.lo.s32 %r9, %r8, %r36, %r3;

BB194_5:
mov.u32 %r10, %r67;
add.s32 %r67, %r10, 256;
min.s32 %r11, %r67, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r52, %r11, -128;
setp.lt.s32	%p7, %r12, %r52;
mul.wide.s32 %rd15, %r13, 2;
add.s64 %rd5, %rd1, %rd15;
@%p7 bra BB194_8;
bra.uni BB194_6;

BB194_8:
ld.global.u16 %rs2, [%rd5];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd3], %f16;
add.s32 %r53, %r5, %r13;
mul.wide.s32 %rd16, %r53, 2;
add.s64 %rd17, %rd1, %rd16;
ld.global.u16 %rs3, [%rd17];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB194_9;

BB194_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB194_9;

ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd3], %f13;

BB194_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB194_15;
bra.uni BB194_10;

BB194_10:
add.s32 %r71, %r9, %r10;
add.s32 %r70, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r54, %r16, -48;
mov.f32 %f73, 0f00000000;
mov.f32 %f74, %f73;
setp.ge.s32	%p9, %r3, %r54;
mov.u32 %r68, %r3;
@%p9 bra BB194_12;

BB194_11:
mov.u32 %r17, %r68;
mul.wide.s32 %rd22, %r71, 2;
add.s64 %rd18, %rd7, %rd22;

	ld.global.nc.b16 %rs4, [%rd18];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd23, %r17, 4;
add.s64 %rd25, %rd14, %rd23;
ld.shared.f32 %f24, [%rd25];
fma.rn.f32 %f25, %f20, %f24, %f74;
add.s32 %r55, %r71, 16;
mul.wide.s32 %rd26, %r55, 2;
add.s64 %rd19, %rd7, %rd26;

	ld.global.nc.b16 %rs6, [%rd19];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd25+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r56, %r71, 32;
mul.wide.s32 %rd27, %r56, 2;
add.s64 %rd20, %rd7, %rd27;

	ld.global.nc.b16 %rs8, [%rd20];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd25+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r57, %r71, 48;
mul.wide.s32 %rd28, %r57, 2;
add.s64 %rd21, %rd7, %rd28;

	ld.global.nc.b16 %rs10, [%rd21];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd25+192];
fma.rn.f32 %f74, %f23, %f30, %f29;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r22, %r70, %r10;
setp.lt.s32	%p10, %r22, %r54;
mov.u32 %r68, %r22;
mov.f32 %f73, %f74;
@%p10 bra BB194_11;

BB194_12:
mov.f32 %f72, %f73;
sub.s32 %r69, %r70, %r10;
setp.ge.s32	%p11, %r69, %r16;
mov.f32 %f71, %f72;
@%p11 bra BB194_14;

BB194_13:
mul.wide.s32 %rd30, %r71, 2;
add.s64 %rd29, %rd7, %rd30;

	ld.global.nc.b16 %rs12, [%rd29];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd31, %r69, 4;
add.s64 %rd33, %rd14, %rd31;
ld.shared.f32 %f32, [%rd33];
fma.rn.f32 %f72, %f31, %f32, %f72;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r10;
setp.lt.s32	%p12, %r69, %r16;
mov.f32 %f71, %f72;
@%p12 bra BB194_13;

BB194_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f71, %f33;
st.shared.f32 [%rd2], %f34;

BB194_15:
setp.lt.s32	%p13, %r67, %r34;
@%p13 bra BB194_5;

BB194_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB194_20;
bra.uni BB194_17;

BB194_17:
ld.shared.f32 %f35, [%rd4];
ld.shared.f32 %f36, [%rd4+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd4+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd4+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd4+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd4+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd4+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd4+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd4+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd4+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd4+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd4+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd4+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd4+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd4+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd4+60];
add.f32 %f75, %f64, %f63;
st.shared.f32 [%rd4], %f75;
sub.s32 %r60, %r44, %r35;
mul.lo.s32 %r61, %r60, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r62, 0, %r61, %p16;
mad.lo.s32 %r63, %r8, %r38, %r62;
mul.wide.s32 %rd35, %r63, 2;
add.s64 %rd6, %rd34, %rd35;
setp.eq.f32	%p17, %f11, 0f00000000;
@%p17 bra BB194_19;

ld.global.u16 %rs14, [%rd6];

	{ cvt.f32.f16 %f65, %rs14;}


	ld.shared.f32 %f66, [%rd4];
fma.rn.f32 %f75, %f65, %f11, %f66;
st.shared.f32 [%rd4], %f75;

BB194_19:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f75;
mov.b16 %rs15, %temp;
}
st.global.u16 [%rd6], %rs15;

BB194_20:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p18, %r66, %r35;
@%p18 bra BB194_2;

BB194_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<16>;
.reg .f32 %f<76>;
.reg .b32 %r<71>;
.reg .b64 %rd<46>;

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT[512];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f32 %f1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB195_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 64;
mov.u64 %rd13, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24202_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 4;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 4;
mov.u64 %rd17, _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24201_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r65, 0;
cvta.to.global.u64 %rd40, %rd7;
cvta.to.global.u64 %rd41, %rd8;

BB195_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r65;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB195_21;

add.s32 %r9, %r8, %r2;
mov.u32 %r66, 0;
st.shared.u32 [%rd2], %r66;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB195_16;

mad.lo.s32 %r10, %r9, %r37, %r3;

BB195_5:
mov.u32 %r11, %r66;
add.s32 %r66, %r11, 256;
min.s32 %r12, %r66, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r55, %r12, -128;
setp.lt.s32	%p8, %r13, %r55;
mul.wide.s32 %rd18, %r14, 2;
add.s64 %rd4, %rd1, %rd18;
@%p8 bra BB195_8;
bra.uni BB195_6;

BB195_8:
ld.global.u16 %rs2, [%rd4];

	{ cvt.f32.f16 %f14, %rs2;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd3], %f16;
add.s32 %r56, %r6, %r14;
mul.wide.s32 %rd19, %r56, 2;
add.s64 %rd20, %rd1, %rd19;
ld.global.u16 %rs3, [%rd20];

	{ cvt.f32.f16 %f15, %rs3;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd3+512], %f17;
bra.uni BB195_9;

BB195_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB195_9;

ld.global.u16 %rs1, [%rd4];

	{ cvt.f32.f16 %f12, %rs1;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd3], %f13;

BB195_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB195_15;
bra.uni BB195_10;

BB195_10:
add.s32 %r70, %r10, %r11;
add.s32 %r69, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r57, %r17, -48;
mov.f32 %f73, 0f00000000;
mov.f32 %f74, %f73;
setp.ge.s32	%p10, %r3, %r57;
mov.u32 %r67, %r3;
@%p10 bra BB195_12;

BB195_11:
mov.u32 %r18, %r67;
mul.wide.s32 %rd25, %r70, 2;
add.s64 %rd21, %rd6, %rd25;

	ld.global.nc.b16 %rs4, [%rd21];

	
	{ cvt.f32.f16 %f20, %rs4;}


	mul.wide.s32 %rd26, %r18, 4;
add.s64 %rd28, %rd17, %rd26;
ld.shared.f32 %f24, [%rd28];
fma.rn.f32 %f25, %f20, %f24, %f74;
add.s32 %r58, %r70, 16;
mul.wide.s32 %rd29, %r58, 2;
add.s64 %rd22, %rd6, %rd29;

	ld.global.nc.b16 %rs6, [%rd22];

	
	{ cvt.f32.f16 %f21, %rs6;}


	ld.shared.f32 %f26, [%rd28+64];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s32 %r59, %r70, 32;
mul.wide.s32 %rd30, %r59, 2;
add.s64 %rd23, %rd6, %rd30;

	ld.global.nc.b16 %rs8, [%rd23];

	
	{ cvt.f32.f16 %f22, %rs8;}


	ld.shared.f32 %f28, [%rd28+128];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s32 %r60, %r70, 48;
mul.wide.s32 %rd31, %r60, 2;
add.s64 %rd24, %rd6, %rd31;

	ld.global.nc.b16 %rs10, [%rd24];

	
	{ cvt.f32.f16 %f23, %rs10;}


	ld.shared.f32 %f30, [%rd28+192];
fma.rn.f32 %f74, %f23, %f30, %f29;
add.s32 %r70, %r70, 64;
add.s32 %r69, %r69, 64;
sub.s32 %r23, %r69, %r11;
setp.lt.s32	%p11, %r23, %r57;
mov.u32 %r67, %r23;
mov.f32 %f73, %f74;
@%p11 bra BB195_11;

BB195_12:
mov.f32 %f72, %f73;
sub.s32 %r68, %r69, %r11;
setp.ge.s32	%p12, %r68, %r17;
mov.f32 %f71, %f72;
@%p12 bra BB195_14;

BB195_13:
mul.wide.s32 %rd33, %r70, 2;
add.s64 %rd32, %rd6, %rd33;

	ld.global.nc.b16 %rs12, [%rd32];

	
	{ cvt.f32.f16 %f31, %rs12;}


	mul.wide.s32 %rd34, %r68, 4;
add.s64 %rd36, %rd17, %rd34;
ld.shared.f32 %f32, [%rd36];
fma.rn.f32 %f72, %f31, %f32, %f72;
add.s32 %r70, %r70, 16;
add.s32 %r69, %r69, 16;
sub.s32 %r68, %r69, %r11;
setp.lt.s32	%p13, %r68, %r17;
mov.f32 %f71, %f72;
@%p13 bra BB195_13;

BB195_14:
ld.shared.f32 %f33, [%rd2];
add.f32 %f34, %f71, %f33;
st.shared.f32 [%rd2], %f34;

BB195_15:
setp.lt.s32	%p14, %r66, %r35;
@%p14 bra BB195_5;

BB195_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB195_20;
bra.uni BB195_17;

BB195_17:
ld.shared.f32 %f35, [%rd14];
ld.shared.f32 %f36, [%rd14+4];
add.f32 %f37, %f36, %f35;
ld.shared.f32 %f38, [%rd14+8];
add.f32 %f39, %f38, %f37;
ld.shared.f32 %f40, [%rd14+12];
add.f32 %f41, %f40, %f39;
ld.shared.f32 %f42, [%rd14+16];
add.f32 %f43, %f42, %f41;
ld.shared.f32 %f44, [%rd14+20];
add.f32 %f45, %f44, %f43;
ld.shared.f32 %f46, [%rd14+24];
add.f32 %f47, %f46, %f45;
ld.shared.f32 %f48, [%rd14+28];
add.f32 %f49, %f48, %f47;
ld.shared.f32 %f50, [%rd14+32];
add.f32 %f51, %f50, %f49;
ld.shared.f32 %f52, [%rd14+36];
add.f32 %f53, %f52, %f51;
ld.shared.f32 %f54, [%rd14+40];
add.f32 %f55, %f54, %f53;
ld.shared.f32 %f56, [%rd14+44];
add.f32 %f57, %f56, %f55;
ld.shared.f32 %f58, [%rd14+48];
add.f32 %f59, %f58, %f57;
ld.shared.f32 %f60, [%rd14+52];
add.f32 %f61, %f60, %f59;
ld.shared.f32 %f62, [%rd14+56];
add.f32 %f63, %f62, %f61;
ld.shared.f32 %f64, [%rd14+60];
add.f32 %f75, %f64, %f63;
st.shared.f32 [%rd14], %f75;
mad.lo.s32 %r62, %r9, %r39, %r5;
ld.global.f32 %f9, [%rd40];
mul.wide.s32 %rd42, %r62, 2;
add.s64 %rd5, %rd41, %rd42;
setp.eq.f32	%p17, %f9, 0f00000000;
@%p17 bra BB195_19;

ld.global.u16 %rs14, [%rd5];

	{ cvt.f32.f16 %f65, %rs14;}


	ld.shared.f32 %f66, [%rd14];
fma.rn.f32 %f75, %f9, %f65, %f66;
st.shared.f32 [%rd14], %f75;

BB195_19:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f75;
mov.b16 %rs15, %temp;
}
st.global.u16 [%rd5], %rs15;

BB195_20:
mov.u32 %r63, %nctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p18, %r65, %r36;
@%p18 bra BB195_2;

BB195_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<19>;
.reg .f32 %f<46>;
.reg .b32 %r<115>;
.reg .b64 %rd<54>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB196_23;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 8;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd32, %r58, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r42, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r12, %r56, 128, %r60;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB196_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r105;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB196_23;

mov.u32 %r106, 0;
st.shared.u32 [%rd4], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB196_17;

mov.u32 %r107, %r8;

BB196_5:
mov.u32 %r17, %r107;
add.s32 %r66, %r17, 256;
min.s32 %r67, %r66, %r45;
min.s32 %r18, %r67, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r68, %r19, %r43;
add.s32 %r69, %r18, -128;
setp.lt.s32	%p6, %r19, %r69;
mul.wide.s32 %rd35, %r68, 2;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB196_8;
bra.uni BB196_6;

BB196_8:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB196_9;

BB196_6:
setp.ge.s32	%p7, %r19, %r18;
@%p7 bra BB196_9;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB196_9:
add.s32 %r73, %r63, %r2;
setp.lt.s32	%p1, %r73, %r44;
bar.sync 0;
@!%p1 bra BB196_16;
bra.uni BB196_10;

BB196_10:
shl.b32 %r75, %r42, 8;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 7;
mad.lo.s32 %r78, %r77, %r104, %r12;
mad.lo.s32 %r79, %r75, %r106, %r78;
mul.wide.s32 %rd36, %r79, 2;
add.s64 %rd50, %rd1, %rd36;
mov.u64 %rd51, %rd6;
mad.lo.s32 %r113, %r17, %r42, %r73;
sub.s32 %r21, %r18, %r17;
add.s32 %r84, %r21, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r108, 0;
setp.lt.s32	%p8, %r84, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p8 bra BB196_12;

BB196_11:
mov.u32 %r23, %r112;
ld.global.u16 %rs12, [%rd50];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd51];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd37, %rd50, %rd8;
ld.global.u16 %rs13, [%rd37];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd51+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd38, %rd37, %rd8;
ld.global.u16 %rs14, [%rd38];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd51+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd39, %rd38, %rd8;
ld.global.u16 %rs15, [%rd39];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd51+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r25, %r23, 4;
add.s32 %r113, %r113, %r11;
add.s64 %rd51, %rd51, 16;
add.s64 %rd50, %rd50, %rd7;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p9, %r108, %r84;
mov.u32 %r111, %r25;
mov.u32 %r112, %r25;
mov.f32 %f43, %f44;
@%p9 bra BB196_11;

BB196_12:
mov.f32 %f41, %f43;
sub.s32 %r86, %r111, %r10;
setp.ge.s32	%p10, %r86, %r21;
@%p10 bra BB196_15;

mul.wide.s32 %rd40, %r111, 4;
add.s64 %rd53, %rd33, %rd40;
add.s32 %r114, %r13, %r111;
mul.wide.s32 %rd42, %r113, 2;
add.s64 %rd52, %rd1, %rd42;
mov.f32 %f42, %f41;

BB196_14:
ld.global.u16 %rs16, [%rd52];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd53];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd53, %rd53, 4;
add.s64 %rd52, %rd52, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p11, %r114, %r21;
mov.f32 %f41, %f42;
@%p11 bra BB196_14;

BB196_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB196_16:
setp.lt.s32	%p12, %r66, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r66;
@%p12 bra BB196_5;

BB196_17:
add.s32 %r88, %r1, 127;
setp.lt.u32	%p2, %r88, 255;
bar.sync 0;
add.s32 %r92, %r63, %r2;
setp.lt.s32	%p13, %r92, %r44;
and.pred %p14, %p13, %p2;
@!%p14 bra BB196_22;
bra.uni BB196_18;

BB196_18:
setp.neu.f32	%p15, %f11, 0f00000000;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r44;
mul.lo.s32 %r99, %r98, %r41;
setp.gt.s32	%p16, %r41, -1;
selp.b32	%r100, 0, %r99, %p16;
mad.lo.s32 %r101, %r92, %r41, %r100;
mul.wide.s32 %rd43, %r101, 2;
add.s64 %rd22, %rd3, %rd43;
@%p15 bra BB196_20;
bra.uni BB196_19;

BB196_20:
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f35, %rs17;}


	add.s64 %rd49, %rd29, %rd31;
ld.shared.f32 %f36, [%rd49];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd49], %f45;
bra.uni BB196_21;

BB196_19:
add.s64 %rd46, %rd29, %rd31;
ld.shared.f32 %f45, [%rd46];

BB196_21:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f45;
mov.b16 %rs18, %temp;
}
st.global.u16 [%rd22], %rs18;

BB196_22:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 7;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p17, %r105, %r44;
add.s32 %r104, %r104, 1;
@%p17 bra BB196_2;

BB196_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<19>;
.reg .f32 %f<46>;
.reg .b32 %r<121>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT[512];

ld.param.f32 %f10, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f11, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd2, %rd26;
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB197_23;

cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd28, %r56, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24540_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 4;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r56, %r46;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 8;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd32, %r59, 4;
mov.u64 %rd33, _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24539_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r43, 2;
mul.wide.s32 %rd34, %r10, 4;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
mad.lo.s32 %r12, %r57, 128, %r61;
mul.wide.s32 %rd7, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r43, 2;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB197_2:
shl.b32 %r63, %r57, 7;
add.s32 %r64, %r63, %r111;
setp.ge.s32	%p4, %r64, %r45;
@%p4 bra BB197_23;

mov.u32 %r112, 0;
st.shared.u32 [%rd4], %r112;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB197_17;

mov.u32 %r113, %r8;

BB197_5:
mov.u32 %r17, %r113;
add.s32 %r67, %r17, 256;
min.s32 %r68, %r67, %r46;
min.s32 %r18, %r68, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r44;
setp.gt.s32	%p6, %r44, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r20, %r19, %r44, %r72;
add.s32 %r73, %r18, -128;
setp.lt.s32	%p7, %r19, %r73;
mul.wide.s32 %rd35, %r20, 2;
add.s64 %rd9, %rd2, %rd35;
@%p7 bra BB197_8;
bra.uni BB197_6;

BB197_8:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f14, %f10;
st.shared.f32 [%rd5], %f16;
shl.b32 %r74, %r44, 7;
add.s32 %r75, %r20, %r74;
mul.wide.s32 %rd36, %r75, 2;
add.s64 %rd37, %rd2, %rd36;
ld.global.u16 %rs11, [%rd37];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f15, %f10;
st.shared.f32 [%rd5+512], %f17;
bra.uni BB197_9;

BB197_6:
setp.ge.s32	%p8, %r19, %r18;
@%p8 bra BB197_9;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f12, %f10;
st.shared.f32 [%rd5], %f13;

BB197_9:
add.s32 %r79, %r64, %r2;
setp.lt.s32	%p1, %r79, %r45;
bar.sync 0;
@!%p1 bra BB197_16;
bra.uni BB197_10;

BB197_10:
shl.b32 %r81, %r43, 8;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 7;
mad.lo.s32 %r84, %r83, %r110, %r12;
mad.lo.s32 %r85, %r81, %r112, %r84;
mul.wide.s32 %rd38, %r85, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd6;
mad.lo.s32 %r119, %r17, %r43, %r79;
sub.s32 %r22, %r18, %r17;
add.s32 %r90, %r22, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r114, 0;
setp.lt.s32	%p9, %r90, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p9 bra BB197_12;

BB197_11:
mov.u32 %r24, %r118;
ld.global.u16 %rs12, [%rd52];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd53];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs13, [%rd39];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd53+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs14, [%rd40];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd53+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs15, [%rd41];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd53+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r26, %r24, 4;
add.s32 %r119, %r119, %r11;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd7;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p10, %r114, %r90;
mov.u32 %r117, %r26;
mov.u32 %r118, %r26;
mov.f32 %f43, %f44;
@%p10 bra BB197_11;

BB197_12:
mov.f32 %f41, %f43;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p11, %r92, %r22;
@%p11 bra BB197_15;

mul.wide.s32 %rd42, %r117, 4;
add.s64 %rd55, %rd33, %rd42;
add.s32 %r120, %r13, %r117;
mul.wide.s32 %rd44, %r119, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f42, %f41;

BB197_14:
ld.global.u16 %rs16, [%rd54];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd55];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p12, %r120, %r22;
mov.f32 %f41, %f42;
@%p12 bra BB197_14;

BB197_15:
ld.shared.f32 %f33, [%rd4];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd4], %f34;

BB197_16:
setp.lt.s32	%p13, %r67, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r67;
@%p13 bra BB197_5;

BB197_17:
add.s32 %r94, %r1, 127;
setp.lt.u32	%p2, %r94, 255;
bar.sync 0;
add.s32 %r98, %r64, %r2;
setp.lt.s32	%p14, %r98, %r45;
and.pred %p15, %p14, %p2;
@!%p15 bra BB197_22;
bra.uni BB197_18;

BB197_18:
setp.neu.f32	%p16, %f11, 0f00000000;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r45;
mul.lo.s32 %r105, %r104, %r42;
setp.gt.s32	%p17, %r42, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r42, %r106;
mul.wide.s32 %rd45, %r107, 2;
add.s64 %rd22, %rd3, %rd45;
@%p16 bra BB197_20;
bra.uni BB197_19;

BB197_20:
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f35, %rs17;}


	add.s64 %rd51, %rd29, %rd31;
ld.shared.f32 %f36, [%rd51];
fma.rn.f32 %f45, %f35, %f11, %f36;
st.shared.f32 [%rd51], %f45;
bra.uni BB197_21;

BB197_19:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f32 %f45, [%rd48];

BB197_21:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f45;
mov.b16 %rs18, %temp;
}
st.global.u16 [%rd22], %rs18;

BB197_22:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 7;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p18, %r111, %r45;
add.s32 %r110, %r110, 1;
@%p18 bra BB197_2;

BB197_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<19>;
.reg .f32 %f<46>;
.reg .b32 %r<115>;
.reg .b64 %rd<56>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB198_23;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 8;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
neg.s32 %r12, %r10;
mul.wide.s32 %rd8, %r42, 2;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB198_2:
shl.b32 %r62, %r56, 7;
add.s32 %r63, %r62, %r105;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB198_23;

mov.u32 %r106, 0;
st.shared.u32 [%rd5], %r106;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB198_17;

mov.u32 %r107, %r8;

BB198_5:
mov.u32 %r16, %r107;
add.s32 %r66, %r16, 256;
min.s32 %r67, %r66, %r45;
min.s32 %r17, %r67, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r68, %r18, %r43;
add.s32 %r69, %r17, -128;
setp.lt.s32	%p6, %r18, %r69;
mul.wide.s32 %rd37, %r68, 2;
add.s64 %rd9, %rd3, %rd37;
@%p6 bra BB198_8;
bra.uni BB198_6;

BB198_8:
ld.global.u16 %rs10, [%rd9];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
ld.global.u16 %rs11, [%rd9+256];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB198_9;

BB198_6:
setp.ge.s32	%p7, %r18, %r17;
@%p7 bra BB198_9;

ld.global.u16 %rs9, [%rd9];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB198_9:
add.s32 %r73, %r63, %r2;
setp.lt.s32	%p1, %r73, %r44;
bar.sync 0;
@!%p1 bra BB198_16;
bra.uni BB198_10;

BB198_10:
shl.b32 %r75, %r42, 8;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 7;
mad.lo.s32 %r78, %r77, %r104, %r11;
mad.lo.s32 %r79, %r75, %r106, %r78;
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd52, %rd1, %rd38;
mov.u64 %rd53, %rd7;
mad.lo.s32 %r113, %r16, %r42, %r73;
sub.s32 %r20, %r17, %r16;
add.s32 %r84, %r20, -3;
shl.b32 %r21, %r42, 2;
mul.wide.s32 %rd12, %r21, 2;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r108, 0;
setp.lt.s32	%p8, %r84, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p8 bra BB198_12;

BB198_11:
mov.u32 %r23, %r112;
ld.global.u16 %rs12, [%rd52];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd53];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd39, %rd52, %rd8;
ld.global.u16 %rs13, [%rd39];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd53+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd40, %rd39, %rd8;
ld.global.u16 %rs14, [%rd40];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd53+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd41, %rd40, %rd8;
ld.global.u16 %rs15, [%rd41];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd53+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r25, %r23, 4;
add.s32 %r113, %r113, %r21;
add.s64 %rd53, %rd53, 16;
add.s64 %rd52, %rd52, %rd12;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p9, %r108, %r84;
mov.u32 %r111, %r25;
mov.u32 %r112, %r25;
mov.f32 %f43, %f44;
@%p9 bra BB198_11;

BB198_12:
mov.f32 %f41, %f43;
sub.s32 %r86, %r111, %r10;
setp.ge.s32	%p10, %r86, %r20;
@%p10 bra BB198_15;

mul.wide.s32 %rd42, %r111, 4;
add.s64 %rd55, %rd35, %rd42;
add.s32 %r114, %r12, %r111;
mul.wide.s32 %rd44, %r113, 2;
add.s64 %rd54, %rd1, %rd44;
mov.f32 %f42, %f41;

BB198_14:
ld.global.u16 %rs16, [%rd54];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd55];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd55, %rd55, 4;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p11, %r114, %r20;
mov.f32 %f41, %f42;
@%p11 bra BB198_14;

BB198_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB198_16:
setp.lt.s32	%p12, %r66, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r66;
@%p12 bra BB198_5;

BB198_17:
add.s32 %r88, %r1, 127;
setp.lt.u32	%p2, %r88, 255;
bar.sync 0;
add.s32 %r92, %r63, %r2;
setp.lt.s32	%p13, %r92, %r44;
and.pred %p14, %p13, %p2;
@!%p14 bra BB198_22;
bra.uni BB198_18;

BB198_18:
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r44;
mul.lo.s32 %r99, %r98, %r41;
setp.gt.s32	%p15, %r41, -1;
selp.b32	%r100, 0, %r99, %p15;
mad.lo.s32 %r101, %r92, %r41, %r100;
ld.global.f32 %f8, [%rd2];
setp.neu.f32	%p16, %f8, 0f00000000;
mul.wide.s32 %rd45, %r101, 2;
add.s64 %rd23, %rd4, %rd45;
@%p16 bra BB198_20;
bra.uni BB198_19;

BB198_20:
ld.global.u16 %rs17, [%rd23];

	{ cvt.f32.f16 %f35, %rs17;}


	add.s64 %rd51, %rd31, %rd33;
ld.shared.f32 %f36, [%rd51];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd51], %f45;
bra.uni BB198_21;

BB198_19:
add.s64 %rd48, %rd31, %rd33;
ld.shared.f32 %f45, [%rd48];

BB198_21:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f45;
mov.b16 %rs18, %temp;
}
st.global.u16 [%rd23], %rs18;

BB198_22:
bar.sync 0;
mov.u32 %r102, %nctaid.x;
shl.b32 %r103, %r102, 7;
add.s32 %r105, %r103, %r105;
setp.lt.s32	%p17, %r105, %r44;
add.s32 %r104, %r104, 1;
@%p17 bra BB198_2;

BB198_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<19>;
.reg .f32 %f<46>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX[1024];

	.shared .align 4 .b8 _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT[512];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd26;
cvta.to.global.u64 %rd2, %rd27;
ld.global.f32 %f1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB199_23;

cvta.to.global.u64 %rd3, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24552_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 4;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r59, %r49;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 4;
mov.u64 %rd35, _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24551_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 4;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
mad.lo.s32 %r12, %r60, 128, %r64;
mul.wide.s32 %rd8, %r11, 2;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 2;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB199_2:
shl.b32 %r66, %r60, 7;
add.s32 %r16, %r66, %r96;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB199_23;

add.s32 %r17, %r16, %r2;
mov.u32 %r97, 0;
st.shared.u32 [%rd5], %r97;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB199_17;

mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 7;
mad.lo.s32 %r18, %r70, %r95, %r12;
mov.u32 %r98, %r8;

BB199_5:
mov.u32 %r20, %r98;
add.s32 %r71, %r20, 256;
min.s32 %r72, %r71, %r49;
min.s32 %r21, %r72, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r23, %r22, %r47, %r76;
add.s32 %r77, %r21, -128;
setp.lt.s32	%p7, %r22, %r77;
mul.wide.s32 %rd37, %r23, 2;
add.s64 %rd10, %rd2, %rd37;
@%p7 bra BB199_8;
bra.uni BB199_6;

BB199_8:
ld.global.u16 %rs10, [%rd10];

	{ cvt.f32.f16 %f14, %rs10;}


	mul.f32 %f16, %f1, %f14;
st.shared.f32 [%rd6], %f16;
shl.b32 %r78, %r47, 7;
add.s32 %r79, %r23, %r78;
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd39, %rd2, %rd38;
ld.global.u16 %rs11, [%rd39];

	{ cvt.f32.f16 %f15, %rs11;}


	mul.f32 %f17, %f1, %f15;
st.shared.f32 [%rd6+512], %f17;
bra.uni BB199_9;

BB199_6:
setp.ge.s32	%p8, %r22, %r21;
@%p8 bra BB199_9;

ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f12, %rs9;}


	mul.f32 %f13, %f1, %f12;
st.shared.f32 [%rd6], %f13;

BB199_9:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB199_16;
bra.uni BB199_10;

BB199_10:
shl.b32 %r81, %r46, 8;
mad.lo.s32 %r82, %r81, %r97, %r18;
mul.wide.s32 %rd40, %r82, 2;
add.s64 %rd54, %rd1, %rd40;
mov.u64 %rd55, %rd7;
mad.lo.s32 %r104, %r20, %r46, %r17;
sub.s32 %r25, %r21, %r20;
add.s32 %r83, %r25, -3;
mov.f32 %f43, 0f00000000;
mov.f32 %f44, %f43;
mov.u32 %r99, 0;
setp.lt.s32	%p9, %r83, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p9 bra BB199_12;

BB199_11:
mov.u32 %r27, %r103;
ld.global.u16 %rs12, [%rd54];

	{ cvt.f32.f16 %f20, %rs12;}


	ld.shared.f32 %f24, [%rd55];
fma.rn.f32 %f25, %f20, %f24, %f44;
add.s64 %rd41, %rd54, %rd9;
ld.global.u16 %rs13, [%rd41];

	{ cvt.f32.f16 %f21, %rs13;}


	ld.shared.f32 %f26, [%rd55+4];
fma.rn.f32 %f27, %f21, %f26, %f25;
add.s64 %rd42, %rd41, %rd9;
ld.global.u16 %rs14, [%rd42];

	{ cvt.f32.f16 %f22, %rs14;}


	ld.shared.f32 %f28, [%rd55+8];
fma.rn.f32 %f29, %f22, %f28, %f27;
add.s64 %rd43, %rd42, %rd9;
ld.global.u16 %rs15, [%rd43];

	{ cvt.f32.f16 %f23, %rs15;}


	ld.shared.f32 %f30, [%rd55+12];
fma.rn.f32 %f44, %f23, %f30, %f29;
add.s32 %r29, %r27, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd55, %rd55, 16;
add.s64 %rd54, %rd54, %rd8;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p10, %r99, %r83;
mov.u32 %r102, %r29;
mov.u32 %r103, %r29;
mov.f32 %f43, %f44;
@%p10 bra BB199_11;

BB199_12:
mov.f32 %f41, %f43;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p11, %r85, %r25;
@%p11 bra BB199_15;

mul.wide.s32 %rd44, %r102, 4;
add.s64 %rd57, %rd35, %rd44;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd46, %r104, 2;
add.s64 %rd56, %rd1, %rd46;
mov.f32 %f42, %f41;

BB199_14:
ld.global.u16 %rs16, [%rd56];

	{ cvt.f32.f16 %f31, %rs16;}


	ld.shared.f32 %f32, [%rd57];
fma.rn.f32 %f42, %f31, %f32, %f42;
add.s64 %rd57, %rd57, 4;
add.s64 %rd56, %rd56, %rd9;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p12, %r105, %r25;
mov.f32 %f41, %f42;
@%p12 bra BB199_14;

BB199_15:
ld.shared.f32 %f33, [%rd5];
add.f32 %f34, %f41, %f33;
st.shared.f32 [%rd5], %f34;

BB199_16:
setp.lt.s32	%p13, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p13 bra BB199_5;

BB199_17:
add.s32 %r87, %r1, 127;
setp.lt.u32	%p2, %r87, 255;
bar.sync 0;
setp.lt.s32	%p14, %r17, %r48;
and.pred %p15, %p14, %p2;
@!%p15 bra BB199_22;
bra.uni BB199_18;

BB199_18:
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r48;
mul.lo.s32 %r90, %r89, %r45;
setp.gt.s32	%p16, %r45, -1;
selp.b32	%r91, 0, %r90, %p16;
mad.lo.s32 %r92, %r17, %r45, %r91;
ld.global.f32 %f8, [%rd3];
setp.neu.f32	%p17, %f8, 0f00000000;
mul.wide.s32 %rd47, %r92, 2;
add.s64 %rd23, %rd4, %rd47;
@%p17 bra BB199_20;
bra.uni BB199_19;

BB199_20:
ld.global.u16 %rs17, [%rd23];

	{ cvt.f32.f16 %f35, %rs17;}


	add.s64 %rd53, %rd31, %rd33;
ld.shared.f32 %f36, [%rd53];
fma.rn.f32 %f45, %f8, %f35, %f36;
st.shared.f32 [%rd53], %f45;
bra.uni BB199_21;

BB199_19:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f32 %f45, [%rd50];

BB199_21:
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f45;
mov.b16 %rs18, %temp;
}
st.global.u16 [%rd23], %rs18;

BB199_22:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 7;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p18, %r96, %r48;
add.s32 %r95, %r95, 1;
@%p18 bra BB199_2;

BB199_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<26>;
.reg .f32 %f<45>;
.reg .b32 %r<97>;
.reg .b64 %rd<47>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f43, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB200_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB200_8;

mov.f32 %f43, 0f00000000;

BB200_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB200_5;
bra.uni BB200_4;

BB200_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB200_7;

BB200_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f43, %f25, %f26, %f43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB200_6;
bra.uni BB200_7;

BB200_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f43, %f20, %f21, %f24;

BB200_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB200_3;

BB200_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB200_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB200_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB200_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB200_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB200_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB200_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB200_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB200_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB200_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB200_21;
bra.uni BB200_18;

BB200_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
mul.wide.s32 %rd43, %r91, 2;
add.s64 %rd4, %rd42, %rd43;
mov.f32 %f44, 0f00000000;
setp.eq.f32	%p17, %f10, 0f00000000;
@%p17 bra BB200_20;

ld.global.u16 %rs24, [%rd4];

	{ cvt.f32.f16 %f40, %rs24;}


	mul.f32 %f44, %f40, %f10;

BB200_20:
mul.wide.s32 %rd44, %r23, 4;
add.s64 %rd46, %rd29, %rd44;
ld.shared.f32 %f41, [%rd46];
fma.rn.f32 %f42, %f41, %f9, %f44;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f42;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd4], %rs25;

BB200_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<26>;
.reg .f32 %f<46>;
.reg .b32 %r<97>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd3, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f44, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB201_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB201_8;

mov.f32 %f44, 0f00000000;

BB201_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB201_5;
bra.uni BB201_4;

BB201_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB201_7;

BB201_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 2;
add.s64 %rd25, %rd3, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f23, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 2;
add.s64 %rd28, %rd2, %rd27;
ld.global.u16 %rs23, [%rd28];

	{ cvt.f32.f16 %f24, %rs23;}


	fma.rn.f32 %f44, %f23, %f24, %f44;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB201_6;
bra.uni BB201_7;

BB201_4:
mul.wide.s32 %rd15, %r5, 2;
add.s64 %rd11, %rd3, %rd15;

	ld.global.nc.b16 %rs9, [%rd11];

	
	{ cvt.f32.f16 %f12, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd16, %r34, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs11, [%rd17];

	{ cvt.f32.f16 %f13, %rs11;}


	fma.rn.f32 %f20, %f12, %f13, %f44;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd18, %r35, 2;
add.s64 %rd12, %rd3, %rd18;

	ld.global.nc.b16 %rs12, [%rd12];

	
	{ cvt.f32.f16 %f14, %rs12;}


	mul.wide.s32 %rd19, %r17, 2;
add.s64 %rd20, %rd17, %rd19;
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f15, %rs14;}


	fma.rn.f32 %f21, %f14, %f15, %f20;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd21, %r36, 2;
add.s64 %rd13, %rd3, %rd21;

	ld.global.nc.b16 %rs15, [%rd13];

	
	{ cvt.f32.f16 %f16, %rs15;}


	add.s64 %rd22, %rd20, %rd19;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f17, %rs17;}


	fma.rn.f32 %f22, %f16, %f17, %f21;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 2;
add.s64 %rd14, %rd3, %rd23;

	ld.global.nc.b16 %rs18, [%rd14];

	
	{ cvt.f32.f16 %f18, %rs18;}


	add.s64 %rd24, %rd22, %rd19;
ld.global.u16 %rs20, [%rd24];

	{ cvt.f32.f16 %f19, %rs20;}


	fma.rn.f32 %f44, %f18, %f19, %f22;

BB201_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB201_3;

BB201_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd29, %r49, 4;
mov.u64 %rd30, partialSumExtern;
add.s64 %rd4, %rd30, %rd29;
st.shared.f32 [%rd4], %f44;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB201_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB201_11;

ld.shared.f32 %f25, [%rd4];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd31, %r58, 4;
add.s64 %rd33, %rd30, %rd31;
ld.shared.f32 %f26, [%rd33];
add.f32 %f27, %f25, %f26;
st.shared.f32 [%rd4], %f27;

BB201_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB201_13;

ld.shared.f32 %f28, [%rd4];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd34, %r64, 4;
add.s64 %rd36, %rd30, %rd34;
ld.shared.f32 %f29, [%rd36];
add.f32 %f30, %f28, %f29;
st.shared.f32 [%rd4], %f30;

BB201_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB201_15;

ld.shared.f32 %f31, [%rd4];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd37, %r70, 4;
add.s64 %rd39, %rd30, %rd37;
ld.shared.f32 %f32, [%rd39];
add.f32 %f33, %f31, %f32;
st.shared.f32 [%rd4], %f33;

BB201_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB201_17;

ld.shared.f32 %f34, [%rd4];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd40, %r76, 4;
add.s64 %rd42, %rd30, %rd40;
ld.shared.f32 %f35, [%rd42];
add.f32 %f36, %f34, %f35;
st.shared.f32 [%rd4], %f36;

BB201_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB201_21;
bra.uni BB201_18;

BB201_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd43, %rd10;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.f32 %f38, [%rd1];
mul.wide.s32 %rd44, %r91, 2;
add.s64 %rd5, %rd43, %rd44;
mov.f32 %f45, 0f00000000;
setp.eq.f32	%p17, %f38, 0f00000000;
@%p17 bra BB201_20;

ld.global.u16 %rs24, [%rd5];

	{ cvt.f32.f16 %f39, %rs24;}


	ld.global.f32 %f40, [%rd1];
mul.f32 %f45, %f39, %f40;

BB201_20:
cvta.to.global.u64 %rd45, %rd6;
mul.wide.s32 %rd46, %r23, 4;
add.s64 %rd48, %rd30, %rd46;
ld.global.f32 %f41, [%rd45];
ld.shared.f32 %f42, [%rd48];
fma.rn.f32 %f43, %f42, %f41, %f45;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f43;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd5], %rs25;

BB201_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<26>;
.reg .f32 %f<36>;
.reg .b32 %r<79>;
.reg .b64 %rd<38>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f34, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB202_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB202_8;

mov.f32 %f34, 0f00000000;

BB202_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB202_5;
bra.uni BB202_4;

BB202_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB202_7;

BB202_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f34, %f25, %f26, %f34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB202_6;
bra.uni BB202_7;

BB202_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f34, %f20, %f21, %f24;

BB202_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB202_3;

BB202_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB202_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB202_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB202_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB202_15;
bra.uni BB202_12;

BB202_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
mul.wide.s32 %rd34, %r73, 2;
add.s64 %rd4, %rd33, %rd34;
mov.f32 %f35, 0f00000000;
setp.eq.f32	%p14, %f10, 0f00000000;
@%p14 bra BB202_14;

ld.global.u16 %rs24, [%rd4];

	{ cvt.f32.f16 %f31, %rs24;}


	mul.f32 %f35, %f31, %f10;

BB202_14:
mul.wide.s32 %rd35, %r23, 4;
add.s64 %rd37, %rd29, %rd35;
ld.shared.f32 %f32, [%rd37];
fma.rn.f32 %f33, %f32, %f9, %f35;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f33;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd4], %rs25;

BB202_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<36>;
.reg .f32 %f<61>;
.reg .b32 %r<105>;
.reg .b64 %rd<50>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f59, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB203_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB203_23;

mov.f32 %f59, 0f00000000;

BB203_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB203_17;
bra.uni BB203_4;

BB203_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB203_22;

BB203_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB203_20;
bra.uni BB203_19;

BB203_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f58, %rs31;}


	bra.uni BB203_21;

BB203_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f58, %rs29;}



BB203_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f59, %f58, %f46, %f59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB203_18;
bra.uni BB203_22;

BB203_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB203_6;
bra.uni BB203_5;

BB203_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f54, %rs11;}


	bra.uni BB203_7;

BB203_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f54, %rs9;}



BB203_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f54, %f34, %f59;
add.s32 %r7, %r6, 1;
@%p4 bra BB203_9;
bra.uni BB203_8;

BB203_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f55, %rs16;}


	bra.uni BB203_10;

BB203_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f55, %rs14;}



BB203_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f55, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB203_12;
bra.uni BB203_11;

BB203_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f56, %rs21;}


	bra.uni BB203_13;

BB203_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f56, %rs19;}



BB203_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f56, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB203_15;
bra.uni BB203_14;

BB203_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f57, %rs26;}


	bra.uni BB203_16;

BB203_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f57, %rs24;}



BB203_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f59, %f57, %f43, %f13;

BB203_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB203_3;

BB203_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB203_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB203_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB203_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB203_30;
bra.uni BB203_27;

BB203_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd45, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
mul.wide.s32 %rd46, %r99, 2;
add.s64 %rd7, %rd45, %rd46;
mov.f32 %f60, 0f00000000;
setp.eq.f32	%p19, %f28, 0f00000000;
@%p19 bra BB203_29;

ld.global.u16 %rs34, [%rd7];

	{ cvt.f32.f16 %f51, %rs34;}


	mul.f32 %f60, %f51, %f28;

BB203_29:
mul.wide.s32 %rd47, %r26, 4;
add.s64 %rd49, %rd41, %rd47;
ld.shared.f32 %f52, [%rd49];
fma.rn.f32 %f53, %f52, %f27, %f60;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f53;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd7], %rs35;

BB203_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<26>;
.reg .f32 %f<39>;
.reg .b32 %r<85>;
.reg .b64 %rd<41>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f37, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB204_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB204_8;

mov.f32 %f37, 0f00000000;

BB204_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB204_5;
bra.uni BB204_4;

BB204_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB204_7;

BB204_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f37, %f25, %f26, %f37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB204_6;
bra.uni BB204_7;

BB204_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f37, %f20, %f21, %f24;

BB204_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB204_3;

BB204_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB204_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB204_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB204_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB204_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB204_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB204_17;
bra.uni BB204_14;

BB204_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
mul.wide.s32 %rd37, %r79, 2;
add.s64 %rd4, %rd36, %rd37;
mov.f32 %f38, 0f00000000;
setp.eq.f32	%p15, %f10, 0f00000000;
@%p15 bra BB204_16;

ld.global.u16 %rs24, [%rd4];

	{ cvt.f32.f16 %f34, %rs24;}


	mul.f32 %f38, %f34, %f10;

BB204_16:
mul.wide.s32 %rd38, %r23, 4;
add.s64 %rd40, %rd29, %rd38;
ld.shared.f32 %f35, [%rd40];
fma.rn.f32 %f36, %f35, %f9, %f38;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f36;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd4], %rs25;

BB204_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<36>;
.reg .f32 %f<64>;
.reg .b32 %r<111>;
.reg .b64 %rd<53>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f62, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB205_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB205_23;

mov.f32 %f62, 0f00000000;

BB205_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB205_17;
bra.uni BB205_4;

BB205_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB205_22;

BB205_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB205_20;
bra.uni BB205_19;

BB205_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f61, %rs31;}


	bra.uni BB205_21;

BB205_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f61, %rs29;}



BB205_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f62, %f61, %f46, %f62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB205_18;
bra.uni BB205_22;

BB205_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB205_6;
bra.uni BB205_5;

BB205_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f57, %rs11;}


	bra.uni BB205_7;

BB205_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f57, %rs9;}



BB205_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f57, %f34, %f62;
add.s32 %r7, %r6, 1;
@%p4 bra BB205_9;
bra.uni BB205_8;

BB205_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f58, %rs16;}


	bra.uni BB205_10;

BB205_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f58, %rs14;}



BB205_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f58, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB205_12;
bra.uni BB205_11;

BB205_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f59, %rs21;}


	bra.uni BB205_13;

BB205_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f59, %rs19;}



BB205_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f59, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB205_15;
bra.uni BB205_14;

BB205_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f60, %rs26;}


	bra.uni BB205_16;

BB205_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f60, %rs24;}



BB205_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f62, %f60, %f43, %f13;

BB205_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB205_3;

BB205_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB205_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB205_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB205_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB205_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB205_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB205_32;
bra.uni BB205_29;

BB205_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
mul.wide.s32 %rd49, %r105, 2;
add.s64 %rd7, %rd48, %rd49;
mov.f32 %f63, 0f00000000;
setp.eq.f32	%p20, %f28, 0f00000000;
@%p20 bra BB205_31;

ld.global.u16 %rs34, [%rd7];

	{ cvt.f32.f16 %f54, %rs34;}


	mul.f32 %f63, %f54, %f28;

BB205_31:
mul.wide.s32 %rd50, %r26, 4;
add.s64 %rd52, %rd41, %rd50;
ld.shared.f32 %f55, [%rd52];
fma.rn.f32 %f56, %f55, %f27, %f63;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f56;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd7], %rs35;

BB205_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<26>;
.reg .f32 %f<42>;
.reg .b32 %r<91>;
.reg .b64 %rd<44>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f40, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB206_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB206_8;

mov.f32 %f40, 0f00000000;

BB206_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB206_5;
bra.uni BB206_4;

BB206_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB206_7;

BB206_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f40, %f25, %f26, %f40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB206_6;
bra.uni BB206_7;

BB206_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f40, %f20, %f21, %f24;

BB206_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB206_3;

BB206_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB206_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB206_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB206_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB206_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB206_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB206_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB206_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB206_19;
bra.uni BB206_16;

BB206_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
mul.wide.s32 %rd40, %r85, 2;
add.s64 %rd4, %rd39, %rd40;
mov.f32 %f41, 0f00000000;
setp.eq.f32	%p16, %f10, 0f00000000;
@%p16 bra BB206_18;

ld.global.u16 %rs24, [%rd4];

	{ cvt.f32.f16 %f37, %rs24;}


	mul.f32 %f41, %f37, %f10;

BB206_18:
mul.wide.s32 %rd41, %r23, 4;
add.s64 %rd43, %rd29, %rd41;
ld.shared.f32 %f38, [%rd43];
fma.rn.f32 %f39, %f38, %f9, %f41;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f39;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd4], %rs25;

BB206_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<36>;
.reg .f32 %f<67>;
.reg .b32 %r<117>;
.reg .b64 %rd<56>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f65, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB207_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB207_23;

mov.f32 %f65, 0f00000000;

BB207_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB207_17;
bra.uni BB207_4;

BB207_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB207_22;

BB207_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB207_20;
bra.uni BB207_19;

BB207_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f64, %rs31;}


	bra.uni BB207_21;

BB207_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f64, %rs29;}



BB207_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f65, %f64, %f46, %f65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB207_18;
bra.uni BB207_22;

BB207_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB207_6;
bra.uni BB207_5;

BB207_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f60, %rs11;}


	bra.uni BB207_7;

BB207_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f60, %rs9;}



BB207_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f60, %f34, %f65;
add.s32 %r7, %r6, 1;
@%p4 bra BB207_9;
bra.uni BB207_8;

BB207_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f61, %rs16;}


	bra.uni BB207_10;

BB207_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f61, %rs14;}



BB207_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f61, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB207_12;
bra.uni BB207_11;

BB207_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f62, %rs21;}


	bra.uni BB207_13;

BB207_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f62, %rs19;}



BB207_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f62, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB207_15;
bra.uni BB207_14;

BB207_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f63, %rs26;}


	bra.uni BB207_16;

BB207_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f63, %rs24;}



BB207_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f65, %f63, %f43, %f13;

BB207_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB207_3;

BB207_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB207_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB207_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB207_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB207_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB207_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB207_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB207_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB207_34;
bra.uni BB207_31;

BB207_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
mul.wide.s32 %rd52, %r111, 2;
add.s64 %rd7, %rd51, %rd52;
mov.f32 %f66, 0f00000000;
setp.eq.f32	%p21, %f28, 0f00000000;
@%p21 bra BB207_33;

ld.global.u16 %rs34, [%rd7];

	{ cvt.f32.f16 %f57, %rs34;}


	mul.f32 %f66, %f57, %f28;

BB207_33:
mul.wide.s32 %rd53, %r26, 4;
add.s64 %rd55, %rd41, %rd53;
ld.shared.f32 %f58, [%rd55];
fma.rn.f32 %f59, %f58, %f27, %f66;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f59;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd7], %rs35;

BB207_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<36>;
.reg .f32 %f<70>;
.reg .b32 %r<123>;
.reg .b64 %rd<59>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f68, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB208_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB208_23;

mov.f32 %f68, 0f00000000;

BB208_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB208_17;
bra.uni BB208_4;

BB208_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB208_22;

BB208_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB208_20;
bra.uni BB208_19;

BB208_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f67, %rs31;}


	bra.uni BB208_21;

BB208_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f67, %rs29;}



BB208_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f68, %f67, %f46, %f68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB208_18;
bra.uni BB208_22;

BB208_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB208_6;
bra.uni BB208_5;

BB208_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f63, %rs11;}


	bra.uni BB208_7;

BB208_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f63, %rs9;}



BB208_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f63, %f34, %f68;
add.s32 %r7, %r6, 1;
@%p4 bra BB208_9;
bra.uni BB208_8;

BB208_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f64, %rs16;}


	bra.uni BB208_10;

BB208_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f64, %rs14;}



BB208_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f64, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB208_12;
bra.uni BB208_11;

BB208_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f65, %rs21;}


	bra.uni BB208_13;

BB208_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f65, %rs19;}



BB208_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f65, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB208_15;
bra.uni BB208_14;

BB208_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f66, %rs26;}


	bra.uni BB208_16;

BB208_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f66, %rs24;}



BB208_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f68, %f66, %f43, %f13;

BB208_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB208_3;

BB208_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB208_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB208_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB208_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB208_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB208_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB208_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB208_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB208_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f57, [%rd53];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB208_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB208_36;
bra.uni BB208_33;

BB208_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
mul.wide.s32 %rd55, %r117, 2;
add.s64 %rd7, %rd54, %rd55;
mov.f32 %f69, 0f00000000;
setp.eq.f32	%p22, %f28, 0f00000000;
@%p22 bra BB208_35;

ld.global.u16 %rs34, [%rd7];

	{ cvt.f32.f16 %f60, %rs34;}


	mul.f32 %f69, %f60, %f28;

BB208_35:
mul.wide.s32 %rd56, %r26, 4;
add.s64 %rd58, %rd41, %rd56;
ld.shared.f32 %f61, [%rd58];
fma.rn.f32 %f62, %f61, %f27, %f69;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f62;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd7], %rs35;

BB208_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<26>;
.reg .f32 %f<48>;
.reg .b32 %r<103>;
.reg .b64 %rd<50>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f46, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB209_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB209_8;

mov.f32 %f46, 0f00000000;

BB209_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB209_5;
bra.uni BB209_4;

BB209_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB209_7;

BB209_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f46, %f25, %f26, %f46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB209_6;
bra.uni BB209_7;

BB209_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f46, %f20, %f21, %f24;

BB209_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB209_3;

BB209_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB209_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB209_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB209_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB209_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB209_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB209_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB209_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB209_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB209_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB209_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB209_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB209_23;
bra.uni BB209_20;

BB209_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
mul.wide.s32 %rd46, %r97, 2;
add.s64 %rd4, %rd45, %rd46;
mov.f32 %f47, 0f00000000;
setp.eq.f32	%p18, %f10, 0f00000000;
@%p18 bra BB209_22;

ld.global.u16 %rs24, [%rd4];

	{ cvt.f32.f16 %f43, %rs24;}


	mul.f32 %f47, %f43, %f10;

BB209_22:
mul.wide.s32 %rd47, %r23, 4;
add.s64 %rd49, %rd29, %rd47;
ld.shared.f32 %f44, [%rd49];
fma.rn.f32 %f45, %f44, %f9, %f47;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f45;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd4], %rs25;

BB209_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<36>;
.reg .f32 %f<73>;
.reg .b32 %r<129>;
.reg .b64 %rd<62>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f71, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB210_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB210_23;

mov.f32 %f71, 0f00000000;

BB210_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB210_17;
bra.uni BB210_4;

BB210_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB210_22;

BB210_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB210_20;
bra.uni BB210_19;

BB210_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f70, %rs31;}


	bra.uni BB210_21;

BB210_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f70, %rs29;}



BB210_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f71, %f70, %f46, %f71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB210_18;
bra.uni BB210_22;

BB210_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB210_6;
bra.uni BB210_5;

BB210_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f66, %rs11;}


	bra.uni BB210_7;

BB210_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f66, %rs9;}



BB210_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f66, %f34, %f71;
add.s32 %r7, %r6, 1;
@%p4 bra BB210_9;
bra.uni BB210_8;

BB210_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f67, %rs16;}


	bra.uni BB210_10;

BB210_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f67, %rs14;}



BB210_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f67, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB210_12;
bra.uni BB210_11;

BB210_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f68, %rs21;}


	bra.uni BB210_13;

BB210_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f68, %rs19;}



BB210_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f68, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB210_15;
bra.uni BB210_14;

BB210_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f69, %rs26;}


	bra.uni BB210_16;

BB210_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f69, %rs24;}



BB210_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f71, %f69, %f43, %f13;

BB210_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB210_3;

BB210_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB210_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB210_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB210_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB210_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB210_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB210_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB210_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB210_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f57, [%rd53];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB210_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB210_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd54, %r108, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f60, [%rd56];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB210_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB210_38;
bra.uni BB210_35;

BB210_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
mul.wide.s32 %rd58, %r123, 2;
add.s64 %rd7, %rd57, %rd58;
mov.f32 %f72, 0f00000000;
setp.eq.f32	%p23, %f28, 0f00000000;
@%p23 bra BB210_37;

ld.global.u16 %rs34, [%rd7];

	{ cvt.f32.f16 %f63, %rs34;}


	mul.f32 %f72, %f63, %f28;

BB210_37:
mul.wide.s32 %rd59, %r26, 4;
add.s64 %rd61, %rd41, %rd59;
ld.shared.f32 %f64, [%rd61];
fma.rn.f32 %f65, %f64, %f27, %f72;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f65;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd7], %rs35;

BB210_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<51>;
.reg .b32 %r<109>;
.reg .b64 %rd<53>;


ld.param.f32 %f9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd7;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f49, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB211_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB211_8;

mov.f32 %f49, 0f00000000;

BB211_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB211_5;
bra.uni BB211_4;

BB211_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB211_7;

BB211_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd25, %r7, 2;
add.s64 %rd24, %rd2, %rd25;

	ld.global.nc.b16 %rs21, [%rd24];

	
	{ cvt.f32.f16 %f25, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd26, %r42, 2;
add.s64 %rd27, %rd1, %rd26;
ld.global.u16 %rs23, [%rd27];

	{ cvt.f32.f16 %f26, %rs23;}


	fma.rn.f32 %f49, %f25, %f26, %f49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB211_6;
bra.uni BB211_7;

BB211_4:
mul.wide.s32 %rd14, %r5, 2;
add.s64 %rd10, %rd2, %rd14;

	ld.global.nc.b16 %rs9, [%rd10];

	
	{ cvt.f32.f16 %f14, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd15, %r34, 2;
add.s64 %rd16, %rd1, %rd15;
ld.global.u16 %rs11, [%rd16];

	{ cvt.f32.f16 %f15, %rs11;}


	fma.rn.f32 %f22, %f14, %f15, %f49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd17, %r35, 2;
add.s64 %rd11, %rd2, %rd17;

	ld.global.nc.b16 %rs12, [%rd11];

	
	{ cvt.f32.f16 %f16, %rs12;}


	mul.wide.s32 %rd18, %r17, 2;
add.s64 %rd19, %rd16, %rd18;
ld.global.u16 %rs14, [%rd19];

	{ cvt.f32.f16 %f17, %rs14;}


	fma.rn.f32 %f23, %f16, %f17, %f22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd20, %r36, 2;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.b16 %rs15, [%rd12];

	
	{ cvt.f32.f16 %f18, %rs15;}


	add.s64 %rd21, %rd19, %rd18;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f19, %rs17;}


	fma.rn.f32 %f24, %f18, %f19, %f23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd22, %r37, 2;
add.s64 %rd13, %rd2, %rd22;

	ld.global.nc.b16 %rs18, [%rd13];

	
	{ cvt.f32.f16 %f20, %rs18;}


	add.s64 %rd23, %rd21, %rd18;
ld.global.u16 %rs20, [%rd23];

	{ cvt.f32.f16 %f21, %rs20;}


	fma.rn.f32 %f49, %f20, %f21, %f24;

BB211_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB211_3;

BB211_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 4;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f32 [%rd3], %f49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB211_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB211_11;

ld.shared.f32 %f27, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 4;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f32 %f28, [%rd32];
add.f32 %f29, %f27, %f28;
st.shared.f32 [%rd3], %f29;

BB211_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB211_13;

ld.shared.f32 %f30, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 4;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f32 %f31, [%rd35];
add.f32 %f32, %f30, %f31;
st.shared.f32 [%rd3], %f32;

BB211_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB211_15;

ld.shared.f32 %f33, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 4;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f32 %f34, [%rd38];
add.f32 %f35, %f33, %f34;
st.shared.f32 [%rd3], %f35;

BB211_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB211_17;

ld.shared.f32 %f36, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 4;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f32 %f37, [%rd41];
add.f32 %f38, %f36, %f37;
st.shared.f32 [%rd3], %f38;

BB211_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB211_19;

ld.shared.f32 %f39, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 4;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f32 %f40, [%rd44];
add.f32 %f41, %f39, %f40;
st.shared.f32 [%rd3], %f41;

BB211_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB211_21;

ld.shared.f32 %f42, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 4;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f32 %f43, [%rd47];
add.f32 %f44, %f42, %f43;
st.shared.f32 [%rd3], %f44;

BB211_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB211_25;
bra.uni BB211_22;

BB211_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
mul.wide.s32 %rd49, %r103, 2;
add.s64 %rd4, %rd48, %rd49;
mov.f32 %f50, 0f00000000;
setp.eq.f32	%p19, %f10, 0f00000000;
@%p19 bra BB211_24;

ld.global.u16 %rs24, [%rd4];

	{ cvt.f32.f16 %f46, %rs24;}


	mul.f32 %f50, %f46, %f10;

BB211_24:
mul.wide.s32 %rd50, %r23, 4;
add.s64 %rd52, %rd29, %rd50;
ld.shared.f32 %f47, [%rd52];
fma.rn.f32 %f48, %f47, %f9, %f50;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f48;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd4], %rs25;

BB211_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0,
.param .f32 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<36>;
.reg .f32 %f<76>;
.reg .b32 %r<135>;
.reg .b64 %rd<65>;


ld.param.f32 %f27, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f32 %f28, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f74, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB212_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB212_23;

mov.f32 %f74, 0f00000000;

BB212_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB212_17;
bra.uni BB212_4;

BB212_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB212_22;

BB212_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB212_20;
bra.uni BB212_19;

BB212_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd37, %r63, 2;
add.s64 %rd36, %rd11, %rd37;

	ld.global.nc.b16 %rs31, [%rd36];

	
	{ cvt.f32.f16 %f73, %rs31;}


	bra.uni BB212_21;

BB212_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd35, %r59, 2;
add.s64 %rd34, %rd11, %rd35;

	ld.global.nc.b16 %rs29, [%rd34];

	
	{ cvt.f32.f16 %f73, %rs29;}



BB212_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd38, %r68, 2;
add.s64 %rd39, %rd1, %rd38;
ld.global.u16 %rs33, [%rd39];

	{ cvt.f32.f16 %f46, %rs33;}


	fma.rn.f32 %f74, %f73, %f46, %f74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB212_18;
bra.uni BB212_22;

BB212_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB212_6;
bra.uni BB212_5;

BB212_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 2;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.b16 %rs11, [%rd15];

	
	{ cvt.f32.f16 %f69, %rs11;}


	bra.uni BB212_7;

BB212_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 2;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.b16 %rs9, [%rd13];

	
	{ cvt.f32.f16 %f69, %rs9;}



BB212_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd17, %r42, 2;
add.s64 %rd3, %rd1, %rd17;
ld.global.u16 %rs13, [%rd3];

	{ cvt.f32.f16 %f34, %rs13;}


	fma.rn.f32 %f5, %f69, %f34, %f74;
add.s32 %r7, %r6, 1;
@%p4 bra BB212_9;
bra.uni BB212_8;

BB212_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd21, %r47, 2;
add.s64 %rd20, %rd11, %rd21;

	ld.global.nc.b16 %rs16, [%rd20];

	
	{ cvt.f32.f16 %f70, %rs16;}


	bra.uni BB212_10;

BB212_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd19, %r43, 2;
add.s64 %rd18, %rd11, %rd19;

	ld.global.nc.b16 %rs14, [%rd18];

	
	{ cvt.f32.f16 %f70, %rs14;}



BB212_10:
mul.wide.s32 %rd22, %r20, 2;
add.s64 %rd4, %rd3, %rd22;
ld.global.u16 %rs18, [%rd4];

	{ cvt.f32.f16 %f37, %rs18;}


	fma.rn.f32 %f9, %f70, %f37, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB212_12;
bra.uni BB212_11;

BB212_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd26, %r52, 2;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f71, %rs21;}


	bra.uni BB212_13;

BB212_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd24, %r48, 2;
add.s64 %rd23, %rd11, %rd24;

	ld.global.nc.b16 %rs19, [%rd23];

	
	{ cvt.f32.f16 %f71, %rs19;}



BB212_13:
add.s64 %rd5, %rd4, %rd22;
ld.global.u16 %rs23, [%rd5];

	{ cvt.f32.f16 %f40, %rs23;}


	fma.rn.f32 %f13, %f71, %f40, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB212_15;
bra.uni BB212_14;

BB212_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd31, %r57, 2;
add.s64 %rd30, %rd11, %rd31;

	ld.global.nc.b16 %rs26, [%rd30];

	
	{ cvt.f32.f16 %f72, %rs26;}


	bra.uni BB212_16;

BB212_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd29, %r53, 2;
add.s64 %rd28, %rd11, %rd29;

	ld.global.nc.b16 %rs24, [%rd28];

	
	{ cvt.f32.f16 %f72, %rs24;}



BB212_16:
add.s64 %rd33, %rd5, %rd22;
ld.global.u16 %rs28, [%rd33];

	{ cvt.f32.f16 %f43, %rs28;}


	fma.rn.f32 %f74, %f72, %f43, %f13;

BB212_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB212_3;

BB212_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd40, %r75, 4;
mov.u64 %rd41, partialSumExtern;
add.s64 %rd6, %rd41, %rd40;
st.shared.f32 [%rd6], %f74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB212_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB212_26;

ld.shared.f32 %f47, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd42, %r84, 4;
add.s64 %rd44, %rd41, %rd42;
ld.shared.f32 %f48, [%rd44];
add.f32 %f49, %f47, %f48;
st.shared.f32 [%rd6], %f49;

BB212_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB212_28;

ld.shared.f32 %f50, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd45, %r90, 4;
add.s64 %rd47, %rd41, %rd45;
ld.shared.f32 %f51, [%rd47];
add.f32 %f52, %f50, %f51;
st.shared.f32 [%rd6], %f52;

BB212_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB212_30;

ld.shared.f32 %f53, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd48, %r96, 4;
add.s64 %rd50, %rd41, %rd48;
ld.shared.f32 %f54, [%rd50];
add.f32 %f55, %f53, %f54;
st.shared.f32 [%rd6], %f55;

BB212_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB212_32;

ld.shared.f32 %f56, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd51, %r102, 4;
add.s64 %rd53, %rd41, %rd51;
ld.shared.f32 %f57, [%rd53];
add.f32 %f58, %f56, %f57;
st.shared.f32 [%rd6], %f58;

BB212_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB212_34;

ld.shared.f32 %f59, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd54, %r108, 4;
add.s64 %rd56, %rd41, %rd54;
ld.shared.f32 %f60, [%rd56];
add.f32 %f61, %f59, %f60;
st.shared.f32 [%rd6], %f61;

BB212_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB212_36;

ld.shared.f32 %f62, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd57, %r114, 4;
add.s64 %rd59, %rd41, %rd57;
ld.shared.f32 %f63, [%rd59];
add.f32 %f64, %f62, %f63;
st.shared.f32 [%rd6], %f64;

BB212_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB212_40;
bra.uni BB212_37;

BB212_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
mul.wide.s32 %rd61, %r129, 2;
add.s64 %rd7, %rd60, %rd61;
mov.f32 %f75, 0f00000000;
setp.eq.f32	%p24, %f28, 0f00000000;
@%p24 bra BB212_39;

ld.global.u16 %rs34, [%rd7];

	{ cvt.f32.f16 %f66, %rs34;}


	mul.f32 %f75, %f66, %f28;

BB212_39:
mul.wide.s32 %rd62, %r26, 4;
add.s64 %rd64, %rd41, %rd62;
ld.shared.f32 %f67, [%rd64];
fma.rn.f32 %f68, %f67, %f27, %f75;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f68;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd7], %rs35;

BB212_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<26>;
.reg .f32 %f<37>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd3, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f35, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB213_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB213_8;

mov.f32 %f35, 0f00000000;

BB213_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB213_5;
bra.uni BB213_4;

BB213_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB213_7;

BB213_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 2;
add.s64 %rd25, %rd3, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f23, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 2;
add.s64 %rd28, %rd2, %rd27;
ld.global.u16 %rs23, [%rd28];

	{ cvt.f32.f16 %f24, %rs23;}


	fma.rn.f32 %f35, %f23, %f24, %f35;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB213_6;
bra.uni BB213_7;

BB213_4:
mul.wide.s32 %rd15, %r5, 2;
add.s64 %rd11, %rd3, %rd15;

	ld.global.nc.b16 %rs9, [%rd11];

	
	{ cvt.f32.f16 %f12, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd16, %r34, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs11, [%rd17];

	{ cvt.f32.f16 %f13, %rs11;}


	fma.rn.f32 %f20, %f12, %f13, %f35;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd18, %r35, 2;
add.s64 %rd12, %rd3, %rd18;

	ld.global.nc.b16 %rs12, [%rd12];

	
	{ cvt.f32.f16 %f14, %rs12;}


	mul.wide.s32 %rd19, %r17, 2;
add.s64 %rd20, %rd17, %rd19;
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f15, %rs14;}


	fma.rn.f32 %f21, %f14, %f15, %f20;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd21, %r36, 2;
add.s64 %rd13, %rd3, %rd21;

	ld.global.nc.b16 %rs15, [%rd13];

	
	{ cvt.f32.f16 %f16, %rs15;}


	add.s64 %rd22, %rd20, %rd19;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f17, %rs17;}


	fma.rn.f32 %f22, %f16, %f17, %f21;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 2;
add.s64 %rd14, %rd3, %rd23;

	ld.global.nc.b16 %rs18, [%rd14];

	
	{ cvt.f32.f16 %f18, %rs18;}


	add.s64 %rd24, %rd22, %rd19;
ld.global.u16 %rs20, [%rd24];

	{ cvt.f32.f16 %f19, %rs20;}


	fma.rn.f32 %f35, %f18, %f19, %f22;

BB213_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB213_3;

BB213_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd29, %r49, 4;
mov.u64 %rd30, partialSumExtern;
add.s64 %rd4, %rd30, %rd29;
st.shared.f32 [%rd4], %f35;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB213_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB213_11;

ld.shared.f32 %f25, [%rd4];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd31, %r58, 4;
add.s64 %rd33, %rd30, %rd31;
ld.shared.f32 %f26, [%rd33];
add.f32 %f27, %f25, %f26;
st.shared.f32 [%rd4], %f27;

BB213_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB213_15;
bra.uni BB213_12;

BB213_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd34, %rd10;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.f32 %f29, [%rd1];
mul.wide.s32 %rd35, %r73, 2;
add.s64 %rd5, %rd34, %rd35;
mov.f32 %f36, 0f00000000;
setp.eq.f32	%p14, %f29, 0f00000000;
@%p14 bra BB213_14;

ld.global.u16 %rs24, [%rd5];

	{ cvt.f32.f16 %f30, %rs24;}


	ld.global.f32 %f31, [%rd1];
mul.f32 %f36, %f30, %f31;

BB213_14:
cvta.to.global.u64 %rd36, %rd6;
mul.wide.s32 %rd37, %r23, 4;
add.s64 %rd39, %rd30, %rd37;
ld.global.f32 %f32, [%rd36];
ld.shared.f32 %f33, [%rd39];
fma.rn.f32 %f34, %f33, %f32, %f36;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f34;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd5], %rs25;

BB213_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<36>;
.reg .f32 %f<62>;
.reg .b32 %r<105>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd13, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f60, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB214_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB214_23;

mov.f32 %f60, 0f00000000;

BB214_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB214_17;
bra.uni BB214_4;

BB214_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB214_22;

BB214_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB214_20;
bra.uni BB214_19;

BB214_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd38, %r63, 2;
add.s64 %rd37, %rd12, %rd38;

	ld.global.nc.b16 %rs31, [%rd37];

	
	{ cvt.f32.f16 %f59, %rs31;}


	bra.uni BB214_21;

BB214_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd36, %r59, 2;
add.s64 %rd35, %rd12, %rd36;

	ld.global.nc.b16 %rs29, [%rd35];

	
	{ cvt.f32.f16 %f59, %rs29;}



BB214_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd39, %r68, 2;
add.s64 %rd40, %rd2, %rd39;
ld.global.u16 %rs33, [%rd40];

	{ cvt.f32.f16 %f44, %rs33;}


	fma.rn.f32 %f60, %f59, %f44, %f60;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB214_18;
bra.uni BB214_22;

BB214_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB214_6;
bra.uni BB214_5;

BB214_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd17, %r37, 2;
add.s64 %rd16, %rd12, %rd17;

	ld.global.nc.b16 %rs11, [%rd16];

	
	{ cvt.f32.f16 %f55, %rs11;}


	bra.uni BB214_7;

BB214_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd15, %r33, 2;
add.s64 %rd14, %rd12, %rd15;

	ld.global.nc.b16 %rs9, [%rd14];

	
	{ cvt.f32.f16 %f55, %rs9;}



BB214_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 2;
add.s64 %rd4, %rd2, %rd18;
ld.global.u16 %rs13, [%rd4];

	{ cvt.f32.f16 %f32, %rs13;}


	fma.rn.f32 %f5, %f55, %f32, %f60;
add.s32 %r7, %r6, 1;
@%p4 bra BB214_9;
bra.uni BB214_8;

BB214_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 2;
add.s64 %rd21, %rd12, %rd22;

	ld.global.nc.b16 %rs16, [%rd21];

	
	{ cvt.f32.f16 %f56, %rs16;}


	bra.uni BB214_10;

BB214_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 2;
add.s64 %rd19, %rd12, %rd20;

	ld.global.nc.b16 %rs14, [%rd19];

	
	{ cvt.f32.f16 %f56, %rs14;}



BB214_10:
mul.wide.s32 %rd23, %r20, 2;
add.s64 %rd5, %rd4, %rd23;
ld.global.u16 %rs18, [%rd5];

	{ cvt.f32.f16 %f35, %rs18;}


	fma.rn.f32 %f9, %f56, %f35, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB214_12;
bra.uni BB214_11;

BB214_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd27, %r52, 2;
add.s64 %rd26, %rd12, %rd27;

	ld.global.nc.b16 %rs21, [%rd26];

	
	{ cvt.f32.f16 %f57, %rs21;}


	bra.uni BB214_13;

BB214_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd25, %r48, 2;
add.s64 %rd24, %rd12, %rd25;

	ld.global.nc.b16 %rs19, [%rd24];

	
	{ cvt.f32.f16 %f57, %rs19;}



BB214_13:
add.s64 %rd6, %rd5, %rd23;
ld.global.u16 %rs23, [%rd6];

	{ cvt.f32.f16 %f38, %rs23;}


	fma.rn.f32 %f13, %f57, %f38, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB214_15;
bra.uni BB214_14;

BB214_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd32, %r57, 2;
add.s64 %rd31, %rd12, %rd32;

	ld.global.nc.b16 %rs26, [%rd31];

	
	{ cvt.f32.f16 %f58, %rs26;}


	bra.uni BB214_16;

BB214_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd30, %r53, 2;
add.s64 %rd29, %rd12, %rd30;

	ld.global.nc.b16 %rs24, [%rd29];

	
	{ cvt.f32.f16 %f58, %rs24;}



BB214_16:
add.s64 %rd34, %rd6, %rd23;
ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f41, %rs28;}


	fma.rn.f32 %f60, %f58, %f41, %f13;

BB214_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB214_3;

BB214_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd41, %r75, 4;
mov.u64 %rd42, partialSumExtern;
add.s64 %rd7, %rd42, %rd41;
st.shared.f32 [%rd7], %f60;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB214_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB214_26;

ld.shared.f32 %f45, [%rd7];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd43, %r84, 4;
add.s64 %rd45, %rd42, %rd43;
ld.shared.f32 %f46, [%rd45];
add.f32 %f47, %f45, %f46;
st.shared.f32 [%rd7], %f47;

BB214_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB214_30;
bra.uni BB214_27;

BB214_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd46, %rd13;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.f32 %f49, [%rd1];
mul.wide.s32 %rd47, %r99, 2;
add.s64 %rd8, %rd46, %rd47;
mov.f32 %f61, 0f00000000;
setp.eq.f32	%p19, %f49, 0f00000000;
@%p19 bra BB214_29;

ld.global.u16 %rs34, [%rd8];

	{ cvt.f32.f16 %f50, %rs34;}


	ld.global.f32 %f51, [%rd1];
mul.f32 %f61, %f50, %f51;

BB214_29:
cvta.to.global.u64 %rd48, %rd9;
mul.wide.s32 %rd49, %r26, 4;
add.s64 %rd51, %rd42, %rd49;
ld.global.f32 %f52, [%rd48];
ld.shared.f32 %f53, [%rd51];
fma.rn.f32 %f54, %f53, %f52, %f61;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f54;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd8], %rs35;

BB214_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<26>;
.reg .f32 %f<40>;
.reg .b32 %r<85>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd3, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f38, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB215_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB215_8;

mov.f32 %f38, 0f00000000;

BB215_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB215_5;
bra.uni BB215_4;

BB215_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB215_7;

BB215_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 2;
add.s64 %rd25, %rd3, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f23, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 2;
add.s64 %rd28, %rd2, %rd27;
ld.global.u16 %rs23, [%rd28];

	{ cvt.f32.f16 %f24, %rs23;}


	fma.rn.f32 %f38, %f23, %f24, %f38;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB215_6;
bra.uni BB215_7;

BB215_4:
mul.wide.s32 %rd15, %r5, 2;
add.s64 %rd11, %rd3, %rd15;

	ld.global.nc.b16 %rs9, [%rd11];

	
	{ cvt.f32.f16 %f12, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd16, %r34, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs11, [%rd17];

	{ cvt.f32.f16 %f13, %rs11;}


	fma.rn.f32 %f20, %f12, %f13, %f38;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd18, %r35, 2;
add.s64 %rd12, %rd3, %rd18;

	ld.global.nc.b16 %rs12, [%rd12];

	
	{ cvt.f32.f16 %f14, %rs12;}


	mul.wide.s32 %rd19, %r17, 2;
add.s64 %rd20, %rd17, %rd19;
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f15, %rs14;}


	fma.rn.f32 %f21, %f14, %f15, %f20;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd21, %r36, 2;
add.s64 %rd13, %rd3, %rd21;

	ld.global.nc.b16 %rs15, [%rd13];

	
	{ cvt.f32.f16 %f16, %rs15;}


	add.s64 %rd22, %rd20, %rd19;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f17, %rs17;}


	fma.rn.f32 %f22, %f16, %f17, %f21;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 2;
add.s64 %rd14, %rd3, %rd23;

	ld.global.nc.b16 %rs18, [%rd14];

	
	{ cvt.f32.f16 %f18, %rs18;}


	add.s64 %rd24, %rd22, %rd19;
ld.global.u16 %rs20, [%rd24];

	{ cvt.f32.f16 %f19, %rs20;}


	fma.rn.f32 %f38, %f18, %f19, %f22;

BB215_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB215_3;

BB215_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd29, %r49, 4;
mov.u64 %rd30, partialSumExtern;
add.s64 %rd4, %rd30, %rd29;
st.shared.f32 [%rd4], %f38;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB215_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB215_11;

ld.shared.f32 %f25, [%rd4];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd31, %r58, 4;
add.s64 %rd33, %rd30, %rd31;
ld.shared.f32 %f26, [%rd33];
add.f32 %f27, %f25, %f26;
st.shared.f32 [%rd4], %f27;

BB215_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB215_13;

ld.shared.f32 %f28, [%rd4];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd34, %r64, 4;
add.s64 %rd36, %rd30, %rd34;
ld.shared.f32 %f29, [%rd36];
add.f32 %f30, %f28, %f29;
st.shared.f32 [%rd4], %f30;

BB215_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB215_17;
bra.uni BB215_14;

BB215_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd37, %rd10;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.f32 %f32, [%rd1];
mul.wide.s32 %rd38, %r79, 2;
add.s64 %rd5, %rd37, %rd38;
mov.f32 %f39, 0f00000000;
setp.eq.f32	%p15, %f32, 0f00000000;
@%p15 bra BB215_16;

ld.global.u16 %rs24, [%rd5];

	{ cvt.f32.f16 %f33, %rs24;}


	ld.global.f32 %f34, [%rd1];
mul.f32 %f39, %f33, %f34;

BB215_16:
cvta.to.global.u64 %rd39, %rd6;
mul.wide.s32 %rd40, %r23, 4;
add.s64 %rd42, %rd30, %rd40;
ld.global.f32 %f35, [%rd39];
ld.shared.f32 %f36, [%rd42];
fma.rn.f32 %f37, %f36, %f35, %f39;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f37;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd5], %rs25;

BB215_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<36>;
.reg .f32 %f<65>;
.reg .b32 %r<111>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd13, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f63, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB216_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB216_23;

mov.f32 %f63, 0f00000000;

BB216_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB216_17;
bra.uni BB216_4;

BB216_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB216_22;

BB216_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB216_20;
bra.uni BB216_19;

BB216_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd38, %r63, 2;
add.s64 %rd37, %rd12, %rd38;

	ld.global.nc.b16 %rs31, [%rd37];

	
	{ cvt.f32.f16 %f62, %rs31;}


	bra.uni BB216_21;

BB216_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd36, %r59, 2;
add.s64 %rd35, %rd12, %rd36;

	ld.global.nc.b16 %rs29, [%rd35];

	
	{ cvt.f32.f16 %f62, %rs29;}



BB216_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd39, %r68, 2;
add.s64 %rd40, %rd2, %rd39;
ld.global.u16 %rs33, [%rd40];

	{ cvt.f32.f16 %f44, %rs33;}


	fma.rn.f32 %f63, %f62, %f44, %f63;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB216_18;
bra.uni BB216_22;

BB216_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB216_6;
bra.uni BB216_5;

BB216_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd17, %r37, 2;
add.s64 %rd16, %rd12, %rd17;

	ld.global.nc.b16 %rs11, [%rd16];

	
	{ cvt.f32.f16 %f58, %rs11;}


	bra.uni BB216_7;

BB216_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd15, %r33, 2;
add.s64 %rd14, %rd12, %rd15;

	ld.global.nc.b16 %rs9, [%rd14];

	
	{ cvt.f32.f16 %f58, %rs9;}



BB216_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 2;
add.s64 %rd4, %rd2, %rd18;
ld.global.u16 %rs13, [%rd4];

	{ cvt.f32.f16 %f32, %rs13;}


	fma.rn.f32 %f5, %f58, %f32, %f63;
add.s32 %r7, %r6, 1;
@%p4 bra BB216_9;
bra.uni BB216_8;

BB216_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 2;
add.s64 %rd21, %rd12, %rd22;

	ld.global.nc.b16 %rs16, [%rd21];

	
	{ cvt.f32.f16 %f59, %rs16;}


	bra.uni BB216_10;

BB216_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 2;
add.s64 %rd19, %rd12, %rd20;

	ld.global.nc.b16 %rs14, [%rd19];

	
	{ cvt.f32.f16 %f59, %rs14;}



BB216_10:
mul.wide.s32 %rd23, %r20, 2;
add.s64 %rd5, %rd4, %rd23;
ld.global.u16 %rs18, [%rd5];

	{ cvt.f32.f16 %f35, %rs18;}


	fma.rn.f32 %f9, %f59, %f35, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB216_12;
bra.uni BB216_11;

BB216_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd27, %r52, 2;
add.s64 %rd26, %rd12, %rd27;

	ld.global.nc.b16 %rs21, [%rd26];

	
	{ cvt.f32.f16 %f60, %rs21;}


	bra.uni BB216_13;

BB216_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd25, %r48, 2;
add.s64 %rd24, %rd12, %rd25;

	ld.global.nc.b16 %rs19, [%rd24];

	
	{ cvt.f32.f16 %f60, %rs19;}



BB216_13:
add.s64 %rd6, %rd5, %rd23;
ld.global.u16 %rs23, [%rd6];

	{ cvt.f32.f16 %f38, %rs23;}


	fma.rn.f32 %f13, %f60, %f38, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB216_15;
bra.uni BB216_14;

BB216_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd32, %r57, 2;
add.s64 %rd31, %rd12, %rd32;

	ld.global.nc.b16 %rs26, [%rd31];

	
	{ cvt.f32.f16 %f61, %rs26;}


	bra.uni BB216_16;

BB216_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd30, %r53, 2;
add.s64 %rd29, %rd12, %rd30;

	ld.global.nc.b16 %rs24, [%rd29];

	
	{ cvt.f32.f16 %f61, %rs24;}



BB216_16:
add.s64 %rd34, %rd6, %rd23;
ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f41, %rs28;}


	fma.rn.f32 %f63, %f61, %f41, %f13;

BB216_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB216_3;

BB216_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd41, %r75, 4;
mov.u64 %rd42, partialSumExtern;
add.s64 %rd7, %rd42, %rd41;
st.shared.f32 [%rd7], %f63;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB216_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB216_26;

ld.shared.f32 %f45, [%rd7];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd43, %r84, 4;
add.s64 %rd45, %rd42, %rd43;
ld.shared.f32 %f46, [%rd45];
add.f32 %f47, %f45, %f46;
st.shared.f32 [%rd7], %f47;

BB216_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB216_28;

ld.shared.f32 %f48, [%rd7];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd46, %r90, 4;
add.s64 %rd48, %rd42, %rd46;
ld.shared.f32 %f49, [%rd48];
add.f32 %f50, %f48, %f49;
st.shared.f32 [%rd7], %f50;

BB216_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB216_32;
bra.uni BB216_29;

BB216_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd49, %rd13;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.f32 %f52, [%rd1];
mul.wide.s32 %rd50, %r105, 2;
add.s64 %rd8, %rd49, %rd50;
mov.f32 %f64, 0f00000000;
setp.eq.f32	%p20, %f52, 0f00000000;
@%p20 bra BB216_31;

ld.global.u16 %rs34, [%rd8];

	{ cvt.f32.f16 %f53, %rs34;}


	ld.global.f32 %f54, [%rd1];
mul.f32 %f64, %f53, %f54;

BB216_31:
cvta.to.global.u64 %rd51, %rd9;
mul.wide.s32 %rd52, %r26, 4;
add.s64 %rd54, %rd42, %rd52;
ld.global.f32 %f55, [%rd51];
ld.shared.f32 %f56, [%rd54];
fma.rn.f32 %f57, %f56, %f55, %f64;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f57;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd8], %rs35;

BB216_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<26>;
.reg .f32 %f<43>;
.reg .b32 %r<91>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd3, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f41, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB217_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB217_8;

mov.f32 %f41, 0f00000000;

BB217_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB217_5;
bra.uni BB217_4;

BB217_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB217_7;

BB217_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 2;
add.s64 %rd25, %rd3, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f23, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 2;
add.s64 %rd28, %rd2, %rd27;
ld.global.u16 %rs23, [%rd28];

	{ cvt.f32.f16 %f24, %rs23;}


	fma.rn.f32 %f41, %f23, %f24, %f41;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB217_6;
bra.uni BB217_7;

BB217_4:
mul.wide.s32 %rd15, %r5, 2;
add.s64 %rd11, %rd3, %rd15;

	ld.global.nc.b16 %rs9, [%rd11];

	
	{ cvt.f32.f16 %f12, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd16, %r34, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs11, [%rd17];

	{ cvt.f32.f16 %f13, %rs11;}


	fma.rn.f32 %f20, %f12, %f13, %f41;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd18, %r35, 2;
add.s64 %rd12, %rd3, %rd18;

	ld.global.nc.b16 %rs12, [%rd12];

	
	{ cvt.f32.f16 %f14, %rs12;}


	mul.wide.s32 %rd19, %r17, 2;
add.s64 %rd20, %rd17, %rd19;
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f15, %rs14;}


	fma.rn.f32 %f21, %f14, %f15, %f20;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd21, %r36, 2;
add.s64 %rd13, %rd3, %rd21;

	ld.global.nc.b16 %rs15, [%rd13];

	
	{ cvt.f32.f16 %f16, %rs15;}


	add.s64 %rd22, %rd20, %rd19;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f17, %rs17;}


	fma.rn.f32 %f22, %f16, %f17, %f21;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 2;
add.s64 %rd14, %rd3, %rd23;

	ld.global.nc.b16 %rs18, [%rd14];

	
	{ cvt.f32.f16 %f18, %rs18;}


	add.s64 %rd24, %rd22, %rd19;
ld.global.u16 %rs20, [%rd24];

	{ cvt.f32.f16 %f19, %rs20;}


	fma.rn.f32 %f41, %f18, %f19, %f22;

BB217_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB217_3;

BB217_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd29, %r49, 4;
mov.u64 %rd30, partialSumExtern;
add.s64 %rd4, %rd30, %rd29;
st.shared.f32 [%rd4], %f41;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB217_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB217_11;

ld.shared.f32 %f25, [%rd4];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd31, %r58, 4;
add.s64 %rd33, %rd30, %rd31;
ld.shared.f32 %f26, [%rd33];
add.f32 %f27, %f25, %f26;
st.shared.f32 [%rd4], %f27;

BB217_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB217_13;

ld.shared.f32 %f28, [%rd4];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd34, %r64, 4;
add.s64 %rd36, %rd30, %rd34;
ld.shared.f32 %f29, [%rd36];
add.f32 %f30, %f28, %f29;
st.shared.f32 [%rd4], %f30;

BB217_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB217_15;

ld.shared.f32 %f31, [%rd4];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd37, %r70, 4;
add.s64 %rd39, %rd30, %rd37;
ld.shared.f32 %f32, [%rd39];
add.f32 %f33, %f31, %f32;
st.shared.f32 [%rd4], %f33;

BB217_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB217_19;
bra.uni BB217_16;

BB217_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd40, %rd10;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.f32 %f35, [%rd1];
mul.wide.s32 %rd41, %r85, 2;
add.s64 %rd5, %rd40, %rd41;
mov.f32 %f42, 0f00000000;
setp.eq.f32	%p16, %f35, 0f00000000;
@%p16 bra BB217_18;

ld.global.u16 %rs24, [%rd5];

	{ cvt.f32.f16 %f36, %rs24;}


	ld.global.f32 %f37, [%rd1];
mul.f32 %f42, %f36, %f37;

BB217_18:
cvta.to.global.u64 %rd42, %rd6;
mul.wide.s32 %rd43, %r23, 4;
add.s64 %rd45, %rd30, %rd43;
ld.global.f32 %f38, [%rd42];
ld.shared.f32 %f39, [%rd45];
fma.rn.f32 %f40, %f39, %f38, %f42;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f40;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd5], %rs25;

BB217_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<36>;
.reg .f32 %f<68>;
.reg .b32 %r<117>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd13, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f66, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB218_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB218_23;

mov.f32 %f66, 0f00000000;

BB218_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB218_17;
bra.uni BB218_4;

BB218_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB218_22;

BB218_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB218_20;
bra.uni BB218_19;

BB218_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd38, %r63, 2;
add.s64 %rd37, %rd12, %rd38;

	ld.global.nc.b16 %rs31, [%rd37];

	
	{ cvt.f32.f16 %f65, %rs31;}


	bra.uni BB218_21;

BB218_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd36, %r59, 2;
add.s64 %rd35, %rd12, %rd36;

	ld.global.nc.b16 %rs29, [%rd35];

	
	{ cvt.f32.f16 %f65, %rs29;}



BB218_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd39, %r68, 2;
add.s64 %rd40, %rd2, %rd39;
ld.global.u16 %rs33, [%rd40];

	{ cvt.f32.f16 %f44, %rs33;}


	fma.rn.f32 %f66, %f65, %f44, %f66;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB218_18;
bra.uni BB218_22;

BB218_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB218_6;
bra.uni BB218_5;

BB218_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd17, %r37, 2;
add.s64 %rd16, %rd12, %rd17;

	ld.global.nc.b16 %rs11, [%rd16];

	
	{ cvt.f32.f16 %f61, %rs11;}


	bra.uni BB218_7;

BB218_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd15, %r33, 2;
add.s64 %rd14, %rd12, %rd15;

	ld.global.nc.b16 %rs9, [%rd14];

	
	{ cvt.f32.f16 %f61, %rs9;}



BB218_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 2;
add.s64 %rd4, %rd2, %rd18;
ld.global.u16 %rs13, [%rd4];

	{ cvt.f32.f16 %f32, %rs13;}


	fma.rn.f32 %f5, %f61, %f32, %f66;
add.s32 %r7, %r6, 1;
@%p4 bra BB218_9;
bra.uni BB218_8;

BB218_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 2;
add.s64 %rd21, %rd12, %rd22;

	ld.global.nc.b16 %rs16, [%rd21];

	
	{ cvt.f32.f16 %f62, %rs16;}


	bra.uni BB218_10;

BB218_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 2;
add.s64 %rd19, %rd12, %rd20;

	ld.global.nc.b16 %rs14, [%rd19];

	
	{ cvt.f32.f16 %f62, %rs14;}



BB218_10:
mul.wide.s32 %rd23, %r20, 2;
add.s64 %rd5, %rd4, %rd23;
ld.global.u16 %rs18, [%rd5];

	{ cvt.f32.f16 %f35, %rs18;}


	fma.rn.f32 %f9, %f62, %f35, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB218_12;
bra.uni BB218_11;

BB218_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd27, %r52, 2;
add.s64 %rd26, %rd12, %rd27;

	ld.global.nc.b16 %rs21, [%rd26];

	
	{ cvt.f32.f16 %f63, %rs21;}


	bra.uni BB218_13;

BB218_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd25, %r48, 2;
add.s64 %rd24, %rd12, %rd25;

	ld.global.nc.b16 %rs19, [%rd24];

	
	{ cvt.f32.f16 %f63, %rs19;}



BB218_13:
add.s64 %rd6, %rd5, %rd23;
ld.global.u16 %rs23, [%rd6];

	{ cvt.f32.f16 %f38, %rs23;}


	fma.rn.f32 %f13, %f63, %f38, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB218_15;
bra.uni BB218_14;

BB218_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd32, %r57, 2;
add.s64 %rd31, %rd12, %rd32;

	ld.global.nc.b16 %rs26, [%rd31];

	
	{ cvt.f32.f16 %f64, %rs26;}


	bra.uni BB218_16;

BB218_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd30, %r53, 2;
add.s64 %rd29, %rd12, %rd30;

	ld.global.nc.b16 %rs24, [%rd29];

	
	{ cvt.f32.f16 %f64, %rs24;}



BB218_16:
add.s64 %rd34, %rd6, %rd23;
ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f41, %rs28;}


	fma.rn.f32 %f66, %f64, %f41, %f13;

BB218_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB218_3;

BB218_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd41, %r75, 4;
mov.u64 %rd42, partialSumExtern;
add.s64 %rd7, %rd42, %rd41;
st.shared.f32 [%rd7], %f66;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB218_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB218_26;

ld.shared.f32 %f45, [%rd7];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd43, %r84, 4;
add.s64 %rd45, %rd42, %rd43;
ld.shared.f32 %f46, [%rd45];
add.f32 %f47, %f45, %f46;
st.shared.f32 [%rd7], %f47;

BB218_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB218_28;

ld.shared.f32 %f48, [%rd7];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd46, %r90, 4;
add.s64 %rd48, %rd42, %rd46;
ld.shared.f32 %f49, [%rd48];
add.f32 %f50, %f48, %f49;
st.shared.f32 [%rd7], %f50;

BB218_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB218_30;

ld.shared.f32 %f51, [%rd7];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd49, %r96, 4;
add.s64 %rd51, %rd42, %rd49;
ld.shared.f32 %f52, [%rd51];
add.f32 %f53, %f51, %f52;
st.shared.f32 [%rd7], %f53;

BB218_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB218_34;
bra.uni BB218_31;

BB218_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd52, %rd13;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.f32 %f55, [%rd1];
mul.wide.s32 %rd53, %r111, 2;
add.s64 %rd8, %rd52, %rd53;
mov.f32 %f67, 0f00000000;
setp.eq.f32	%p21, %f55, 0f00000000;
@%p21 bra BB218_33;

ld.global.u16 %rs34, [%rd8];

	{ cvt.f32.f16 %f56, %rs34;}


	ld.global.f32 %f57, [%rd1];
mul.f32 %f67, %f56, %f57;

BB218_33:
cvta.to.global.u64 %rd54, %rd9;
mul.wide.s32 %rd55, %r26, 4;
add.s64 %rd57, %rd42, %rd55;
ld.global.f32 %f58, [%rd54];
ld.shared.f32 %f59, [%rd57];
fma.rn.f32 %f60, %f59, %f58, %f67;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f60;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd8], %rs35;

BB218_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<36>;
.reg .f32 %f<71>;
.reg .b32 %r<123>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd13, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f69, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB219_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB219_23;

mov.f32 %f69, 0f00000000;

BB219_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB219_17;
bra.uni BB219_4;

BB219_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB219_22;

BB219_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB219_20;
bra.uni BB219_19;

BB219_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd38, %r63, 2;
add.s64 %rd37, %rd12, %rd38;

	ld.global.nc.b16 %rs31, [%rd37];

	
	{ cvt.f32.f16 %f68, %rs31;}


	bra.uni BB219_21;

BB219_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd36, %r59, 2;
add.s64 %rd35, %rd12, %rd36;

	ld.global.nc.b16 %rs29, [%rd35];

	
	{ cvt.f32.f16 %f68, %rs29;}



BB219_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd39, %r68, 2;
add.s64 %rd40, %rd2, %rd39;
ld.global.u16 %rs33, [%rd40];

	{ cvt.f32.f16 %f44, %rs33;}


	fma.rn.f32 %f69, %f68, %f44, %f69;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB219_18;
bra.uni BB219_22;

BB219_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB219_6;
bra.uni BB219_5;

BB219_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd17, %r37, 2;
add.s64 %rd16, %rd12, %rd17;

	ld.global.nc.b16 %rs11, [%rd16];

	
	{ cvt.f32.f16 %f64, %rs11;}


	bra.uni BB219_7;

BB219_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd15, %r33, 2;
add.s64 %rd14, %rd12, %rd15;

	ld.global.nc.b16 %rs9, [%rd14];

	
	{ cvt.f32.f16 %f64, %rs9;}



BB219_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 2;
add.s64 %rd4, %rd2, %rd18;
ld.global.u16 %rs13, [%rd4];

	{ cvt.f32.f16 %f32, %rs13;}


	fma.rn.f32 %f5, %f64, %f32, %f69;
add.s32 %r7, %r6, 1;
@%p4 bra BB219_9;
bra.uni BB219_8;

BB219_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 2;
add.s64 %rd21, %rd12, %rd22;

	ld.global.nc.b16 %rs16, [%rd21];

	
	{ cvt.f32.f16 %f65, %rs16;}


	bra.uni BB219_10;

BB219_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 2;
add.s64 %rd19, %rd12, %rd20;

	ld.global.nc.b16 %rs14, [%rd19];

	
	{ cvt.f32.f16 %f65, %rs14;}



BB219_10:
mul.wide.s32 %rd23, %r20, 2;
add.s64 %rd5, %rd4, %rd23;
ld.global.u16 %rs18, [%rd5];

	{ cvt.f32.f16 %f35, %rs18;}


	fma.rn.f32 %f9, %f65, %f35, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB219_12;
bra.uni BB219_11;

BB219_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd27, %r52, 2;
add.s64 %rd26, %rd12, %rd27;

	ld.global.nc.b16 %rs21, [%rd26];

	
	{ cvt.f32.f16 %f66, %rs21;}


	bra.uni BB219_13;

BB219_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd25, %r48, 2;
add.s64 %rd24, %rd12, %rd25;

	ld.global.nc.b16 %rs19, [%rd24];

	
	{ cvt.f32.f16 %f66, %rs19;}



BB219_13:
add.s64 %rd6, %rd5, %rd23;
ld.global.u16 %rs23, [%rd6];

	{ cvt.f32.f16 %f38, %rs23;}


	fma.rn.f32 %f13, %f66, %f38, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB219_15;
bra.uni BB219_14;

BB219_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd32, %r57, 2;
add.s64 %rd31, %rd12, %rd32;

	ld.global.nc.b16 %rs26, [%rd31];

	
	{ cvt.f32.f16 %f67, %rs26;}


	bra.uni BB219_16;

BB219_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd30, %r53, 2;
add.s64 %rd29, %rd12, %rd30;

	ld.global.nc.b16 %rs24, [%rd29];

	
	{ cvt.f32.f16 %f67, %rs24;}



BB219_16:
add.s64 %rd34, %rd6, %rd23;
ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f41, %rs28;}


	fma.rn.f32 %f69, %f67, %f41, %f13;

BB219_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB219_3;

BB219_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd41, %r75, 4;
mov.u64 %rd42, partialSumExtern;
add.s64 %rd7, %rd42, %rd41;
st.shared.f32 [%rd7], %f69;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB219_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB219_26;

ld.shared.f32 %f45, [%rd7];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd43, %r84, 4;
add.s64 %rd45, %rd42, %rd43;
ld.shared.f32 %f46, [%rd45];
add.f32 %f47, %f45, %f46;
st.shared.f32 [%rd7], %f47;

BB219_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB219_28;

ld.shared.f32 %f48, [%rd7];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd46, %r90, 4;
add.s64 %rd48, %rd42, %rd46;
ld.shared.f32 %f49, [%rd48];
add.f32 %f50, %f48, %f49;
st.shared.f32 [%rd7], %f50;

BB219_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB219_30;

ld.shared.f32 %f51, [%rd7];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd49, %r96, 4;
add.s64 %rd51, %rd42, %rd49;
ld.shared.f32 %f52, [%rd51];
add.f32 %f53, %f51, %f52;
st.shared.f32 [%rd7], %f53;

BB219_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB219_32;

ld.shared.f32 %f54, [%rd7];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd52, %r102, 4;
add.s64 %rd54, %rd42, %rd52;
ld.shared.f32 %f55, [%rd54];
add.f32 %f56, %f54, %f55;
st.shared.f32 [%rd7], %f56;

BB219_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB219_36;
bra.uni BB219_33;

BB219_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd55, %rd13;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.f32 %f58, [%rd1];
mul.wide.s32 %rd56, %r117, 2;
add.s64 %rd8, %rd55, %rd56;
mov.f32 %f70, 0f00000000;
setp.eq.f32	%p22, %f58, 0f00000000;
@%p22 bra BB219_35;

ld.global.u16 %rs34, [%rd8];

	{ cvt.f32.f16 %f59, %rs34;}


	ld.global.f32 %f60, [%rd1];
mul.f32 %f70, %f59, %f60;

BB219_35:
cvta.to.global.u64 %rd57, %rd9;
mul.wide.s32 %rd58, %r26, 4;
add.s64 %rd60, %rd42, %rd58;
ld.global.f32 %f61, [%rd57];
ld.shared.f32 %f62, [%rd60];
fma.rn.f32 %f63, %f62, %f61, %f70;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f63;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd8], %rs35;

BB219_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<26>;
.reg .f32 %f<49>;
.reg .b32 %r<103>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd3, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f47, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB220_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB220_8;

mov.f32 %f47, 0f00000000;

BB220_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB220_5;
bra.uni BB220_4;

BB220_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB220_7;

BB220_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 2;
add.s64 %rd25, %rd3, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f23, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 2;
add.s64 %rd28, %rd2, %rd27;
ld.global.u16 %rs23, [%rd28];

	{ cvt.f32.f16 %f24, %rs23;}


	fma.rn.f32 %f47, %f23, %f24, %f47;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB220_6;
bra.uni BB220_7;

BB220_4:
mul.wide.s32 %rd15, %r5, 2;
add.s64 %rd11, %rd3, %rd15;

	ld.global.nc.b16 %rs9, [%rd11];

	
	{ cvt.f32.f16 %f12, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd16, %r34, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs11, [%rd17];

	{ cvt.f32.f16 %f13, %rs11;}


	fma.rn.f32 %f20, %f12, %f13, %f47;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd18, %r35, 2;
add.s64 %rd12, %rd3, %rd18;

	ld.global.nc.b16 %rs12, [%rd12];

	
	{ cvt.f32.f16 %f14, %rs12;}


	mul.wide.s32 %rd19, %r17, 2;
add.s64 %rd20, %rd17, %rd19;
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f15, %rs14;}


	fma.rn.f32 %f21, %f14, %f15, %f20;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd21, %r36, 2;
add.s64 %rd13, %rd3, %rd21;

	ld.global.nc.b16 %rs15, [%rd13];

	
	{ cvt.f32.f16 %f16, %rs15;}


	add.s64 %rd22, %rd20, %rd19;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f17, %rs17;}


	fma.rn.f32 %f22, %f16, %f17, %f21;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 2;
add.s64 %rd14, %rd3, %rd23;

	ld.global.nc.b16 %rs18, [%rd14];

	
	{ cvt.f32.f16 %f18, %rs18;}


	add.s64 %rd24, %rd22, %rd19;
ld.global.u16 %rs20, [%rd24];

	{ cvt.f32.f16 %f19, %rs20;}


	fma.rn.f32 %f47, %f18, %f19, %f22;

BB220_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB220_3;

BB220_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd29, %r49, 4;
mov.u64 %rd30, partialSumExtern;
add.s64 %rd4, %rd30, %rd29;
st.shared.f32 [%rd4], %f47;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB220_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB220_11;

ld.shared.f32 %f25, [%rd4];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd31, %r58, 4;
add.s64 %rd33, %rd30, %rd31;
ld.shared.f32 %f26, [%rd33];
add.f32 %f27, %f25, %f26;
st.shared.f32 [%rd4], %f27;

BB220_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB220_13;

ld.shared.f32 %f28, [%rd4];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd34, %r64, 4;
add.s64 %rd36, %rd30, %rd34;
ld.shared.f32 %f29, [%rd36];
add.f32 %f30, %f28, %f29;
st.shared.f32 [%rd4], %f30;

BB220_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB220_15;

ld.shared.f32 %f31, [%rd4];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd37, %r70, 4;
add.s64 %rd39, %rd30, %rd37;
ld.shared.f32 %f32, [%rd39];
add.f32 %f33, %f31, %f32;
st.shared.f32 [%rd4], %f33;

BB220_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB220_17;

ld.shared.f32 %f34, [%rd4];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd40, %r76, 4;
add.s64 %rd42, %rd30, %rd40;
ld.shared.f32 %f35, [%rd42];
add.f32 %f36, %f34, %f35;
st.shared.f32 [%rd4], %f36;

BB220_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB220_19;

ld.shared.f32 %f37, [%rd4];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd43, %r82, 4;
add.s64 %rd45, %rd30, %rd43;
ld.shared.f32 %f38, [%rd45];
add.f32 %f39, %f37, %f38;
st.shared.f32 [%rd4], %f39;

BB220_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB220_23;
bra.uni BB220_20;

BB220_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd46, %rd10;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.f32 %f41, [%rd1];
mul.wide.s32 %rd47, %r97, 2;
add.s64 %rd5, %rd46, %rd47;
mov.f32 %f48, 0f00000000;
setp.eq.f32	%p18, %f41, 0f00000000;
@%p18 bra BB220_22;

ld.global.u16 %rs24, [%rd5];

	{ cvt.f32.f16 %f42, %rs24;}


	ld.global.f32 %f43, [%rd1];
mul.f32 %f48, %f42, %f43;

BB220_22:
cvta.to.global.u64 %rd48, %rd6;
mul.wide.s32 %rd49, %r23, 4;
add.s64 %rd51, %rd30, %rd49;
ld.global.f32 %f44, [%rd48];
ld.shared.f32 %f45, [%rd51];
fma.rn.f32 %f46, %f45, %f44, %f48;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f46;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd5], %rs25;

BB220_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<36>;
.reg .f32 %f<74>;
.reg .b32 %r<129>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd13, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f72, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB221_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB221_23;

mov.f32 %f72, 0f00000000;

BB221_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB221_17;
bra.uni BB221_4;

BB221_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB221_22;

BB221_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB221_20;
bra.uni BB221_19;

BB221_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd38, %r63, 2;
add.s64 %rd37, %rd12, %rd38;

	ld.global.nc.b16 %rs31, [%rd37];

	
	{ cvt.f32.f16 %f71, %rs31;}


	bra.uni BB221_21;

BB221_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd36, %r59, 2;
add.s64 %rd35, %rd12, %rd36;

	ld.global.nc.b16 %rs29, [%rd35];

	
	{ cvt.f32.f16 %f71, %rs29;}



BB221_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd39, %r68, 2;
add.s64 %rd40, %rd2, %rd39;
ld.global.u16 %rs33, [%rd40];

	{ cvt.f32.f16 %f44, %rs33;}


	fma.rn.f32 %f72, %f71, %f44, %f72;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB221_18;
bra.uni BB221_22;

BB221_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB221_6;
bra.uni BB221_5;

BB221_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd17, %r37, 2;
add.s64 %rd16, %rd12, %rd17;

	ld.global.nc.b16 %rs11, [%rd16];

	
	{ cvt.f32.f16 %f67, %rs11;}


	bra.uni BB221_7;

BB221_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd15, %r33, 2;
add.s64 %rd14, %rd12, %rd15;

	ld.global.nc.b16 %rs9, [%rd14];

	
	{ cvt.f32.f16 %f67, %rs9;}



BB221_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 2;
add.s64 %rd4, %rd2, %rd18;
ld.global.u16 %rs13, [%rd4];

	{ cvt.f32.f16 %f32, %rs13;}


	fma.rn.f32 %f5, %f67, %f32, %f72;
add.s32 %r7, %r6, 1;
@%p4 bra BB221_9;
bra.uni BB221_8;

BB221_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 2;
add.s64 %rd21, %rd12, %rd22;

	ld.global.nc.b16 %rs16, [%rd21];

	
	{ cvt.f32.f16 %f68, %rs16;}


	bra.uni BB221_10;

BB221_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 2;
add.s64 %rd19, %rd12, %rd20;

	ld.global.nc.b16 %rs14, [%rd19];

	
	{ cvt.f32.f16 %f68, %rs14;}



BB221_10:
mul.wide.s32 %rd23, %r20, 2;
add.s64 %rd5, %rd4, %rd23;
ld.global.u16 %rs18, [%rd5];

	{ cvt.f32.f16 %f35, %rs18;}


	fma.rn.f32 %f9, %f68, %f35, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB221_12;
bra.uni BB221_11;

BB221_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd27, %r52, 2;
add.s64 %rd26, %rd12, %rd27;

	ld.global.nc.b16 %rs21, [%rd26];

	
	{ cvt.f32.f16 %f69, %rs21;}


	bra.uni BB221_13;

BB221_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd25, %r48, 2;
add.s64 %rd24, %rd12, %rd25;

	ld.global.nc.b16 %rs19, [%rd24];

	
	{ cvt.f32.f16 %f69, %rs19;}



BB221_13:
add.s64 %rd6, %rd5, %rd23;
ld.global.u16 %rs23, [%rd6];

	{ cvt.f32.f16 %f38, %rs23;}


	fma.rn.f32 %f13, %f69, %f38, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB221_15;
bra.uni BB221_14;

BB221_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd32, %r57, 2;
add.s64 %rd31, %rd12, %rd32;

	ld.global.nc.b16 %rs26, [%rd31];

	
	{ cvt.f32.f16 %f70, %rs26;}


	bra.uni BB221_16;

BB221_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd30, %r53, 2;
add.s64 %rd29, %rd12, %rd30;

	ld.global.nc.b16 %rs24, [%rd29];

	
	{ cvt.f32.f16 %f70, %rs24;}



BB221_16:
add.s64 %rd34, %rd6, %rd23;
ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f41, %rs28;}


	fma.rn.f32 %f72, %f70, %f41, %f13;

BB221_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB221_3;

BB221_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd41, %r75, 4;
mov.u64 %rd42, partialSumExtern;
add.s64 %rd7, %rd42, %rd41;
st.shared.f32 [%rd7], %f72;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB221_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB221_26;

ld.shared.f32 %f45, [%rd7];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd43, %r84, 4;
add.s64 %rd45, %rd42, %rd43;
ld.shared.f32 %f46, [%rd45];
add.f32 %f47, %f45, %f46;
st.shared.f32 [%rd7], %f47;

BB221_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB221_28;

ld.shared.f32 %f48, [%rd7];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd46, %r90, 4;
add.s64 %rd48, %rd42, %rd46;
ld.shared.f32 %f49, [%rd48];
add.f32 %f50, %f48, %f49;
st.shared.f32 [%rd7], %f50;

BB221_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB221_30;

ld.shared.f32 %f51, [%rd7];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd49, %r96, 4;
add.s64 %rd51, %rd42, %rd49;
ld.shared.f32 %f52, [%rd51];
add.f32 %f53, %f51, %f52;
st.shared.f32 [%rd7], %f53;

BB221_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB221_32;

ld.shared.f32 %f54, [%rd7];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd52, %r102, 4;
add.s64 %rd54, %rd42, %rd52;
ld.shared.f32 %f55, [%rd54];
add.f32 %f56, %f54, %f55;
st.shared.f32 [%rd7], %f56;

BB221_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB221_34;

ld.shared.f32 %f57, [%rd7];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd55, %r108, 4;
add.s64 %rd57, %rd42, %rd55;
ld.shared.f32 %f58, [%rd57];
add.f32 %f59, %f57, %f58;
st.shared.f32 [%rd7], %f59;

BB221_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB221_38;
bra.uni BB221_35;

BB221_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd58, %rd13;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.f32 %f61, [%rd1];
mul.wide.s32 %rd59, %r123, 2;
add.s64 %rd8, %rd58, %rd59;
mov.f32 %f73, 0f00000000;
setp.eq.f32	%p23, %f61, 0f00000000;
@%p23 bra BB221_37;

ld.global.u16 %rs34, [%rd8];

	{ cvt.f32.f16 %f62, %rs34;}


	ld.global.f32 %f63, [%rd1];
mul.f32 %f73, %f62, %f63;

BB221_37:
cvta.to.global.u64 %rd60, %rd9;
mul.wide.s32 %rd61, %r26, 4;
add.s64 %rd63, %rd42, %rd61;
ld.global.f32 %f64, [%rd60];
ld.shared.f32 %f65, [%rd63];
fma.rn.f32 %f66, %f65, %f64, %f73;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f66;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd8], %rs35;

BB221_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<26>;
.reg .f32 %f<52>;
.reg .b32 %r<109>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd3, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd7, [_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f32 %f50, 0f00000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB222_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB222_8;

mov.f32 %f50, 0f00000000;

BB222_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB222_5;
bra.uni BB222_4;

BB222_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB222_7;

BB222_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 2;
add.s64 %rd25, %rd3, %rd26;

	ld.global.nc.b16 %rs21, [%rd25];

	
	{ cvt.f32.f16 %f23, %rs21;}


	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 2;
add.s64 %rd28, %rd2, %rd27;
ld.global.u16 %rs23, [%rd28];

	{ cvt.f32.f16 %f24, %rs23;}


	fma.rn.f32 %f50, %f23, %f24, %f50;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB222_6;
bra.uni BB222_7;

BB222_4:
mul.wide.s32 %rd15, %r5, 2;
add.s64 %rd11, %rd3, %rd15;

	ld.global.nc.b16 %rs9, [%rd11];

	
	{ cvt.f32.f16 %f12, %rs9;}


	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd16, %r34, 2;
add.s64 %rd17, %rd2, %rd16;
ld.global.u16 %rs11, [%rd17];

	{ cvt.f32.f16 %f13, %rs11;}


	fma.rn.f32 %f20, %f12, %f13, %f50;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd18, %r35, 2;
add.s64 %rd12, %rd3, %rd18;

	ld.global.nc.b16 %rs12, [%rd12];

	
	{ cvt.f32.f16 %f14, %rs12;}


	mul.wide.s32 %rd19, %r17, 2;
add.s64 %rd20, %rd17, %rd19;
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f15, %rs14;}


	fma.rn.f32 %f21, %f14, %f15, %f20;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd21, %r36, 2;
add.s64 %rd13, %rd3, %rd21;

	ld.global.nc.b16 %rs15, [%rd13];

	
	{ cvt.f32.f16 %f16, %rs15;}


	add.s64 %rd22, %rd20, %rd19;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f17, %rs17;}


	fma.rn.f32 %f22, %f16, %f17, %f21;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 2;
add.s64 %rd14, %rd3, %rd23;

	ld.global.nc.b16 %rs18, [%rd14];

	
	{ cvt.f32.f16 %f18, %rs18;}


	add.s64 %rd24, %rd22, %rd19;
ld.global.u16 %rs20, [%rd24];

	{ cvt.f32.f16 %f19, %rs20;}


	fma.rn.f32 %f50, %f18, %f19, %f22;

BB222_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB222_3;

BB222_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd29, %r49, 4;
mov.u64 %rd30, partialSumExtern;
add.s64 %rd4, %rd30, %rd29;
st.shared.f32 [%rd4], %f50;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB222_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB222_11;

ld.shared.f32 %f25, [%rd4];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd31, %r58, 4;
add.s64 %rd33, %rd30, %rd31;
ld.shared.f32 %f26, [%rd33];
add.f32 %f27, %f25, %f26;
st.shared.f32 [%rd4], %f27;

BB222_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB222_13;

ld.shared.f32 %f28, [%rd4];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd34, %r64, 4;
add.s64 %rd36, %rd30, %rd34;
ld.shared.f32 %f29, [%rd36];
add.f32 %f30, %f28, %f29;
st.shared.f32 [%rd4], %f30;

BB222_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB222_15;

ld.shared.f32 %f31, [%rd4];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd37, %r70, 4;
add.s64 %rd39, %rd30, %rd37;
ld.shared.f32 %f32, [%rd39];
add.f32 %f33, %f31, %f32;
st.shared.f32 [%rd4], %f33;

BB222_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB222_17;

ld.shared.f32 %f34, [%rd4];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd40, %r76, 4;
add.s64 %rd42, %rd30, %rd40;
ld.shared.f32 %f35, [%rd42];
add.f32 %f36, %f34, %f35;
st.shared.f32 [%rd4], %f36;

BB222_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB222_19;

ld.shared.f32 %f37, [%rd4];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd43, %r82, 4;
add.s64 %rd45, %rd30, %rd43;
ld.shared.f32 %f38, [%rd45];
add.f32 %f39, %f37, %f38;
st.shared.f32 [%rd4], %f39;

BB222_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB222_21;

ld.shared.f32 %f40, [%rd4];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd46, %r88, 4;
add.s64 %rd48, %rd30, %rd46;
ld.shared.f32 %f41, [%rd48];
add.f32 %f42, %f40, %f41;
st.shared.f32 [%rd4], %f42;

BB222_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB222_25;
bra.uni BB222_22;

BB222_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd49, %rd10;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.f32 %f44, [%rd1];
mul.wide.s32 %rd50, %r103, 2;
add.s64 %rd5, %rd49, %rd50;
mov.f32 %f51, 0f00000000;
setp.eq.f32	%p19, %f44, 0f00000000;
@%p19 bra BB222_24;

ld.global.u16 %rs24, [%rd5];

	{ cvt.f32.f16 %f45, %rs24;}


	ld.global.f32 %f46, [%rd1];
mul.f32 %f51, %f45, %f46;

BB222_24:
cvta.to.global.u64 %rd51, %rd6;
mul.wide.s32 %rd52, %r23, 4;
add.s64 %rd54, %rd30, %rd52;
ld.global.f32 %f47, [%rd51];
ld.shared.f32 %f48, [%rd54];
fma.rn.f32 %f49, %f48, %f47, %f51;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f49;
mov.b16 %rs25, %temp;
}
st.global.u16 [%rd5], %rs25;

BB222_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<36>;
.reg .f32 %f<77>;
.reg .b32 %r<135>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd13, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f32 %f75, 0f00000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB223_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB223_23;

mov.f32 %f75, 0f00000000;

BB223_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB223_17;
bra.uni BB223_4;

BB223_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB223_22;

BB223_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB223_20;
bra.uni BB223_19;

BB223_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd38, %r63, 2;
add.s64 %rd37, %rd12, %rd38;

	ld.global.nc.b16 %rs31, [%rd37];

	
	{ cvt.f32.f16 %f74, %rs31;}


	bra.uni BB223_21;

BB223_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd36, %r59, 2;
add.s64 %rd35, %rd12, %rd36;

	ld.global.nc.b16 %rs29, [%rd35];

	
	{ cvt.f32.f16 %f74, %rs29;}



BB223_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd39, %r68, 2;
add.s64 %rd40, %rd2, %rd39;
ld.global.u16 %rs33, [%rd40];

	{ cvt.f32.f16 %f44, %rs33;}


	fma.rn.f32 %f75, %f74, %f44, %f75;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB223_18;
bra.uni BB223_22;

BB223_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB223_6;
bra.uni BB223_5;

BB223_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd17, %r37, 2;
add.s64 %rd16, %rd12, %rd17;

	ld.global.nc.b16 %rs11, [%rd16];

	
	{ cvt.f32.f16 %f70, %rs11;}


	bra.uni BB223_7;

BB223_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd15, %r33, 2;
add.s64 %rd14, %rd12, %rd15;

	ld.global.nc.b16 %rs9, [%rd14];

	
	{ cvt.f32.f16 %f70, %rs9;}



BB223_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 2;
add.s64 %rd4, %rd2, %rd18;
ld.global.u16 %rs13, [%rd4];

	{ cvt.f32.f16 %f32, %rs13;}


	fma.rn.f32 %f5, %f70, %f32, %f75;
add.s32 %r7, %r6, 1;
@%p4 bra BB223_9;
bra.uni BB223_8;

BB223_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 2;
add.s64 %rd21, %rd12, %rd22;

	ld.global.nc.b16 %rs16, [%rd21];

	
	{ cvt.f32.f16 %f71, %rs16;}


	bra.uni BB223_10;

BB223_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 2;
add.s64 %rd19, %rd12, %rd20;

	ld.global.nc.b16 %rs14, [%rd19];

	
	{ cvt.f32.f16 %f71, %rs14;}



BB223_10:
mul.wide.s32 %rd23, %r20, 2;
add.s64 %rd5, %rd4, %rd23;
ld.global.u16 %rs18, [%rd5];

	{ cvt.f32.f16 %f35, %rs18;}


	fma.rn.f32 %f9, %f71, %f35, %f5;
add.s32 %r8, %r6, 2;
@%p4 bra BB223_12;
bra.uni BB223_11;

BB223_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd27, %r52, 2;
add.s64 %rd26, %rd12, %rd27;

	ld.global.nc.b16 %rs21, [%rd26];

	
	{ cvt.f32.f16 %f72, %rs21;}


	bra.uni BB223_13;

BB223_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd25, %r48, 2;
add.s64 %rd24, %rd12, %rd25;

	ld.global.nc.b16 %rs19, [%rd24];

	
	{ cvt.f32.f16 %f72, %rs19;}



BB223_13:
add.s64 %rd6, %rd5, %rd23;
ld.global.u16 %rs23, [%rd6];

	{ cvt.f32.f16 %f38, %rs23;}


	fma.rn.f32 %f13, %f72, %f38, %f9;
add.s32 %r9, %r6, 3;
@%p4 bra BB223_15;
bra.uni BB223_14;

BB223_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd32, %r57, 2;
add.s64 %rd31, %rd12, %rd32;

	ld.global.nc.b16 %rs26, [%rd31];

	
	{ cvt.f32.f16 %f73, %rs26;}


	bra.uni BB223_16;

BB223_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd30, %r53, 2;
add.s64 %rd29, %rd12, %rd30;

	ld.global.nc.b16 %rs24, [%rd29];

	
	{ cvt.f32.f16 %f73, %rs24;}



BB223_16:
add.s64 %rd34, %rd6, %rd23;
ld.global.u16 %rs28, [%rd34];

	{ cvt.f32.f16 %f41, %rs28;}


	fma.rn.f32 %f75, %f73, %f41, %f13;

BB223_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB223_3;

BB223_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd41, %r75, 4;
mov.u64 %rd42, partialSumExtern;
add.s64 %rd7, %rd42, %rd41;
st.shared.f32 [%rd7], %f75;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB223_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB223_26;

ld.shared.f32 %f45, [%rd7];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd43, %r84, 4;
add.s64 %rd45, %rd42, %rd43;
ld.shared.f32 %f46, [%rd45];
add.f32 %f47, %f45, %f46;
st.shared.f32 [%rd7], %f47;

BB223_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB223_28;

ld.shared.f32 %f48, [%rd7];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd46, %r90, 4;
add.s64 %rd48, %rd42, %rd46;
ld.shared.f32 %f49, [%rd48];
add.f32 %f50, %f48, %f49;
st.shared.f32 [%rd7], %f50;

BB223_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB223_30;

ld.shared.f32 %f51, [%rd7];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd49, %r96, 4;
add.s64 %rd51, %rd42, %rd49;
ld.shared.f32 %f52, [%rd51];
add.f32 %f53, %f51, %f52;
st.shared.f32 [%rd7], %f53;

BB223_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB223_32;

ld.shared.f32 %f54, [%rd7];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd52, %r102, 4;
add.s64 %rd54, %rd42, %rd52;
ld.shared.f32 %f55, [%rd54];
add.f32 %f56, %f54, %f55;
st.shared.f32 [%rd7], %f56;

BB223_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB223_34;

ld.shared.f32 %f57, [%rd7];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd55, %r108, 4;
add.s64 %rd57, %rd42, %rd55;
ld.shared.f32 %f58, [%rd57];
add.f32 %f59, %f57, %f58;
st.shared.f32 [%rd7], %f59;

BB223_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB223_36;

ld.shared.f32 %f60, [%rd7];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd58, %r114, 4;
add.s64 %rd60, %rd42, %rd58;
ld.shared.f32 %f61, [%rd60];
add.f32 %f62, %f60, %f61;
st.shared.f32 [%rd7], %f62;

BB223_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB223_40;
bra.uni BB223_37;

BB223_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd61, %rd13;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.f32 %f64, [%rd1];
mul.wide.s32 %rd62, %r129, 2;
add.s64 %rd8, %rd61, %rd62;
mov.f32 %f76, 0f00000000;
setp.eq.f32	%p24, %f64, 0f00000000;
@%p24 bra BB223_39;

ld.global.u16 %rs34, [%rd8];

	{ cvt.f32.f16 %f65, %rs34;}


	ld.global.f32 %f66, [%rd1];
mul.f32 %f76, %f65, %f66;

BB223_39:
cvta.to.global.u64 %rd63, %rd9;
mul.wide.s32 %rd64, %r26, 4;
add.s64 %rd66, %rd42, %rd64;
ld.global.f32 %f67, [%rd63];
ld.shared.f32 %f68, [%rd66];
fma.rn.f32 %f69, %f68, %f67, %f76;
{
.reg .b16 %temp;
cvt.rn.f16.f32 %temp, %f69;
mov.b16 %rs35, %temp;
}
st.global.u16 [%rd8], %rs35;

BB223_40:
ret;
}


