
---------- Begin Simulation Statistics ----------
final_tick                                28106187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                9019484                       # Number of bytes of host memory used
host_op_rate                                      383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20108.91                       # Real time elapsed on the host
host_tick_rate                                1090036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7501296                       # Number of instructions simulated
sim_ops                                       7708152                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021919                       # Number of seconds simulated
sim_ticks                                 21919438125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.828080                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41775                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53676                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                517                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4674                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1192                       # Number of indirect misses.
system.cpu.branchPred.lookups                   93774                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15473                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      570557                       # Number of instructions committed
system.cpu.committedOps                        611743                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.601887                       # CPI: cycles per instruction
system.cpu.discardedOps                         12289                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             406497                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44569                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          779804                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384336                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      416                       # number of quiesce instructions executed
system.cpu.numCycles                          1484525                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       416                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  444305     72.63%     72.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1233      0.20%     72.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100374     16.41%     89.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 65831     10.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   611743                       # Class of committed instruction
system.cpu.quiesceCycles                     33586576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          704721                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1623                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149481                       # Transaction distribution
system.membus.trans_dist::ReadResp             150230                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          368                       # Transaction distribution
system.membus.trans_dist::CleanEvict              287                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           431                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13650403                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217598                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012126                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217566     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      32      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              217598                       # Request fanout histogram
system.membus.reqLayer6.occupancy           530383130                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9158625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              707765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1730375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8619755                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          898829164                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1599000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2989858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       747464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3737322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       747464                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2989858                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3737322                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3737322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3737322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7474644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       954370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1120518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15269892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17821587                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1706446250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1263086                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          880                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.respLayer18.occupancy     26112000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    776193000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          3.5                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    175612596                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.8                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       603000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       356125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        28125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      9568839                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        33375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      3590625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      3964625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1312785113                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          6.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      1058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy    129080000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3624000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        14125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        67750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     47505932                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        23000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        32625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7350274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8969573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14949288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4484786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5979715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34383363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5979715                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4484786                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10464502                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8969573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14949288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10464502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10464502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44847865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4484786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10464502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14949288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4484786                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1542010                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6026797                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4484786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14949288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1542010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20976085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       395266                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       423518                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       247921                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       247921    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       247921                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    563089755                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      2048000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      2644000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     31869000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    771074000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          3.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2013655996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17939146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44847865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2076443006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44847865                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44910458                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89758323                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2058503860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62849604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44847865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2166201329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4761601                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20929004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    846129901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    158462456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2989858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1028511218                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    490336656                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    478377408                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    968714065                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20929004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1336466557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    636839864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2989858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1997225282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          318                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       928491                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72995                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1001486                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       928491                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       928491                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       928491                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72995                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1001486                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9175044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9577512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       143361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15011881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    418580255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1542010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1807346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             436941492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1074480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17939146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    158462456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5979715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       747464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184203262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1074480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32951027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    577042711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5979715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       747464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1542010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1807346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            621144754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    197365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006364494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273138                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63088                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4971482065                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8892838315                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33279.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59529.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58601                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149655                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.211863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.661699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.576289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          488      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          424      2.89%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          237      1.62%      7.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          201      1.37%      9.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          292      1.99%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.27%     12.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          170      1.16%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          274      1.87%     15.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12379     84.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     485.051948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1278.420505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           258     83.77%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.32%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.97%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           10      3.25%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.32%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.32%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.65%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.32%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.32%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      4.55%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.65%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      1.95%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     204.837662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.163440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    375.160977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            185     60.06%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            51     16.56%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.32%     76.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.62%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.32%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.97%     79.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.65%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.97%     81.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.65%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     82.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.32%     82.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.32%     83.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.32%     83.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.32%     83.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.97%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           47     15.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           308                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9560640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4037760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9577512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       436.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    436.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21919298125                       # Total gap between requests
system.mem_ctrls.avgGap                     103030.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9157892                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15011881.149667927995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 417797753.198566555977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1542010.329245152650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1792746.683373299427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1129955.971442128299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17939145.965220768005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 158412819.717293739319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5979715.321740255691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 747464.415217531961                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       143361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    310728835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8512100280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43632080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26377120                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24923321330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29615689740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 326091171755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1813523125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21138550750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60359.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59375.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82324.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42612.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  67726416.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4820262.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6008460.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    885509.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82572463.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7232623.650000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5047870.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        271744893.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87701563.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209863413.899983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     99422117.662486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     345900907.500003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1026913390.762522                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.849440                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18114679605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1185870000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2621383895                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 832                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     50461021.634615                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    242371638.932304                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          416    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       323000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7114402500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20991785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       192147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           192147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       192147                       # number of overall hits
system.cpu.icache.overall_hits::total          192147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13813125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13813125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13813125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13813125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       192465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       192465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       192465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       192465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001652                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13314750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13314750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13314750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13314750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.283019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.283019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.283019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.283019                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       192147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          192147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13813125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13813125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       192465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       192465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13314750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13314750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.283019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.283019                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.668779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              691888                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6233.225225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.668779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            385248                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           385248                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161970                       # number of overall hits
system.cpu.dcache.overall_hits::total          161970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            835                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          835                       # number of overall misses
system.cpu.dcache.overall_misses::total           835                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62750625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62750625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62750625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62750625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162805                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005129                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75150.449102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75150.449102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75150.449102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75150.449102                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          368                       # number of writebacks
system.cpu.dcache.writebacks::total               368                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47678875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47678875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47678875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47678875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9604250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9604250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003956                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74035.520186                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74035.520186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74035.520186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74035.520186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.490240                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.490240                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    544                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76010.416667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76010.416667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32116125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32116125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9604250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9604250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74515.371230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74515.371230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.072398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.072398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29914125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29914125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74228.598015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74228.598015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15562750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15562750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73064.553991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73064.553991                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           436.613363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              159125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            292.509191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   436.613363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.852760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            651864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           651864                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28106187500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28106273125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                9019484                       # Number of bytes of host memory used
host_op_rate                                      383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20109.01                       # Real time elapsed on the host
host_tick_rate                                1090035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7501305                       # Number of instructions simulated
sim_ops                                       7708167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021920                       # Number of seconds simulated
sim_ticks                                 21919523750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.826006                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41777                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53680                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                518                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4676                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             53620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7330                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1192                       # Number of indirect misses.
system.cpu.branchPred.lookups                   93780                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15475                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      570566                       # Number of instructions committed
system.cpu.committedOps                        611758                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.602086                       # CPI: cycles per instruction
system.cpu.discardedOps                         12296                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             406514                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            44572                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          779897                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.384307                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      416                       # number of quiesce instructions executed
system.cpu.numCycles                          1484662                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       416                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  444313     72.63%     72.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1233      0.20%     72.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100380     16.41%     89.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 65831     10.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   611758                       # Class of committed instruction
system.cpu.quiesceCycles                     33586576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          704765                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149481                       # Transaction distribution
system.membus.trans_dist::ReadResp             150231                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          369                       # Transaction distribution
system.membus.trans_dist::CleanEvict              287                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           432                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13650531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217599                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012126                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217567     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      32      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              217599                       # Request fanout histogram
system.membus.reqLayer6.occupancy           530390130                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9158625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              707765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1730375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8625505                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          898829164                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1599000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2989846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       747461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3737307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       747461                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2989846                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3737307                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3737307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3737307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7474615                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       954370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1120518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15269892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17821587                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1706446250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          1263086                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          880                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             5                       # Max queue length
system.acctest.local_bus.respLayer18.occupancy     26112000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    776193000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          3.5                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    175612596                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.8                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       603000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       356125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        28125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy      9568839                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        33375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy      3590625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      3964625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1312785113                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          6.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      1058000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy    129080000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      3624000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        14125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy        67750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     47505932                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        23000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        32625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7350274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8969538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14949230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4484769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5979692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34383229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5979692                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4484769                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10464461                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8969538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14949230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10464461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10464461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44847690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4484769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10464461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14949230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4484769                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1542004                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6026773                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4484769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14949230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1542004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20976003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       395266                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       423518                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       247921                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       247921    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       247921                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    563089755                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      2048000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      2644000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     31869000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    771074000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          3.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2013648130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17939076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44847690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2076434895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44847690                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44910282                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89757972                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2058495819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62849358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44847690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2166192867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4761601                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20928922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    846126595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    158461837                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2989846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1028507200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    490334741                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    478375540                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    968710280                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20928922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1336461336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    636837377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2989846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1997217481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          318                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       928487                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72994                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1001482                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       928487                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       928487                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       928487                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72994                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1001482                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9175044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9577576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       143361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15011823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    418578620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1542004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1810258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             436942705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1077396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17939076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    158461837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5979692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       747461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184205462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1077396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32950898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    577040457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5979692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       747461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1542004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1810258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            621148167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    197365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006364494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          308                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          308                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63089                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4971482065                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8892864565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33279.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59529.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58601                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.211863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.661699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.576289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          488      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          424      2.89%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          237      1.62%      7.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          201      1.37%      9.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          292      1.99%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.27%     12.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          170      1.16%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          274      1.87%     15.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12379     84.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     485.051948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1278.420505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           258     83.77%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.32%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.97%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           10      3.25%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.32%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.32%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.65%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.32%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.32%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      4.55%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.65%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      1.95%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     204.837662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.163440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    375.160977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            185     60.06%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            51     16.56%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             1      0.32%     76.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.62%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.32%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.97%     79.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.65%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.97%     81.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.65%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     82.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.32%     82.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.32%     83.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.32%     83.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.32%     83.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.97%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           47     15.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           308                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9560704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4037760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9577576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       436.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    436.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21919553125                       # Total gap between requests
system.mem_ctrls.avgGap                     103030.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9157892                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15011822.508233100176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 417796121.140633821487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1542004.305636430625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1795659.451770707499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1129951.557455713395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17939075.888909310102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 158412200.903771907091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5979691.962969770655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 747461.495371221332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       143361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    310728835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8512100280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43632080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26403370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24923321330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29615689740                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 326091171755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1813523125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21138550750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60359.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59375.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82324.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42586.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  67542876.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4820262.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6008460.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    885509.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82572463.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7232623.650000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5047870.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        271746712.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87701563.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209863413.899983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     99424448.999986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     345900907.500003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1026917540.850022                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.849446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18114679605                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1185870000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2621469520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 832                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     50461021.634615                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    242371638.932304                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          416    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       323000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             416                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7114488125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  20991785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       192159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           192159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       192159                       # number of overall hits
system.cpu.icache.overall_hits::total          192159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13813125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13813125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13813125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13813125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       192477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       192477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       192477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       192477                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001652                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13314750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13314750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13314750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13314750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41870.283019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41870.283019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41870.283019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41870.283019                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       192159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          192159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13813125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13813125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       192477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       192477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13314750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13314750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001652                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41870.283019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41870.283019                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.668796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2379531                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4138.314783                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.668796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            385272                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           385272                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161974                       # number of overall hits
system.cpu.dcache.overall_hits::total          161974                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          836                       # number of overall misses
system.cpu.dcache.overall_misses::total           836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     62810625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62810625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     62810625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62810625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162810                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005135                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005135                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75132.326555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75132.326555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75132.326555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75132.326555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          369                       # number of writebacks
system.cpu.dcache.writebacks::total               369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47737500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47737500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9604250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9604250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003962                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74011.627907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74011.627907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74011.627907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74011.627907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2130.490240                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2130.490240                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32896500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32896500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75973.441109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75973.441109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32174750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32174750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9604250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9604250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74478.587963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74478.587963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21729.072398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21729.072398                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29914125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29914125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74228.598015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74228.598015                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15562750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15562750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73064.553991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73064.553991                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           436.613396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              313002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               990                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            316.163636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   436.613396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.852761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            651885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           651885                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28106273125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
