; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 6
2 input 1 iDecode
3 sort bitvec 1
4 input 3 iEXU_Cond
5 input 1 iEXU_Dest
6 sort bitvec 32
7 input 6 iEXU_ResData
8 input 3 iMAU_Cond
9 input 6 iMAU_Data
10 input 1 iMAU_Dest
11 input 1 iRegA
12 input 1 iRegB
13 input 3 iResetn
14 input 3 iStep_EXU
15 input 3 iStep_MAU
16 input 3 iStep_WB
17 input 3 iWork_EXU
18 input 3 iWork_MAU
19 input 3 iWork_WB
20 input 3 sys_clk
21 sort bitvec 2
22 const 21 00
23 const 21 01
24 const 1 000000
25 state 1 RegA
26 init 1 25 24
27 slice 3 25 5 5
28 const 3 1
29 eq 3 27 28
30 state 1 WBp_add
31 init 1 30 24
32 eq 3 25 30
33 and 3 29 32
34 const 3 0
35 state 3 LWork_WB
36 init 3 35 34
37 eq 3 35 28
38 and 3 33 37
39 state 3 WBp_Cond
40 init 3 39 34
41 eq 3 39 28
42 and 3 38 41
43 sort bitvec 5
44 slice 43 25 4 0
45 const 43 11111
46 neq 3 44 45
47 and 3 42 46
48 ite 21 47 23 22
49 const 21 10
50 eq 3 27 28
51 state 1 MAU_Dest
52 init 1 51 24
53 eq 3 25 51
54 and 3 50 53
55 state 3 MAU_Cond
56 init 3 55 34
57 eq 3 55 28
58 and 3 54 57
59 state 3 LWork_MAU
60 init 3 59 34
61 eq 3 59 28
62 and 3 58 61
63 neq 3 44 45
64 and 3 62 63
65 ite 21 64 49 48
66 const 21 11
67 eq 3 27 28
68 state 1 EXU_Dest
69 init 1 68 24
70 eq 3 25 68
71 and 3 67 70
72 state 3 EXUp_data_source
73 init 3 72 34
74 neq 3 72 28
75 and 3 71 74
76 state 3 EXU_Cond
77 init 3 76 34
78 eq 3 76 28
79 and 3 75 78
80 state 3 LWork_EXU
81 init 3 80 34
82 eq 3 80 28
83 and 3 79 82
84 neq 3 44 45
85 and 3 83 84
86 ite 21 85 66 65
87 eq 3 86 49
88 not 3 87
89 const 6 00000000000000000000000000000000
90 state 6 EXU_ResData
91 init 6 90 89
92 state 6 MAU_Data
93 init 6 92 89
94 eq 3 86 49
95 ite 6 94 92 90
96 state 6 WBp_Data
97 init 6 96 89
98 eq 3 86 22
99 ite 6 98 89 96
100 eq 3 86 23
101 or 3 100 98
102 ite 6 101 99 95
103 eq 3 44 45
104 ite 6 103 89 102
105 slice 1 104 31 26
106 slice 1 90 31 26
107 eq 3 105 106
108 or 3 88 107
109 not 3 108
110 not 3 109
111 output 110 prop_neg
112 not 3 109
113 and 3 28 112
114 bad 113
115 state 1 Decode
116 init 1 115 24
117 state 3 LStep_EXU
118 init 3 117 34
119 input 3
120 uext 3 119 0 LStep_MAU
121 state 3 LStep_WB
122 init 3 121 34
123 input 3
124 uext 3 123 0 MAUp_RPCC
125 input 1
126 uext 1 125 0 RegB
127 input 3
128 uext 3 127 0 Resetn
129 uext 21 86 0 SEL_A
130 input 21
131 uext 21 130 0 SEL_B
132 input 3
133 uext 3 132 0 WBp_RPCC
134 uext 6 104 0 dOpd1
135 input 6
136 uext 6 135 0 dOpd2
137 input 3
138 uext 3 137 0 dWait_for_data
139 uext 3 109 0 prop
140 next 1 25 11
141 ite 1 121 51 30
142 next 1 30 141
143 next 3 35 19
144 ite 3 121 55 39
145 next 3 39 144
146 next 1 51 10
147 next 3 55 8
148 next 3 59 18
149 next 1 68 5
150 slice 3 115 5 5
151 slice 3 115 2 2
152 and 3 150 151
153 slice 3 115 0 0
154 not 3 153
155 and 3 152 154
156 ite 3 117 155 72
157 next 3 72 156
158 next 3 76 4
159 next 3 80 17
160 next 6 90 7
161 next 6 92 9
162 ite 6 121 92 96
163 next 6 96 162
164 next 1 115 2
165 next 3 117 14
166 next 3 121 16
; end of yosys output
