--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M2.twx CNC2_22A_M2.ncd -o CNC2_22A_M2.twr CNC2_22A_M2.pcf -ucf
CNC2_22A_M2.ucf

Design file:              CNC2_22A_M2.ncd
Physical constraint file: CNC2_22A_M2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 385104875 paths analyzed, 13914 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.654ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X24Y28.B6), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.646ns (Levels of Logic = 7)
  Clock Path Skew:      1.729ns (1.318 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X20Y25.D3      net (fanout=9)        1.668   AddressDecoderCS0n
    SLICE_X20Y25.DMUX    Tilo                  0.251   N109
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X21Y25.A1      net (fanout=1)        0.463   N117
    SLICE_X21Y25.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT140
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X11Y32.D3      net (fanout=25)       2.067   CNC2_22A/spi_dac_Select
    SLICE_X11Y32.D       Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713_SW0
    SLICE_X20Y20.B3      net (fanout=1)        1.744   N1352
    SLICE_X20Y20.B       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X20Y20.D1      net (fanout=2)        0.449   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
    SLICE_X20Y20.CMUX    Topdc                 0.338   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X24Y28.B6      net (fanout=1)        0.791   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X24Y28.CLK     Tas                   0.341   CNC2_22A/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT724
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     10.646ns (2.303ns logic, 8.343ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.554ns (Levels of Logic = 7)
  Clock Path Skew:      1.729ns (1.318 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X20Y25.D3      net (fanout=9)        1.668   AddressDecoderCS0n
    SLICE_X20Y25.DMUX    Tilo                  0.251   N109
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X21Y25.A1      net (fanout=1)        0.463   N117
    SLICE_X21Y25.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT140
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X11Y32.D3      net (fanout=25)       2.067   CNC2_22A/spi_dac_Select
    SLICE_X11Y32.D       Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713_SW0
    SLICE_X20Y20.B3      net (fanout=1)        1.744   N1352
    SLICE_X20Y20.B       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X20Y20.C4      net (fanout=2)        0.352   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
    SLICE_X20Y20.CMUX    Tilo                  0.343   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719_G
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X24Y28.B6      net (fanout=1)        0.791   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X24Y28.CLK     Tas                   0.341   CNC2_22A/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT724
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     10.554ns (2.308ns logic, 8.246ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.389ns (Levels of Logic = 6)
  Clock Path Skew:      1.729ns (1.318 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X20Y21.A2      net (fanout=9)        2.213   AddressDecoderCS0n
    SLICE_X20Y21.A       Tilo                  0.205   CNC2_22A/RemoteIO_Partition_2/NBusStop/m_XmtDataIn_43
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_ioEnc_Select111
    SLICE_X20Y21.B4      net (fanout=18)       0.397   CNC2_22A/LocalBusBridge_1/Mmux_m_ioEnc_Select11
    SLICE_X20Y21.BMUX    Tilo                  0.251   CNC2_22A/RemoteIO_Partition_2/NBusStop/m_XmtDataIn_43
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_ioEnc_Select12
    SLICE_X20Y20.B5      net (fanout=2)        0.388   CNC2_22A/ioEnc_Select
    SLICE_X20Y20.B       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X20Y20.D1      net (fanout=2)        0.449   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
    SLICE_X20Y20.CMUX    Topdc                 0.338   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X24Y28.B6      net (fanout=1)        0.791   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X24Y28.CLK     Tas                   0.341   CNC2_22A/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT724
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (1.990ns logic, 5.399ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (SLICE_X36Y14.D2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.433ns (Levels of Logic = 5)
  Clock Path Skew:      1.726ns (1.315 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C3      net (fanout=19)       1.259   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C       Tilo                  0.259   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X35Y43.B3      net (fanout=7)        0.763   AddressDecoderCS2n
    SLICE_X35Y43.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X33Y29.A4      net (fanout=16)       1.704   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X33Y29.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst1
    SLICE_X26Y16.B3      net (fanout=51)       2.788   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X26Y16.B       Tilo                  0.203   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X36Y14.D2      net (fanout=3)        1.207   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X36Y14.CLK     Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                      9.433ns (1.712ns logic, 7.721ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.399ns (Levels of Logic = 5)
  Clock Path Skew:      1.726ns (1.315 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y32.C3      net (fanout=9)        1.734   AddressDecoderCS0n
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X33Y29.A5      net (fanout=16)       0.797   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X33Y29.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst1
    SLICE_X26Y16.B3      net (fanout=51)       2.788   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X26Y16.B       Tilo                  0.203   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X36Y14.D2      net (fanout=3)        1.207   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X36Y14.CLK     Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                      9.399ns (1.712ns logic, 7.687ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.368ns (Levels of Logic = 5)
  Clock Path Skew:      1.726ns (1.315 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y32.C3      net (fanout=9)        1.734   AddressDecoderCS0n
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X35Y32.A2      net (fanout=16)       0.450   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X35Y32.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst1
    SLICE_X26Y16.B5      net (fanout=58)       3.104   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X26Y16.B       Tilo                  0.203   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       CNC2_22A/IBit_Latch_Partition_1/Madd_iBus_Data[7]_iBus_Data[9]_add_43_OUT_xor<7>11
    SLICE_X36Y14.D2      net (fanout=3)        1.207   CNC2_22A/IBit_Latch_Partition_1/iBus_Data[7]_iBus_Data[9]_add_43_OUT<7>
    SLICE_X36Y14.CLK     Tas                   0.341   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<7>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<0><7>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_7
    -------------------------------------------------  ---------------------------
    Total                                      9.368ns (1.712ns logic, 7.656ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3 (SLICE_X2Y30.DX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.266ns (Levels of Logic = 3)
  Clock Path Skew:      1.909ns (1.498 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y32.C3      net (fanout=9)        1.734   AddressDecoderCS0n
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y28.B3      net (fanout=16)       0.718   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X2Y30.DX       net (fanout=58)       4.399   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X2Y30.CLK      Tdick                 0.086   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<3>
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3
    -------------------------------------------------  ---------------------------
    Total                                      9.266ns (1.254ns logic, 8.012ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.204ns (Levels of Logic = 2)
  Clock Path Skew:      1.901ns (1.498 - -0.403)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y32.C1      net (fanout=3)        3.092   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y28.B3      net (fanout=16)       0.718   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X2Y30.DX       net (fanout=58)       4.399   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X2Y30.CLK      Tdick                 0.086   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<3>
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3
    -------------------------------------------------  ---------------------------
    Total                                      9.204ns (0.995ns logic, 8.209ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.965ns (Levels of Logic = 3)
  Clock Path Skew:      1.909ns (1.498 - -0.411)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C3      net (fanout=19)       1.259   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C       Tilo                  0.259   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X35Y43.B3      net (fanout=7)        0.763   AddressDecoderCS2n
    SLICE_X35Y43.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X37Y28.B5      net (fanout=16)       1.290   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X2Y30.DX       net (fanout=58)       4.399   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X2Y30.CLK      Tdick                 0.086   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value<3>
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC2Value_3
    -------------------------------------------------  ---------------------------
    Total                                      8.965ns (1.254ns logic, 7.711ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (SLICE_X32Y29.B4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Clock Path Skew:      1.418ns (1.137 - -0.281)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11
    SLICE_X32Y29.A1      net (fanout=1)        1.181   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
    SLICE_X32Y29.A       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X32Y29.B4      net (fanout=50)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X32Y29.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[43]_ISTOP_DataIn[11]_MUX_642_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.461ns logic, 1.378ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 3)
  Clock Path Skew:      1.409ns (1.137 - -0.272)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y34.D5      net (fanout=3)        0.954   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_DataIn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X32Y29.A6      net (fanout=16)       0.539   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X32Y29.A       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X32Y29.B4      net (fanout=50)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X32Y29.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[43]_ISTOP_DataIn[11]_MUX_642_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.603ns logic, 1.690ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 3)
  Clock Path Skew:      1.339ns (1.137 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y34.D4      net (fanout=19)       1.012   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_DataIn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X32Y29.A6      net (fanout=16)       0.539   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X32Y29.A       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X32Y29.B4      net (fanout=50)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X32Y29.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[43]_ISTOP_DataIn[11]_MUX_642_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_43
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.603ns logic, 1.748ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59 (SLICE_X32Y29.B4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.908ns (Levels of Logic = 2)
  Clock Path Skew:      1.418ns (1.137 - -0.281)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11
    SLICE_X32Y29.A1      net (fanout=1)        1.181   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
    SLICE_X32Y29.A       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X32Y29.B4      net (fanout=50)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X32Y29.CLK     Tah         (-Th)    -0.190   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[59]_ISTOP_DataIn[11]_MUX_658_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.530ns logic, 1.378ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 3)
  Clock Path Skew:      1.409ns (1.137 - -0.272)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y34.D5      net (fanout=3)        0.954   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_DataIn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X32Y29.A6      net (fanout=16)       0.539   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X32Y29.A       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X32Y29.B4      net (fanout=50)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X32Y29.CLK     Tah         (-Th)    -0.190   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[59]_ISTOP_DataIn[11]_MUX_658_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.672ns logic, 1.690ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.420ns (Levels of Logic = 3)
  Clock Path Skew:      1.339ns (1.137 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y34.D4      net (fanout=19)       1.012   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_DataIn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X32Y29.A6      net (fanout=16)       0.539   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X32Y29.A       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst1
    SLICE_X32Y29.B4      net (fanout=50)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X32Y29.CLK     Tah         (-Th)    -0.190   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[59]_ISTOP_DataIn[11]_MUX_658_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_59
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.672ns logic, 1.748ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39 (SLICE_X33Y28.B5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 2)
  Clock Path Skew:      1.400ns (1.136 - -0.264)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y49.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_7
    SLICE_X33Y28.A2      net (fanout=1)        1.167   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<7>
    SLICE_X33Y28.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst1
    SLICE_X33Y28.B5      net (fanout=55)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X33Y28.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[39]_ISTOP_DataIn[7]_MUX_646_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.511ns logic, 1.382ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 3)
  Clock Path Skew:      1.408ns (1.136 - -0.272)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y34.D5      net (fanout=3)        0.954   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X36Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_DataIn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X33Y28.A1      net (fanout=16)       0.887   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X33Y28.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst1
    SLICE_X33Y28.B5      net (fanout=55)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X33Y28.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[39]_ISTOP_DataIn[7]_MUX_646_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.651ns logic, 2.056ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 3)
  Clock Path Skew:      1.338ns (1.136 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y34.D4      net (fanout=19)       1.012   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X36Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_DataIn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X33Y28.A1      net (fanout=16)       0.887   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X33Y28.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst1
    SLICE_X33Y28.B5      net (fanout=55)       0.215   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X33Y28.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[39]_ISTOP_DataIn[7]_MUX_646_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_39
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.651ns logic, 2.114ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 651485 paths analyzed, 13574 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.096ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3 (SLICE_X7Y62.D4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.064ns (0.596 - 0.532)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y32.C3      net (fanout=9)        1.734   AddressDecoderCS0n
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y28.B3      net (fanout=16)       0.718   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X7Y62.D4       net (fanout=58)       6.797   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X7Y62.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<28>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3
    -------------------------------------------------  ---------------------------
    Total                                     11.900ns (1.490ns logic, 10.410ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.056ns (0.596 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y32.C1      net (fanout=3)        3.092   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y28.B3      net (fanout=16)       0.718   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X7Y62.D4       net (fanout=58)       6.797   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X7Y62.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<28>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3
    -------------------------------------------------  ---------------------------
    Total                                     11.838ns (1.231ns logic, 10.607ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.599ns (Levels of Logic = 4)
  Clock Path Skew:      0.064ns (0.596 - 0.532)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C3      net (fanout=19)       1.259   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C       Tilo                  0.259   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X35Y43.B3      net (fanout=7)        0.763   AddressDecoderCS2n
    SLICE_X35Y43.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X37Y28.B5      net (fanout=16)       1.290   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X7Y62.D4       net (fanout=58)       6.797   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X7Y62.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<28>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_3
    -------------------------------------------------  ---------------------------
    Total                                     11.599ns (1.490ns logic, 10.109ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y28.DIA24), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.507 - 0.532)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C3      net (fanout=19)       1.259   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C       Tilo                  0.259   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X35Y43.B3      net (fanout=7)        0.763   AddressDecoderCS2n
    SLICE_X35Y43.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X33Y28.C1      net (fanout=16)       1.859   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X33Y28.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst1
    SLICE_X45Y59.B4      net (fanout=54)       5.378   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X45Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>LogicTrst1
    RAMB16_X2Y28.DIA24   net (fanout=1)        0.740   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>
    RAMB16_X2Y28.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.726ns (1.727ns logic, 9.999ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.619ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.507 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B1      net (fanout=3)        2.174   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y43.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X33Y28.C1      net (fanout=16)       1.859   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X33Y28.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst1
    SLICE_X45Y59.B4      net (fanout=54)       5.378   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X45Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>LogicTrst1
    RAMB16_X2Y28.DIA24   net (fanout=1)        0.740   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>
    RAMB16_X2Y28.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.619ns (1.468ns logic, 10.151ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.507 - 0.532)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y32.C3      net (fanout=9)        1.734   AddressDecoderCS0n
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X33Y28.C6      net (fanout=16)       0.738   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X33Y28.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst1
    SLICE_X45Y59.B4      net (fanout=54)       5.378   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X45Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>LogicTrst1
    RAMB16_X2Y28.DIA24   net (fanout=1)        0.740   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<24>
    RAMB16_X2Y28.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.478ns (1.727ns logic, 9.751ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19 (SLICE_X3Y59.D3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.733ns (Levels of Logic = 4)
  Clock Path Skew:      0.081ns (0.613 - 0.532)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A3      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y25.A       Tilo                  0.259   N47
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X35Y32.C3      net (fanout=9)        1.734   AddressDecoderCS0n
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y28.B3      net (fanout=16)       0.718   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X3Y59.D3       net (fanout=58)       6.630   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X3Y59.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<19>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19
    -------------------------------------------------  ---------------------------
    Total                                     11.733ns (1.490ns logic, 10.243ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.671ns (Levels of Logic = 3)
  Clock Path Skew:      0.073ns (0.613 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y32.C1      net (fanout=3)        3.092   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y32.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y28.B3      net (fanout=16)       0.718   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X3Y59.D3       net (fanout=58)       6.630   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X3Y59.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<19>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19
    -------------------------------------------------  ---------------------------
    Total                                     11.671ns (1.231ns logic, 10.440ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.432ns (Levels of Logic = 4)
  Clock Path Skew:      0.081ns (0.613 - 0.532)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C3      net (fanout=19)       1.259   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y44.C       Tilo                  0.259   SRIPartition_1/Com_Select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X35Y43.B3      net (fanout=7)        0.763   AddressDecoderCS2n
    SLICE_X35Y43.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o1
    SLICE_X37Y28.B5      net (fanout=16)       1.290   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_262_o
    SLICE_X37Y28.B       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X3Y59.D3       net (fanout=58)       6.630   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X3Y59.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<19>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<19>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_19
    -------------------------------------------------  ---------------------------
    Total                                     11.432ns (1.490ns logic, 9.942ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X24Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X24Y33.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X24Y33.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1250242
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_0 (SLICE_X32Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_32 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_32 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<33>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_32
    SLICE_X32Y61.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<32>
    SLICE_X32Y61.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<33>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n125012
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_0
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26 (SLICE_X32Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_58 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_58 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y62.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<59>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_58
    SLICE_X32Y62.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<58>
    SLICE_X32Y62.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<59>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1250192
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.842ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y67.A3      net (fanout=2)        1.161   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y67.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.865ns logic, 1.977ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y67.A4      net (fanout=1141)     1.038   m_startup_reset
    SLICE_X47Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y67.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.921ns logic, 1.854ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.325ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.175ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y67.A3      net (fanout=2)        1.161   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (0.704ns logic, 1.471ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.392ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y67.A4      net (fanout=1141)     1.038   m_startup_reset
    SLICE_X47Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.760ns logic, 1.348ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y67.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y67.A4      net (fanout=1141)     0.590   m_startup_reset
    SLICE_X47Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y67.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.475ns logic, 1.012ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y67.A3      net (fanout=2)        0.692   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X46Y67.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X46Y67.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.439ns logic, 1.114ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.194ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X47Y67.A4      net (fanout=1141)     0.590   m_startup_reset
    SLICE_X47Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.437ns logic, 0.757ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X46Y67.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.260ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X47Y67.A3      net (fanout=2)        0.692   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X47Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X46Y67.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.401ns logic, 0.859ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.624ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y70.A3      net (fanout=2)        0.987   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y70.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X45Y69.SR      net (fanout=2)        0.637   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X45Y69.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.000ns logic, 1.624ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y70.A4      net (fanout=1141)     0.928   m_startup_reset
    SLICE_X45Y70.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X45Y69.SR      net (fanout=2)        0.637   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X45Y69.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.551ns (0.986ns logic, 1.565ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.981ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y70.A3      net (fanout=2)        0.987   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y70.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y69.CLK     net (fanout=2)        0.758   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.774ns logic, 1.745ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.054ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.446ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y70.A4      net (fanout=1141)     0.928   m_startup_reset
    SLICE_X45Y70.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y69.CLK     net (fanout=2)        0.758   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.760ns logic, 1.686ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y69.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y70.A4      net (fanout=1141)     0.535   m_startup_reset
    SLICE_X45Y70.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X45Y69.SR      net (fanout=2)        0.390   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X45Y69.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.545ns logic, 0.925ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y70.A3      net (fanout=2)        0.573   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y70.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X45Y69.SR      net (fanout=2)        0.390   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X45Y69.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.555ns logic, 0.963ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.375ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X45Y70.A4      net (fanout=1141)     0.535   m_startup_reset
    SLICE_X45Y70.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y69.CLK     net (fanout=2)        0.403   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.437ns logic, 0.938ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y69.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.423ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y70.A3      net (fanout=2)        0.573   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y70.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y69.CLK     net (fanout=2)        0.403   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.447ns logic, 0.976ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.022ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X38Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.478ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.022ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X38Y47.B5      net (fanout=1141)     2.812   m_startup_reset
    SLICE_X38Y47.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X38Y47.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (0.708ns logic, 3.314ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.473ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y47.B2      net (fanout=2)        0.873   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y47.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X38Y47.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.652ns logic, 1.375ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X38Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X38Y47.B5      net (fanout=1141)     2.812   m_startup_reset
    SLICE_X38Y47.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X38Y47.SR      net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X38Y47.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.865ns logic, 3.114ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y47.B2      net (fanout=2)        0.873   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y47.B       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X38Y47.SR      net (fanout=2)        0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X38Y47.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.809ns logic, 1.175ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X38Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y47.B2      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y47.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X38Y47.SR      net (fanout=2)        0.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X38Y47.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.439ns logic, 0.629ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X38Y47.B5      net (fanout=1141)     1.719   m_startup_reset
    SLICE_X38Y47.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o1
    SLICE_X38Y47.SR      net (fanout=2)        0.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_595_o
    SLICE_X38Y47.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.475ns logic, 1.876ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X38Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.162ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X38Y47.B2      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X38Y47.BMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X38Y47.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.389ns logic, 0.773ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X38Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.445ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.445ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X38Y47.B5      net (fanout=1141)     1.719   m_startup_reset
    SLICE_X38Y47.BMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X38Y47.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.425ns logic, 2.020ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.282ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X38Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X39Y45.D5      net (fanout=1141)     3.054   m_startup_reset
    SLICE_X39Y45.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X38Y45.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.921ns logic, 3.361ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y45.D4      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y45.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X38Y45.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (0.935ns logic, 0.733ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X38Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.371ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.129ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X39Y45.D5      net (fanout=1141)     3.054   m_startup_reset
    SLICE_X39Y45.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (0.760ns logic, 3.369ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.985ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.515ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y45.D4      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y45.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.315   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.774ns logic, 0.741ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X38Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y45.D4      net (fanout=2)        0.212   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y45.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.485ns logic, 0.374ns route)
                                                       (56.5% logic, 43.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X39Y45.D5      net (fanout=1141)     1.819   m_startup_reset
    SLICE_X39Y45.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o1
    SLICE_X38Y45.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
    SLICE_X38Y45.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (0.475ns logic, 1.981ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X38Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.831ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.831ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.CMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X39Y45.D4      net (fanout=2)        0.212   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X39Y45.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.447ns logic, 0.384ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X38Y45.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.428ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.428ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X39Y45.D5      net (fanout=1141)     1.819   m_startup_reset
    SLICE_X39Y45.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_593_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X38Y45.CLK     net (fanout=2)        0.172   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (0.437ns logic, 1.991ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.235ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X27Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.765ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 1)
  Clock Path Delay:     0.873ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 1.310   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp624.IMUX.1
    SLICE_X27Y77.AX      net (fanout=1)        3.335   SRI_RX_1_IBUF
    SLICE_X27Y77.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.373ns logic, 3.335ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X27Y77.CLK     net (fanout=774)      0.797   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (-2.870ns logic, 3.743ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientWRn (SLICE_X35Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.418ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_wr_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Clock Path Delay:     0.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_wr_n to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M16.I                Tiopi                 1.310   lb_wr_n
                                                       lb_wr_n
                                                       lb_wr_n_IBUF
                                                       ProtoComp624.IMUX.9
    SLICE_X35Y34.AX      net (fanout=3)        2.674   oJL098_WRn_OBUF
    SLICE_X35Y34.CLK     Tdick                 0.063   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.373ns logic, 2.674ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y34.CLK     net (fanout=774)      0.789   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (-2.870ns logic, 3.735ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X49Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.639ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Delay:     0.935ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp624.IMUX.6
    SLICE_X49Y37.AX      net (fanout=2)        2.523   lb_cs_n_IBUF
    SLICE_X49Y37.CLK     Tdick                 0.063   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (1.373ns logic, 2.523ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X49Y37.CLK     net (fanout=774)      0.859   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (-2.870ns logic, 3.805ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X9Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 1)
  Clock Path Delay:     3.445ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp624.IMUX.22
    SLICE_X9Y20.AX       net (fanout=1)        2.316   iMPG_B_IBUF
    SLICE_X9Y20.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (1.174ns logic, 2.316ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y20.CLK      net (fanout=725)      1.215   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.519ns logic, 1.926ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0 (SLICE_X12Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<0> (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Clock Path Delay:     3.434ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<0> to CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 1.126   svo_alarm<0>
                                                       svo_alarm<0>
                                                       svo_alarm_0_IBUF
                                                       ProtoComp624.IMUX.5
    SLICE_X12Y15.AX      net (fanout=1)        2.296   svo_alarm_0_IBUF
    SLICE_X12Y15.CLK     Tckdi       (-Th)    -0.107   CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.233ns logic, 2.296ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y15.CLK     net (fanout=725)      1.204   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.519ns logic, 1.915ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0 (SLICE_X12Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Clock Path Delay:     3.433ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index to CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 1.126   svo_enc_index
                                                       svo_enc_index
                                                       svo_enc_index_IBUF
                                                       ProtoComp624.IMUX.25
    SLICE_X12Y14.AX      net (fanout=1)        2.348   svo_enc_index_IBUF
    SLICE_X12Y14.CLK     Tckdi       (-Th)    -0.107   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.233ns logic, 2.348ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y14.CLK     net (fanout=725)      1.203   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.519ns logic, 1.914ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.094ns.
--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.906ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_4 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.595ns (Levels of Logic = 3)
  Clock Path Delay:     3.474ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y71.CLK      net (fanout=725)      1.244   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.519ns logic, 1.955ns route)
                                                       (43.7% logic, 56.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_4 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y71.CQ       Tcko                  0.391   CNC2_22A/m_Led_timer<6>
                                                       CNC2_22A/m_Led_timer_4
    SLICE_X3Y71.A2       net (fanout=2)        0.796   CNC2_22A/m_Led_timer<4>
    SLICE_X3Y71.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_CLK_Counter[31]_GND_822_o_equal_11_o<31>
                                                       CNC2_22A/n0091<22>1
    SLICE_X3Y72.B1       net (fanout=2)        0.616   CNC2_22A/n0091<22>
    SLICE_X3Y72.BMUX     Tilo                  0.313   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        7.839   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     12.595ns (3.344ns logic, 9.251ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.915ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_10 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.584ns (Levels of Logic = 3)
  Clock Path Delay:     3.476ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y73.CLK      net (fanout=725)      1.246   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.519ns logic, 1.957ns route)
                                                       (43.7% logic, 56.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_10 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y73.BQ       Tcko                  0.391   CNC2_22A/m_Led_timer<14>
                                                       CNC2_22A/m_Led_timer_10
    SLICE_X1Y72.A2       net (fanout=2)        0.771   CNC2_22A/m_Led_timer<10>
    SLICE_X1Y72.A        Tilo                  0.259   CNC2_22A/m_LedState_FSM_FFd2
                                                       CNC2_22A/n0091<22>2
    SLICE_X3Y72.B2       net (fanout=2)        0.630   CNC2_22A/n0091<22>1
    SLICE_X3Y72.BMUX     Tilo                  0.313   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        7.839   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     12.584ns (3.344ns logic, 9.240ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.030ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_19 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.464ns (Levels of Logic = 3)
  Clock Path Delay:     3.481ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y75.CLK      net (fanout=725)      1.251   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.519ns logic, 1.962ns route)
                                                       (43.6% logic, 56.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_19 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y75.BMUX     Tshcko                0.461   CNC2_22A/m_Led_timer<20>
                                                       CNC2_22A/m_Led_timer_19
    SLICE_X1Y72.C3       net (fanout=2)        0.720   CNC2_22A/m_Led_timer<19>
    SLICE_X1Y72.C        Tilo                  0.259   CNC2_22A/m_LedState_FSM_FFd2
                                                       CNC2_22A/n0091<22>4
    SLICE_X3Y72.B3       net (fanout=2)        0.491   CNC2_22A/n0091<22>3
    SLICE_X3Y72.BMUX     Tilo                  0.313   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        7.839   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                     12.464ns (3.414ns logic, 9.050ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.324ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.259ns (Levels of Logic = 4)
  Clock Path Delay:     3.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y23.CLK     net (fanout=725)      1.162   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.519ns logic, 1.873ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X17Y23.A1      net (fanout=2)        1.044   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X17Y23.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X21Y26.A6      net (fanout=1)        0.638   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X21Y26.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X6Y30.B3       net (fanout=119)      1.679   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X6Y30.BMUX     Tilo                  0.261   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.330   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.259ns (3.568ns logic, 5.691ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.622ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.959ns (Levels of Logic = 4)
  Clock Path Delay:     3.394ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y25.CLK     net (fanout=725)      1.164   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (1.519ns logic, 1.875ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X17Y25.B1      net (fanout=2)        0.587   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X17Y25.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>2
    SLICE_X21Y26.A5      net (fanout=1)        0.795   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X21Y26.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X6Y30.B3       net (fanout=119)      1.679   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X6Y30.BMUX     Tilo                  0.261   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.330   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      8.959ns (3.568ns logic, 5.391ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.687ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 4)
  Clock Path Delay:     3.391ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y24.CLK     net (fanout=725)      1.161   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.519ns logic, 1.872ns route)
                                                       (44.8% logic, 55.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.DQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_7
    SLICE_X17Y25.B5      net (fanout=2)        0.525   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
    SLICE_X17Y25.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>2
    SLICE_X21Y26.A5      net (fanout=1)        0.795   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X21Y26.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X6Y30.B3       net (fanout=119)      1.679   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X6Y30.BMUX     Tilo                  0.261   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        2.330   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (3.568ns logic, 5.329ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point lb_int (L14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.102ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 1)
  Clock Path Delay:     3.407ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y43.CLK     net (fanout=725)      1.177   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.519ns logic, 1.888ns route)
                                                       (44.6% logic, 55.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.408   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    L14.O                net (fanout=11)       4.677   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
    L14.PAD              Tioop                 2.381   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.789ns logic, 4.677ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.210ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Delay:     0.513ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X41Y51.CLK     net (fanout=774)      0.524   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (-1.976ns logic, 2.489ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.503   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.594ns logic, 1.503ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.462ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Delay:     0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X34Y76.CLK     net (fanout=774)      0.502   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (-1.976ns logic, 2.467ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        1.741   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.630ns logic, 1.741ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.023ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 2)
  Clock Path Delay:     0.483ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y77.CLK     net (fanout=774)      0.494   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (-1.976ns logic, 2.459ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X31Y76.B3      net (fanout=57)       0.427   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X31Y76.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.761   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (1.752ns logic, 2.188ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.015ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 2)
  Clock Path Delay:     0.472ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X31Y76.CLK     net (fanout=774)      0.483   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (-1.976ns logic, 2.448ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y76.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X31Y76.B1      net (fanout=120)      0.432   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X31Y76.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.761   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (1.750ns logic, 2.193ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.999ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 2)
  Clock Path Delay:     0.468ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp624.IMUX.7
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X31Y74.CLK     net (fanout=774)      0.479   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (-1.976ns logic, 2.444ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3-In5
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X31Y76.B4      net (fanout=101)      0.374   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X31Y76.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.761   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.796ns logic, 2.135ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     18.654ns|     24.192ns|            0|            0|    385104875|       651501|
| TS_CLK_80MHz                  |     12.500ns|     12.096ns|      4.282ns|            0|            0|       651485|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.842ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.624ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.022ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.282ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.116(R)|      SLOW  |   -0.759(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    4.235(R)|      SLOW  |   -1.508(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    2.164(R)|      SLOW  |   -0.703(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    2.434(R)|      SLOW  |   -0.848(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    1.269(R)|      SLOW  |   -0.020(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_Index      |    1.929(R)|      SLOW  |   -0.640(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.361(R)|      SLOW  |   -0.905(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    2.911(R)|      SLOW  |   -0.608(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.582(R)|      SLOW  |   -1.034(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    2.097(R)|      SLOW  |   -0.822(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.101(R)|      SLOW  |   -0.595(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    1.329(R)|      SLOW  |   -0.070(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a       |    1.925(R)|      SLOW  |   -0.618(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b       |    1.754(R)|      SLOW  |   -0.485(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index   |    1.386(R)|      SLOW  |   -0.123(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |        10.756(R)|      SLOW  |         4.600(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |         7.665(R)|      SLOW  |         3.999(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         6.311(R)|      SLOW  |         3.210(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         6.626(R)|      SLOW  |         3.462(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.898(R)|      SLOW  |         6.246(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        16.094(R)|      SLOW  |         8.817(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         7.874(R)|      SLOW  |         4.297(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         9.342(R)|      SLOW  |         5.216(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |        10.303(R)|      SLOW  |         5.874(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |        10.150(R)|      SLOW  |         5.781(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         9.756(R)|      SLOW  |         5.502(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |         9.011(R)|      SLOW  |         5.075(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |         8.720(R)|      SLOW  |         4.853(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        12.676(R)|      SLOW  |         5.812(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.985|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 4.215; Ideal Clock Offset To Actual Clock -10.373; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.116(R)|      SLOW  |   -0.759(R)|      FAST  |   21.884|    0.759|       10.563|
SRI_RX<1>         |    4.235(R)|      SLOW  |   -1.508(R)|      FAST  |   20.765|    1.508|        9.629|
iExtIRQInput      |    2.164(R)|      SLOW  |   -0.703(R)|      FAST  |   22.836|    0.703|       11.067|
iMPG_A            |    2.434(R)|      SLOW  |   -0.848(R)|      FAST  |   22.566|    0.848|       10.859|
iMPG_B            |    1.269(R)|      SLOW  |   -0.020(R)|      SLOW  |   23.731|    0.020|       11.856|
iMPG_Index        |    1.929(R)|      SLOW  |   -0.640(R)|      SLOW  |   23.071|    0.640|       11.216|
lb_cs_n           |    3.361(R)|      SLOW  |   -0.905(R)|      FAST  |   21.639|    0.905|       10.367|
lb_rd_n           |    2.911(R)|      SLOW  |   -0.608(R)|      FAST  |   22.089|    0.608|       10.740|
lb_wr_n           |    3.582(R)|      SLOW  |   -1.034(R)|      FAST  |   21.418|    1.034|       10.192|
rio_RcvDataIn<0>  |    2.097(R)|      SLOW  |   -0.822(R)|      SLOW  |   22.903|    0.822|       11.041|
rio_RcvDataIn<1>  |    2.101(R)|      SLOW  |   -0.595(R)|      FAST  |   22.899|    0.595|       11.152|
svo_alarm<0>      |    1.329(R)|      SLOW  |   -0.070(R)|      SLOW  |   23.671|    0.070|       11.801|
svo_enc_a         |    1.925(R)|      SLOW  |   -0.618(R)|      FAST  |   23.075|    0.618|       11.229|
svo_enc_b         |    1.754(R)|      SLOW  |   -0.485(R)|      SLOW  |   23.246|    0.485|       11.381|
svo_enc_index     |    1.386(R)|      SLOW  |   -0.123(R)|      SLOW  |   23.614|    0.123|       11.746|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.235|         -  |      -0.020|         -  |   20.765|    0.020|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.783 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.756|      SLOW  |        4.600|      FAST  |         4.445|
SRI_RTS<1>                                     |        7.665|      SLOW  |        3.999|      FAST  |         1.354|
SRI_TX<0>                                      |        6.311|      SLOW  |        3.210|      FAST  |         0.000|
SRI_TX<1>                                      |        6.626|      SLOW  |        3.462|      FAST  |         0.315|
lb_int                                         |       10.898|      SLOW  |        6.246|      FAST  |         4.587|
led_1                                          |       16.094|      SLOW  |        8.817|      FAST  |         9.783|
rio_XmtDataOut<0>                              |        7.874|      SLOW  |        4.297|      FAST  |         1.563|
rio_XmtDataOut<1>                              |        9.342|      SLOW  |        5.216|      FAST  |         3.031|
spi_clk                                        |       10.303|      SLOW  |        5.874|      FAST  |         3.992|
spi_cs_n                                       |       10.150|      SLOW  |        5.781|      FAST  |         3.839|
spi_mosi                                       |        9.756|      SLOW  |        5.502|      FAST  |         3.445|
svo_ccw<0>                                     |        9.011|      SLOW  |        5.075|      FAST  |         2.700|
svo_cw<0>                                      |        8.720|      SLOW  |        4.853|      FAST  |         2.409|
svo_on                                         |       12.676|      SLOW  |        5.812|      FAST  |         6.365|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 385756451 paths, 0 nets, and 38218 connections

Design statistics:
   Minimum period:  18.654ns{1}   (Maximum frequency:  53.608MHz)
   Maximum path delay from/to any node:   4.282ns
   Minimum input required time before clock:   4.235ns
   Minimum output required time after clock:  16.094ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 13:21:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



