-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\testing\vector_initialization.vhd
-- Created: 2023-04-09 11:40:40
-- 
-- Generated by MATLAB 9.14 and HDL Coder 4.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: vector_initialization
-- Source Path: testing/custom buffer/vector initialization
-- Hierarchy Level: 1
-- 
-- #codegen
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.custom_buffer_pkg.ALL;

ENTITY vector_initialization IS
  PORT( y_re                              :   OUT   vector_of_std_logic_vector64(0 TO 3);  -- double [4]
        y_im                              :   OUT   vector_of_std_logic_vector64(0 TO 3)  -- double [4]
        );
END vector_initialization;


ARCHITECTURE rtl OF vector_initialization IS

BEGIN
  y_re(0) <= X"3ff0000000000000";
  y_im(0) <= X"0000000000000000";
  y_re(1) <= X"3ff0000000000000";
  y_im(1) <= X"0000000000000000";
  y_re(2) <= X"3ff0000000000000";
  y_im(2) <= X"0000000000000000";
  y_re(3) <= X"3ff0000000000000";
  y_im(3) <= X"0000000000000000";

END rtl;

