============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Wed Nov  5 17:47:03 2025

   Run on =     LAPTOP-18IJM237
============================================================
RUN-1002 : start command "import_device ph1_180.db -package PH1A180SFG676"
RUN-1001 : Using default speed grade: 2
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  P7/L8/N8/R6/R7  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_180.db -package PH1A180SFG676" in  7.915454s wall, 6.328125s user + 0.312500s system = 6.640625s CPU (83.9%)

RUN-1004 : used memory is 1193 MB, reserved memory is 1195 MB, peak memory is 1193 MB
RUN-1002 : start command "set_param flow ooc_flow on"
RUN-1002 : start command "read_verilog -dir D:/TD/ip/apm/apm_cwc -global_include debug_hub_define.v -top top_debug_hub"
HDL-1007 : analyze verilog file debug_hub_define.v
HDL-1007 : analyze verilog file D:/TD/ip/apm/apm_cwc\apm_cwc.sv
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:/TD/ip/apm/apm_cwc\apm_cwc.sv(492)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:/TD/ip/apm/apm_cwc\apm_cwc.sv(493)
HDL-1007 : back to file 'D:/TD/ip/apm/apm_cwc\apm_cwc.sv' in D:/TD/ip/apm/apm_cwc\apm_cwc.sv(1)
HDL-1007 : analyze verilog file D:/TD/ip/apm/apm_cwc\apm_debughub.sv
HDL-1007 : back to file 'D:/TD/ip/apm/apm_cwc\apm_debughub.sv' in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(1)
HDL-1007 : analyze verilog file D:/TD/ip/apm/apm_cwc\apm_vpi.sv
HDL-1007 : back to file 'D:/TD/ip/apm/apm_cwc\apm_vpi.sv' in D:/TD/ip/apm/apm_cwc\apm_vpi.sv(1)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(3)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6718)
HDL-1007 : elaborate module AL_MAP_LUT1(INIT=2'b01,EQN="(~A)") in D:\TD\arch/al_lmacro.v(60)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6437)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6437)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6057)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6214)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6057)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6135)
HDL-1007 : elaborate module ** in D:/TD/ip/apm/apm_cwc\apm_debughub.sv(6312)
HDL-1200 : Current top model is top_debug_hub
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.013189s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.5%); Memory(MB): used = 1262, reserved = 1256, peak = 1262;

SYN-1079 : finish stage Check Design Sanity. Total instances: 16813, Total nets: 43479.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 1.443263s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (98.5%); Memory(MB): used = 1262, reserved = 1256, peak = 1262;

SYN-1079 : finish stage Initialize Design. Total instances: 394, Total nets: 27056.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model top_debug_hub
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.162205s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.0%); Memory(MB): used = 1262, reserved = 1256, peak = 1262;

SYN-1079 : finish stage Flatten Module. Total instances: 456, Total nets: 20960.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.026504s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.0%); Memory(MB): used = 1261, reserved = 1264, peak = 1262;

SYN-1079 : finish stage Uniform Instance. Total instances: 330, Total nets: 20834.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1016 : Merged 84 instances.
SYN-1016 : Merged 413 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 3.544906s wall, 3.468750s user + 0.031250s system = 3.500000s CPU (98.7%); Memory(MB): used = 1250, reserved = 1252, peak = 1262;

SYN-1079 : finish stage Optimize Design. Total instances: 10020, Total nets: 10082.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-3010 : Optimized 8 DFF(s)
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 17.282286s wall, 17.000000s user + 0.140625s system = 17.140625s CPU (99.2%); Memory(MB): used = 1356, reserved = 1360, peak = 1360;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 10009, Total nets: 10069.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.002662s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 1356, reserved = 1360, peak = 1360;

SYN-1079 : finish stage Check Design. Total instances: 10009, Total nets: 10069.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 22.476790s wall, 22.093750s user + 0.171875s system = 22.265625s CPU (99.1%); Memory(MB): used = 1356, reserved = 1360, peak = 1360;

SYN-1079 : finish stage Optimize RTL. Total instances: 10009, Total nets: 10069.

RUN-1003 : finish command "optimize_rtl" in  22.494613s wall, 22.109375s user + 0.171875s system = 22.281250s CPU (99.1%)

RUN-1004 : used memory is 1356 MB, reserved memory is 1360 MB, peak memory is 1360 MB
RUN-1002 : start command "map_macro"
SYN-1001 : Stage 2 | Map Reg
SYN-1001 : End Stage 2 | Map Reg; Time: 0.564967s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (99.6%); Memory(MB): used = 1356, reserved = 1360, peak = 1360;

SYN-1079 : finish stage Map Reg. Total instances: 10009, Total nets: 10069.

SYN-1001 : Stage 3 | Map IO
SYN-2001 : Map 0 IOs to PADs of model 'top_debug_hub'
SYN-1001 : End Stage 3 | Map IO; Time: 0.022308s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.0%); Memory(MB): used = 1356, reserved = 1360, peak = 1360;

SYN-1001 : Stage 4 | Map Macro
RUN-1002 : start command "update_pll_param -module top_debug_hub"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 35 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 51 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder(s)
SYN-1016 : Merged 8 instances.
SYN-1001 : End Stage 4 | Map Macro; Time: 2.039769s wall, 1.968750s user + 0.062500s system = 2.031250s CPU (99.6%); Memory(MB): used = 1358, reserved = 1362, peak = 1360;

SYN-1079 : finish stage Map Macro. Total instances: 10064, Total nets: 10124.

RUN-1003 : finish command "map_macro" in  2.637217s wall, 2.562500s user + 0.078125s system = 2.640625s CPU (100.1%)

RUN-1004 : used memory is 1358 MB, reserved memory is 1362 MB, peak memory is 1360 MB
RUN-1002 : start command "map"
SYN-1001 : Stage 5 | Map Gate
SYN-2581 : Mapping with K=6, #lut = 126 (3.57), #lev = 2 (1.36), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=6, #lut = 126 (3.56), #lev = 2 (1.36), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.14 sec, map = 0.01 sec, post map opt = 0.09 sec.
SYN-1001 : End Stage 5 | Map Gate; Time: 0.268772s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.8%); Memory(MB): used = 1362, reserved = 1363, peak = 1362;

RUN-1002 : start command "pack"
SYN-1001 : Packing model "top_debug_hub" ...
SYN-1001 : Stage 6 | Pack Gate
SYN-4010 : Pack lib has 90 rtl pack models with 59 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 9788 DFF/LATCH to SEQ ...
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
SYN-4009 : Pack 0 carry chain into lslice
SYN-1001 : End Stage 6 | Pack Gate; Time: 2.552022s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (98.6%); Memory(MB): used = 1398, reserved = 1386, peak = 1398;

RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |         6971                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          519                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         9788                |
|     #luts                 |          136                |
|     #lut1                 |           10                |
|     #lut1(~A)             |            0                |
|     #slices               |            0                |
|     slices percentage     |        0.00%                |
|     #RAMs                 |            0                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |            0                |
|     #insts in MACRO       |            0                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |           10                |
|     #keep_hier            |            0                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |         4.45                |
| dff(single fanout)->dff   |         6039                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
|     U_0_handshake_sync... |         0.83                |
|     U_0_register          |         0.77                |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
----------------------------------------------------------------
  Clock        |  Period            |  0      |  1     |  2
----------------------------------------------------------------
  DeriveClock  |  20.000ns (50MHz)  |  21409  |  3788  |  4007
----------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(29204 paths analyzed)

Hierarchical Rent Exponent Report
+--------------------------------------------------------------------------------------------------+
|Inst                      |Model                           |Rent     |Cell     |Pin     |Term     |
+--------------------------------------------------------------------------------------------------+
|top                       |top_debug_hub                   |0.18     |9944     |39698   |21       |
|  U_0_handshake_sync_ctrl |anlogic04_handshake_sync_ctrl_1 |0.83     |3169     |12666   |3163     |
|  U_0_register            |anlogic02_register_3            |0.77     |3316     |13292   |2039     |
+--------------------------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

RUN-0008 : Do critical warning check and 0 issue(s) found.
RUN-0008 : Do timing check and 0 issue(s) found.
RUN-0008 : Do area check and 0 issue(s) found.
RUN-1003 : finish command "report_qor -step gate -file gate.qor" in  5.148205s wall, 5.046875s user + 0.031250s system = 5.078125s CPU (98.6%)

RUN-1004 : used memory is 1422 MB, reserved memory is 1409 MB, peak memory is 1422 MB
RUN-1003 : finish command "pack" in  7.701333s wall, 7.562500s user + 0.046875s system = 7.609375s CPU (98.8%)

RUN-1004 : used memory is 1422 MB, reserved memory is 1409 MB, peak memory is 1422 MB
RUN-1002 : start command "report_area -file top_debug_hub_gate.area"
SYN-4034 : The count of slices with lut is 0.
SYN-4035 : The count of slices with lut+ripple is 0.
RUN-1001 : standard
***Report Model: top_debug_hub Device: PH1A180SFG676***

Design Statistics
#IO                      2057   out of    376  547.07%
  #input                   58
  #output                1999
  #inout                    0
#lut                      136
  #lut1                    10
  #lut2                    24
  #lut3                    59
  #lut4                    11
  #lut5                    12
  #lut6                    20
#reg                     9788
  #slice reg             9788   out of 233600    4.19%
  #pad reg                  0

Utilization Statistics
#slice                   1906   out of 116800    1.63%
  #used ram                 0
    #dram lut               0
    #shifter lut            0
  #used logic            1906
    #with luts             94
    #with adder             0
    #reg only            1812
#f7mux                      0   out of  58400    0.00%
#f8mux                      0   out of  29200    0.00%
#eram                       0   out of    646    0.00%
  #eram20k                  0
  #fifo20k                  0
#dsp                        0   out of    600    0.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      3    0.00%
#pad                        0   out of    376    0.00%
#pll                        0   out of     16    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     40    0.00%
#sclk                       0   out of    120    0.00%
#mlclk                      0   out of     22    0.00%
#ioclk                      0   out of     22    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

RUN-1002 : start command "export_db -mode ooc top_debug_hub_ooc.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
