<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="OptionRef">
<meta name="DC.Title" content="_mm512_storenrngo_pd">
<meta name="abstract" content="Non-ordered stores aligned float64 vector with a no-read hint. Corresponding instruction is VMOVNRNGOAPD. This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).">
<meta name="description" content="Non-ordered stores aligned float64 vector with a no-read hint. Corresponding instruction is VMOVNRNGOAPD. This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).">
<meta name="DC.subject" content="_mm512_storenrngo_pd">
<meta name="keywords" content="_mm512_storenrngo_pd">
<meta name="DC.Relation" scheme="URI" content="GUID-587833A2-78CC-451D-973B-70801D62865E.htm">
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-8C3FB1CC-D3EA-4CE9-9ADE-4782461E08A9">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>_mm512_storenrngo_pd</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_mic_mm512_storenrngo_pd"></MSHelp:Keyword>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
</xml>
</head>
<body id="GUID-8C3FB1CC-D3EA-4CE9-9ADE-4782461E08A9">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
<h1 class="topictitle1">_mm512_storenrngo_pd</h1>
<!-- Non-ordered stores aligned float64 vector with a no-read hint. Corresponding instruction is  VMOVNRNGOAPD .  This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).--><div><p> Non-ordered stores aligned float64 vector with a no-read hint. Corresponding instruction is <samp class="codeph">VMOVNRNGOAPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></p>

<div class="section" id="GUID-DBD55D79-03D7-4DA2-8091-C8C55AD99FFF"><h2>Syntax</h2>
<table cellspacing="0" cellpadding="1" border="0" width="85%" class="syntaxdiagramtbl" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="100%"><p><span class="kwd">
extern void __cdecl _mm512_storenrngo_pd(void* mt, __m512d v1);</span></p></td></tr></table>
</div>


<div class="section" id="GUID-203E9E44-7900-4BAA-831B-CFC01AE43A09"><h2>Parameters</h2>

<table cellspacing="0" cellpadding="4" border="0" width="90%" style="border-spacing:0; border-collapse:collapse">

<tr>
<td valign="top" width="30%" class="noborder"><p><var>mt  </var></p></td>

<td valign="top" class="noborder"><p>memory address to store vector elements (must be 64-byte aligned)</p>
</td>
</tr>

<tr>
<td valign="top" width="30%" class="noborder"><p><var>v1</var></p></td>

<td valign="top" class="noborder"><p>source vector to store elements from</p>
</td>
</tr>
</table>


</div>

<div class="section" id="GUID-3E61E3DE-9131-4696-BDD9-5596CC2C2D99"><h2>Description</h2>
<p> Stores eight  double precision floating point
elements of float64 vector <samp class="codeph">v1</samp> to the memory address <var>mt  </var> with a
No-Read hint, using a weakly-ordered memory consistency model (stores performed with this function are not globally ordered, and
subsequent stores from the same thread can be observed before
them).</p>


<p> This function is intended to speed up the case
of stores in streaming kernels where we want to avoid wasting
memory bandwidth by being forced to read the original content of
entire cache lines from memory when we overwrite their whole
contents completely.</p>



</div>
<div class="section" id="GUID-8B172ECE-0447-41B2-8121-BD9FB7408F10"><h2>Returns</h2><p>Returns nothing.</p>
</div>


</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-587833A2-78CC-451D-973B-70801D62865E.htm">Store Intrinsics</a></div>
</div>
<div><br clear="all">
<div class="docfeedback">
<div><a href="http://www.intel.com/software/products/softwaredocs_feedback" target="_blank">Submit feedback on this help topic 
		  </a></div></div></div>
</body>
</html>
