|reg_bank
clk_in => mem_reg[7][0].CLK
clk_in => mem_reg[7][1].CLK
clk_in => mem_reg[7][2].CLK
clk_in => mem_reg[7][3].CLK
clk_in => mem_reg[7][4].CLK
clk_in => mem_reg[7][5].CLK
clk_in => mem_reg[7][6].CLK
clk_in => mem_reg[7][7].CLK
clk_in => mem_reg[6][0].CLK
clk_in => mem_reg[6][1].CLK
clk_in => mem_reg[6][2].CLK
clk_in => mem_reg[6][3].CLK
clk_in => mem_reg[6][4].CLK
clk_in => mem_reg[6][5].CLK
clk_in => mem_reg[6][6].CLK
clk_in => mem_reg[6][7].CLK
clk_in => mem_reg[5][0].CLK
clk_in => mem_reg[5][1].CLK
clk_in => mem_reg[5][2].CLK
clk_in => mem_reg[5][3].CLK
clk_in => mem_reg[5][4].CLK
clk_in => mem_reg[5][5].CLK
clk_in => mem_reg[5][6].CLK
clk_in => mem_reg[5][7].CLK
clk_in => mem_reg[4][0].CLK
clk_in => mem_reg[4][1].CLK
clk_in => mem_reg[4][2].CLK
clk_in => mem_reg[4][3].CLK
clk_in => mem_reg[4][4].CLK
clk_in => mem_reg[4][5].CLK
clk_in => mem_reg[4][6].CLK
clk_in => mem_reg[4][7].CLK
clk_in => mem_reg[3][0].CLK
clk_in => mem_reg[3][1].CLK
clk_in => mem_reg[3][2].CLK
clk_in => mem_reg[3][3].CLK
clk_in => mem_reg[3][4].CLK
clk_in => mem_reg[3][5].CLK
clk_in => mem_reg[3][6].CLK
clk_in => mem_reg[3][7].CLK
clk_in => mem_reg[2][0].CLK
clk_in => mem_reg[2][1].CLK
clk_in => mem_reg[2][2].CLK
clk_in => mem_reg[2][3].CLK
clk_in => mem_reg[2][4].CLK
clk_in => mem_reg[2][5].CLK
clk_in => mem_reg[2][6].CLK
clk_in => mem_reg[2][7].CLK
clk_in => mem_reg[1][0].CLK
clk_in => mem_reg[1][1].CLK
clk_in => mem_reg[1][2].CLK
clk_in => mem_reg[1][3].CLK
clk_in => mem_reg[1][4].CLK
clk_in => mem_reg[1][5].CLK
clk_in => mem_reg[1][6].CLK
clk_in => mem_reg[1][7].CLK
clk_in => mem_reg[0][0].CLK
clk_in => mem_reg[0][1].CLK
clk_in => mem_reg[0][2].CLK
clk_in => mem_reg[0][3].CLK
clk_in => mem_reg[0][4].CLK
clk_in => mem_reg[0][5].CLK
clk_in => mem_reg[0][6].CLK
clk_in => mem_reg[0][7].CLK
nrst => mem_reg[7][0].ACLR
nrst => mem_reg[7][1].ACLR
nrst => mem_reg[7][2].ACLR
nrst => mem_reg[7][3].ACLR
nrst => mem_reg[7][4].ACLR
nrst => mem_reg[7][5].ACLR
nrst => mem_reg[7][6].ACLR
nrst => mem_reg[7][7].ACLR
nrst => mem_reg[6][0].ACLR
nrst => mem_reg[6][1].ACLR
nrst => mem_reg[6][2].ACLR
nrst => mem_reg[6][3].ACLR
nrst => mem_reg[6][4].ACLR
nrst => mem_reg[6][5].ACLR
nrst => mem_reg[6][6].ACLR
nrst => mem_reg[6][7].ACLR
nrst => mem_reg[5][0].ACLR
nrst => mem_reg[5][1].ACLR
nrst => mem_reg[5][2].ACLR
nrst => mem_reg[5][3].ACLR
nrst => mem_reg[5][4].ACLR
nrst => mem_reg[5][5].ACLR
nrst => mem_reg[5][6].ACLR
nrst => mem_reg[5][7].ACLR
nrst => mem_reg[4][0].ACLR
nrst => mem_reg[4][1].ACLR
nrst => mem_reg[4][2].ACLR
nrst => mem_reg[4][3].ACLR
nrst => mem_reg[4][4].ACLR
nrst => mem_reg[4][5].ACLR
nrst => mem_reg[4][6].ACLR
nrst => mem_reg[4][7].ACLR
nrst => mem_reg[3][0].ACLR
nrst => mem_reg[3][1].ACLR
nrst => mem_reg[3][2].ACLR
nrst => mem_reg[3][3].ACLR
nrst => mem_reg[3][4].ACLR
nrst => mem_reg[3][5].ACLR
nrst => mem_reg[3][6].ACLR
nrst => mem_reg[3][7].ACLR
nrst => mem_reg[2][0].ACLR
nrst => mem_reg[2][1].ACLR
nrst => mem_reg[2][2].ACLR
nrst => mem_reg[2][3].ACLR
nrst => mem_reg[2][4].ACLR
nrst => mem_reg[2][5].ACLR
nrst => mem_reg[2][6].ACLR
nrst => mem_reg[2][7].ACLR
nrst => mem_reg[1][0].ACLR
nrst => mem_reg[1][1].ACLR
nrst => mem_reg[1][2].ACLR
nrst => mem_reg[1][3].ACLR
nrst => mem_reg[1][4].ACLR
nrst => mem_reg[1][5].ACLR
nrst => mem_reg[1][6].ACLR
nrst => mem_reg[1][7].ACLR
nrst => mem_reg[0][0].ACLR
nrst => mem_reg[0][1].ACLR
nrst => mem_reg[0][2].ACLR
nrst => mem_reg[0][3].ACLR
nrst => mem_reg[0][4].ACLR
nrst => mem_reg[0][5].ACLR
nrst => mem_reg[0][6].ACLR
nrst => mem_reg[0][7].ACLR
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[0] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[1] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[2] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[3] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[4] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[5] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[6] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_di[7] => mem_reg.DATAB
regn_wr_sel[0] => Decoder0.IN2
regn_wr_sel[1] => Decoder0.IN1
regn_wr_sel[2] => Decoder0.IN0
regn_wr_ena => mem_reg.OUTPUTSELECT
regn_wr_ena => mem_reg.OUTPUTSELECT
regn_wr_ena => mem_reg.OUTPUTSELECT
regn_wr_ena => mem_reg[0][7].ENA
regn_wr_ena => mem_reg[0][6].ENA
regn_wr_ena => mem_reg[0][5].ENA
regn_wr_ena => mem_reg[0][4].ENA
regn_wr_ena => mem_reg[0][3].ENA
regn_wr_ena => mem_reg[0][2].ENA
regn_wr_ena => mem_reg[0][1].ENA
regn_wr_ena => mem_reg[0][0].ENA
regn_wr_ena => mem_reg[1][7].ENA
regn_wr_ena => mem_reg[1][6].ENA
regn_wr_ena => mem_reg[1][5].ENA
regn_wr_ena => mem_reg[1][4].ENA
regn_wr_ena => mem_reg[1][3].ENA
regn_wr_ena => mem_reg[1][2].ENA
regn_wr_ena => mem_reg[1][1].ENA
regn_wr_ena => mem_reg[1][0].ENA
regn_wr_ena => mem_reg[2][7].ENA
regn_wr_ena => mem_reg[2][6].ENA
regn_wr_ena => mem_reg[2][5].ENA
regn_wr_ena => mem_reg[2][4].ENA
regn_wr_ena => mem_reg[2][3].ENA
regn_wr_ena => mem_reg[2][2].ENA
regn_wr_ena => mem_reg[2][1].ENA
regn_wr_ena => mem_reg[2][0].ENA
regn_wr_ena => mem_reg[3][7].ENA
regn_wr_ena => mem_reg[3][6].ENA
regn_wr_ena => mem_reg[3][5].ENA
regn_wr_ena => mem_reg[3][4].ENA
regn_wr_ena => mem_reg[3][3].ENA
regn_wr_ena => mem_reg[3][2].ENA
regn_wr_ena => mem_reg[3][1].ENA
regn_wr_ena => mem_reg[3][0].ENA
regn_wr_ena => mem_reg[4][7].ENA
regn_wr_ena => mem_reg[4][6].ENA
regn_wr_ena => mem_reg[4][5].ENA
regn_wr_ena => mem_reg[4][4].ENA
regn_wr_ena => mem_reg[4][3].ENA
regn_wr_ena => mem_reg[4][2].ENA
regn_wr_ena => mem_reg[4][1].ENA
regn_wr_ena => mem_reg[4][0].ENA
regn_wr_ena => mem_reg[5][7].ENA
regn_wr_ena => mem_reg[5][6].ENA
regn_wr_ena => mem_reg[5][5].ENA
regn_wr_ena => mem_reg[5][4].ENA
regn_wr_ena => mem_reg[5][3].ENA
regn_wr_ena => mem_reg[5][2].ENA
regn_wr_ena => mem_reg[5][1].ENA
regn_wr_ena => mem_reg[5][0].ENA
regn_wr_ena => mem_reg[6][7].ENA
regn_wr_ena => mem_reg[6][6].ENA
regn_wr_ena => mem_reg[6][5].ENA
regn_wr_ena => mem_reg[6][4].ENA
regn_wr_ena => mem_reg[6][3].ENA
regn_wr_ena => mem_reg[6][2].ENA
regn_wr_ena => mem_reg[6][1].ENA
regn_wr_ena => mem_reg[6][0].ENA
regn_wr_ena => mem_reg[7][7].ENA
regn_wr_ena => mem_reg[7][6].ENA
regn_wr_ena => mem_reg[7][5].ENA
regn_wr_ena => mem_reg[7][4].ENA
regn_wr_ena => mem_reg[7][3].ENA
regn_rd_sel_a[0] => Mux0.IN10
regn_rd_sel_a[0] => Mux1.IN10
regn_rd_sel_a[0] => Mux2.IN10
regn_rd_sel_a[0] => Mux3.IN10
regn_rd_sel_a[0] => Mux4.IN10
regn_rd_sel_a[0] => Mux5.IN10
regn_rd_sel_a[0] => Mux6.IN10
regn_rd_sel_a[0] => Mux7.IN10
regn_rd_sel_a[1] => Mux0.IN9
regn_rd_sel_a[1] => Mux1.IN9
regn_rd_sel_a[1] => Mux2.IN9
regn_rd_sel_a[1] => Mux3.IN9
regn_rd_sel_a[1] => Mux4.IN9
regn_rd_sel_a[1] => Mux5.IN9
regn_rd_sel_a[1] => Mux6.IN9
regn_rd_sel_a[1] => Mux7.IN9
regn_rd_sel_a[2] => Mux0.IN8
regn_rd_sel_a[2] => Mux1.IN8
regn_rd_sel_a[2] => Mux2.IN8
regn_rd_sel_a[2] => Mux3.IN8
regn_rd_sel_a[2] => Mux4.IN8
regn_rd_sel_a[2] => Mux5.IN8
regn_rd_sel_a[2] => Mux6.IN8
regn_rd_sel_a[2] => Mux7.IN8
regn_rd_sel_b[0] => Mux8.IN10
regn_rd_sel_b[0] => Mux9.IN10
regn_rd_sel_b[0] => Mux10.IN10
regn_rd_sel_b[0] => Mux11.IN10
regn_rd_sel_b[0] => Mux12.IN10
regn_rd_sel_b[0] => Mux13.IN10
regn_rd_sel_b[0] => Mux14.IN10
regn_rd_sel_b[0] => Mux15.IN10
regn_rd_sel_b[1] => Mux8.IN9
regn_rd_sel_b[1] => Mux9.IN9
regn_rd_sel_b[1] => Mux10.IN9
regn_rd_sel_b[1] => Mux11.IN9
regn_rd_sel_b[1] => Mux12.IN9
regn_rd_sel_b[1] => Mux13.IN9
regn_rd_sel_b[1] => Mux14.IN9
regn_rd_sel_b[1] => Mux15.IN9
regn_rd_sel_b[2] => Mux8.IN8
regn_rd_sel_b[2] => Mux9.IN8
regn_rd_sel_b[2] => Mux10.IN8
regn_rd_sel_b[2] => Mux11.IN8
regn_rd_sel_b[2] => Mux12.IN8
regn_rd_sel_b[2] => Mux13.IN8
regn_rd_sel_b[2] => Mux14.IN8
regn_rd_sel_b[2] => Mux15.IN8
c_flag_in => mem_reg.DATAB
z_flag_in => mem_reg.DATAB
v_flag_in => mem_reg.DATAB
c_flag_wr_ena => mem_reg.OUTPUTSELECT
z_flag_wr_ena => mem_reg.OUTPUTSELECT
v_flag_wr_ena => mem_reg.OUTPUTSELECT
regn_do_a[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
regn_do_a[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
regn_do_b[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c_flag_out <= mem_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
z_flag_out <= mem_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
v_flag_out <= mem_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE


