<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$26_INV$113 <= (wrSinclair AND rdSinclair);
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(0) <= ((iorqSinclair AND registro1Uc(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(0) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(0) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(0) AND NOT wrSinclair));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(0) <= busDatosSinclair_I(0) when busDatosSinclair_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(0) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(1) <= ((iorqSinclair AND registro1Uc(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(1) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(1) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(1) AND NOT wrSinclair));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(1) <= busDatosSinclair_I(1) when busDatosSinclair_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(1) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(2) <= ((iorqSinclair AND registro1Uc(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(2) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(2) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(2) AND NOT wrSinclair));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(2) <= busDatosSinclair_I(2) when busDatosSinclair_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(2) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(3) <= ((iorqSinclair AND registro1Uc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(3) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(3) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(3) AND NOT wrSinclair));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(3) <= busDatosSinclair_I(3) when busDatosSinclair_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(3) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(4) <= ((iorqSinclair AND registro1Uc(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(4) AND NOT wrSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(4) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(4) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(4)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(4) <= busDatosSinclair_I(4) when busDatosSinclair_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(4) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(5) <= ((iorqSinclair AND registro1Uc(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(5) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(5) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(5) AND NOT wrSinclair));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(5) <= busDatosSinclair_I(5) when busDatosSinclair_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(5) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(6) <= ((busDatosSinclair_7_IOBUFE.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (iorqSinclair AND registro1Uc(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(6) AND NOT wrSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(6) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(6) <= busDatosSinclair_I(6) when busDatosSinclair_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(6) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_I(7) <= ((iorqSinclair AND registro1Uc(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(7) AND NOT wrSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (registro1Uc(7) AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND registro0Uc(7) AND wrSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND registro1Uc(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND registro1Uc(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(1) AND registro1Uc(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair(7) <= busDatosSinclair_I(7) when busDatosSinclair_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosSinclair_OE(7) <= busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
busDatosSinclair_6_IOBUFE/busDatosSinclair_6_IOBUFE_TRST <= ((addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair));
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(0) <= ((NOT wrUc AND registro1Spectrum(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(0) <= busDatosUc_I(0) when busDatosUc_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(0) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(1) <= ((NOT wrUc AND registro1Spectrum(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(1) <= busDatosUc_I(1) when busDatosUc_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(1) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(2) <= ((NOT wrUc AND registro1Spectrum(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(2)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(2) <= busDatosUc_I(2) when busDatosUc_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(2) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(3) <= ((NOT wrUc AND registro1Spectrum(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(3) <= busDatosUc_I(3) when busDatosUc_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(3) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(4) <= ((NOT wrUc AND registro1Spectrum(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(4)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(4) <= busDatosUc_I(4) when busDatosUc_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(4) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(5) <= ((NOT wrUc AND registro1Spectrum(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(5)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(5) <= busDatosUc_I(5) when busDatosUc_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(5) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(6) <= ((NOT wrUc AND registro1Spectrum(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(6) <= busDatosUc_I(6) when busDatosUc_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(6) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
</td></tr><tr><td>
busDatosUc_I(7) <= ((NOT wrUc AND registro1Spectrum(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND registro1Spectrum(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND registro1Spectrum(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND NOT regUc AND NOT rdUc AND registro0Spectrum(7)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc(7) <= busDatosUc_I(7) when busDatosUc_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busDatosUc_OE(7) <= (wrUc AND NOT rdUc);
</td></tr><tr><td>
FTCPE_contadorLedSinclair0: FTCPE port map (contadorLedSinclair(0),contadorLedSinclair_T(0),clkLed,'0',contadorLedSinclair_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;contadorLedSinclair_T(0) <= (NOT contadorLedSinclair(0) AND NOT contadorLedSinclair(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT contadorLedSinclair(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;contadorLedSinclair_PRE(0) <= (addrSinclair(0) AND NOT addrSinclair(2) AND NOT iorqSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$26_INV$113);
</td></tr><tr><td>
FDCPE_contadorLedSinclair1: FDCPE port map (contadorLedSinclair(1),contadorLedSinclair_D(1),clkLed,'0',contadorLedSinclair_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;contadorLedSinclair_D(1) <= ((NOT contadorLedSinclair(0) AND NOT contadorLedSinclair(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	contadorLedSinclair(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (contadorLedSinclair(0) AND contadorLedSinclair(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;contadorLedSinclair_PRE(1) <= (addrSinclair(0) AND NOT addrSinclair(2) AND NOT iorqSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$26_INV$113);
</td></tr><tr><td>
FTCPE_contadorLedSinclair2: FTCPE port map (contadorLedSinclair(2),contadorLedSinclair_T(2),clkLed,'0',contadorLedSinclair_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;contadorLedSinclair_T(2) <= (NOT contadorLedSinclair(0) AND NOT contadorLedSinclair(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	contadorLedSinclair(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;contadorLedSinclair_PRE(2) <= (addrSinclair(0) AND NOT addrSinclair(2) AND NOT iorqSinclair AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$26_INV$113);
</td></tr><tr><td>
FTCPE_contadorLeds0: FTCPE port map (contadorLeds(0),'1',clkLed,'0','0');
</td></tr><tr><td>
FTCPE_contadorLeds1: FTCPE port map (contadorLeds(1),contadorLeds(0),clkLed,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
ledActividadSinclair <= ((NOT contadorLeds(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT contadorLedSinclair(0) AND NOT contadorLedSinclair(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT contadorLedSinclair(2)));
</td></tr><tr><td>
FDCPE_rd1Signal: FDCPE port map (rd1Signal,'0','0',NOT rd1Signal_OBUF/rd1Signal_OBUF_RSTF__$INT,rd1Signal_OBUF/rd1Signal_OBUF_SETF);
</td></tr><tr><td>
</td></tr><tr><td>
rd1Signal_OBUF/rd1Signal_OBUF_RSTF__$INT <= ((wrUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rdUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND rd1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rdUc AND rd1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wrUc AND NOT regUc AND rdUc));
</td></tr><tr><td>
</td></tr><tr><td>
rd1Signal_OBUF/rd1Signal_OBUF_SETF <= ((NOT regUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rdUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND rd1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT rdUc AND rd1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND wrSinclair AND NOT rdSinclair));
</td></tr><tr><td>
FDCPE_registro0Spectrum0: FDCPE port map (registro0Spectrum(0),'0','0',registro0Spectrum_CLR(0),registro0Spectrum_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(0) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(0).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(0) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(0).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum1: FDCPE port map (registro0Spectrum(1),'0','0',registro0Spectrum_CLR(1),registro0Spectrum_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(1) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(1) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum2: FDCPE port map (registro0Spectrum(2),'0','0',registro0Spectrum_CLR(2),registro0Spectrum_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(2) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(2) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum3: FDCPE port map (registro0Spectrum(3),'0','0',registro0Spectrum_CLR(3),registro0Spectrum_PRE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(3) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(3).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(3) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(3).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum4: FDCPE port map (registro0Spectrum(4),'0','0',registro0Spectrum_CLR(4),registro0Spectrum_PRE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(4) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(4).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(4) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(4).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum5: FDCPE port map (registro0Spectrum(5),'0','0',registro0Spectrum_CLR(5),registro0Spectrum_PRE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(5) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(5).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(5) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(5).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum6: FDCPE port map (registro0Spectrum(6),'0','0',registro0Spectrum_CLR(6),registro0Spectrum_PRE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(6) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(6).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(6) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(6).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Spectrum7: FDCPE port map (registro0Spectrum(7),'0','0',registro0Spectrum_CLR(7),registro0Spectrum_PRE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_CLR(7) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(7).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Spectrum_PRE(7) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(7).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro0Uc0: FDCPE port map (registro0Uc(0),'0','0',registro0Uc_CLR(0),registro0Uc_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(0) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(0).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(0) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(0).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc1: FDCPE port map (registro0Uc(1),'0','0',registro0Uc_CLR(1),registro0Uc_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(1) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(1).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(1) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(1).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc2: FDCPE port map (registro0Uc(2),'0','0',registro0Uc_CLR(2),registro0Uc_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(2) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(2).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(2) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(2).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc3: FDCPE port map (registro0Uc(3),'0','0',registro0Uc_CLR(3),registro0Uc_PRE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(3) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(3).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(3) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(3).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc4: FDCPE port map (registro0Uc(4),'0','0',registro0Uc_CLR(4),registro0Uc_PRE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(4) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(4).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(4) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(4).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc5: FDCPE port map (registro0Uc(5),'0','0',registro0Uc_CLR(5),registro0Uc_PRE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(5) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(5).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(5) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(5).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc6: FDCPE port map (registro0Uc(6),'0','0',registro0Uc_CLR(6),registro0Uc_PRE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(6) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(6).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(6) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(6).PIN);
</td></tr><tr><td>
FDCPE_registro0Uc7: FDCPE port map (registro0Uc(7),'0','0',registro0Uc_CLR(7),registro0Uc_PRE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_CLR(7) <= (NOT wrUc AND NOT regUc AND rdUc AND NOT busDatosUc(7).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro0Uc_PRE(7) <= (NOT wrUc AND NOT regUc AND rdUc AND busDatosUc(7).PIN);
</td></tr><tr><td>
FDCPE_registro1Spectrum0: FDCPE port map (registro1Spectrum(0),'0','0',registro1Spectrum_CLR(0),registro1Spectrum_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(0) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(0).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(0) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(0).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum1: FDCPE port map (registro1Spectrum(1),'0','0',registro1Spectrum_CLR(1),registro1Spectrum_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(1) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(1) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(1).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum2: FDCPE port map (registro1Spectrum(2),'0','0',registro1Spectrum_CLR(2),registro1Spectrum_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(2) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(2) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(2).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum3: FDCPE port map (registro1Spectrum(3),'0','0',registro1Spectrum_CLR(3),registro1Spectrum_PRE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(3) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(3).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(3) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(3).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum4: FDCPE port map (registro1Spectrum(4),'0','0',registro1Spectrum_CLR(4),registro1Spectrum_PRE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(4) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(4).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(4) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(4).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum5: FDCPE port map (registro1Spectrum(5),'0','0',registro1Spectrum_CLR(5),registro1Spectrum_PRE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(5) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(5).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(5) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(5).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum6: FDCPE port map (registro1Spectrum(6),'0','0',registro1Spectrum_CLR(6),registro1Spectrum_PRE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(6) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(6).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(6) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(6).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Spectrum7: FDCPE port map (registro1Spectrum(7),'0','0',registro1Spectrum_CLR(7),registro1Spectrum_PRE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_CLR(7) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT busDatosSinclair(7).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Spectrum_PRE(7) <= (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND busDatosSinclair(7).PIN AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT wrSinclair AND rdSinclair);
</td></tr><tr><td>
FDCPE_registro1Uc0: FDCPE port map (registro1Uc(0),'0','0',registro1Uc_CLR(0),registro1Uc_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(0) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(0).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(0) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(0).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc1: FDCPE port map (registro1Uc(1),'0','0',registro1Uc_CLR(1),registro1Uc_PRE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(1) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(1).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(1) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(1).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc2: FDCPE port map (registro1Uc(2),'0','0',registro1Uc_CLR(2),registro1Uc_PRE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(2) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(2).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(2) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(2).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc3: FDCPE port map (registro1Uc(3),'0','0',registro1Uc_CLR(3),registro1Uc_PRE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(3) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(3).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(3) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(3).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc4: FDCPE port map (registro1Uc(4),'0','0',registro1Uc_CLR(4),registro1Uc_PRE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(4) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(4).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(4) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(4).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc5: FDCPE port map (registro1Uc(5),'0','0',registro1Uc_CLR(5),registro1Uc_PRE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(5) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(5).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(5) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(5).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc6: FDCPE port map (registro1Uc(6),'0','0',registro1Uc_CLR(6),registro1Uc_PRE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(6) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(6).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(6) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(6).PIN);
</td></tr><tr><td>
FDCPE_registro1Uc7: FDCPE port map (registro1Uc(7),'0','0',registro1Uc_CLR(7),registro1Uc_PRE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_CLR(7) <= (NOT wrUc AND regUc AND rdUc AND NOT busDatosUc(7).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;registro1Uc_PRE(7) <= (NOT wrUc AND regUc AND rdUc AND busDatosUc(7).PIN);
</td></tr><tr><td>
</td></tr><tr><td>
wr0Signal <= ((NOT wrUc AND wr0Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (regUc AND wr0Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND wr0Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT addrSinclair(1) AND NOT iorqSinclair AND NOT wrSinclair AND rdSinclair));
</td></tr><tr><td>
FDCPE_wr1Signal: FDCPE port map (wr1Signal,'0','0',NOT wr1Signal_OBUF/wr1Signal_OBUF_RSTF__$INT,NOT wr1Signal_OBUF/wr1Signal_OBUF_SETF__$INT);
</td></tr><tr><td>
</td></tr><tr><td>
wr1Signal_OBUF/wr1Signal_OBUF_RSTF__$INT <= ((NOT regUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT iorqSinclair AND NOT wrSinclair AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	addrSinclair(1) AND NOT iorqSinclair AND NOT wrSinclair AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wrUc AND wr1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT regUc AND wr1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND wr1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wrUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT iorqSinclair AND NOT wrSinclair AND rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (rdUc AND addrSinclair(0) AND NOT addrSinclair(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT iorqSinclair AND NOT wrSinclair AND rdSinclair));
</td></tr><tr><td>
</td></tr><tr><td>
wr1Signal_OBUF/wr1Signal_OBUF_SETF__$INT <= ((registro1Spectrum(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wr1Signal AND wrSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND regUc AND NOT rdUc AND NOT addrSinclair(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND regUc AND NOT rdUc AND addrSinclair(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND regUc AND NOT rdUc AND iorqSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (wrUc AND regUc AND NOT rdUc AND NOT rdSinclair)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT addrSinclair(0) AND NOT wr1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (addrSinclair(2) AND NOT wr1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (iorqSinclair AND NOT wr1Signal)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT wr1Signal AND NOT rdSinclair));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
