

================================================================
== Vivado HLS Report for 'sd'
================================================================
* Date:           Tue Jun 29 07:47:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        exch
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.537 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   656393|   656393| 6.564 ms | 6.564 ms |  656393|  656393|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   197120|   197120|       770|          -|          -|   256|    no    |
        | + Loop 1.1  |      768|      768|         3|          -|          -|   256|    no    |
        |- Loop 2     |   459264|   459264|      1794|          -|          -|   256|    no    |
        | + Loop 2.1  |     1792|     1792|         7|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      124|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|      475|      699|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      272|    -|
|Register             |        -|      -|      302|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|      777|     1095|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |exch_faddfsub_32ng8j_U14  |exch_faddfsub_32ng8j  |        0|      2|  177|  226|    0|
    |exch_fmul_32ns_32cud_U15  |exch_fmul_32ns_32cud  |        0|      3|  128|   77|    0|
    |exch_fsqrt_32ns_3hbi_U16  |exch_fsqrt_32ns_3hbi  |        0|      0|  170|  396|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  475|  699|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln115_fu_199_p2   |     +    |      0|  0|  18|          18|          18|
    |add_ln123_fu_254_p2   |     +    |      0|  0|  18|          18|          18|
    |i_4_fu_220_p2         |     +    |      0|  0|   9|           9|           1|
    |i_fu_160_p2           |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_244_p2         |     +    |      0|  0|   9|           9|           1|
    |j_fu_189_p2           |     +    |      0|  0|   9|           9|           1|
    |icmp_ln113_fu_154_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln114_fu_183_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln121_fu_214_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln122_fu_238_p2  |   icmp   |      0|  0|  13|           9|          10|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 124|         108|          80|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |J_address0        |   15|          3|   16|         48|
    |ap_NS_fsm         |  101|         21|    1|         21|
    |ap_return         |    9|          2|   32|         64|
    |grp_fu_105_p0     |   21|          4|   32|        128|
    |grp_fu_105_p1     |   15|          3|   32|         96|
    |grp_fu_99_opcode  |   15|          3|    2|          6|
    |grp_fu_99_p0      |   21|          4|   32|        128|
    |grp_fu_99_p1      |   21|          4|   32|        128|
    |i1_0_reg_77       |    9|          2|    9|         18|
    |i_0_reg_55        |    9|          2|    9|         18|
    |j2_0_reg_88       |    9|          2|    9|         18|
    |j_0_reg_66        |    9|          2|    9|         18|
    |mean_1_fu_26      |    9|          2|   32|         64|
    |var_1_fu_30       |    9|          2|   32|         64|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  272|         56|  279|        819|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  20|   0|   20|          0|
    |ap_return_preg      |  32|   0|   32|          0|
    |diff_reg_335        |  32|   0|   32|          0|
    |i1_0_reg_77         |   9|   0|    9|          0|
    |i_0_reg_55          |   9|   0|    9|          0|
    |i_4_reg_312         |   9|   0|    9|          0|
    |i_reg_279           |   9|   0|    9|          0|
    |j2_0_reg_88         |   9|   0|    9|          0|
    |j_0_reg_66          |   9|   0|    9|          0|
    |j_1_reg_325         |   9|   0|    9|          0|
    |j_reg_299           |   9|   0|    9|          0|
    |mean_1_fu_26        |  32|   0|   32|          0|
    |reg_137             |  32|   0|   32|          0|
    |tmp_reg_341         |  32|   0|   32|          0|
    |var_1_fu_30         |  32|   0|   32|          0|
    |zext_ln114_reg_284  |   9|   0|   18|          9|
    |zext_ln122_reg_317  |   9|   0|   18|          9|
    +--------------------+----+----+-----+-----------+
    |Total               | 302|   0|  320|         18|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      sd      | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      sd      | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      sd      | return value |
|ap_done     | out |    1| ap_ctrl_hs |      sd      | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      sd      | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      sd      | return value |
|ap_return   | out |   32| ap_ctrl_hs |      sd      | return value |
|J_address0  | out |   16|  ap_memory |       J      |     array    |
|J_ce0       | out |    1|  ap_memory |       J      |     array    |
|J_q0        |  in |   32|  ap_memory |       J      |     array    |
+------------+-----+-----+------------+--------------+--------------+

