// Seed: 1430078517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output uwire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11 = 1 == -1;
  logic id_12;
  ;
  uwire id_13 = id_3 == 1, id_14 = id_12++;
endmodule
module module_1 #(
    parameter id_7 = 32'd54,
    parameter id_8 = 32'd39
) (
    input tri id_0,
    output wand id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 _id_7,
    input supply0 _id_8,
    input tri id_9,
    output tri0 id_10,
    input tri0 id_11
);
  integer [1 : id_8] id_13 = -1;
  localparam id_14 = 1 - 1;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13
  );
  assign modCall_1.id_13 = 0;
  logic [{  1 'b0 {  -1  }  }  ==  -1 : id_7] id_15;
  ;
endmodule
