module AndOrGate(in1, in2, in3, out);

input in1, in2, in3;
output out;

wire w1, w2, w3, w4, w5;

and(w1, in1, in2);
and(w2, in2, in3);
or(w3, in1, in2);
or(w4, w1, w2);
or(w5, w3, w4);

assign out = w5;

endmodule